#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16d60e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16d6270 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0x16cf0f0 .functor NOT 1, L_0x1706810, C4<0>, C4<0>, C4<0>;
L_0x16cf600 .functor XOR 1, L_0x17063e0, L_0x17064a0, C4<0>, C4<0>;
L_0x16d05f0 .functor XOR 1, L_0x16cf600, L_0x1706660, C4<0>, C4<0>;
v0x1705560_0 .net *"_ivl_10", 0 0, L_0x1706660;  1 drivers
v0x1705660_0 .net *"_ivl_12", 0 0, L_0x16d05f0;  1 drivers
v0x1705740_0 .net *"_ivl_2", 0 0, L_0x1706310;  1 drivers
v0x1705800_0 .net *"_ivl_4", 0 0, L_0x17063e0;  1 drivers
v0x17058e0_0 .net *"_ivl_6", 0 0, L_0x17064a0;  1 drivers
v0x1705a10_0 .net *"_ivl_8", 0 0, L_0x16cf600;  1 drivers
v0x1705af0_0 .net "a", 0 0, v0x16cf710_0;  1 drivers
v0x1705b90_0 .var "clk", 0 0;
v0x1705c30_0 .net "q_dut", 0 0, v0x1705260_0;  1 drivers
v0x1705d60_0 .net "q_ref", 0 0, v0x16d16d0_0;  1 drivers
v0x1705e30_0 .var/2u "stats1", 159 0;
v0x1705ed0_0 .var/2u "strobe", 0 0;
v0x1705f90_0 .net "tb_match", 0 0, L_0x1706810;  1 drivers
v0x1706050_0 .net "tb_mismatch", 0 0, L_0x16cf0f0;  1 drivers
v0x1706110_0 .net "wavedrom_enable", 0 0, v0x1704c70_0;  1 drivers
v0x17061e0_0 .net "wavedrom_title", 511 0, v0x1704d10_0;  1 drivers
L_0x1706310 .concat [ 1 0 0 0], v0x16d16d0_0;
L_0x17063e0 .concat [ 1 0 0 0], v0x16d16d0_0;
L_0x17064a0 .concat [ 1 0 0 0], v0x1705260_0;
L_0x1706660 .concat [ 1 0 0 0], v0x16d16d0_0;
L_0x1706810 .cmp/eeq 1, L_0x1706310, L_0x16d05f0;
S_0x16e1bf0 .scope module, "good1" "reference_module" 3 90, 3 4 0, S_0x16d6270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "q";
v0x16d44c0_0 .net "a", 0 0, v0x16cf710_0;  alias, 1 drivers
v0x16d4560_0 .net "clk", 0 0, v0x1705b90_0;  1 drivers
v0x16d16d0_0 .var "q", 0 0;
E_0x16ddcf0 .event posedge, v0x16d4560_0;
S_0x17045f0 .scope module, "stim1" "stimulus_gen" 3 86, 3 16 0, S_0x16d6270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x16cf710_0 .var "a", 0 0;
v0x16d06c0_0 .net "clk", 0 0, v0x1705b90_0;  alias, 1 drivers
v0x1704c70_0 .var "wavedrom_enable", 0 0;
v0x1704d10_0 .var "wavedrom_title", 511 0;
E_0x16ddab0/0 .event negedge, v0x16d4560_0;
E_0x16ddab0/1 .event posedge, v0x16d4560_0;
E_0x16ddab0 .event/or E_0x16ddab0/0, E_0x16ddab0/1;
E_0x16ddf40 .event negedge, v0x16d4560_0;
S_0x1704810 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0x17045f0;
 .timescale -12 -12;
v0x16cf1c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1704a70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0x17045f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1704e60 .scope module, "top_module1" "top_module" 3 95, 4 1 0, S_0x16d6270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "q";
v0x1705040_0 .net "a", 0 0, v0x16cf710_0;  alias, 1 drivers
v0x1705150_0 .net "clk", 0 0, v0x1705b90_0;  alias, 1 drivers
v0x1705260_0 .var "q", 0 0;
S_0x1705360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 102, 3 102 0, S_0x16d6270;
 .timescale -12 -12;
E_0x16c99f0 .event anyedge, v0x1705ed0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1705ed0_0;
    %nor/r;
    %assign/vec4 v0x1705ed0_0, 0;
    %wait E_0x16c99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17045f0;
T_3 ;
    %wait E_0x16ddcf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16cf710_0, 0;
    %wait E_0x16ddf40;
    %wait E_0x16ddcf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16cf710_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16ddcf0;
    %vpi_func 3 41 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x16cf710_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1704a70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16ddab0;
    %vpi_func 3 45 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x16cf710_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16e1bf0;
T_4 ;
    %wait E_0x16ddcf0;
    %load/vec4 v0x16d44c0_0;
    %inv;
    %assign/vec4 v0x16d16d0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1704e60;
T_5 ;
    %wait E_0x16ddcf0;
    %load/vec4 v0x1705040_0;
    %assign/vec4 v0x1705260_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x16d6270;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1705b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1705ed0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16d6270;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1705b90_0;
    %inv;
    %store/vec4 v0x1705b90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16d6270;
T_8 ;
    %vpi_call/w 3 78 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16d06c0_0, v0x1706050_0, v0x1705b90_0, v0x1705af0_0, v0x1705d60_0, v0x1705c30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16d6270;
T_9 ;
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 115 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16d6270;
T_10 ;
    %wait E_0x16ddab0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1705e30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1705e30_0, 4, 32;
    %load/vec4 v0x1705f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1705e30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1705e30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1705e30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1705d60_0;
    %load/vec4 v0x1705d60_0;
    %load/vec4 v0x1705c30_0;
    %xor;
    %load/vec4 v0x1705d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 131 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1705e30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1705e30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1705e30_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit7/circuit7_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit7/iter0/response51/top_module.sv";
