// Seed: 173379341
module module_0;
  logic id_1;
  ;
  assign id_1[-1] = 1 ? 1 : id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  inout wire _id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8[id_12] = {id_1{id_6 << -1}};
  assign id_3 = id_9;
  parameter id_13 = 1 - 1'b0;
  localparam id_14 = -1;
  parameter id_15 = id_14[1];
  wire id_16;
  ;
endmodule
