
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 1.07

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
     2    2.75    0.01    0.08    0.08 v uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_/Q (DFF_X1)
                                         net20 (net)
                  0.01    0.00    0.08 v _0761_/A1 (NAND2_X1)
     1    1.69    0.01    0.01    0.09 ^ _0761_/ZN (NAND2_X1)
                                         _0207_ (net)
                  0.01    0.00    0.09 ^ _0763_/B1 (AOI21_X1)
     1    1.23    0.01    0.01    0.11 v _0763_/ZN (AOI21_X1)
                                         _0018_ (net)
                  0.01    0.00    0.11 v uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[9] (input port clocked by core_clock)
Endpoint: uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 v input external delay
     1    1.42    0.00    0.00    0.40 v prescale[9] (in)
                                         prescale[9] (net)
                  0.00    0.00    0.40 v input7/A (BUF_X1)
     3    8.80    0.01    0.03    0.43 v input7/Z (BUF_X1)
                                         net7 (net)
                  0.01    0.00    0.43 v _0840_/A4 (OR4_X2)
     5    8.20    0.02    0.12    0.55 v _0840_/ZN (OR4_X2)
                                         _0275_ (net)
                  0.02    0.00    0.55 v _0860_/A3 (OR3_X1)
     1    5.86    0.02    0.10    0.65 v _0860_/ZN (OR3_X1)
                                         _0293_ (net)
                  0.02    0.00    0.65 v _0861_/A (BUF_X8)
     9   16.03    0.01    0.03    0.68 v _0861_/Z (BUF_X8)
                                         _0294_ (net)
                  0.01    0.00    0.68 v _0881_/A2 (OR3_X1)
     1    4.55    0.02    0.08    0.76 v _0881_/ZN (OR3_X1)
                                         _0312_ (net)
                  0.02    0.00    0.76 v _0882_/B (XNOR2_X2)
     2    5.39    0.02    0.04    0.80 ^ _0882_/ZN (XNOR2_X2)
                                         _0313_ (net)
                  0.02    0.00    0.80 ^ _0883_/B1 (OAI21_X1)
     1    1.72    0.01    0.02    0.82 v _0883_/ZN (OAI21_X1)
                                         _0314_ (net)
                  0.01    0.00    0.82 v _0887_/B2 (AOI221_X1)
     1    1.27    0.04    0.07    0.89 ^ _0887_/ZN (AOI221_X1)
                                         _0033_ (net)
                  0.04    0.00    0.89 ^ uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.89   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    1.96   library setup time
                                  1.96   data required time
-----------------------------------------------------------------------------
                                  1.96   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[9] (input port clocked by core_clock)
Endpoint: uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 v input external delay
     1    1.42    0.00    0.00    0.40 v prescale[9] (in)
                                         prescale[9] (net)
                  0.00    0.00    0.40 v input7/A (BUF_X1)
     3    8.80    0.01    0.03    0.43 v input7/Z (BUF_X1)
                                         net7 (net)
                  0.01    0.00    0.43 v _0840_/A4 (OR4_X2)
     5    8.20    0.02    0.12    0.55 v _0840_/ZN (OR4_X2)
                                         _0275_ (net)
                  0.02    0.00    0.55 v _0860_/A3 (OR3_X1)
     1    5.86    0.02    0.10    0.65 v _0860_/ZN (OR3_X1)
                                         _0293_ (net)
                  0.02    0.00    0.65 v _0861_/A (BUF_X8)
     9   16.03    0.01    0.03    0.68 v _0861_/Z (BUF_X8)
                                         _0294_ (net)
                  0.01    0.00    0.68 v _0881_/A2 (OR3_X1)
     1    4.55    0.02    0.08    0.76 v _0881_/ZN (OR3_X1)
                                         _0312_ (net)
                  0.02    0.00    0.76 v _0882_/B (XNOR2_X2)
     2    5.39    0.02    0.04    0.80 ^ _0882_/ZN (XNOR2_X2)
                                         _0313_ (net)
                  0.02    0.00    0.80 ^ _0883_/B1 (OAI21_X1)
     1    1.72    0.01    0.02    0.82 v _0883_/ZN (OAI21_X1)
                                         _0314_ (net)
                  0.01    0.00    0.82 v _0887_/B2 (AOI221_X1)
     1    1.27    0.04    0.07    0.89 ^ _0887_/ZN (AOI221_X1)
                                         _0033_ (net)
                  0.04    0.00    0.89 ^ uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.89   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ uart_rx_inst.prescale_reg[16]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    1.96   library setup time
                                  1.96   data required time
-----------------------------------------------------------------------------
                                  1.96   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.09432820230722427

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4751

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
5.875244140625

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2027

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.prescale_reg[18]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/CK (DFF_X1)
   0.08    0.08 v uart_rx_inst.prescale_reg[11]$_SDFFE_PP0P_/Q (DFF_X1)
   0.03    0.11 v _0632_/Z (BUF_X2)
   0.08    0.19 v _0633_/ZN (OR3_X2)
   0.09    0.28 v _0884_/ZN (OR3_X1)
   0.12    0.40 v _0898_/ZN (OR4_X1)
   0.04    0.45 ^ _0900_/ZN (AOI21_X1)
   0.01    0.46 v _0901_/ZN (NOR2_X1)
   0.06    0.52 ^ _0904_/ZN (OAI33_X1)
   0.00    0.52 ^ uart_rx_inst.prescale_reg[18]$_SDFFE_PP0P_/D (DFF_X1)
           0.52   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
           2.00 ^ uart_rx_inst.prescale_reg[18]$_SDFFE_PP0P_/CK (DFF_X1)
  -0.04    1.96   library setup time
           1.96   data required time
---------------------------------------------------------
           1.96   data required time
          -0.52   data arrival time
---------------------------------------------------------
           1.44   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
   0.08    0.08 v uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_/Q (DFF_X1)
   0.01    0.09 ^ _0761_/ZN (NAND2_X1)
   0.01    0.11 v _0763_/ZN (AOI21_X1)
   0.00    0.11 v uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ uart_rx_inst.m_axis_tdata_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.8928

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
1.0676

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
119.578853

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.38e-04   9.80e-05   6.56e-06   6.43e-04  32.5%
Combinational          7.08e-04   6.09e-04   1.77e-05   1.33e-03  67.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.25e-03   7.07e-04   2.43e-05   1.98e-03 100.0%
                          63.0%      35.8%       1.2%
