Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_5_1_new_behav xil_defaultlib.testbench_5_1_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.SLC3_2
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.HexDriver_default
Compiling module xil_defaultlib.MIOMux
Compiling module xil_defaultlib.TSB_Mux
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ADDR1generalMux
Compiling module xil_defaultlib.generalMux
Compiling module xil_defaultlib.oneBitRegister
Compiling module xil_defaultlib.registerOne
Compiling module xil_defaultlib.registerTwo
Compiling module xil_defaultlib.registerThree
Compiling module xil_defaultlib.registerFour
Compiling module xil_defaultlib.registerFive
Compiling module xil_defaultlib.registerSix
Compiling module xil_defaultlib.registerSeven
Compiling module xil_defaultlib.registerEight
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SRMux
Compiling module xil_defaultlib.SR2generalMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ben_reg
Compiling module xil_defaultlib.Mem2IO
Compiling module xil_defaultlib.ISDU
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.memory_parser
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.slc3_testtop_default
Compiling module xil_defaultlib.testbench_5_1_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_5_1_new_behav
