(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (and (=> (bvsge #x63c0c498  #xc6e40e82 ) (bvule bv_2 #x86e8c574 )) (bvult (bvsmod bv_4 #x7d23aa29 ) (bvmul bv_0 #xcc1ef1dd ))))
(assert (bvule (bvudiv (bvlshr #x73d19f88  #xcc4207c4 ) (bvashr #xa28de6fc  bv_4)) (bvor (bvxor bv_0 bv_2) (bvnand #x437677f1  bv_1))))
(assert (bvsle (bvashr (bvurem #x7f876142  bv_3) (bvand #x371b5e02  bv_4)) (bvsrem (bvurem #x041f4a43  bv_3) (bvnor bv_3 #x968bfa70 ))))
(assert (and (or (not bool_4) (bvugt bv_3 bv_4)) (bvslt (bvsmod #xaa27b640  #xf7167536 ) (bvsdiv bv_2 #x0efbd4a4 ))))
(assert (bvsge (bvsrem (bvsdiv bv_4 bv_0) (bvmul bv_0 #x4fc9035b )) (bvnand (bvmul #xa93658c3  #xb9dc3a3c ) (bvsdiv #x6b6ab4e8  #x53f71225 ))))
(check-sat)
(exit)
