-- VHDL Entity raro_ikr_risc_II_lib.step_me.interface
--
-- Created:
--          by - lspetrck.meyer (pc091)
--          at - 12:02:10 06/15/22
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2020.2 Built on 12 Apr 2020 at 11:28:22
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY raro_ikr_risc_II_lib;
USE raro_ikr_risc_II_lib.internal_types.all;USE raro_ikr_risc_II_lib.isa_types.ALL;

ENTITY step_me IS
   PORT( 
      clk               : IN     std_logic;
      rALU_in           : IN     word;
      rALU_out          : IN     word;
      rFwd_selsd_out_me : IN     fwd_mode_type;
      rME_out           : IN     word;
      rMemMode_out_me   : IN     mem_mode_type;
      rStoreData_out    : IN     word;
      res_n             : IN     std_logic;
      rME_in            : OUT    word
   );

-- Declarations

END step_me ;

