Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb  7 21:29:13 2023
| Host         : coding running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb -rpx leon3mp_timing_summary_routed.rpx
| Design       : leon3mp
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.661     -430.046                    281                10203        0.023        0.000                      0                10203        3.000        0.000                       0                  4042  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
eth_rx_clk     {0.000 20.000}     40.000          25.000          
eth_tx_clk     {0.000 20.000}     40.000          25.000          
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  CLKFBIN      {0.000 5.000}      10.000          100.000         
  CLKFBIN_1    {0.000 5.000}      10.000          100.000         
  clk_nobuf    {0.000 7.143}      14.286          70.000          
  clk_nobuf_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rx_clk          31.849        0.000                      0                  464        0.143        0.000                      0                  464       19.500        0.000                       0                   223  
eth_tx_clk          32.469        0.000                      0                  306        0.131        0.000                      0                  306       19.500        0.000                       0                   160  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     2  
  CLKFBIN                                                                                                                                                        8.751        0.000                       0                     2  
  CLKFBIN_1                                                                                                                                                      8.751        0.000                       0                     2  
  clk_nobuf         -0.488       -3.266                     19                 9319        0.023        0.000                      0                 9319        5.893        0.000                       0                  3651  
  clk_nobuf_1                                                                                                                                                   37.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_nobuf     eth_rx_clk         -0.083       -0.083                      1                    3        0.058        0.000                      0                    3  
clk_nobuf     eth_tx_clk         -2.781     -102.890                     70                   87        0.034        0.000                      0                   87  
eth_rx_clk    clk_nobuf          -4.661     -316.881                    179                  186        0.073        0.000                      0                  186  
eth_tx_clk    clk_nobuf           0.069        0.000                      0                    7        0.147        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_nobuf          eth_rx_clk              -0.572       -3.349                      6                    6        0.305        0.000                      0                    6  
**async_default**  clk_nobuf          eth_tx_clk              -0.604       -3.577                      6                    6        0.330        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.849ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 0.952ns (11.940%)  route 7.021ns (88.060%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 45.092 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][3]/Q
                         net (fo=15, routed)          3.369     9.224    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][3]
    SLICE_X33Y8          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3/O
                         net (fo=1, routed)           0.831    10.179    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_3_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I1_O)        0.124    10.303 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_2/O
                         net (fo=13, routed)          1.586    11.889    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r[rx_state][2]_i_2_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.124    12.013 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][5]_i_2__0/O
                         net (fo=1, routed)           0.433    12.446    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][5]_i_2__0_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.570 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][5]_i_1/O
                         net (fo=1, routed)           0.802    13.372    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][5]_i_1_n_0
    SLICE_X26Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.687    45.092    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X26Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][5]/C
                         clock pessimism              0.267    45.359    
                         clock uncertainty           -0.035    45.324    
    SLICE_X26Y7          FDRE (Setup_fdre_C_D)       -0.103    45.221    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][5]
  -------------------------------------------------------------------
                         required time                         45.221    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                 31.849    

Slack (MET) :             31.933ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 0.704ns (9.037%)  route 7.086ns (90.963%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 45.095 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=17, routed)          3.261     9.116    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           0.749     9.989    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.113 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=82, routed)          3.076    13.189    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X22Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.690    45.095    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]/C
                         clock pessimism              0.267    45.362    
                         clock uncertainty           -0.035    45.327    
    SLICE_X22Y2          FDRE (Setup_fdre_C_CE)      -0.205    45.122    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                 31.933    

Slack (MET) :             31.933ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][26]_replica/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 0.704ns (9.037%)  route 7.086ns (90.963%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 45.095 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=17, routed)          3.261     9.116    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           0.749     9.989    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.113 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=82, routed)          3.076    13.189    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X22Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][26]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.690    45.095    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][26]_replica/C
                         clock pessimism              0.267    45.362    
                         clock uncertainty           -0.035    45.327    
    SLICE_X22Y2          FDRE (Setup_fdre_C_CE)      -0.205    45.122    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][26]_replica
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                 31.933    

Slack (MET) :             31.933ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]_replica/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 0.704ns (9.037%)  route 7.086ns (90.963%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 45.095 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=17, routed)          3.261     9.116    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           0.749     9.989    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.113 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=82, routed)          3.076    13.189    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X22Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.690    45.095    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]_replica/C
                         clock pessimism              0.267    45.362    
                         clock uncertainty           -0.035    45.327    
    SLICE_X22Y2          FDRE (Setup_fdre_C_CE)      -0.205    45.122    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]_replica
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                 31.933    

Slack (MET) :             31.933ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 0.704ns (9.037%)  route 7.086ns (90.963%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 45.095 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=17, routed)          3.261     9.116    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           0.749     9.989    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.113 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=82, routed)          3.076    13.189    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X22Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.690    45.095    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]_replica_3/C
                         clock pessimism              0.267    45.362    
                         clock uncertainty           -0.035    45.327    
    SLICE_X22Y2          FDRE (Setup_fdre_C_CE)      -0.205    45.122    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]_replica_3
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                 31.933    

Slack (MET) :             32.224ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 0.704ns (9.388%)  route 6.795ns (90.612%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 45.095 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=17, routed)          3.261     9.116    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           0.749     9.989    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.113 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=82, routed)          2.785    12.898    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X20Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.690    45.095    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X20Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/C
                         clock pessimism              0.267    45.362    
                         clock uncertainty           -0.035    45.327    
    SLICE_X20Y2          FDRE (Setup_fdre_C_CE)      -0.205    45.122    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                 32.224    

Slack (MET) :             32.224ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 0.704ns (9.388%)  route 6.795ns (90.612%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 45.095 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=17, routed)          3.261     9.116    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           0.749     9.989    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.113 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=82, routed)          2.785    12.898    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X20Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.690    45.095    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X20Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]/C
                         clock pessimism              0.267    45.362    
                         clock uncertainty           -0.035    45.327    
    SLICE_X20Y2          FDRE (Setup_fdre_C_CE)      -0.205    45.122    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                 32.224    

Slack (MET) :             32.256ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 0.704ns (9.429%)  route 6.763ns (90.571%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 45.095 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=17, routed)          3.261     9.116    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           0.749     9.989    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.113 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=82, routed)          2.753    12.866    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X23Y1          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.690    45.095    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X23Y1          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica/C
                         clock pessimism              0.267    45.362    
                         clock uncertainty           -0.035    45.327    
    SLICE_X23Y1          FDRE (Setup_fdre_C_CE)      -0.205    45.122    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                 32.256    

Slack (MET) :             32.256ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 0.704ns (9.429%)  route 6.763ns (90.571%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 45.095 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=17, routed)          3.261     9.116    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           0.749     9.989    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.113 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=82, routed)          2.753    12.866    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X23Y1          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.690    45.095    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X23Y1          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]/C
                         clock pessimism              0.267    45.362    
                         clock uncertainty           -0.035    45.327    
    SLICE_X23Y1          FDRE (Setup_fdre_C_CE)      -0.205    45.122    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                 32.256    

Slack (MET) :             32.413ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 0.704ns (9.631%)  route 6.606ns (90.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 45.095 - 40.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.814     5.399    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X29Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.456     5.855 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=17, routed)          3.261     9.116    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][0]
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.240 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           0.749     9.989    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.113 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=82, routed)          2.596    12.708    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X21Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.690    45.095    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X21Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]/C
                         clock pessimism              0.267    45.362    
                         clock uncertainty           -0.035    45.327    
    SLICE_X21Y2          FDRE (Setup_fdre_C_CE)      -0.205    45.122    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                 32.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.637     1.544    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X35Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][0]/Q
                         net (fo=2, routed)           0.098     1.783    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc_n_0_][0]
    SLICE_X34Y6          LUT3 (Prop_lut3_I0_O)        0.048     1.831 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[crc][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rin[crc][4]
    SLICE_X34Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.911     2.063    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X34Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][4]/C
                         clock pessimism             -0.506     1.557    
    SLICE_X34Y6          FDRE (Hold_fdre_C_D)         0.131     1.688    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][4]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.598%)  route 0.126ns (40.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.637     1.544    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X32Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][1]/Q
                         net (fo=6, routed)           0.126     1.811    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/p_0_in93_in
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[done]_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[done]_i_1__0_n_0
    SLICE_X34Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.910     2.062    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X34Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done]/C
                         clock pessimism             -0.483     1.579    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.121     1.700    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.633     1.540    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.760    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[0]
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.906     2.058    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.060     1.600    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][19]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][23]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.720%)  route 0.120ns (39.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.638     1.545    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X33Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     1.686 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][19]/Q
                         net (fo=2, routed)           0.120     1.807    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/p_25_in71_in
    SLICE_X35Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[crc][23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rin[crc][23]
    SLICE_X35Y4          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.911     2.063    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X35Y4          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][23]/C
                         clock pessimism             -0.483     1.580    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.092     1.672    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][23]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][14]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.639     1.546    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.141     1.687 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][14]/Q
                         net (fo=1, routed)           0.126     1.813    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data_n_0_][14]
    SLICE_X22Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.916     2.068    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][14]/C
                         clock pessimism             -0.505     1.563    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.070     1.633    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][14]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][19]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.316%)  route 0.139ns (49.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.638     1.545    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X24Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     1.686 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][19]/Q
                         net (fo=6, routed)           0.139     1.825    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/d[19]
    SLICE_X25Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.914     2.066    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X25Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica_1/C
                         clock pessimism             -0.505     1.561    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.072     1.633    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rxd][2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.182%)  route 0.140ns (49.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.638     1.545    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y10         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rxd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rxd][2]/Q
                         net (fo=16, routed)          0.140     1.826    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/p_3_in[26]
    SLICE_X23Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.915     2.067    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X23Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][2]/C
                         clock pessimism             -0.505     1.562    
    SLICE_X23Y9          FDRE (Hold_fdre_C_D)         0.070     1.632    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rxd][3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][31]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.048%)  route 0.159ns (52.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.638     1.545    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y10         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rxd][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rxd][3]/Q
                         net (fo=20, routed)          0.159     1.845    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/p_3_in[27]
    SLICE_X24Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.914     2.066    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X24Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][31]/C
                         clock pessimism             -0.483     1.583    
    SLICE_X24Y9          FDRE (Hold_fdre_C_D)         0.066     1.649    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][31]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rxd][2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][30]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.534%)  route 0.169ns (54.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.638     1.545    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y10         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rxd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rxd][2]/Q
                         net (fo=16, routed)          0.169     1.855    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/p_3_in[26]
    SLICE_X24Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.914     2.066    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X24Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][30]/C
                         clock pessimism             -0.483     1.583    
    SLICE_X24Y9          FDRE (Hold_fdre_C_D)         0.070     1.653    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][30]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][16]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][20]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.637     1.544    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X35Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][16]/Q
                         net (fo=2, routed)           0.151     1.836    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/p_32_in
    SLICE_X34Y6          LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[crc][20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.881    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rin[crc][20]
    SLICE_X34Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.911     2.063    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X34Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][20]/C
                         clock pessimism             -0.506     1.557    
    SLICE_X34Y6          FDRE (Hold_fdre_C_D)         0.120     1.677    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][20]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_rx_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X27Y4     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X15Y5     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X25Y9     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X20Y2     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X25Y6     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][21]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X32Y3     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][21]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X23Y4     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][27]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X25Y8     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][27]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X13Y8     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][27]_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X27Y4     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X15Y5     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X20Y2     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X25Y6     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][21]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X23Y4     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][27]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X22Y3     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X18Y4     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X23Y1     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X19Y5     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X22Y5     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][24]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X27Y4     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X25Y6     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][21]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X29Y2     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][24]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X25Y3     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X25Y3     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][30]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X25Y4     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][26]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y11    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y8     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X33Y7     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X33Y7     eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.469ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 1.414ns (19.421%)  route 5.867ns (80.579%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 45.088 - 40.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.818     5.401    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y10          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.857 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/Q
                         net (fo=5, routed)           1.034     6.891    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[2]
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.146     7.037 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][5]_i_2/O
                         net (fo=4, routed)           1.254     8.291    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][5]_i_2_n_0
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.357     8.648 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_4/O
                         net (fo=2, routed)           0.963     9.611    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_4_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.331     9.942 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_3/O
                         net (fo=1, routed)           1.450    11.392    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_3_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.516 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1/O
                         net (fo=4, routed)           1.166    12.682    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.685    45.088    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X10Y17         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/C
                         clock pessimism              0.267    45.355    
                         clock uncertainty           -0.035    45.320    
    SLICE_X10Y17         FDRE (Setup_fdre_C_CE)      -0.169    45.151    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]
  -------------------------------------------------------------------
                         required time                         45.151    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                 32.469    

Slack (MET) :             32.602ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 1.414ns (19.799%)  route 5.728ns (80.201%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 45.082 - 40.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.818     5.401    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y10          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.857 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/Q
                         net (fo=5, routed)           1.034     6.891    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[2]
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.146     7.037 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][5]_i_2/O
                         net (fo=4, routed)           1.254     8.291    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][5]_i_2_n_0
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.357     8.648 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_4/O
                         net (fo=2, routed)           0.963     9.611    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_4_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.331     9.942 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_3/O
                         net (fo=1, routed)           1.450    11.392    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_3_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.516 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1/O
                         net (fo=4, routed)           1.027    12.543    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.679    45.082    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X10Y22         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/C
                         clock pessimism              0.267    45.349    
                         clock uncertainty           -0.035    45.314    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.169    45.145    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]
  -------------------------------------------------------------------
                         required time                         45.145    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                 32.602    

Slack (MET) :             32.624ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 1.963ns (27.631%)  route 5.141ns (72.369%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 45.081 - 40.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.811     5.394    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y17         FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDSE (Prop_fdse_C_Q)         0.419     5.813 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/Q
                         net (fo=7, routed)           0.878     6.691    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][3]
    SLICE_X9Y17          LUT3 (Prop_lut3_I2_O)        0.324     7.015 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           1.022     8.037    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.326     8.363 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           1.653    10.016    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.140 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000    10.140    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.538 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.701    11.239    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.363 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_5/O
                         net (fo=1, routed)           0.404    11.767    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_5_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.891 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_3/O
                         net (fo=1, routed)           0.151    12.042    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_3_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_1/O
                         net (fo=1, routed)           0.332    12.498    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.678    45.081    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y23         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/C
                         clock pessimism              0.282    45.363    
                         clock uncertainty           -0.035    45.328    
    SLICE_X11Y23         FDRE (Setup_fdre_C_CE)      -0.205    45.123    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]
  -------------------------------------------------------------------
                         required time                         45.123    
                         arrival time                         -12.498    
  -------------------------------------------------------------------
                         slack                                 32.624    

Slack (MET) :             32.924ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.414ns (20.679%)  route 5.424ns (79.321%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 45.084 - 40.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.818     5.401    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y10          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.857 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/Q
                         net (fo=5, routed)           1.034     6.891    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[2]
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.146     7.037 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][5]_i_2/O
                         net (fo=4, routed)           1.254     8.291    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][5]_i_2_n_0
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.357     8.648 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_4/O
                         net (fo=2, routed)           0.963     9.611    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_4_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.331     9.942 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_3/O
                         net (fo=1, routed)           1.450    11.392    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_3_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.516 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1/O
                         net (fo=4, routed)           0.723    12.239    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681    45.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y20          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][0]/C
                         clock pessimism              0.283    45.367    
                         clock uncertainty           -0.035    45.332    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    45.163    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][0]
  -------------------------------------------------------------------
                         required time                         45.163    
                         arrival time                         -12.239    
  -------------------------------------------------------------------
                         slack                                 32.924    

Slack (MET) :             32.924ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.414ns (20.679%)  route 5.424ns (79.321%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 45.084 - 40.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.818     5.401    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y10          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456     5.857 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][2]/Q
                         net (fo=5, routed)           1.034     6.891    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[2]
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.146     7.037 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][5]_i_2/O
                         net (fo=4, routed)           1.254     8.291    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][5]_i_2_n_0
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.357     8.648 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_4/O
                         net (fo=2, routed)           0.963     9.611    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_4_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.331     9.942 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_3/O
                         net (fo=1, routed)           1.450    11.392    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_3_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.516 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1/O
                         net (fo=4, routed)           0.723    12.239    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681    45.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y20          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/C
                         clock pessimism              0.283    45.367    
                         clock uncertainty           -0.035    45.332    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    45.163    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]
  -------------------------------------------------------------------
                         required time                         45.163    
                         arrival time                         -12.239    
  -------------------------------------------------------------------
                         slack                                 32.924    

Slack (MET) :             33.041ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.715ns (25.630%)  route 4.976ns (74.370%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 45.085 - 40.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.811     5.394    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y17         FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDSE (Prop_fdse_C_Q)         0.419     5.813 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/Q
                         net (fo=7, routed)           0.878     6.691    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][3]
    SLICE_X9Y17          LUT3 (Prop_lut3_I2_O)        0.324     7.015 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           1.022     8.037    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.326     8.363 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           1.653    10.016    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.140 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000    10.140    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.538 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.858    11.396    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.565    12.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682    45.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/C
                         clock pessimism              0.282    45.367    
                         clock uncertainty           -0.035    45.332    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.205    45.127    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]
  -------------------------------------------------------------------
                         required time                         45.127    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 33.041    

Slack (MET) :             33.041ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.715ns (25.630%)  route 4.976ns (74.370%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 45.085 - 40.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.811     5.394    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y17         FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDSE (Prop_fdse_C_Q)         0.419     5.813 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/Q
                         net (fo=7, routed)           0.878     6.691    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][3]
    SLICE_X9Y17          LUT3 (Prop_lut3_I2_O)        0.324     7.015 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           1.022     8.037    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.326     8.363 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           1.653    10.016    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.140 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000    10.140    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.538 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.858    11.396    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.565    12.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682    45.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/C
                         clock pessimism              0.282    45.367    
                         clock uncertainty           -0.035    45.332    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.205    45.127    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]
  -------------------------------------------------------------------
                         required time                         45.127    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 33.041    

Slack (MET) :             33.041ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.715ns (25.630%)  route 4.976ns (74.370%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 45.085 - 40.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.811     5.394    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y17         FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDSE (Prop_fdse_C_Q)         0.419     5.813 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/Q
                         net (fo=7, routed)           0.878     6.691    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][3]
    SLICE_X9Y17          LUT3 (Prop_lut3_I2_O)        0.324     7.015 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           1.022     8.037    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.326     8.363 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           1.653    10.016    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.140 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000    10.140    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.538 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.858    11.396    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.565    12.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682    45.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][6]/C
                         clock pessimism              0.282    45.367    
                         clock uncertainty           -0.035    45.332    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.205    45.127    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][6]
  -------------------------------------------------------------------
                         required time                         45.127    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 33.041    

Slack (MET) :             33.041ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.715ns (25.630%)  route 4.976ns (74.370%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 45.085 - 40.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.811     5.394    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y17         FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDSE (Prop_fdse_C_Q)         0.419     5.813 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/Q
                         net (fo=7, routed)           0.878     6.691    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][3]
    SLICE_X9Y17          LUT3 (Prop_lut3_I2_O)        0.324     7.015 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           1.022     8.037    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.326     8.363 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           1.653    10.016    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.140 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000    10.140    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.538 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.858    11.396    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.565    12.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682    45.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/C
                         clock pessimism              0.282    45.367    
                         clock uncertainty           -0.035    45.332    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.205    45.127    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]
  -------------------------------------------------------------------
                         required time                         45.127    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 33.041    

Slack (MET) :             33.074ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 1.839ns (27.537%)  route 4.839ns (72.463%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 45.084 - 40.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.811     5.394    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y17         FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDSE (Prop_fdse_C_Q)         0.419     5.813 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][3]/Q
                         net (fo=7, routed)           0.878     6.691    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][3]
    SLICE_X9Y17          LUT3 (Prop_lut3_I2_O)        0.324     7.015 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           1.022     8.037    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.326     8.363 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           1.653    10.016    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.140 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000    10.140    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.538 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.806    11.344    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124    11.468 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.149    11.617    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124    11.741 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1/O
                         net (fo=4, routed)           0.331    12.072    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681    45.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][0]/C
                         clock pessimism              0.267    45.351    
                         clock uncertainty           -0.035    45.316    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.169    45.147    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][0]
  -------------------------------------------------------------------
                         required time                         45.147    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                 33.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.634     1.539    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/Q
                         net (fo=1, routed)           0.065     1.746    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[0]
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.907     2.057    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.075     1.614    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][10]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][14]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.661     1.566    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X5Y19          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDSE (Prop_fdse_C_Q)         0.141     1.707 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][10]/Q
                         net (fo=3, routed)           0.068     1.776    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc_n_0_][10]
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.045     1.821 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][14]_i_1/O
                         net (fo=1, routed)           0.000     1.821    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][14]_i_1_n_0
    SLICE_X4Y19          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.936     2.086    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X4Y19          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][14]/C
                         clock pessimism             -0.507     1.579    
    SLICE_X4Y19          FDSE (Hold_fdse_C_D)         0.092     1.671    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][14]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.638     1.543    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y12          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.707 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][0]/Q
                         net (fo=1, routed)           0.056     1.763    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random_n_0_][0]
    SLICE_X8Y12          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.912     2.062    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y12          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]/C
                         clock pessimism             -0.519     1.543    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.060     1.603    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][12]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][16]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.660     1.565    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X5Y20          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDSE (Prop_fdse_C_Q)         0.141     1.706 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][12]/Q
                         net (fo=3, routed)           0.081     1.787    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/p_19_in
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][16]_i_1/O
                         net (fo=1, routed)           0.000     1.832    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][16]_i_1_n_0
    SLICE_X4Y20          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.935     2.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X4Y20          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][16]/C
                         clock pessimism             -0.507     1.578    
    SLICE_X4Y20          FDSE (Hold_fdse_C_D)         0.091     1.669    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][16]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.639     1.544    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y10          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][0]/Q
                         net (fo=7, routed)           0.121     1.807    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[delay_val][3]
    SLICE_X8Y10          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.914     2.064    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y10          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][3]/C
                         clock pessimism             -0.507     1.557    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.120     1.677    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][30]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][18]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.662     1.567    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X3Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][30]/Q
                         net (fo=8, routed)           0.122     1.831    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/p_0_in19_in
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.876 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][18]_i_1/O
                         net (fo=1, routed)           0.000     1.876    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][18]_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.937     2.087    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X2Y19          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][18]/C
                         clock pessimism             -0.507     1.580    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.120     1.700    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][18]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][6]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.965%)  route 0.086ns (29.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.636     1.541    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y16          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDSE (Prop_fdse_C_Q)         0.164     1.705 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][0]/Q
                         net (fo=15, routed)          0.086     1.791    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][0]
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.836 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_1__0_n_0
    SLICE_X9Y16          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.909     2.059    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y16          FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][6]/C
                         clock pessimism             -0.505     1.554    
    SLICE_X9Y16          FDSE (Hold_fdse_C_D)         0.091     1.645    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[deferring]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.665     1.570    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X4Y13          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.711 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][0]/Q
                         net (fo=11, routed)          0.120     1.831    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[def_state][0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.876 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[deferring]_i_1/O
                         net (fo=1, routed)           0.000     1.876    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[deferring]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[deferring]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.941     2.091    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X5Y13          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[deferring]/C
                         clock pessimism             -0.508     1.583    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.091     1.674    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[deferring]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][21]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][21]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.568%)  route 0.126ns (40.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.662     1.567    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X5Y18          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][21]/Q
                         net (fo=3, routed)           0.126     1.835    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/p_27_in76_in
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.045     1.880 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][21]_i_1__0_n_0
    SLICE_X5Y18          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.937     2.087    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X5Y18          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][21]/C
                         clock pessimism             -0.520     1.567    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.092     1.659    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][21]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.102%)  route 0.117ns (35.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.639     1.544    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y11          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     1.708 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][6]/Q
                         net (fo=2, routed)           0.117     1.825    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/p_11_in
    SLICE_X9Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.870 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][6]_i_1/O
                         net (fo=1, routed)           0.000     1.870    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[delay_val][6]
    SLICE_X9Y11          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.914     2.064    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y11          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][6]/C
                         clock pessimism             -0.507     1.557    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     1.649    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_tx_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X8Y20     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X8Y20     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X10Y17    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X10Y22    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/C
Min Period        n/a     FDSE/C   n/a            1.000         40.000      39.000     SLICE_X8Y16     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][0]/C
Min Period        n/a     FDSE/C   n/a            1.000         40.000      39.000     SLICE_X8Y16     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X8Y20     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X8Y20     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X10Y17    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X10Y22    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y13     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X8Y20     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X8Y20     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X10Y17    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X10Y22    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X10Y22    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X8Y16     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X8Y16     eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf
  To Clock:  clk_nobuf

Setup :           19  Failing Endpoints,  Worst Slack       -0.488ns,  Total Violation       -3.266ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.759ns  (logic 4.169ns (30.301%)  route 9.590ns (69.699%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 20.505 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.853    18.100    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.328    18.428 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_46/O
                         net (fo=1, routed)           0.969    19.397    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/crami[icramin][tag][0]_528[25]
    SLICE_X70Y29         LUT2 (Prop_lut2_I1_O)        0.148    19.545 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_9/O
                         net (fo=2, routed)           0.695    20.239    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/DI[19]
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.759    20.505    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/out
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.757    
                         clock uncertainty           -0.065    20.692    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[19])
                                                     -0.941    19.751    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -20.239    
  -------------------------------------------------------------------
                         slack                                 -0.488    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.675ns  (logic 4.169ns (30.487%)  route 9.506ns (69.513%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 20.500 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.853    18.100    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.328    18.428 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_46/O
                         net (fo=1, routed)           0.969    19.397    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/crami[icramin][tag][0]_528[25]
    SLICE_X70Y29         LUT2 (Prop_lut2_I1_O)        0.148    19.545 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_9/O
                         net (fo=2, routed)           0.611    20.155    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/DI[19]
    RAMB36_X2Y5          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.754    20.500    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/out
    RAMB36_X2Y5          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.752    
                         clock uncertainty           -0.065    20.687    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[19])
                                                     -0.941    19.746    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -20.155    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.669ns  (logic 4.137ns (30.266%)  route 9.532ns (69.734%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 20.505 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.939    18.186    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.328    18.514 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_56/O
                         net (fo=1, routed)           0.688    19.202    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/crami[icramin][tag][0]_528[15]
    SLICE_X70Y30         LUT2 (Prop_lut2_I0_O)        0.116    19.318 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_19/O
                         net (fo=2, routed)           0.831    20.150    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/DI[9]
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.759    20.505    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/out
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.757    
                         clock uncertainty           -0.065    20.692    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.941    19.751    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -20.150    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.274ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.547ns  (logic 4.139ns (30.553%)  route 9.408ns (69.446%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 20.505 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.832    18.079    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X67Y28         LUT6 (Prop_lut6_I5_O)        0.328    18.407 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_51/O
                         net (fo=2, routed)           0.781    19.188    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/crami[icramin][tag][0]_528[0]
    SLICE_X72Y28         LUT2 (Prop_lut2_I1_O)        0.118    19.306 r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/a9.x[0].r_i_4/O
                         net (fo=1, routed)           0.721    20.027    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/DI[14]
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.759    20.505    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/out
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.757    
                         clock uncertainty           -0.065    20.692    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[14])
                                                     -0.939    19.753    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.753    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                 -0.274    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.511ns  (logic 4.140ns (30.641%)  route 9.371ns (69.359%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 20.505 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.951    18.198    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I5_O)        0.328    18.526 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_54/O
                         net (fo=1, routed)           0.544    19.070    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/crami[icramin][tag][0]_528[17]
    SLICE_X69Y29         LUT2 (Prop_lut2_I0_O)        0.119    19.189 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_17/O
                         net (fo=2, routed)           0.803    19.992    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/DI[11]
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.759    20.505    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/out
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.757    
                         clock uncertainty           -0.065    20.692    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.945    19.747    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.747    
                         arrival time                         -19.992    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.489ns  (logic 4.171ns (30.921%)  route 9.318ns (69.079%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 20.505 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.848    18.095    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.328    18.423 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_44/O
                         net (fo=1, routed)           0.643    19.066    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/crami[icramin][tag][0]_528[27]
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.150    19.216 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_7/O
                         net (fo=2, routed)           0.754    19.970    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/DI[21]
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.759    20.505    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/out
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.757    
                         clock uncertainty           -0.065    20.692    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.939    19.753    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.753    
                         arrival time                         -19.970    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.484ns  (logic 4.171ns (30.934%)  route 9.313ns (69.066%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 20.500 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.848    18.095    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I5_O)        0.328    18.423 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_44/O
                         net (fo=1, routed)           0.643    19.066    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/crami[icramin][tag][0]_528[27]
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.150    19.216 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_7/O
                         net (fo=2, routed)           0.748    19.964    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/DI[21]
    RAMB36_X2Y5          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.754    20.500    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/out
    RAMB36_X2Y5          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.752    
                         clock uncertainty           -0.065    20.687    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.939    19.748    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -19.964    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 4.137ns (30.763%)  route 9.311ns (69.237%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 20.500 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.939    18.186    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.328    18.514 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_56/O
                         net (fo=1, routed)           0.688    19.202    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/crami[icramin][tag][0]_528[15]
    SLICE_X70Y30         LUT2 (Prop_lut2_I0_O)        0.116    19.318 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_19/O
                         net (fo=2, routed)           0.610    19.929    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/DI[9]
    RAMB36_X2Y5          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.754    20.500    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/out
    RAMB36_X2Y5          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.752    
                         clock uncertainty           -0.065    20.687    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.941    19.746    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -19.929    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 4.173ns (31.058%)  route 9.263ns (68.942%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 20.500 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.838    18.085    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X67Y28         LUT6 (Prop_lut6_I5_O)        0.328    18.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_43/O
                         net (fo=1, routed)           0.876    19.290    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/crami[icramin][tag][0]_528[28]
    SLICE_X72Y28         LUT2 (Prop_lut2_I1_O)        0.152    19.442 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_6/O
                         net (fo=2, routed)           0.475    19.917    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/DI[22]
    RAMB36_X2Y5          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.754    20.500    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/out
    RAMB36_X2Y5          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.752    
                         clock uncertainty           -0.065    20.687    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.945    19.742    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.742    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_nobuf rise@14.286ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        13.425ns  (logic 4.173ns (31.084%)  route 9.252ns (68.916%))
  Logic Levels:           20  (CARRY4=8 LUT2=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 20.505 - 14.286 ) 
    Source Clock Delay      (SCD):    6.481ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.785     6.481    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X46Y25         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     6.999 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][1]/Q
                         net (fo=15, routed)          0.942     7.941    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][op1][31]_0[0]
    SLICE_X45Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.065 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5/O
                         net (fo=1, routed)           0.000     8.065    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][nalign]_i_5_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.615 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.615    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][nalign]_i_2_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.729    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___26_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.852    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___22_i_7_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.966 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.966    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___21_i_5_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.080 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.080    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_5_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.194    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.308 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.308    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_5_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.642 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[1]
                         net (fo=2, routed)           0.700    10.342    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/p_3_in[27]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.295    10.637 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][29]_i_3/O
                         net (fo=3, routed)           0.184    10.820    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dci[eaddress][29]
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.328    11.148 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9/O
                         net (fo=1, routed)           0.591    11.739    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_9_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.863 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3/O
                         net (fo=2, routed)           0.651    12.514    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_3_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.638 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5/O
                         net (fo=1, routed)           0.651    13.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[stpend]_i_2/O
                         net (fo=18, routed)          0.918    14.331    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.455 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/FSM_sequential_r[dstate][2]_i_4/O
                         net (fo=9, routed)           0.704    15.159    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][1]_1
    SLICE_X31Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.283 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3/O
                         net (fo=2, routed)           0.436    15.719    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.124    15.843 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/i___2_i_1/O
                         net (fo=4, routed)           1.288    17.131    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/r_reg[flush2]_1
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.116    17.247 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/i___3/O
                         net (fo=18, routed)          0.838    18.085    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_20_0
    SLICE_X67Y28         LUT6 (Prop_lut6_I5_O)        0.328    18.413 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_43/O
                         net (fo=1, routed)           0.876    19.290    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/crami[icramin][tag][0]_528[28]
    SLICE_X72Y28         LUT2 (Prop_lut2_I1_O)        0.152    19.442 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/a9.x[0].r_i_6/O
                         net (fo=2, routed)           0.464    19.906    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/DI[22]
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    16.938    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.021 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    18.655    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.746 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.759    20.505    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/out
    RAMB36_X2Y6          RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.251    20.757    
                         clock uncertainty           -0.065    20.692    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.945    19.747    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         19.747    
                         arrival time                         -19.906    
  -------------------------------------------------------------------
                         slack                                 -0.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][ctrl][inst][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.597%)  route 0.215ns (60.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.618     1.921    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X53Y21         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][ctrl][inst][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     2.062 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][ctrl][inst][29]/Q
                         net (fo=2, routed)           0.215     2.277    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][ctrl][inst_n_0_][29]
    SLICE_X51Y23         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.888     2.474    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X51Y23         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][29]/C
                         clock pessimism             -0.292     2.182    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.072     2.254    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][29]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][ctrl][inst][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.348%)  route 0.227ns (61.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.618     1.921    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X53Y21         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][ctrl][inst][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     2.062 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][ctrl][inst][27]/Q
                         net (fo=3, routed)           0.227     2.289    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][ctrl][inst_n_0_][27]
    SLICE_X51Y23         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.888     2.474    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X51Y23         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][27]/C
                         clock pessimism             -0.292     2.182    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.070     2.252    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][27]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl_reg[set][0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl_reg[lru][262][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.554%)  route 0.231ns (55.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.626     1.929    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/out
    SLICE_X47Y14         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl_reg[set][0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     2.070 f  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl_reg[set][0]_rep__2/Q
                         net (fo=64, routed)          0.231     2.301    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl_reg[set][0]_rep__2_n_0
    SLICE_X52Y14         LUT4 (Prop_lut4_I0_O)        0.045     2.346 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl[lru][262][0]_i_1/O
                         net (fo=1, routed)           0.000     2.346    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl[lru][262][0]_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl_reg[lru][262][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.897     2.483    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/out
    SLICE_X52Y14         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl_reg[lru][262][0]/C
                         clock pessimism             -0.292     2.191    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.091     2.282    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/reg2.rl_reg[lru][262][0]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r_reg[x][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r_reg[x][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.039%)  route 0.256ns (57.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.624     1.927    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/out
    SLICE_X52Y34         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r_reg[x][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.141     2.068 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r_reg[x][15]/Q
                         net (fo=3, routed)           0.256     2.324    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/in11[16]
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.369 r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][16]_i_1/O
                         net (fo=1, routed)           0.000     2.369    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/rin[x][16]
    SLICE_X51Y35         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r_reg[x][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.898     2.484    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/out
    SLICE_X51Y35         FDRE                                         r  leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r_reg[x][16]/C
                         clock pessimism             -0.292     2.192    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.091     2.283    leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r_reg[x][16]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.226%)  route 0.238ns (62.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.637     1.940    eth0.e1/m100.u0/ethc0/out
    SLICE_X18Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     2.081 r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/Q
                         net (fo=49, routed)          0.238     2.319    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/ADDRD2
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.913     2.499    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.521     1.978    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.232    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.226%)  route 0.238ns (62.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.637     1.940    eth0.e1/m100.u0/ethc0/out
    SLICE_X18Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     2.081 r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/Q
                         net (fo=49, routed)          0.238     2.319    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/ADDRD2
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.913     2.499    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.521     1.978    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.232    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.226%)  route 0.238ns (62.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.637     1.940    eth0.e1/m100.u0/ethc0/out
    SLICE_X18Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     2.081 r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/Q
                         net (fo=49, routed)          0.238     2.319    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/ADDRD2
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.913     2.499    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.521     1.978    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.232    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.226%)  route 0.238ns (62.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.637     1.940    eth0.e1/m100.u0/ethc0/out
    SLICE_X18Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     2.081 r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/Q
                         net (fo=49, routed)          0.238     2.319    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/ADDRD2
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.913     2.499    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.521     1.978    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.232    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.226%)  route 0.238ns (62.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.637     1.940    eth0.e1/m100.u0/ethc0/out
    SLICE_X18Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     2.081 r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/Q
                         net (fo=49, routed)          0.238     2.319    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/ADDRD2
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.913     2.499    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.521     1.978    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.232    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.226%)  route 0.238ns (62.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.637     1.940    eth0.e1/m100.u0/ethc0/out
    SLICE_X18Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141     2.081 r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][2]/Q
                         net (fo=49, routed)          0.238     2.319    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/ADDRD2
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.913     2.499    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.521     1.978    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.232    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_nobuf
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         14.286      10.402     DSP48_X0Y11     leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1]__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y14    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a12.x[2].r/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y15    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a12.x[3].r/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB36_X1Y9     nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y21    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a12.x[4].r/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB36_X1Y1     nomig.gen_ahbram.mig_ahbram/aram/nosbw.rx[2].x0/inf.x0/memarr_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y17    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a12.x[5].r/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y2     eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y2     eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y20    leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a12.x[6].r/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       14.286      145.714    PLLE2_ADV_X1Y1  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y9     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y9     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y9     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y9     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y9     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y9     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y9     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y9     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y11    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y11    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y8     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y8     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y8     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y8     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y8     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y8     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y8     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y8     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y7     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X14Y7     eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf_1
  To Clock:  clk_nobuf_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_nobuf_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  nomig.clockers0/clkgen2/xc7l.v/bufgclk0/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  nomig.clockers0/clkgen2/xc7l.v/PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf
  To Clock:  eth_rx_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.083ns,  Total Violation       -0.083ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rxdoneack]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_rx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.297ns  (logic 0.456ns (35.160%)  route 0.841ns (64.840%))
  Logic Levels:           0  
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 165.091 - 160.000 ) 
    Source Clock Delay      (SCD):    6.509ns = ( 163.652 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.813   163.652    eth0.e1/m100.u0/ethc0/out
    SLICE_X31Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxdoneack]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.456   164.108 r  eth0.e1/m100.u0/ethc0/r_reg[rxdoneack]/Q
                         net (fo=23, routed)          0.841   164.948    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]_0[0]
    SLICE_X32Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                    160.000   160.000 r  
    F15                                               0.000   160.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403   161.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   163.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.686   165.091    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X32Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]/C
                         clock pessimism              0.000   165.091    
                         clock uncertainty           -0.144   164.946    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)       -0.081   164.865    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]
  -------------------------------------------------------------------
                         required time                        164.865    
                         arrival time                        -164.948    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[writeok]/C
                            (rising edge-triggered cell FDSE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_rx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.268ns  (logic 0.580ns (45.747%)  route 0.688ns (54.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 165.089 - 160.000 ) 
    Source Clock Delay      (SCD):    6.505ns = ( 163.648 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.809   163.648    eth0.e1/m100.u0/ethc0/out
    SLICE_X35Y9          FDSE                                         r  eth0.e1/m100.u0/ethc0/r_reg[writeok]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.456   164.104 f  eth0.e1/m100.u0/ethc0/r_reg[writeok]/Q
                         net (fo=2, routed)           0.688   164.791    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.124   164.915 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_1/O
                         net (fo=1, routed)           0.000   164.915    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_1_n_0
    SLICE_X33Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                    160.000   160.000 r  
    F15                                               0.000   160.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403   161.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   163.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.684   165.089    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X33Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]/C
                         clock pessimism              0.000   165.089    
                         clock uncertainty           -0.144   164.944    
    SLICE_X33Y9          FDRE (Setup_fdre_C_D)        0.031   164.975    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]
  -------------------------------------------------------------------
                         required time                        164.975    
                         arrival time                        -164.915    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rxwriteack]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_rx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        0.982ns  (logic 0.478ns (48.690%)  route 0.504ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 165.091 - 160.000 ) 
    Source Clock Delay      (SCD):    6.509ns = ( 163.652 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.813   163.652    eth0.e1/m100.u0/ethc0/out
    SLICE_X30Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxwriteack]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.478   164.130 r  eth0.e1/m100.u0/ethc0/r_reg[rxwriteack]/Q
                         net (fo=17, routed)          0.504   164.633    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]_0[0]
    SLICE_X32Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                    160.000   160.000 r  
    F15                                               0.000   160.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403   161.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   163.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.686   165.091    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X32Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]/C
                         clock pessimism              0.000   165.091    
                         clock uncertainty           -0.144   164.946    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)       -0.244   164.702    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]
  -------------------------------------------------------------------
                         required time                        164.702    
                         arrival time                        -164.633    
  -------------------------------------------------------------------
                         slack                                  0.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rxwriteack]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.184%)  route 0.195ns (56.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.636     1.939    eth0.e1/m100.u0/ethc0/out
    SLICE_X30Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxwriteack]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148     2.087 r  eth0.e1/m100.u0/ethc0/r_reg[rxwriteack]/Q
                         net (fo=17, routed)          0.195     2.282    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]_0[0]
    SLICE_X32Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.912     2.064    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X32Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]/C
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.144     2.208    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.016     2.224    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[writeok]/C
                            (rising edge-triggered cell FDSE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.678%)  route 0.240ns (56.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.634     1.937    eth0.e1/m100.u0/ethc0/out
    SLICE_X35Y9          FDSE                                         r  eth0.e1/m100.u0/ethc0/r_reg[writeok]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     2.078 f  eth0.e1/m100.u0/ethc0/r_reg[writeok]/Q
                         net (fo=2, routed)           0.240     2.318    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.045     2.363 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_1/O
                         net (fo=1, routed)           0.000     2.363    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_1_n_0
    SLICE_X33Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.911     2.063    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X33Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]/C
                         clock pessimism              0.000     2.063    
                         clock uncertainty            0.144     2.207    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.092     2.299    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][3]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rxdoneack]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.752%)  route 0.333ns (70.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.636     1.939    eth0.e1/m100.u0/ethc0/out
    SLICE_X31Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxdoneack]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     2.080 r  eth0.e1/m100.u0/ethc0/r_reg[rxdoneack]/Q
                         net (fo=23, routed)          0.333     2.413    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]_0[0]
    SLICE_X32Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.912     2.064    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X32Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]/C
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.144     2.208    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.066     2.274    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf
  To Clock:  eth_tx_clk

Setup :           70  Failing Endpoints,  Worst Slack       -2.781ns,  Total Violation     -102.890ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.781ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.868ns  (logic 1.688ns (43.642%)  route 2.180ns (56.358%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 165.081 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.701   166.253    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I0_O)        0.124   166.377 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_5/O
                         net (fo=1, routed)           0.404   166.781    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_5_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124   166.905 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_3/O
                         net (fo=1, routed)           0.151   167.057    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_3_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124   167.181 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_1/O
                         net (fo=1, routed)           0.332   167.512    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.678   165.081    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y23         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/C
                         clock pessimism              0.000   165.081    
                         clock uncertainty           -0.144   164.936    
    SLICE_X11Y23         FDRE (Setup_fdre_C_CE)      -0.205   164.731    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]
  -------------------------------------------------------------------
                         required time                        164.731    
                         arrival time                        -167.512    
  -------------------------------------------------------------------
                         slack                                 -2.781    

Slack (VIOLATED) :        -2.364ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.455ns  (logic 1.440ns (41.682%)  route 2.015ns (58.318%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.858   166.410    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124   166.534 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.565   167.099    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682   165.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.205   164.735    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]
  -------------------------------------------------------------------
                         required time                        164.735    
                         arrival time                        -167.099    
  -------------------------------------------------------------------
                         slack                                 -2.364    

Slack (VIOLATED) :        -2.364ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.455ns  (logic 1.440ns (41.682%)  route 2.015ns (58.318%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.858   166.410    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124   166.534 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.565   167.099    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682   165.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.205   164.735    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]
  -------------------------------------------------------------------
                         required time                        164.735    
                         arrival time                        -167.099    
  -------------------------------------------------------------------
                         slack                                 -2.364    

Slack (VIOLATED) :        -2.364ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.455ns  (logic 1.440ns (41.682%)  route 2.015ns (58.318%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.858   166.410    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124   166.534 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.565   167.099    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682   165.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][6]/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.205   164.735    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][6]
  -------------------------------------------------------------------
                         required time                        164.735    
                         arrival time                        -167.099    
  -------------------------------------------------------------------
                         slack                                 -2.364    

Slack (VIOLATED) :        -2.364ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.455ns  (logic 1.440ns (41.682%)  route 2.015ns (58.318%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.858   166.410    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124   166.534 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.565   167.099    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682   165.085    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X11Y19         FDRE (Setup_fdre_C_CE)      -0.205   164.735    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]
  -------------------------------------------------------------------
                         required time                        164.735    
                         arrival time                        -167.099    
  -------------------------------------------------------------------
                         slack                                 -2.364    

Slack (VIOLATED) :        -2.316ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.442ns  (logic 1.564ns (45.442%)  route 1.878ns (54.558%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.806   166.358    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124   166.482 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.149   166.631    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124   166.755 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1/O
                         net (fo=4, routed)           0.331   167.086    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][0]/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.169   164.770    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][0]
  -------------------------------------------------------------------
                         required time                        164.770    
                         arrival time                        -167.086    
  -------------------------------------------------------------------
                         slack                                 -2.316    

Slack (VIOLATED) :        -2.316ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.442ns  (logic 1.564ns (45.442%)  route 1.878ns (54.558%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.806   166.358    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124   166.482 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.149   166.631    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124   166.755 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1/O
                         net (fo=4, routed)           0.331   167.086    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][1]/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.169   164.770    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][1]
  -------------------------------------------------------------------
                         required time                        164.770    
                         arrival time                        -167.086    
  -------------------------------------------------------------------
                         slack                                 -2.316    

Slack (VIOLATED) :        -2.316ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.442ns  (logic 1.564ns (45.442%)  route 1.878ns (54.558%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.806   166.358    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124   166.482 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.149   166.631    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124   166.755 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1/O
                         net (fo=4, routed)           0.331   167.086    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][2]/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.169   164.770    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][2]
  -------------------------------------------------------------------
                         required time                        164.770    
                         arrival time                        -167.086    
  -------------------------------------------------------------------
                         slack                                 -2.316    

Slack (VIOLATED) :        -2.316ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.442ns  (logic 1.564ns (45.442%)  route 1.878ns (54.558%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.806   166.358    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.124   166.482 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.149   166.631    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.124   166.755 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1/O
                         net (fo=4, routed)           0.331   167.086    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X8Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][3]/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.169   164.770    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][3]
  -------------------------------------------------------------------
                         required time                        164.770    
                         arrival time                        -167.086    
  -------------------------------------------------------------------
                         slack                                 -2.316    

Slack (VIOLATED) :        -2.309ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        3.434ns  (logic 1.440ns (41.931%)  route 1.994ns (58.069%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 165.083 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    eth0.e1/m100.u0/ethc0/out
    SLICE_X10Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518   164.163 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/Q
                         net (fo=9, routed)           0.274   164.437    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_0[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.124   164.561 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11/O
                         net (fo=1, routed)           0.317   164.878    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_11_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.124   165.002 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6/O
                         net (fo=1, routed)           0.000   165.002    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_6_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   165.552 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=8, routed)           0.858   166.410    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124   166.534 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.544   167.079    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.680   165.083    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/C
                         clock pessimism              0.000   165.083    
                         clock uncertainty           -0.144   164.938    
    SLICE_X12Y21         FDRE (Setup_fdre_C_CE)      -0.169   164.769    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]
  -------------------------------------------------------------------
                         required time                        164.769    
                         arrival time                        -167.079    
  -------------------------------------------------------------------
                         slack                                 -2.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.662%)  route 0.176ns (54.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.629     1.932    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y21          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.148     2.080 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][5]/Q
                         net (fo=1, routed)           0.176     2.256    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[5]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.906     2.056    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/C
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.144     2.200    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.022     2.222    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.588%)  route 0.177ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.629     1.932    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y22          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     2.080 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][7]/Q
                         net (fo=1, routed)           0.177     2.257    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[7]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.906     2.056    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/C
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.144     2.200    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.022     2.222    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.878%)  route 0.175ns (54.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.629     1.932    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y22          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     2.080 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][9]/Q
                         net (fo=1, routed)           0.175     2.255    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[9]
    SLICE_X10Y20         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.905     2.055    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X10Y20         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][9]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.144     2.199    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.011     2.210    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][9]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.385%)  route 0.223ns (57.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.629     1.932    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y22          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     2.096 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][11]/Q
                         net (fo=1, routed)           0.223     2.319    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[11]
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.906     2.056    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y19         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/C
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.144     2.200    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.071     2.271    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.730%)  route 0.190ns (56.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.629     1.932    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y21          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.148     2.080 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][3]/Q
                         net (fo=1, routed)           0.190     2.270    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[3]
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.904     2.054    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][3]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.144     2.198    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.023     2.221    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][3]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][22]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.599%)  route 0.177ns (54.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.627     1.930    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y23          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.148     2.078 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][22]/Q
                         net (fo=1, routed)           0.177     2.254    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[22]
    SLICE_X10Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.904     2.054    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X10Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][22]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.144     2.198    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.000     2.198    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][22]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.157%)  route 0.187ns (55.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.629     1.932    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y22          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     2.080 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][31]/Q
                         net (fo=1, routed)           0.187     2.267    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[31]
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.904     2.054    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.144     2.198    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.010     2.208    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][18]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.629%)  route 0.230ns (58.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.627     1.930    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y23          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     2.094 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][18]/Q
                         net (fo=1, routed)           0.230     2.324    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[18]
    SLICE_X10Y20         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.905     2.055    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X10Y20         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][18]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.144     2.199    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.063     2.262    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][18]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.998%)  route 0.236ns (59.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.627     1.930    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y23          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     2.094 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][0]/Q
                         net (fo=1, routed)           0.236     2.330    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[0]
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.904     2.054    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.144     2.198    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.060     2.258    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.480%)  route 0.251ns (60.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.633     1.936    eth0.e1/m100.u0/ethc0/out
    SLICE_X8Y17          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     2.100 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][4]/Q
                         net (fo=1, routed)           0.251     2.351    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_0[4]
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.904     2.054    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X12Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][4]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.144     2.198    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.076     2.274    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][4]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  clk_nobuf

Setup :          179  Failing Endpoints,  Worst Slack       -4.661ns,  Total Violation     -316.881ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.425ns  (logic 2.146ns (28.902%)  route 5.279ns (71.098%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 49.048 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.658    48.489    eth0.e1/m100.u0/ethc0/v[nak]1
    SLICE_X17Y4          LUT5 (Prop_lut5_I4_O)        0.373    48.862 r  eth0.e1/m100.u0/ethc0/a12.x[0].r0_i_22/O
                         net (fo=15, routed)          0.473    49.335    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_1__0_6
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124    49.459 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[0].r0_i_35/O
                         net (fo=1, routed)           0.854    50.313    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[0].r0_i_35_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.124    50.437 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[0].r0_i_16/O
                         net (fo=1, routed)           1.155    51.592    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[0].r0_i_16_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    51.716 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[0].r0_i_4/O
                         net (fo=1, routed)           1.112    52.828    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/datain1[1]
    RAMB18_X0Y2          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.730    49.048    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/out
    RAMB18_X0Y2          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0/CLKARDCLK
                         clock pessimism              0.000    49.048    
                         clock uncertainty           -0.144    48.904    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    48.167    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                         -52.828    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.583ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[2].r0/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.348ns  (logic 2.022ns (27.518%)  route 5.326ns (72.482%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.192ns = ( 49.049 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.666    48.497    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][30]_0[0]
    SLICE_X22Y4          LUT6 (Prop_lut6_I1_O)        0.373    48.870 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[1].r0_i_6__0/O
                         net (fo=10, routed)          0.834    49.704    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[1].r0_i_6__0_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I3_O)        0.124    49.828 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[2].r0_i_7/O
                         net (fo=1, routed)           0.891    50.720    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[2].r0_i_7_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.124    50.844 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[2].r0_i_3/O
                         net (fo=1, routed)           1.907    52.751    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/datain1[9]
    RAMB18_X0Y0          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[2].r0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.731    49.049    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/out
    RAMB18_X0Y0          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[2].r0/CLKARDCLK
                         clock pessimism              0.000    49.049    
                         clock uncertainty           -0.144    48.905    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    48.168    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[2].r0
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                         -52.751    
  -------------------------------------------------------------------
                         slack                                 -4.583    

Slack (VIOLATED) :        -4.474ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.961ns  (logic 3.315ns (41.642%)  route 4.646ns (58.358%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 49.001 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.475    48.307    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][30]_0[0]
    SLICE_X22Y6          LUT2 (Prop_lut2_I1_O)        0.373    48.680 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_8/O
                         net (fo=11, routed)          0.446    49.126    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/veri[datain]1
    SLICE_X25Y6          LUT6 (Prop_lut6_I5_O)        0.124    49.250 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9/O
                         net (fo=3, routed)           0.613    49.863    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9_n_0
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.987 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9/O
                         net (fo=2, routed)           0.846    50.834    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I4_O)        0.124    50.958 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    50.958    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.508 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.508    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.821 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][15]_i_3/O[3]
                         net (fo=1, routed)           1.237    53.058    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_128
    SLICE_X28Y5          LUT6 (Prop_lut6_I2_O)        0.306    53.364 r  eth0.e1/m100.u0/ethc0/r[ipcrc][15]_i_1/O
                         net (fo=1, routed)           0.000    53.364    eth0.e1/m100.u0/ethc0/v[ipcrc][15]
    SLICE_X28Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.684    49.001    eth0.e1/m100.u0/ethc0/out
    SLICE_X28Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/C
                         clock pessimism              0.000    49.001    
                         clock uncertainty           -0.144    48.857    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.032    48.889    eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]
  -------------------------------------------------------------------
                         required time                         48.889    
                         arrival time                         -53.364    
  -------------------------------------------------------------------
                         slack                                 -4.474    

Slack (VIOLATED) :        -4.469ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.954ns  (logic 3.237ns (40.697%)  route 4.717ns (59.303%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 49.001 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.475    48.307    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][30]_0[0]
    SLICE_X22Y6          LUT2 (Prop_lut2_I1_O)        0.373    48.680 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_8/O
                         net (fo=11, routed)          0.446    49.126    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/veri[datain]1
    SLICE_X25Y6          LUT6 (Prop_lut6_I5_O)        0.124    49.250 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9/O
                         net (fo=3, routed)           0.613    49.863    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9_n_0
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.987 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9/O
                         net (fo=2, routed)           0.846    50.834    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I4_O)        0.124    50.958 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    50.958    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.508 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.508    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.747 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][15]_i_3/O[2]
                         net (fo=1, routed)           1.308    53.055    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_129
    SLICE_X25Y7          LUT6 (Prop_lut6_I2_O)        0.302    53.357 r  eth0.e1/m100.u0/ethc0/r[ipcrc][14]_i_1/O
                         net (fo=1, routed)           0.000    53.357    eth0.e1/m100.u0/ethc0/v[ipcrc][14]
    SLICE_X25Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.684    49.001    eth0.e1/m100.u0/ethc0/out
    SLICE_X25Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/C
                         clock pessimism              0.000    49.001    
                         clock uncertainty           -0.144    48.857    
    SLICE_X25Y7          FDRE (Setup_fdre_C_D)        0.031    48.888    eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]
  -------------------------------------------------------------------
                         required time                         48.888    
                         arrival time                         -53.357    
  -------------------------------------------------------------------
                         slack                                 -4.469    

Slack (VIOLATED) :        -4.386ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.872ns  (logic 3.447ns (43.786%)  route 4.425ns (56.214%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 49.001 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.475    48.307    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][30]_0[0]
    SLICE_X22Y6          LUT2 (Prop_lut2_I1_O)        0.373    48.680 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_8/O
                         net (fo=11, routed)          0.446    49.126    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/veri[datain]1
    SLICE_X25Y6          LUT6 (Prop_lut6_I5_O)        0.124    49.250 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9/O
                         net (fo=3, routed)           0.613    49.863    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9_n_0
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.987 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9/O
                         net (fo=2, routed)           0.846    50.834    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I4_O)        0.124    50.958 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    50.958    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.508 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.508    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.622 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.622    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][15]_i_3_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.956 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][17]_i_5/O[1]
                         net (fo=1, routed)           1.017    52.972    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_132
    SLICE_X25Y7          LUT4 (Prop_lut4_I1_O)        0.303    53.275 r  eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_2/O
                         net (fo=1, routed)           0.000    53.275    eth0.e1/m100.u0/ethc0/v[ipcrc][17]
    SLICE_X25Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.684    49.001    eth0.e1/m100.u0/ethc0/out
    SLICE_X25Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/C
                         clock pessimism              0.000    49.001    
                         clock uncertainty           -0.144    48.857    
    SLICE_X25Y7          FDRE (Setup_fdre_C_D)        0.032    48.889    eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]
  -------------------------------------------------------------------
                         required time                         48.889    
                         arrival time                         -53.275    
  -------------------------------------------------------------------
                         slack                                 -4.386    

Slack (VIOLATED) :        -4.360ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.124ns  (logic 2.022ns (28.384%)  route 5.102ns (71.616%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 49.048 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.658    48.489    eth0.e1/m100.u0/ethc0/v[nak]1
    SLICE_X17Y4          LUT5 (Prop_lut5_I4_O)        0.373    48.862 r  eth0.e1/m100.u0/ethc0/a12.x[0].r0_i_22/O
                         net (fo=15, routed)          0.992    49.854    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_1__0_6
    SLICE_X15Y8          LUT5 (Prop_lut5_I1_O)        0.124    49.978 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_12/O
                         net (fo=1, routed)           1.127    51.105    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_12_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.124    51.229 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_4__0/O
                         net (fo=1, routed)           1.297    52.527    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/datain1[12]
    RAMB18_X0Y3          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.730    49.048    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/out
    RAMB18_X0Y3          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/CLKARDCLK
                         clock pessimism              0.000    49.048    
                         clock uncertainty           -0.144    48.904    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.167    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                         -52.527    
  -------------------------------------------------------------------
                         slack                                 -4.360    

Slack (VIOLATED) :        -4.334ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.098ns  (logic 2.022ns (28.486%)  route 5.076ns (71.514%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.191ns = ( 49.048 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.851    48.683    eth0.e1/m100.u0/ethc0/v[nak]1
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.373    49.056 r  eth0.e1/m100.u0/ethc0/a12.x[0].r0_i_21/O
                         net (fo=14, routed)          1.004    50.060    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_1__0_5
    SLICE_X11Y7          LUT5 (Prop_lut5_I3_O)        0.124    50.184 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_10/O
                         net (fo=1, routed)           1.177    51.361    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_10_n_0
    SLICE_X11Y7          LUT4 (Prop_lut4_I1_O)        0.124    51.485 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_3__0/O
                         net (fo=1, routed)           1.016    52.501    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/datain1[13]
    RAMB18_X0Y3          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.730    49.048    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/out
    RAMB18_X0Y3          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/CLKARDCLK
                         clock pessimism              0.000    49.048    
                         clock uncertainty           -0.144    48.904    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    48.167    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                         -52.501    
  -------------------------------------------------------------------
                         slack                                 -4.334    

Slack (VIOLATED) :        -4.296ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.781ns  (logic 3.217ns (41.344%)  route 4.564ns (58.656%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 49.001 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.475    48.307    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][30]_0[0]
    SLICE_X22Y6          LUT2 (Prop_lut2_I1_O)        0.373    48.680 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_8/O
                         net (fo=11, routed)          0.446    49.126    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/veri[datain]1
    SLICE_X25Y6          LUT6 (Prop_lut6_I5_O)        0.124    49.250 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9/O
                         net (fo=3, routed)           0.613    49.863    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9_n_0
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.987 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9/O
                         net (fo=2, routed)           0.846    50.834    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I4_O)        0.124    50.958 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    50.958    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.508 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.508    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.730 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][15]_i_3/O[0]
                         net (fo=1, routed)           1.155    52.885    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_131
    SLICE_X28Y5          LUT6 (Prop_lut6_I2_O)        0.299    53.184 r  eth0.e1/m100.u0/ethc0/r[ipcrc][12]_i_1/O
                         net (fo=1, routed)           0.000    53.184    eth0.e1/m100.u0/ethc0/v[ipcrc][12]
    SLICE_X28Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.684    49.001    eth0.e1/m100.u0/ethc0/out
    SLICE_X28Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/C
                         clock pessimism              0.000    49.001    
                         clock uncertainty           -0.144    48.857    
    SLICE_X28Y5          FDRE (Setup_fdre_C_D)        0.031    48.888    eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]
  -------------------------------------------------------------------
                         required time                         48.888    
                         arrival time                         -53.184    
  -------------------------------------------------------------------
                         slack                                 -4.296    

Slack (VIOLATED) :        -4.291ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.777ns  (logic 3.333ns (42.859%)  route 4.444ns (57.141%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 49.001 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.475    48.307    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][30]_0[0]
    SLICE_X22Y6          LUT2 (Prop_lut2_I1_O)        0.373    48.680 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_8/O
                         net (fo=11, routed)          0.446    49.126    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/veri[datain]1
    SLICE_X25Y6          LUT6 (Prop_lut6_I5_O)        0.124    49.250 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9/O
                         net (fo=3, routed)           0.613    49.863    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][7]_i_9_n_0
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.987 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9/O
                         net (fo=2, routed)           0.846    50.834    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_9_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I4_O)        0.124    50.958 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000    50.958    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.508 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.508    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.842 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][15]_i_3/O[1]
                         net (fo=1, routed)           1.035    52.877    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_130
    SLICE_X25Y7          LUT6 (Prop_lut6_I2_O)        0.303    53.180 r  eth0.e1/m100.u0/ethc0/r[ipcrc][13]_i_1/O
                         net (fo=1, routed)           0.000    53.180    eth0.e1/m100.u0/ethc0/v[ipcrc][13]
    SLICE_X25Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.684    49.001    eth0.e1/m100.u0/ethc0/out
    SLICE_X25Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/C
                         clock pessimism              0.000    49.001    
                         clock uncertainty           -0.144    48.857    
    SLICE_X25Y7          FDRE (Setup_fdre_C_D)        0.031    48.888    eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]
  -------------------------------------------------------------------
                         required time                         48.888    
                         arrival time                         -53.180    
  -------------------------------------------------------------------
                         slack                                 -4.291    

Slack (VIOLATED) :        -4.286ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[2].r0/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_rx_clk rise@40.000ns)
  Data Path Delay:        7.046ns  (logic 2.022ns (28.696%)  route 5.024ns (71.304%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns = ( 49.044 - 42.857 ) 
    Source Clock Delay      (SCD):    5.403ns = ( 45.403 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473    41.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    43.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.818    45.403    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X22Y3          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.456    45.859 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/Q
                         net (fo=14, routed)          1.028    46.887    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[23]
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.124    47.011 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    47.011    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[nak]_i_10_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.561 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.561    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_6_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.832 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[nak]_i_5/CO[0]
                         net (fo=20, routed)          0.851    48.683    eth0.e1/m100.u0/ethc0/v[nak]1
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.373    49.056 r  eth0.e1/m100.u0/ethc0/a12.x[0].r0_i_21/O
                         net (fo=14, routed)          0.837    49.892    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[3].r0_i_1__0_5
    SLICE_X15Y7          LUT6 (Prop_lut6_I2_O)        0.124    50.016 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[2].r0_i_7__0/O
                         net (fo=1, routed)           1.342    51.359    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[2].r0_i_7__0_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    51.483 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/a12.x[2].r0_i_2__0/O
                         net (fo=1, routed)           0.967    52.449    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/datain1[10]
    RAMB18_X0Y4          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[2].r0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.726    49.044    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/out
    RAMB18_X0Y4          RAMB18E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[2].r0/CLKARDCLK
                         clock pessimism              0.000    49.044    
                         clock uncertainty           -0.144    48.900    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    48.163    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[2].r0
  -------------------------------------------------------------------
                         required time                         48.163    
                         arrival time                         -52.449    
  -------------------------------------------------------------------
                         slack                                 -4.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxlength][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.186ns (14.760%)  route 1.074ns (85.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.637     1.544    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X31Y8          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][1]/Q
                         net (fo=4, routed)           1.074     2.759    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype_n_0_][1]
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.045     2.804 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[rxlength][1]_i_1/O
                         net (fo=1, routed)           0.000     2.804    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_90
    SLICE_X29Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.910     2.496    eth0.e1/m100.u0/ethc0/out
    SLICE_X29Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][1]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty            0.144     2.640    
    SLICE_X29Y9          FDRE (Hold_fdre_C_D)         0.091     2.731    eth0.e1/m100.u0/ethc0/r_reg[rxlength][1]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxstatus][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.231ns (18.498%)  route 1.018ns (81.502%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.637     1.544    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X27Y11         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141     1.685 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][0]_replica_1/Q
                         net (fo=1, routed)           0.337     2.022    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status_n_0_][0]_repN_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I2_O)        0.045     2.067 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[rxstatus][4]_i_3/O
                         net (fo=1, routed)           0.319     2.386    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[rxstatus][4]_i_3_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I1_O)        0.045     2.431 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[rxstatus][4]_i_1/O
                         net (fo=3, routed)           0.362     2.793    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_70
    SLICE_X24Y10         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxstatus][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.911     2.497    eth0.e1/m100.u0/ethc0/out
    SLICE_X24Y10         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxstatus][4]/C
                         clock pessimism              0.000     2.497    
                         clock uncertainty            0.144     2.641    
    SLICE_X24Y10         FDRE (Hold_fdre_C_D)         0.066     2.707    eth0.e1/m100.u0/ethc0/r_reg[rxstatus][4]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[gotframe]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[gotframe]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.209ns (16.245%)  route 1.078ns (83.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.636     1.543    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X30Y10         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[gotframe]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[gotframe]/Q
                         net (fo=4, routed)           1.078     2.785    eth0.e1/m100.u0/rxo[gotframe]
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.045     2.830 r  eth0.e1/m100.u0/r[gotframe]_i_1/O
                         net (fo=1, routed)           0.000     2.830    eth0.e1/m100.u0/ethc0/r_reg[gotframe]_1
    SLICE_X28Y11         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[gotframe]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X28Y11         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[gotframe]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X28Y11         FDRE (Hold_fdre_C_D)         0.091     2.730    eth0.e1/m100.u0/ethc0/r_reg[gotframe]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxlength][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.186ns (14.281%)  route 1.116ns (85.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.638     1.545    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X28Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141     1.686 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]/Q
                         net (fo=1, routed)           1.116     2.803    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype_n_0_][0]
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.045     2.848 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[rxlength][0]_i_1/O
                         net (fo=1, routed)           0.000     2.848    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_91
    SLICE_X31Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X31Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][0]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.091     2.730    eth0.e1/m100.u0/ethc0/r_reg[rxlength][0]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxlength][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.186ns (14.119%)  route 1.131ns (85.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.638     1.545    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X26Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.141     1.686 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=11, routed)          1.131     2.818    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rxo[byte_count][5]
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.045     2.863 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[rxlength][5]_i_1/O
                         net (fo=1, routed)           0.000     2.863    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_86
    SLICE_X31Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X31Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][5]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092     2.731    eth0.e1/m100.u0/ethc0/r_reg[rxlength][5]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.141ns (10.443%)  route 1.209ns (89.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.641     1.548    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X21Y2          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.141     1.689 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]/Q
                         net (fo=3, routed)           1.209     2.898    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_18_23/DIA1
    SLICE_X14Y11         RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.912     2.498    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_18_23/WCLK
    SLICE_X14Y11         RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_18_23/RAMA_D1/CLK
                         clock pessimism              0.000     2.498    
                         clock uncertainty            0.144     2.642    
    SLICE_X14Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.762    eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxlength][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.209ns (15.633%)  route 1.128ns (84.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.637     1.544    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X30Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.164     1.708 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][2]/Q
                         net (fo=1, routed)           1.128     2.836    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype_n_0_][2]
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.045     2.881 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[rxlength][2]_i_1/O
                         net (fo=1, routed)           0.000     2.881    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_89
    SLICE_X29Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.910     2.496    eth0.e1/m100.u0/ethc0/out
    SLICE_X29Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][2]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty            0.144     2.640    
    SLICE_X29Y9          FDRE (Hold_fdre_C_D)         0.092     2.732    eth0.e1/m100.u0/ethc0/r_reg[rxlength][2]
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][25]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.358ns (26.751%)  route 0.980ns (73.249%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.638     1.545    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X25Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][25]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y9          FDRE (Prop_fdre_C_Q)         0.141     1.686 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][25]_replica_2/Q
                         net (fo=2, routed)           0.544     2.230    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]_0[25]_repN_2
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.045     2.275 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6/O
                         net (fo=1, routed)           0.000     2.275    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[ipcrc][11]_i_6_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.340 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[ipcrc][11]_i_3/O[1]
                         net (fo=1, routed)           0.436     2.776    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_126
    SLICE_X29Y6          LUT6 (Prop_lut6_I2_O)        0.107     2.883 r  eth0.e1/m100.u0/ethc0/r[ipcrc][9]_i_1/O
                         net (fo=1, routed)           0.000     2.883    eth0.e1/m100.u0/ethc0/v[ipcrc][9]
    SLICE_X29Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.911     2.497    eth0.e1/m100.u0/ethc0/out
    SLICE_X29Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/C
                         clock pessimism              0.000     2.497    
                         clock uncertainty            0.144     2.641    
    SLICE_X29Y6          FDRE (Hold_fdre_C_D)         0.092     2.733    eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[sync_start]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.776%)  route 1.168ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.638     1.545    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X31Y6          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[sync_start]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     1.686 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[sync_start]/Q
                         net (fo=2, routed)           1.168     2.854    eth0.e1/m100.u0/ethc0/rxo[start]
    SLICE_X30Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.910     2.496    eth0.e1/m100.u0/ethc0/out
    SLICE_X30Y5          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty            0.144     2.640    
    SLICE_X30Y5          FDRE (Hold_fdre_C_D)         0.059     2.699    eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxlength][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.186ns (13.860%)  route 1.156ns (86.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.637     1.544    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_reg[0]
    SLICE_X28Y9          FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][3]/Q
                         net (fo=1, routed)           1.156     2.841    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype_n_0_][3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I0_O)        0.045     2.886 r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r[rxlength][3]_i_1/O
                         net (fo=1, routed)           0.000     2.886    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0_n_88
    SLICE_X31Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X31Y7          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxlength][3]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.092     2.731    eth0.e1/m100.u0/ethc0/r_reg[rxlength][3]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  clk_nobuf

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_tx_clk rise@40.000ns)
  Data Path Delay:        3.418ns  (logic 0.642ns (18.782%)  route 2.776ns (81.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 48.998 - 42.857 ) 
    Source Clock Delay      (SCD):    5.398ns = ( 45.398 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471    41.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.815    45.398    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X10Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.518    45.916 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/Q
                         net (fo=3, routed)           2.776    48.692    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/txo[status][1]
    SLICE_X19Y14         LUT6 (Prop_lut6_I2_O)        0.124    48.816 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r[txstatus][1]_i_1/O
                         net (fo=1, routed)           0.000    48.816    eth0.e1/m100.u0/ethc0/v[txstatus][1]
    SLICE_X19Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.681    48.998    eth0.e1/m100.u0/ethc0/out
    SLICE_X19Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]/C
                         clock pessimism              0.000    48.998    
                         clock uncertainty           -0.144    48.854    
    SLICE_X19Y14         FDRE (Setup_fdre_C_D)        0.031    48.885    eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]
  -------------------------------------------------------------------
                         required time                         48.885    
                         arrival time                         -48.816    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txread][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_tx_clk rise@40.000ns)
  Data Path Delay:        3.250ns  (logic 0.456ns (14.029%)  route 2.794ns (85.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns = ( 48.999 - 42.857 ) 
    Source Clock Delay      (SCD):    5.391ns = ( 45.391 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471    41.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.808    45.391    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    45.847 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read]/Q
                         net (fo=5, routed)           2.794    48.641    eth0.e1/m100.u0/ethc0/txo[read]
    SLICE_X15Y16         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txread][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.682    48.999    eth0.e1/m100.u0/ethc0/out
    SLICE_X15Y16         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txread][0]/C
                         clock pessimism              0.000    48.999    
                         clock uncertainty           -0.144    48.855    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)       -0.067    48.788    eth0.e1/m100.u0/ethc0/r_reg[txread][0]
  -------------------------------------------------------------------
                         required time                         48.788    
                         arrival time                         -48.641    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_tx_clk rise@40.000ns)
  Data Path Delay:        3.287ns  (logic 0.642ns (19.529%)  route 2.645ns (80.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 48.998 - 42.857 ) 
    Source Clock Delay      (SCD):    5.398ns = ( 45.398 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471    41.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.815    45.398    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X10Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.518    45.916 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/Q
                         net (fo=3, routed)           2.645    48.561    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/txo[status][1]
    SLICE_X17Y14         LUT6 (Prop_lut6_I0_O)        0.124    48.685 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r[tmsto][data][15]_i_1/O
                         net (fo=1, routed)           0.000    48.685    eth0.e1/m100.u0/ethc0/v[tmsto][data][15]
    SLICE_X17Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.681    48.998    eth0.e1/m100.u0/ethc0/out
    SLICE_X17Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][15]/C
                         clock pessimism              0.000    48.998    
                         clock uncertainty           -0.144    48.854    
    SLICE_X17Y14         FDRE (Setup_fdre_C_D)        0.031    48.885    eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][15]
  -------------------------------------------------------------------
                         required time                         48.885    
                         arrival time                         -48.685    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_tx_clk rise@40.000ns)
  Data Path Delay:        3.196ns  (logic 0.580ns (18.149%)  route 2.616ns (81.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 48.998 - 42.857 ) 
    Source Clock Delay      (SCD):    5.389ns = ( 45.389 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471    41.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.806    45.389    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456    45.845 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/Q
                         net (fo=3, routed)           2.616    48.461    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/txo[status][0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I0_O)        0.124    48.585 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r[tmsto][data][14]_i_1/O
                         net (fo=1, routed)           0.000    48.585    eth0.e1/m100.u0/ethc0/v[tmsto][data][14]
    SLICE_X17Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.681    48.998    eth0.e1/m100.u0/ethc0/out
    SLICE_X17Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]/C
                         clock pessimism              0.000    48.998    
                         clock uncertainty           -0.144    48.854    
    SLICE_X17Y14         FDRE (Setup_fdre_C_D)        0.031    48.885    eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]
  -------------------------------------------------------------------
                         required time                         48.885    
                         arrival time                         -48.585    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[done]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txdone][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_tx_clk rise@40.000ns)
  Data Path Delay:        3.057ns  (logic 0.456ns (14.919%)  route 2.601ns (85.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 49.001 - 42.857 ) 
    Source Clock Delay      (SCD):    5.396ns = ( 45.396 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471    41.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.813    45.396    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y15          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[done]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456    45.852 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[done]/Q
                         net (fo=2, routed)           2.601    48.452    eth0.e1/m100.u0/ethc0/txo[done]
    SLICE_X13Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdone][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.684    49.001    eth0.e1/m100.u0/ethc0/out
    SLICE_X13Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdone][0]/C
                         clock pessimism              0.000    49.001    
                         clock uncertainty           -0.144    48.857    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)       -0.067    48.790    eth0.e1/m100.u0/ethc0/r_reg[txdone][0]
  -------------------------------------------------------------------
                         required time                         48.790    
                         arrival time                         -48.452    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[restart]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_tx_clk rise@40.000ns)
  Data Path Delay:        3.055ns  (logic 0.456ns (14.929%)  route 2.599ns (85.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 49.001 - 42.857 ) 
    Source Clock Delay      (SCD):    5.398ns = ( 45.398 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471    41.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.815    45.398    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[restart]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456    45.854 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[restart]/Q
                         net (fo=2, routed)           2.599    48.452    eth0.e1/m100.u0/ethc0/txo[restart]
    SLICE_X13Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.684    49.001    eth0.e1/m100.u0/ethc0/out
    SLICE_X13Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]/C
                         clock pessimism              0.000    49.001    
                         clock uncertainty           -0.144    48.857    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)       -0.062    48.795    eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]
  -------------------------------------------------------------------
                         required time                         48.795    
                         arrival time                         -48.452    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_nobuf rise@42.857ns - eth_tx_clk rise@40.000ns)
  Data Path Delay:        3.076ns  (logic 0.580ns (18.853%)  route 2.496ns (81.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 48.998 - 42.857 ) 
    Source Clock Delay      (SCD):    5.389ns = ( 45.389 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471    41.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016    43.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    43.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.806    45.389    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456    45.845 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/Q
                         net (fo=3, routed)           2.496    48.341    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/txo[status][0]
    SLICE_X19Y14         LUT6 (Prop_lut6_I2_O)        0.124    48.465 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r[txstatus][0]_i_1/O
                         net (fo=1, routed)           0.000    48.465    eth0.e1/m100.u0/ethc0/v[txstatus][0]
    SLICE_X19Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                     42.857    42.857 r  
    E3                                                0.000    42.857 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    42.857    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    44.268 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.241    45.509    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    45.592 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.634    47.226    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.317 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.681    48.998    eth0.e1/m100.u0/ethc0/out
    SLICE_X19Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]/C
                         clock pessimism              0.000    48.998    
                         clock uncertainty           -0.144    48.854    
    SLICE_X19Y14         FDRE (Setup_fdre_C_D)        0.029    48.883    eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]
  -------------------------------------------------------------------
                         required time                         48.883    
                         arrival time                         -48.465    
  -------------------------------------------------------------------
                         slack                                  0.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.209ns (15.650%)  route 1.126ns (84.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.637     1.542    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X10Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/Q
                         net (fo=3, routed)           1.126     2.833    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/txo[status][1]
    SLICE_X17Y14         LUT6 (Prop_lut6_I0_O)        0.045     2.878 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r[tmsto][data][15]_i_1/O
                         net (fo=1, routed)           0.000     2.878    eth0.e1/m100.u0/ethc0/v[tmsto][data][15]
    SLICE_X17Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X17Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][15]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X17Y14         FDRE (Hold_fdre_C_D)         0.092     2.731    eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][15]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.209ns (15.187%)  route 1.167ns (84.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.637     1.542    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X10Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][1]/Q
                         net (fo=3, routed)           1.167     2.873    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/txo[status][1]
    SLICE_X19Y14         LUT6 (Prop_lut6_I2_O)        0.045     2.918 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r[txstatus][1]_i_1/O
                         net (fo=1, routed)           0.000     2.918    eth0.e1/m100.u0/ethc0/v[txstatus][1]
    SLICE_X19Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X19Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.092     2.731    eth0.e1/m100.u0/ethc0/r_reg[txstatus][1]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[done]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txdone][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.141ns (10.379%)  route 1.218ns (89.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.637     1.542    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y15          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[done]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[done]/Q
                         net (fo=2, routed)           1.218     2.901    eth0.e1/m100.u0/ethc0/txo[done]
    SLICE_X13Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdone][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X13Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txdone][0]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.070     2.709    eth0.e1/m100.u0/ethc0/r_reg[txdone][0]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[restart]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.141ns (10.280%)  route 1.231ns (89.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.637     1.542    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[restart]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[restart]/Q
                         net (fo=2, routed)           1.231     2.914    eth0.e1/m100.u0/ethc0/txo[restart]
    SLICE_X13Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X13Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.071     2.710    eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.168%)  route 1.226ns (86.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.631     1.536    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/Q
                         net (fo=3, routed)           1.226     2.904    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/txo[status][0]
    SLICE_X19Y14         LUT6 (Prop_lut6_I2_O)        0.045     2.949 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r[txstatus][0]_i_1/O
                         net (fo=1, routed)           0.000     2.949    eth0.e1/m100.u0/ethc0/v[txstatus][0]
    SLICE_X19Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X19Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.091     2.730    eth0.e1/m100.u0/ethc0/r_reg[txstatus][0]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[txread][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.141ns (10.039%)  route 1.263ns (89.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.633     1.538    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X9Y19          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read]/Q
                         net (fo=5, routed)           1.263     2.943    eth0.e1/m100.u0/ethc0/txo[read]
    SLICE_X15Y16         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txread][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.907     2.493    eth0.e1/m100.u0/ethc0/out
    SLICE_X15Y16         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[txread][0]/C
                         clock pessimism              0.000     2.493    
                         clock uncertainty            0.144     2.637    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.070     2.707    eth0.e1/m100.u0/ethc0/r_reg[txread][0]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.992%)  route 1.246ns (87.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.631     1.536    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X11Y21         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/Q
                         net (fo=3, routed)           1.246     2.923    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/txo[status][0]
    SLICE_X17Y14         LUT6 (Prop_lut6_I0_O)        0.045     2.968 r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r[tmsto][data][14]_i_1/O
                         net (fo=1, routed)           0.000     2.968    eth0.e1/m100.u0/ethc0/v[tmsto][data][14]
    SLICE_X17Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.909     2.495    eth0.e1/m100.u0/ethc0/out
    SLICE_X17Y14         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.144     2.639    
    SLICE_X17Y14         FDRE (Hold_fdre_C_D)         0.092     2.731    eth0.e1/m100.u0/ethc0/r_reg[tmsto][data][14]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_nobuf
  To Clock:  eth_rx_clk

Setup :            6  Failing Endpoints,  Worst Slack       -0.572ns,  Total Violation       -3.349ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_rx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.507ns  (logic 0.580ns (38.488%)  route 0.927ns (61.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.582   164.683    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.807 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.345   165.151    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                    160.000   160.000 r  
    F15                                               0.000   160.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403   161.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   163.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.680   165.085    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.361   164.579    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                        164.579    
                         arrival time                        -165.152    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_rx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.507ns  (logic 0.580ns (38.488%)  route 0.927ns (61.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.582   164.683    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.807 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.345   165.151    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                    160.000   160.000 r  
    F15                                               0.000   160.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403   161.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   163.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.680   165.085    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.361   164.579    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                        164.579    
                         arrival time                        -165.152    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_rx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.507ns  (logic 0.580ns (38.488%)  route 0.927ns (61.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.582   164.683    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.807 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.345   165.151    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                    160.000   160.000 r  
    F15                                               0.000   160.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403   161.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   163.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.680   165.085    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.361   164.579    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]
  -------------------------------------------------------------------
                         required time                        164.579    
                         arrival time                        -165.152    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/PRE
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_rx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.507ns  (logic 0.580ns (38.488%)  route 0.927ns (61.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.582   164.683    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.807 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.345   165.151    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDPE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                    160.000   160.000 r  
    F15                                               0.000   160.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403   161.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   163.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.680   165.085    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDPE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X34Y14         FDPE (Recov_fdpe_C_PRE)     -0.361   164.579    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv
  -------------------------------------------------------------------
                         required time                        164.579    
                         arrival time                        -165.152    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.530ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_rx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.507ns  (logic 0.580ns (38.488%)  route 0.927ns (61.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.582   164.683    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.807 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.345   165.151    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                    160.000   160.000 r  
    F15                                               0.000   160.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403   161.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   163.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.680   165.085    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.319   164.621    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                        164.621    
                         arrival time                        -165.152    
  -------------------------------------------------------------------
                         slack                                 -0.530    

Slack (VIOLATED) :        -0.530ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_rx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.507ns  (logic 0.580ns (38.488%)  route 0.927ns (61.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 165.085 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.582   164.683    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.807 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.345   165.151    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                    160.000   160.000 r  
    F15                                               0.000   160.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403   161.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   163.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         1.680   165.085    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.000   165.085    
                         clock uncertainty           -0.144   164.940    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.319   164.621    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                        164.621    
                         arrival time                        -165.152    
  -------------------------------------------------------------------
                         slack                                 -0.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.835%)  route 0.319ns (63.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.199     2.275    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.320 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.120     2.440    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.906     2.058    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.144     2.202    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.067     2.135    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.835%)  route 0.319ns (63.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.199     2.275    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.320 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.120     2.440    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.906     2.058    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.144     2.202    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.067     2.135    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.835%)  route 0.319ns (63.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.199     2.275    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.320 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.120     2.440    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.906     2.058    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.144     2.202    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.067     2.135    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.835%)  route 0.319ns (63.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.199     2.275    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.320 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.120     2.440    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.906     2.058    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.144     2.202    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.067     2.135    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.835%)  route 0.319ns (63.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.199     2.275    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.320 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.120     2.440    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.906     2.058    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.144     2.202    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.067     2.135    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/PRE
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.835%)  route 0.319ns (63.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.199     2.275    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rst
    SLICE_X33Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.320 f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0/O
                         net (fo=6, routed)           0.120     2.440    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[4]_i_1__0_n_0
    SLICE_X34Y14         FDPE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=222, routed)         0.906     2.058    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]_0
    SLICE_X34Y14         FDPE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.144     2.202    
    SLICE_X34Y14         FDPE (Remov_fdpe_C_PRE)     -0.071     2.131    eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_nobuf
  To Clock:  eth_tx_clk

Setup :            6  Failing Endpoints,  Worst Slack       -0.604ns,  Total Violation       -3.577ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.829%)  route 0.914ns (61.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.579   164.680    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.804 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.335   165.138    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.405   164.534    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                        164.534    
                         arrival time                        -165.138    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.829%)  route 0.914ns (61.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.579   164.680    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.804 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.335   165.138    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.405   164.534    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                        164.534    
                         arrival time                        -165.138    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.829%)  route 0.914ns (61.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.579   164.680    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.804 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.335   165.138    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.405   164.534    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                        164.534    
                         arrival time                        -165.138    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.829%)  route 0.914ns (61.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.579   164.680    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.804 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.335   165.138    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[3]/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.405   164.534    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                        164.534    
                         arrival time                        -165.138    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[4]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.829%)  route 0.914ns (61.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.579   164.680    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.804 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.335   165.138    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[4]/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.405   164.534    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[4]
  -------------------------------------------------------------------
                         required time                        164.534    
                         arrival time                        -165.138    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv/PRE
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (eth_tx_clk rise@160.000ns - clk_nobuf rise@157.143ns)
  Data Path Delay:        1.494ns  (logic 0.580ns (38.829%)  route 0.914ns (61.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 165.084 - 160.000 ) 
    Source Clock Delay      (SCD):    6.502ns = ( 163.645 - 157.143 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                    157.143   157.143 r  
    E3                                                0.000   157.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   157.143    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   158.625 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.316   159.941    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088   160.029 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.713   161.742    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   161.838 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        1.806   163.645    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.456   164.101 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.579   164.680    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.124   164.804 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.335   165.138    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDPE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                    160.000   160.000 r  
    H16                                               0.000   160.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000   160.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401   161.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911   163.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   163.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681   165.084    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDPE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv/C
                         clock pessimism              0.000   165.084    
                         clock uncertainty           -0.144   164.939    
    SLICE_X32Y14         FDPE (Recov_fdpe_C_PRE)     -0.359   164.580    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv
  -------------------------------------------------------------------
                         required time                        164.580    
                         arrival time                        -165.138    
  -------------------------------------------------------------------
                         slack                                 -0.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.924%)  route 0.318ns (63.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.208     2.284    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.329 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.110     2.439    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.907     2.057    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.144     2.201    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.092     2.109    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.924%)  route 0.318ns (63.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.208     2.284    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.329 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.110     2.439    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.907     2.057    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.144     2.201    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.092     2.109    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.924%)  route 0.318ns (63.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.208     2.284    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.329 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.110     2.439    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.907     2.057    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.144     2.201    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.092     2.109    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.924%)  route 0.318ns (63.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.208     2.284    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.329 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.110     2.439    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.907     2.057    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[3]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.144     2.201    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.092     2.109    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[4]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.924%)  route 0.318ns (63.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.208     2.284    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.329 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.110     2.439    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.907     2.057    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDCE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[4]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.144     2.201    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.092     2.109    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_nobuf  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv/PRE
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.924%)  route 0.318ns (63.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    nomig.clockers0/clkgen0/xc7l.v/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  nomig.clockers0/clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    nomig.clockers0/clkgen0/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  nomig.clockers0/clkgen0/xc7l.v/bufgclk0/O
                         net (fo=3651, routed)        0.632     1.935    rst0/async.rstoutl_reg_1
    SLICE_X33Y15         FDCE                                         r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     2.076 r  rst0/async.rstoutl_reg/Q
                         net (fo=10, routed)          0.208     2.284    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rst
    SLICE_X30Y14         LUT1 (Prop_lut1_I0_O)        0.045     2.329 f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1/O
                         net (fo=6, routed)           0.110     2.439    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r[4]_i_1_n_0
    SLICE_X32Y14         FDPE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.907     2.057    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/o
    SLICE_X32Y14         FDPE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.144     2.201    
    SLICE_X32Y14         FDPE (Remov_fdpe_C_PRE)     -0.095     2.106    eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.333    





