{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79907,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79969,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000926741,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000474082,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000139839,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000474082,
	"finish__design__instance__count__class:buffer": 23,
	"finish__design__instance__area__class:buffer": 180.173,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 436.669,
	"finish__design__instance__count__class:timing_repair_buffer": 36,
	"finish__design__instance__area__class:timing_repair_buffer": 188.931,
	"finish__design__instance__count__class:inverter": 15,
	"finish__design__instance__area__class:inverter": 63.8112,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 102.598,
	"finish__design__instance__count__class:sequential_cell": 152,
	"finish__design__instance__area__class:sequential_cell": 4496.81,
	"finish__design__instance__count__class:multi_input_combinational_cell": 236,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1850.52,
	"finish__design__instance__count": 494,
	"finish__design__instance__area": 7319.52,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.15727,
	"finish__clock__skew__setup": 0.0138401,
	"finish__clock__skew__hold": 0.0138401,
	"finish__timing__drv__max_slew_limit": 0.693914,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.794674,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00314051,
	"finish__power__switching__total": 0.00186592,
	"finish__power__leakage__total": 2.59514e-09,
	"finish__power__total": 0.00500643,
	"finish__design__io": 35,
	"finish__design__die__area": 12052.7,
	"finish__design__core__area": 11078.1,
	"finish__design__instance__count": 634,
	"finish__design__instance__area": 7494.69,
	"finish__design__instance__count__stdcell": 634,
	"finish__design__instance__area__stdcell": 7494.69,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.67653,
	"finish__design__instance__utilization__stdcell": 0.67653,
	"finish__design__rows": 38,
	"finish__design__rows:unithd": 38,
	"finish__design__sites": 8854,
	"finish__design__sites:unithd": 8854,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}