[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of П162E30 production of 2PAI SEMICONDUCTOR from the text:200Mbps H exa-Channel Digital  IsolatorsEnha nced ESD , 3.0 kV rms/ 5.0 kV rms  \n \nData Sheet  π160E /π161E /π162E /π163E  \nFEATURES \nUltra -low power consumption  (1Mbps) : 0.58mA/Channel  \nHigh data rate:  200Mbps  \nHigh common -mode transient immunity:  \nπ16xx3x: 75  kV/µs typical  \nπ16xx6x: 120  kV/µs typical  \nHigh robustness to radiated and conducted noise  \nLow propagation delay : 9 ns typical  \nIsolation voltage s:  \nπ16xx3 x: AC 3 000Vrms  \nπ16xx6 x: AC 5000Vrms  \nHigh ESD rating:  \nESDA/JEDEC JS -001-2017  \nHuman body model (HBM) ±8kV  \nSafety and regulatory approvals ： \nUL certificate number: E494497  \n3000Vrms/ 5000Vrms for 1 minute per UL 1577  \nCSA Component Acceptance Notice 5A  \nVDE certificate number: 40053041 /40052896 \nDIN VDE V 0884 -11:2017 -01 \nVIORM =565V peak/1200 V peak  \nCQC certification per GB4943.1 -2011  \n3 V to 5 .5 V level translation  \nAEC-Q100 qualification  \nWide temperature range: -40° C to 125° C  \nRoHS -compliant, NB SOIC -16, WB SOIC -16 package  \nAPPLICATIONS \nGeneral -purpose multichannel isolation \nIndustrial field bus isolation  \nIsolation Industrial automation systems  \nIsolated switch mode supplies  \nIsolated ADC, DAC  \nMotor control  \nENERAL DESCRIPTION  \nThe π1xxxxx  is a 2PaiSemi digital isolators product family that \nincludes over hundreds of digital isolator products.  By using \nmaturated standard semiconductor CMOS technology and 2PaiSEMI \niDivider®  technology, these isolation components provide \noutstanding performanc e characteristics and reliability superior to \nalternatives such as optocoupler devices and other integrated \nisolators.  \nIntelligent voltage divider technology ( iDivider®  technology) is a \nnew generation digital isolator technology invented by 2PaiSEMI. It \nuses the principle of capacitor voltage divider to transmit voltage \nsignal directly cross the isolator capacitor without signal modulation \nand demodulation.    The π1xxxxx isolator  data channels are independent and are \navailable in a variety of configurations with a withstand voltage \nrating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to \n600Mbps (see the Ordering Guide). The devices operate with the \nsupply voltage on eit her side ranging from 3.0 V to 5.5 V, providing \ncompatibility with lower voltage systems as well as enabling voltage \ntranslation functionality across the isolation barrier. The fail -safe \nstate is available in which the outputs transition to a preset state \nwhen the input power supply is not applied.  \nFUNCTIONAL BLOCK DIAGRAMS \nVOA\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VDD1\nVIA\nVIB\nVIC\nVID\nVIE\nGND 1VOFVDD2\nVOB\nVOC\nVOD\nVOE\nVIF\nVOA\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VDD1\nVIA\nVIB\nVIC\nVID\nVOE\nGND 1VOFVDD2\nVOB\nVOC\nVOD\nVIE\nVIF\nVOA\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VDD1\nVIA\nVIB\nVIC\nVOD\nVOE\nGND 1VOFVDD2\nVOB\nVOC\nVID\nVIE\nVIFVOA\nGND 23\n4\n5\n61\n2\n7\n814\n13\n12\n1116\n15\n10\n9VDD1\nVIA\nVIB\nVIC\nVID\nVIE\nGND 1VIFVDD2\nVOB\nVOC\nVOD\nVOE\nVOFπ160 XXX\nπ161 XXX\nπ162 XXX\nπ163 XXX\nFigure 1.π160xxx/π161xxx/π162xxx/π163xxx functional Block Diagram  \nVDD1\nGND 1VDD1\nCIN\n0.1uF\n81VDD2\nGND 2VDD2\n0.1uF\n916COUT\nGND 1 GND 2VIA VIN_A\nVIB VIN_B2\n43VOA VOUT _A\nVOB\nVOCVOUT _B15\n1314\nVIC VIN_C VOUT _C\n5 12VID VIN_D VOUT _D VOD\n6 11VIE VIN_E VOUT _E VOE6 11V VIN_E VOUT _E V\n7 10VIF VIN_F VOUT _F VOF\nFigure 2.π160xxx Typical Application Circuit\nRev.1.9 \nInformation furnished by 2Pai  semi is believed to be accurate and reliable. However, no \nresponsibility is assumed by 2Pai  semi for its use, nor for any infringements of patents or \nother rights of third parties that may result from its use. Specifications subject to change \nwithout noti ce. No license is granted by implication or otherwise under any patent or patent \nrights of 2Pai semi.  \nTrademarks and reg istered trademarks are the property of their respective owners.  Room 30 7-309, No.22, Boxia Road, Pudong  New District, Shanghai, 201203 , China  \n021-50850681\n2Pai  Semiconductor  Co., Limited.  All rights reserved.\nhttp://www.rpsemi.com/2Pai Semi  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 2 of 19  PIN CONFIGURATIONS AND FUNCTIONS  \nTable 1.π160E xx Pin Function Descriptions   \nPin No.  Name  Description  \n1 VDD1 Supply Voltage for Isolator Side 1.  \n2 VIA Logic Input A.  \n3 VIB Logic Input B.  \n4 VIC Logic Input C.  \n5 VID Logic Input D.  \n6 VIE Logic Input E.  \n7 VIF Logic Input F.  \n8 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n10 VOF Logic Output F.  \n11 VOE Logic Output E.  \n12 VOD Logic Output D.  \n13 VOC Logic Output C.  \n14 VOB Logic Output B.  \n15 VOA Logic Output A.  \n16 VDD2 Supply Voltage for Isolator Side 2.  \n \nTable 2.π161E xx Pin Function Descriptions  \nPin No.  Name  Description  \n1 VDD1 Supply Voltage for Isolator Side 1.  \n2 VIA Logic Input A.  \n3 VIB Logic Input B.  \n4 VIC Logic Input C.  \n5 VID Logic Input D.  \n6 VIE Logic Input E.  \n7 VOF Logic Output  F.  \n8 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n10 VIF Logic Input F.  \n11 VOE Logic Output E.  \n12 VOD Logic Output D.  \n13 VOC Logic Output C.  \n14 VOB Logic Output B.  \n15 VOA Logic Output A.  \n16 VDD2 Supply Voltage for Isolator Side 2.  \n \n   \n Figure 3.π160Exx Pin Configuration  \n \n Figure 4.π161Exx Pin Configuration  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 3 of 19  Table 3.π162E xx Pin Function Descriptions  \nPin No.  Name  Description  \n1 VDD1 Supply Voltage for Isolator Side 1.  \n2 VIA Logic Input A.  \n3 VIB Logic Input B.  \n4 VIC Logic Input C.  \n5 VID Logic Input D.  \n6 VOE Logic Output E.  \n7 VOF Logic Output F.  \n8 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n10 VIF Logic Input F.  \n11 VIE Logic Input E.  \n12 VOD Logic Output D.  \n13 VOC Logic Output C.  \n14 VOB Logic Output B.  \n15 VOA Logic Output A.  \n16 VDD2 Supply Voltage for Isolator Side 2.  \n \nTable 4.π163E xx Pin Function Descriptions  \nPin No.  Name  Description  \n1 VDD1 Supply Voltage for Isolator Side 1.  \n2 VIA Logic Input A.  \n3 VIB Logic Input B.  \n4 VIC Logic Input C.  \n5 VOD Logic Output D.  \n6 VOE Logic Output E.  \n7 VOF Logic Output F.  \n8 GND 1 Ground 1. This pin is the ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. This pin is the ground reference for Isolator Side 2.  \n10 VIF Logic Input F.  \n11 VIE Logic Input E.  \n12 VID Logic Input D.  \n13 VOC Logic Output C.  \n14 VOB Logic Output B.  \n15 VOA Logic Output A.  \n16 VDD2 Supply Voltage for Isolator Side 2.  \n \n   \n Figure 5.π162Exx Pin Configuration  \n \nFigure 6.π163Exx Pin Configuration  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 4 of 19  ABSOLUTE MAXIMUM RATINGS  \nTA = 25° C, unless otherwise noted.  \nTable 5.Absolute Maximum Ratings4  \nParameter  Rating  \nSupply Voltages (V DD1-GND 1, VDD2-GND 2) −0.5 V  ~ +7.0 V  \nInput Voltages (V IA, VIB)1 −0.5 V  ~ VDDx + 0.5 V   \nOutput Voltages (V OA, VOB)1 −0.5 V  ~ VDDx + 0.5 V  \nAverage Output Current per Pin2 Side 1 Output Current (I O1) −10 mA  ~ +10 mA  \nAverage Output Current per Pin2 Side 2 Output Current (I O2) −10 mA  ~ +10 mA  \nCommon -Mode Transients Immunity 3 −200 kV/µs  ~ +200 kV/µs  \nStorage Temperature (T ST) Range  −65° C  ~ +150° C  \nAmbient Operating Temperature (T A) Range  −40° C  ~ +125° C  \nNotes:  \n1 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n2 See Figure 7 for the maximum rated current values for various temperatures.  \n3 See Figure 15 for Common -mode transient immunity (CMTI) measurement.  \n4 Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress r ating only; functional operation of \nthe device at these or any other conditions above those indicated in the operational section of  this specification is not implied. Operation beyond the maximum \noperating conditions for extended periods may affect product reliability.  \n \nRECOMMENDED OPERATING CONDITIONS  \nTable 6.Recommended Operating Conditions  \nParameter  Symbol  Min Typ Max  Unit  \nSupply Voltage  VDDx 1 3  5.5 V \nHigh Level Input Signal Voltage  VIH 0.7*V DDx1  VDDx1 V \nLow Level Input Signal Voltage  VIL 0  0.3*V DDx1 V \nHigh Level Output Current  IOH -6   mA \nLow Level Output Current  IOL   6 mA \nData Rate   0  200 Mbps  \nJunction Temperature  TJ -40  150 °C \nAmbient Operating Temperature  TA -40  125 °C \nNotes:  \n1 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n \nTruth Tables  \nTable 7.π160xxx/π161xxx/π162xxx/π163xxx Truth Table  \nVIx Input1 VDDI State1 VDDO State1 Default Low  Default High  Test Conditions /Comments  VOx Output1 VOx Output1 \nLow Powered2 Powered2 Low Low Normal operation  \nHigh  Powered2 Powered2 High  High  Normal operation  \nOpen  Powered2 Powered2 Low High  Default output  \nDon’t Care4 Unpowered3 Powered2 Low High  Default output5 \nDon’t Care4 Powered2 Unpowered3 High Impedance  High Impedance   \nNotes:  \n1 VIx/VOx are the input/output sig nals of a given channel (A  or B). V DDI/VDDO are the supply voltages on the input/output signal sides of this given channel.  \n2 Powered means  VDDx≥ 2.9 5 V \n3 Unpowered means  VDDx < 2.30V \n4 Input signal (V Ix) must be in a low state to avoid powering the given V DDI1 through its ESD protection circuitry.  \n5 If the V DDI goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V DDI goes into powered status, the channel outputs the \ninput status logic si gnal after around 3us. \n \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 5 of 19  SPECIFICATIONS  \nELECTRICAL CHARACTERISTICS  \nTable 8. π16xE3x  Switching Specifications  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25° C, unless otherwise noted.  \nParameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nMinimum Pulse Width  PW   5 ns Within pulse width distortion (PWD) limit  \nMaximum Data Rate    200   Mbps  Within PWD limit  \nPropagation Delay Time1,4 tpHL, tpLH 5.5 8 12.5  ns 5VDC supply   \n6.5 9 13.5  ns 3.3V DC supply  \nPulse Width Distortion4  PWD   0.3 3.0 ns The max different time between t pHL and t pLH@ \n5VDC supply. And The value is | t pHL - tpLH |  \n 0.4 3.0 ns The max different time between t pHL and t pLH@ \n3.3V DC supply. And The value is | t pHL - tpLH | \nPart to Part Propagation Delay \nSkew4  tPSK   2 ns The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 5V DC supply  \n  2 ns The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 3.3V DC supply  \nChannel to Channel Propagation \nDelay Skew4  tCSK  0 1.8 ns The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 5V DC supply.  \n 0 2 ns The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 3.3V DC supply  \nOutput Signal Rise/Fall Time4  tr/tf  1.5  ns See  Figure 11 . \nDynamic Input Supply Current per \nChannel  IDDI (D)    9  µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF  @ 5V DC Supply  Dynamic Output Supply Current \nper Channel  IDDO (D)    38  µA \n/Mbps  \nDynamic Input Supply Current per \nChannel  IDDI (D)    5  µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF  @ 3.3V DC Supply  Dynamic Output Supply Current \nper Channel  IDDO (D)    23  µA \n/Mbps  \nCommon -Mode Transient \nImmunity3  CMTI   75  kV/µs  VIN = V DDx2 or 0V, V CM = 1000 V  \nJitter    120  ps p-p See the Jitter Measurement section    20  ps rms  \nESD(HBM - Human body model ) ESD  ±8  kV  \nNotes:  \n1 tpLH = low -to-high propagation delay time, t pHL = high -to-low propagation delay time. See  Figure 12 . \n2 VDDx is th e side voltage power supply V DD, where x =  1 or 2.  \n3 See Figure 15 for Common -mode transient immunity (CMTI) measurement.  \n4 tr means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal ，tf means is the time from 90% amplitude to 10% amplitude of the falling \nedge of the sign al. \n \nTable 9. π16xE6x  Switching Specifications  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25° C, unless otherwise noted.  \nParameter  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nMinimum Pulse Width  PW   5 ns Within pulse width distortion (PWD) limit  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 6 of 19  Maximum Data Rate    200   Mbps  Within PWD limit  \nPropagation Delay Time1,4 tpHL, tpLH  12 16 ns 5VDC supply   \n 14 18.5 ns 3.3V DC supply  \nPulse Width Distortion4  PWD   0.3 3.0 ns The max different time between t pHL and t pLH@ \n5VDC supply. And The value is | t pHL - tpLH |  \n 0.4 3.0 ns The max different time between t pHL and t pLH@ \n3.3V DC supply. And The value is | t pHL - tpLH | \nPart to Part Propagation Delay \nSkew4  tPSK   2 ns The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 5V DC supply  \n  2 ns The max different propagation delay time \nbetween any two devices at the same \ntemperature, load and voltage @ 3.3V DC supply  \nChannel to Channel Propagation \nDelay Skew4  tCSK  0 1.8 ns The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 5V DC supply.  \n 0 2 ns The max amount propagation delay time \ndiffers between any two output channels in \nthe single device @ 3.3V DC supply  \nOutput Signal Rise/Fall Time4  tr/tf  1.5  ns See  Figure 11 . \nDynamic Input Supply Current per \nChannel  IDDI (D)    10  µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF  @ 5V DC Supply  Dynamic Output Supply Current \nper Channel  IDDO (D)    45  µA \n/Mbps  \nDynamic Input Supply Current per \nChannel  IDDI (D)    9  µA \n/Mbps  Inputs switching, 50% duty cycle square wave, \nCL = 0 pF  @ 3.3V DC Supply  Dynamic Output Supply Current \nper Channel  IDDO (D)    28  µA \n/Mbps  \nCommon -Mode Transient \nImmunity3  CMTI   120  kV/µs  VIN = V DDx2 or 0V, V CM = 1000 V  \nJitter    180  ps p-p See the Jitter Measurement section    30  ps rms  \nESD(HBM - Human body model ) ESD  ±8  kV  \nNotes:  \n5 tpLH = low -to-high propagation delay time, t pHL = high -to-low propagation delay time. See  Figure 12 . \n6 VDDx is th e side voltage power supply V DD, where x =  1 or 2.  \n7 See Figure 15 for Common -mode transient immunity (CMTI) measurement.  \n8 tr means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal ，tf means is the time from 90% amplitude to 10% amplitude of the falling \nedge of the sign al. \n \nTable 10.DC Specifications  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25° C, unless otherwise noted.   \n  Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nRising Input Signal Voltage Threshold  VIT+  0.6*V DDx1 0.7*V DDx1 V   \nFalling Input Signal Voltage \nThreshold  VIT- 0.3* V DDX1 0.4* V DDX1  V   \nHigh Level Output Voltage  VOH 1 VDDx − 0.1  VDDx  V −20 µA output current  \nVDDx − 0.2  VDDx − 0.1   V −2 mA output current  \nLow Level Output Voltage  VOL  0 0.1 V 20 µA output current  \n 0.1 0.2 V 2 mA output current  \nInput Current per Signal Channel  IIN −10 0.5 10 µA 0 V ≤ Signal voltage ≤ VDDX1 \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 7 of 19    Symbol  Min Typ Max  Unit  Test Conditions/Comments  \nVDDx1 Undervoltage Rising Threshold  VDDxUV+  2.45  2.75  2.95  V   \nVDDx1 Undervoltage Falling Threshold  VDDxUV−  2.30  2.60  2.75  V   \nVDDx1 Hysteresis  VDDxUVH   0.15   V   \nNotes:  \n1 VDDx is th e side voltage power supply V DD, where x = 1 or 2.  \n \nTable 11.Quiescent Supply Current  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25° C, C L = 0 pF, unless otherwise noted.  \nPart  Symbol  Min Typ Max  Unit  Test Conditions  \nSupply voltage  Input signal  \nπ160E 3x  IDD1 (Q)  0.2 0.2 0.3 mA \n5VDC VI=0V for π16xEx0  \nVI=5V for π16xEx1  IDD2 (Q)  2.3 2.9 3.8 mA \nIDD1 (Q)  0.5 0.6 0.8 mA VI=5V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  2.2 2.8 3.6 mA \nIDD1 (Q)  0.2 0.2 0.3 mA \n3.3V DC VI=0V for π16xEx0  \nVI=3.3V for π16xEx1  IDD2 (Q)  2.3 2.9 3.8 mA \nIDD1 (Q) 0.3 0.4 0.6 mA VI=3.3V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q) 2.1 2.7 3.5 mA \nπ161E 3x  IDD1 (Q)  0.5 0.7 0.9 mA \n5VDC VI=0V for π16xEx0  \nVI=5V for π16xEx1  IDD2 (Q)  2.0 2.5 3.2 mA \nIDD1 (Q) 0.8 0.9 1.2 mA VI=5V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.9 2.4 3.1 mA \nIDD1 (Q)  0.5 0.7 0.9 mA \n3.3V DC VI=0V for π16xEx0  \nVI=3.3V for π16xEx1  IDD2 (Q)  2.0 2.4 3.2 mA \nIDD1 (Q) 0.6 0.8 1.0 mA VI=3.3V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.8 2.3 3.0 mA \nπ162E 3x  IDD1 (Q)  0.9 1.1 1.5 mA \n5VDC VI=0V for π16xEx0  \nVI=5V for π16xEx1  IDD2 (Q)  1.6 2.0 2.6 mA \nIDD1 (Q) 1.0 1.3 1.7 mA VI=5V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.6 2.0 2.6 mA \nIDD1 (Q)  0.9 1.1 1.5 mA \n3.3V DC VI=0V for π16xEx0  \nVI=3.3V for π16xEx1  IDD2 (Q)  1.6 2.0 2.6 mA \nIDD1 (Q) 0.9 1.2 1.5 mA VI=3.3V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.5 1.9 2.5 mA \nπ163E 3x  IDD1 (Q)  1.3 1.6 2.0 mA \n5VDC VI=0V for π16xEx0  \nVI=5V for π16xEx1  IDD2 (Q)  1.3 1.6 2.0 mA \nIDD1 (Q) 1.3 1.6 2.1 mA VI=5V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.3 1.6 2.1 mA \nIDD1 (Q)  1.2 1.6 2.0 mA \n3.3V DC VI=0V for π16xEx0  \nVI=3.3V for π16xEx1  IDD2 (Q)  1.2 1.6 2.0 mA \nIDD1 (Q) 1.2 1.5 2.0 mA VI=3.3V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.2 1.5 2.0 mA \nπ160E6x  IDD1 (Q)  0.13  0.17  0.31  mA \n5VDC VI=0V for π16xEx0  \nVI=5V for π16xEx1  IDD2 (Q)  2.34  3.23  4.20  mA \nIDD1 (Q) 0.47  0.81  1.05  mA VI=5V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  2.22  2.96  3.85  mA \nIDD1 (Q)  0.12  0.15  0.31  mA \n3.3V DC VI=0V for π16xEx0  \nVI=3.3V for π16xEx1  IDD2 (Q)  2.32  3.14  4.08  mA \nIDD1 (Q) 0.35  0.50  0.64  mA VI=3.3V for π16xEx0  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 8 of 19  Part  Symbol  Min Typ Max  Unit  Test Conditions  \nSupply voltage  Input signal  \nIDD2 (Q)  2.13  2.88  3.74  mA VI=0V for π16xEx1  \nπ161E6x  IDD1 (Q)  0.53  0.66  0.86  mA \n5VDC VI=0V for π16xEx0  \nVI=5V for π16xEx1  IDD2 (Q)  2.08  2.60  3.38  mA \nIDD1 (Q) 0.97  1.22  1.58  mA VI=5V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.82  2.28  2.96  mA \nIDD1 (Q)  0.50  0.62  0.81  mA \n3.3V DC VI=0V for π16xEx0  \nVI=3.3V for π16xEx1  IDD2 (Q)  2.01  2.52  3.27  mA \nIDD1 (Q) 0.75  0.94  1.22  mA VI=3.3V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.80  2.25  2.92  mA \nπ162E6x  IDD1 (Q)  0.92  1.15  1.50  mA \n5VDC VI=0V for π16xEx0  \nVI=5V for π16xEx1  IDD2 (Q)  1.69  2.12  2.75  mA \nIDD1 (Q) 1.22  1.53  1.99  mA VI=5V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.64  2.06  2.67  mA \nIDD1 (Q)  0.89  1.11  1.44  mA \n3.3V DC VI=0V for π16xEx0  \nVI=3.3V for π16xEx1  IDD2 (Q)  1.64  2.05  2.66  mA \nIDD1 (Q) 1.03  1.29  1.68  mA VI=3.3V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.55  1.94  2.52  mA \nπ163E6x  IDD1 (Q)  1.32  1.65  2.14  mA \n5VDC VI=0V for π16xEx0  \nVI=5V for π16xEx1  IDD2 (Q)  1.32  1.65  2.14  mA \nIDD1 (Q) 1.48  1.85  2.40  mA VI=5V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.48  1.85  2.40  mA \nIDD1 (Q)  1.27  1.59  2.07  mA \n3.3V DC VI=0V for π16xEx0  \nVI=3.3V for π16xEx1  IDD2 (Q)  1.27  1.59  2.07  mA \nIDD1 (Q) 1.31  1.64  2.13  mA VI=3.3V for π16xEx0  \nVI=0V for π16xEx1  IDD2 (Q)  1.31  1.64  2.13  mA \n \nTable 12.Total Supply Current vs. Data Throughput (CL = 0 pF)  \nVDD1 - VGND1 = V DD2 - VGND2 = 3.3V DC±10% or 5V DC±10%, T A=25° C, C L = 0 pF, unless otherwise noted.  \nPart  Symbol  2 Mbps 20 Mbps  200 Mbps  Unit  Supply \nvoltage  Min Typ Max  Min Typ Max  Min Typ Max  \nπ160E3x                           IDD1  0.68  1.08   1.44  2.30   11.16  17.86  \nmA 5VDC \nIDD2  3.37  5.39   7.92  12.67   51.60  82.56  \nIDD1  0.47  0.75   1.08  1.73   6.48  10.37  \nmA 3.3V DC \nIDD2  3.20  5.12   6.44  10.30   33.42  53.47  \nπ161E3x                                        IDD1  1.06  1.69   2.66  4.25   17.84  28.54  \nmA 5VDC \nIDD2  3.04  4.86   6.96  11.14   44.80  71.68  \nIDD1  0.94  1.50   2.07  3.31   10.90  17.44  \nmA 3.3V DC \nIDD2  2.88  4.60   5.63  9.00   28.86  46.18  \nπ162E3x                                        IDD1  1.51  2.41   3.64  5.82   24.52  39.23  \nmA 5VDC \nIDD2  2.51  4.01   5.74  9.18   38.00  60.80  \nIDD1  1.38  2.21   2.87  4.60   15.32  24.51  \nmA 3.3V DC \nIDD2  2.36  3.77   4.60  7.37   24.30  38.88  \nπ163E3x                                        IDD1  1.91  3.06   4.51  7.22   31.20  49.92  \nmA 5VDC \nIDD2  1.91  3.06   4.51  7.22   31.20  49.92  \nIDD1  1.75  2.80   3.47  5.54   19.74  31.58  mA 3.3V DC \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 9 of 19  Part  Symbol  2 Mbps 20 Mbps  200 Mbps  Unit  Supply \nvoltage  Min Typ Max  Min Typ Max  Min Typ Max  \nIDD2  1.75  2.80   3.47  5.54   19.74  31.58  \nπ160E6x                           IDD1  0.77  1.22   2.92  4.67   26.04  41.66  \nmA 5VDC \nIDD2  3.69  5.90   8.57  13.70   58.32  93.31  \nIDD1  0.48  0.77   1.76  2.82   15.18  24.29  \nmA 3.3V DC \nIDD2  3.49  5.58   6.96  11.14   39.54  63.26  \nπ161E6x                                        IDD1  1.26  2.02   4.22  6.75   37.40  59.84  \nmA 5VDC \nIDD2  3.24  5.18   7.49  11.98   53.52  85.63  \nIDD1  1.01  1.61   2.98  4.77   14.04  22.46  \nmA 3.3V DC \nIDD2  3.02  4.83   6.12  9.80   27.86  44.58  \nπ162E6x                                        IDD1  1.73  2.76   4.99  7.99   33.38  53.41  \nmA 5VDC \nIDD2  2.73  4.36   6.56  10.49   41.02  65.63  \nIDD1  1.50  2.39   3.72  5.96   29.26  46.82  \nmA 3.3V DC \nIDD2  2.50  3.99   5.21  8.33   35.44  56.70  \nπ163E6x                                        IDD1  2.15  3.43   5.67  9.08   44.46  71.14  \nmA 5VDC \nIDD2  2.15  3.43   5.67  9.08   44.46  71.14  \nIDD1  1.88  3.01   4.23  6.77   29.36  46.98  \nmA 3.3V DC \nIDD2  1.88  3.01   4.23  6.77   29.36  46.98  \n \nINSULATION AND SAFETY RELATED SPECIFICATIONS  \nTable 13.Insulation Specifications  \nParameter  Symbol  Value  Unit  Test Conditions/Comments  π16xE3x π16xE6x \nRated Dielectric Insulation Voltage   3000  5000 V rms  1-minute duration  \nMinimum External Air Gap \n(Clearance)  L (CLR)  ≥4 ≥8 mm Measured from input terminals to output terminals, \nshortest distance through air  \nMinimum External Tracking \n(Creepage)  L (CRP)  ≥4 ≥8 mm Measured from input terminals to output terminals, \nshortest distance path along body  \nMinimum Internal Gap (Internal \nClearance)   ≥11 ≥21 µm Insulation distance through insulation  \nTracking Resistance (Comparative \nTracking Index)  CTI >400  >400  V DIN EN 60112 (VDE 0303 -11):2010 -05 \nMaterial Group   II II  IEC 60112:2003 + A1:2009  \n \nPACKAGE CHARACTERISTICS  \nTable 14.Package Characteristics  \nParameter  Symbol  Typical Value  Unit  Test Conditions/Comments  π16xE3x π16xE6x \nResistance (Input to Output)1 RIO 10 11 10 11 Ω   \nCapacitance (Input to Output)1   CIO 1.5 1.5 pF @1MHz  \nInput Capacitance2  CI 3 3 pF @1MHz  \nIC Junction to Ambient Thermal \nResistance  θJA 76 45 ° C/W  Thermocouple located at center of package \nunderside  \nNotes:  \n1The device is considered a 2 -terminal device; Short -circuit all terminals on the VDD1 side as one terminal, and short -circuit all terminals on the VDD2 side as the other \nterminal.  \n2Testing from the input signal pin to ground.   \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 10 of 19  REGULATORY INFORMATION  \nSee Table 15 for details regarding recommended maximum working voltages for specific cross  isolation waveforms and insulation levels.  \nTable 15.Regulatory  \nRegulatory  π16xE3x π16xE6x \nUL  Recognized under UL 1577  Recognized under UL 1577  \nComponent Recognition Program1  Component Recognition Program1  \nSingle Protection, 3000 V rms Isolation Voltage  Single Protection, 5000 V rms Isolation Voltage  \nFile (E494497)  File (E494497)  \nVDE DIN VDE V 0884 -11:2017 -012  DIN VDE V 0884 -11:2017 -012  \nBasic insulation, V IORM = 565V peak, V IOSM = 3615 V peak  Basic insulation, V IORM = 1200 V peak, V IOSM = 5000 V peak  \nFile (40053041)  File (40052896)  \nCQC Certified under CQC11 -471543 -2012 and GB4943.1 -2011  Certified under CQC11 -471543 -2012 and GB4943.1 -2011  \nBasic insulation at 500 V rms (707 V peak) working voltage  Basic insulation at 845 V rms (1200 V peak) working voltage  \nReinforced insulation at 250 V rms (353 V peak)  Reinforced insulation at 422 V rms (600 V peak)  \nNB SOIC -16 File (CQC20001260212 ) WB SOIC -16 File (CQC20001260258)  \nNotes:  \n1 In accordance with UL 1577, each π160E 3x/π161E 3x/π162E 3x /π163E 3xis proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec; each \nπ160E 6x/π161E 6x/π162E 6x /π163E 6xis proof tested by applying an insulation  test voltage ≥ 6000 V rms for 1 sec  \n2 In accordance with DIN V VDE V 0884 -11, eachπ160E 3x/π161E 3x/π162E 3x /π163E 3x is proof tested by applying an insulation test voltage ≥ 848 V peak for 1 sec \n(partial discharge detection limit = 5 pC); each π160E 6x/π161E 6x/π162E 6x /π163E 6x is proof tested by ≥ 1800 V peak for 1 sec.  \n \nDIN V VDE V 0884 -11 (VDE V 0884 -11) INSULATION CHARACTERISTICS  \nTable 16.VDE Insulation Characteristics  \nDescription  Test Conditions/Comments  Symbol  Characteristic  Unit  π16xx3 x π16xx6 x \nInstallation Classification per DIN VDE 0110            \nFor Rated Mains Voltage ≤ 150 V rms      I to IV  I to IV    \nFor Rated Mains Voltage ≤ 300 V rms      I to III  I to III    \nFor Rated Mains Voltage ≤ 400 V rms      I to III  I to III    \nClimatic Classification      40/105/21  40/105/21    \nPollution Degree per DIN VDE 0110, Table 1      2 2   \nMaximum repetitive peak isolation voltage   VIORM 565 1200  V peak  \nInput to Output Test Voltage, Method B1   VIORM × 1.5 = V pd (m) , 100% production \ntest, t ini = tm = 1 sec, partial discharge < \n5 pC  Vpd (m) 848 1800  V peak  \nInput to Output Test Voltage, Method A         \n    After Environmental Tests Subgroup 1  VIORM × 1.3 = V pd (m) , tini = 60 sec, t m = 10 \nsec, partial discharge < 5 pC  Vpd (m) 735 1560 V peak  \n    After Input and/or Safety Test Subgroup 2 \nand Subgroup 3  VIORM × 1.2 = V pd (m) , tini = 60 sec, t m = 10 \nsec, partial discharge < 5 pC  Vpd (m) 678 1440  V peak  \nHighest Allowable Overvoltage     VIOTM 4200  7071  V peak  \nSurge Isolation Voltage Basic  Basic insulation, 1.2/50 µs combination \nwave , VTEST = 1.3 × VIOSM \n(qualification)1 VIOSM 3615  5000  V peak  \nSafety Limiting Values  Maximum value allowed in the event of \na failure (see Figure 7)          \nMaximum Safety  Temperature    TS  150 150 ° C  \nMaximum Power Dissipation at 25° C    PS  1.67 2.78  W  \nInsulation Resistance at T S   VIO = 500 V  RS  >109  >109  Ω  \nNotes:  \n1In accordance with DIN V VDE V 0884 -11, π1xxx 3x is proof tested by applying a surge isolation voltage 4700 V, π1xxx 6x is proof tested by applying a surge isolation voltage \n6500 V.  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 11 of 19  Typical Thermal Characteristic  \n \nFigure 7.Thermal Derating Curve, Dependence of Safety Limiting Values  with Ambient Temperature per VDE  (Left: π16xE3x; right : π16xE6x) \n          \n \n \nFigure 10.π16xE6x Propagation Delay Time vs. F ree-Air Temperature  \n \n2.202.302.402.502.602.702.802.903.00\n-40 -25 -10 520 35 50 65 80 95110 125Power Supply Undervoltage \nThreshold(V)\nFree -Air Temperature  ( ℃)VDDxUV+(V)\nVDDxUV-(V)\n0.02.04.06.08.010.012.0\n-40 -25 -10 520 35 50 65 80 95110 125Propagation Delay Time(nS)\nFree -Air Temperature  ( ℃)tpHL(ns)@3.3V\ntpLH(ns)@3.3V\ntpHL(ns)@5.0V\ntpLH(ns)@5.0V\n0.02.04.06.08.010.012.014.016.018.0\n-40 -25 -10 520 35 50 65 80 95110 125Propagation Delay Time(ns)\nFree -Air Temperature  ( ℃)tpHL(ns)@3.3V\ntpLH(ns)@3.3V\ntpHL(ns)@5.0V\ntpLH(ns)@5.0VFigure 9.π16xE3x  Propagation Delay Time vs. F ree-Air Temperature  Figure 8.UVLO vs. F ree-Air Temperature  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 12 of 19  Timing  test information  \n \n \n \nFigure 12.Propa gation delay time waveform  measurement  \n Figure 11.Transitio n time waveform measurement  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 13 of 19  APPLICATIONS INFORMATION  \nOVERVIEW  \nThe π1xxxxx are 2PaiSemi digital isolators product family based on \n2PaiSEMI unique iDivider®  technology. Intelligent voltage Divider  \ntechnology ( iDivider®  technology) is a new generation digital isolator \ntechnology invented by 2PaiSEMI. It uses the principle of capacitor \nvoltage divider to transmit signal directly cross the isolator capacitor \nwithout signal modulation and demodulation. Compare to the \ntraditi onal Opto -couple technology, icoupler technology, OOK \ntechnology, iDivider®  is a more essential and concise isolation signal \ntransmit technology which leads to greatly simplification on circuit \ndesign and therefore significantly improves device performance , \nsuch as lower power consumption, faster speed, enhanced anti -\ninterference ability, lower noise.   \nBy using maturated standard semiconductor CMOS technology and \nthe innovative iDivider®  design, these isolation components provide \noutstanding performance cha racteristics and reliability superior to \nalternatives such as optocoupler devices and other integrated \nisolators. The π1xxxxx isolator data channels are independent and \nare available in a variety of configurations with a withstand voltage \nrating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to \n600Mbps (see the Ordering Guide).  \nThe π16xExx are the outsta nding 200Mbps hexa -channel digital \nisolators with  the enhanced E SD capability . the devices transmit data \nacross an isolation barrier by layers of silicon dioxi de isolation.  \nThe devices operate with the supply voltage on either side ranging \nfrom 3.0 V to 5.5 V, offeri ng voltage translation of 3.3 V  and 5 V logic.  \nThe π16xExx have very low propagation delay and high speed. The \ninput/output design techniques allow logic and supply voltages over \na wide range from 3.0 V to 5.5 V, offeri ng voltage translation of 3.3 V  \nand 5 V logic. The architecture is designed for high common -mod e \ntransient immunity and high immunity to electrical noise and \nmagnetic interference . \nSee the Ordering Guide for the model numbers that have the fail -\nsafe output state of low or high.  \nPCB LAYOUT  \n \nFigure 13.Recommended Printed Ci rcuit Board Layout  \nThe low -ESR ceramic bypass capacitors must be connected between \nVDD1 and GND 1 and between V DD2 and GND 2. The bypass capacitors \nare placed on  the PCB as close to the isolator device as possible. The \nrecommended bypass capacitor value is b etween 0.1 μF and 1 0 μF. \nThe user may also include resistors (50 –300 Ω) in series with the \ninputs and outputs if the system is excessively noisy, or in order to \nenhance the anti ESD ability of the system.  Avoid reducing the isolation capability, Keep the space underneath \nthe isolator device free from metal such as planes, pads, traces and \nvias.  \nTo minimize the impedance of the signal return loop, keep the solid \nground plane directly underneath the high -speed signal path, the \ncloser the better. The retu rn path will couple between the nearest \nground plane to the signal path. Keep suitable trace width for \ncontrolled impedance transmission lines interconnect.  \nTo reduce the rise time degradation, keep the length of input/output \nsignal traces as short as possible, and route low inductance loop for \nthe signal path and It’s return path.  \nJITTER MEASUREMENT  \nThe eye diagram shown in the  figure below  provides the jitter \nmeasurement result for the π16xExx. The Keysight 81160A pulse \nfunction arbitrary generator w orks as the data source for the \nπ16xExx, which generates 10 0Mbps pseudo random bit sequence \n(PRBS ). The Keysight DSOS104A digital storage oscilloscope \ncaptures the π16xExx output waveform and recoveries the eye \ndiagram with the SDA tools and eye diagram an alysis tools. The \nresult shows a typical measurement  jitter  data .   \n \nFigure 14. π16xExx Eye Diagram   \nCMTI MEASUREMENT  \n \nFigure 15.Common -mode transient immunity (CMTI) measurement  \nTo measure the Common -Mode Transient Immunity (CMTI) of \nπ1xxxxx isolator under specified common -mode pulse magnitude \n(VCM) and specified slew rate of the common -mode pulse (dVCM/dt) \nand other specified test or ambient conditions, The common -mode \npulse gene rator (G1) will be capable of providing fast rise and fall \npulses of specified magnitude and duration of the common -mode \npulse (VCM),such that the maximum common -mode slew rates \n(dVCM/dt) can be applied to π1xxxxx isolator coupler under \nmeasurement. The co mmon -mode pulse is applied between one \nside ground GND1 and the other side ground GND2 of π1xxxxx \nisolator, and shall be capable of providing positive transients as well \nas negative transients.  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 14 of 19   OUTLINE DIMENSIONS  \n \nFigure 16. 16-Lead Narrow Body SOIC [N B SOIC -16] Package–dimension unit(mm)  \n \nFigure 17. 16-Lead Wide Body SOIC [W B SOIC -16] Package–dimension unit(mm)  \n \n \n \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 15 of 19  Land Patterns  \n16-Lead Narrow Body SOIC [N B SOIC -16] \nThe figure below illustrates the recommended land pattern details for the π16xxxx in a 16 -pin narrow -body SOIC. The table below lists the \nvalues for the dimensions shown in the illustration.  \n \nFigure 18.16-Lead Narrow Body SOIC [NB SOIC -16] Land Pattern  \n \nTable 17. 16-Lead Narrow Body SOIC [N B SOIC -16] Land Pattern Dimensions  \nDimension  Feature  Parameter  Unit  \nC1 Pad column  spacing  5.40  mm \nE Pad row pitch  1.27 mm \nX1 Pad width  0.60 mm \nY1 Pad length  1.55 mm \nNote：  \n1.This land pattern design is based on IPC -7351  \n2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.  \n \n16-Lead Wide Body SOIC [W B SOIC -16] \nThe figure below illustrates the recommende d land pattern details for the π16xxxx in a 16 -pin wide -body SOIC package. The table lists the \nvalues for the dimensions shown in the illustration.  \n \nFigure 19.16-Lead Wide Body SOIC [W B SOIC -16] Land Pattern  \nTable 18. 16-Lead Wide Body SOIC [W B SOIC -16] Land Pattern Dimensions  \nDimension  Feature  Parameter  Unit  \nC1 Pad column  spacing  9.40  mm \nE Pad row pitch  1.27 mm \nX1 Pad width  0.60 mm \nY1 Pad length  1.90 mm \nNote：  \n1.This land pattern design is based on IPC -7351  \n2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.  \n \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 16 of 19  Top Marking  \n \nLine 1  πXXXXXX= Product name  \nLine 2  YY = Work Year  \nWW = Work Week  \nZZ=Manufacturing code from assembly house  \nLine 3  XXXXX, no special meaning  \nFigure 20. Top Marking  \n \nREEL INFORMATION  \n16-Lead Narrow Body SOIC [ NB SOIC -16] \n \nNote：The Pin 1 of the chip is in the quadrant Q1  \nFigure 21.16-Lead Narrow Body SOIC [NB SOIC -16] Reel Information –dimension unit(mm)  \n16-Lead Wide Body SOIC [W B SOIC -16] \n \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 17 of 19   \nNote：The Pin 1of the chip is in the quadrant Q1  \nFigure 22.16-Lead Wide Body SOIC [WB SOIC -16] Reel Information  \n \nORDERING GUIDE  \nModel \nName 1 Temperature \nRange  No. of Inputs, \nVDD1 Side  No. of Inputs, \nVDD2 Side  Isolation Rating \n(kV rms)  Fail-Safe \nOutput State  Package  MSL  \nPeak Temp 2 Quantity  \nper reel  \nπ160E31  −40 to 125° C  6 0 3 High  NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ160E30  −40 to 125° C  6 0 3 Low NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ161E31  −40 to 125° C  5 1 3 High  NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ161E30  −40 to 125° C  5 1 3 Low NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ162E31  −40 to 125° C  4 2 3 High  NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ162E30  −40 to 125° C  4 2 3 Low NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ163E31  −40 to 125° C  3 3 3 High  NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ163E30  −40 to 125° C  3 3 3 Low NB SOIC -16 Level -2-260C -1 YEAR  2500  \nπ160E61  −40 to 125° C  6 0 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ160E61Q  −40 to 125° C  6 0 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ160E60  −40 to 125° C  6 0 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ160E60Q  −40 to 125° C  6 0 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ161E61  −40 to 125° C  5 1 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ161E61Q  −40 to 125° C  5 1 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ161E60  −40 to 125° C  5 1 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ161E60Q  −40 to 125° C  5 1 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ162E61  −40 to 125° C  4 2 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ162E61Q  −40 to 125° C  4 2 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ162E60  −40 to 125° C  4 2 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ162E60Q  −40 to 125° C  4 2 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ163E61  −40 to 125° C  3 3 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ163E61Q  −40 to 125° C  3 3 5 High  WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ163E60  −40 to 125° C  3 3 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nπ163E60Q  −40 to 125° C  3 3 5 Low WB SOIC -16 Level -2-260C -1 YEAR  1500  \nNote ： \n1. Pai1xxxxx is equals to π1xxxxx in the customer  BOM  \n2. MSL, Peak Temp. - The Moisture Se nsitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  \n3. MOQ, minimum ordering quantity.  \n \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 18 of 19  PART NUMBER NAMED RULE  \n \nNotes: Pai1xxxxx is equals to π1xxxxx in the customer  BOM  \nFigure 23. Part number named rule  \n \nIMPORTANT NOTICE AND DISCLAIMER  \n2Pai  semi  intends to provide customers with the latest, accurate, and in -depth documentation. However, no responsibility is assumed by 2Pai  \nsemi for its use, nor for any infringements of patents or other rights of third part ies that may result from its use. Characterization data, \navailable modules, and "Typical" parameters provided can and do vary in different applications.  Application examples describ ed herein are for \nillustrative purposes only.  2Pai  semi  reserves the righ t to make changes without further notice and limitation to product information, \nspecifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included info rmation. 2Pai  semi  \nshall have no liability for the consequences of use of the information supplied herein.  \nTrademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright \nlicenses granted hereunder to design or fabricate any integrated c ircuits.   \nRoom 30 7-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021 -50850681  \n2Pai Semiconductor Co., Limited.  All rights reserved.  \nhttp://www.rpsemi.com/  \n \n  \nπ (1)(2)(0)(A)(3)(0)(S)\nSeries Number:1\nTotal Channel Amount:1,2,3,4,6              \nData Rate:\nIsolation Voltages:\n1:1.5kVrms AC\n6:5.0kVrms ACReverse Channel Amount:0,1,2,3              \nFail-Safe Output State:\n0=Logic Low\n1=Logic High3:3.0kVrms AC\nOptional:\nS:SSOP package\nQ:AEC -Q100 qualified\nR:Digital OptoCouplerE=200Mbps  \nM= 10Mbps  \nU=150kbps  A=600Mbps  \n\nData Sheet  π160E/π161E/π162E/π163E \nRev.1.9 | Page 19 of 19  REVISION HISTORY  \nRevision  Date  Page  Change Record  \n1.0 2018/09/17  All Initial version  \n1.1 2018/11/28  P11 Changed the recommended bypass capacitor value.  \n1.2 2019/09/08  Page1  Changed  the contact address.  \nAdd iDivider  technology description  in General  Description.  \nChanged propagation delay time, CMTI and HBM ESD.  \nAdded WB SOIC -16 Lead information.  \n1.3 2019/12/20  Page 1,11,14  Changed description of π1xxx6x. \n1.4 2020/02/16  Page1  Changed  propagation delay time.  \n1.5 2020/02/25  Page5  Changed Pulse Width Distortion.  \n1.6 2020/ 03/16 Page6  Changed VDDx Undervoltage Threshold and R egulatory  Information . \nAdded information of Land Patterns and Top Marking  \n1.7 2020/04/16  Page12  Optimize description and format to make it consistent with the Chinese version.  \n1.8 2021/05/17  Page 1,5~10  Changed R egulatory  Information.  \nAdded propagation delay time and supply current of π1xxE6x.  \n1.9 2021/12/06  Page 9,16,17 Updated Data Throughput  Range.  \nChanged  Top Marking  Information.  \nChanged MSL Peak Temp . \n \n\n'}]
!==============================================================================!
### Component Summary: π162E30 from 2Pai Semiconductor

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage: 3.0 V to 5.5 V
  - Isolation Voltage: 3.0 kVrms (for π16xx3x) / 5.0 kVrms (for π16xx6x)
- **Current Ratings**: 
  - Average Output Current per Pin: ±10 mA
- **Power Consumption**: 
  - Quiescent Supply Current: 0.9 mA (VDD1) / 1.6 mA (VDD2) at 5V
  - Dynamic Input Supply Current: 9 µA/Mbps at 3.3V
  - Dynamic Output Supply Current: 38 µA/Mbps at 5V
- **Operating Temperature Range**: -40°C to 125°C
- **Package Type**: NB SOIC-16
- **Special Features**: 
  - High data rate: 200 Mbps
  - Low propagation delay: 9 ns typical
  - High common-mode transient immunity: 75 kV/µs typical
  - Enhanced ESD protection: ±8 kV (HBM)
  - AEC-Q100 qualified
- **Moisture Sensitive Level (MSL)**: Level 2, 260°C, 1 year

#### Description:
The π162E30 is a hex-channel digital isolator designed for high-speed data transmission across an isolation barrier. Utilizing 2Pai Semiconductor's innovative iDivider® technology, it transmits signals directly across a capacitor without modulation, resulting in lower power consumption and improved performance compared to traditional optocouplers. This component is particularly noted for its robustness against electrical noise and high common-mode transient immunity.

#### Typical Applications:
- **General-Purpose Multichannel Isolation**: Used in various applications requiring isolation between different voltage domains.
- **Industrial Field Bus Isolation**: Ensures reliable communication in industrial automation systems.
- **Isolated Switch Mode Power Supplies**: Provides isolation in power management circuits.
- **Isolated ADC/DAC**: Facilitates safe data conversion in mixed-signal applications.
- **Motor Control**: Used in systems requiring precise control of motors while maintaining electrical isolation.

This component is ideal for applications in industrial automation, automotive systems, and any environment where high-speed data transfer and electrical isolation are critical.