$date
	Thu Oct 30 00:34:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module BCD $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 &
0%
0$
0#
0"
b11 !
$end
#10
b10011111 !
b10011111 &
1%
#20
b100101 !
b100101 &
0%
1$
#30
b1101 !
b1101 &
1%
#40
b10011001 !
b10011001 &
0%
0$
1#
#50
b1001001 !
b1001001 &
1%
#60
b1000001 !
b1000001 &
0%
1$
#70
b11111 !
b11111 &
1%
#80
b1 !
b1 &
0%
0$
0#
1"
#90
b1001 !
b1001 &
1%
#100
