
Makefile,98
XILINX_INIT 32,1286
PART=33,1350
lab.%:lab.%36,1375
lab.%:lab.%37,1418
lab.%:lab.%38,1442

computer.ucf,183
CONFIG PART 6,192
Net "clk" LOC=9,241
Net "clk" TNM_NET 10,282
TIMESPEC TS_sys_clk_pin 11,315
Net "rst" LOC 14,386
Net "rst" LOC = B8 | IOSTANDARD = LVCMOS33; #Bank Bank14,386

computer.vhd,101
use IEEE.STD_LOGIC_1164.ALL;ALL4,49
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,78
end computer;10,169

control_unit.vhd,439
library IEEE;3,20
use IEEE.STD_LOGIC_1164.ALL;ALL4,34
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,63
end control_unit;12,313
  signal halt,16,376
  signal halt, uart_line_c,16,376
  signal halt, uart_line_c, uart_reading : STD_LOGIC;16,376
           uart_line_c : out STD_LOGIC 21,568
           uart_reading : out STD_LOGIC 22,641
  end component;24,740
  type mm_t is array(26,758
  end process;135,4757
end behavioral;137,4773

cpu.vhd,1025
-- Lab 1 in the course TSEA83,3,68
use IEEE.STD_LOGIC_1164.ALL;ALL8,174
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL9,203
end cpu;13,288
  signal buss,21,408
  signal buss, DR,21,408
  signal buss, DR, GR,21,408
  signal buss, DR, GR, IR,21,408
  signal buss, DR, GR, IR, AR,21,408
  signal ASR,22,475
  type pm_t is array(29,601
      elsif 126,3298
  end process;134,3413
  k_registers : process 137,3446
  end process;150,3733
  micro_pc : process 152,3749
          when others 245,5644
        end case;248,5704
  end process;251,5748
  loop_counter : process 253,5764
          when others 273,6139
        end case;276,6197
  end process;284,6312
  primary_memory : process 291,6403
        elsif 303,6673
  end process;314,6934
  general_register : process 321,7053
  end process;339,7446
  alu : process 366,7993
        elsif 382,8294
        elsif 393,8487
  end process;416,8940
  program_counter : process 418,8956
      elsif 424,9085
  end process;435,9263
end behavioral;437,9281

test_bench.vhd,386
library IEEE;3,15
use IEEE.STD_LOGIC_1164.ALL;ALL4,29
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,58
end test_bench;8,113
  end component;14,228
  signal clk : STD_LOGIC 16,246
  signal rst : STD_LOGIC 17,279
  signal rx : STD_LOGIC 18,312
  signal tb_running : boolean 19,344
    end loop;32,563
    wait;33,577
  end process;34,587
  end process;53,818
end behavioral;55,834

uart.vhd,1119
library IEEE;1,0
use IEEE.STD_LOGIC_1164.ALL;ALL2,15
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL3,45
use IEEE.NUMERIC_STD.all;all4,79
	 uart_line_c : out STD_LOGIC 9,245
	 uart_reading : out STD_LOGIC 10,310
end uart;12,399
  signal rx1,17,625
  signal rx1,rx2 : STD_LOGIC;17,625
  signal sp : STD_LOGIC;18,691
  signal lp : STD_LOGIC;19,745
  signal t_pos : STD_LOGIC_VECTOR(1 downto 0) := "00"; -- Current byte on line 20,798
  end process;39,1224
  process(46,1356
        shift 57,1689
        clkcnt 58,1714
        sftcnt 59,1736
      elsif shift 60,1758
        clkcnt 66,1942
          sftcnt 69,2045
        elsif clkcnt 70,2078
            clkcnt 75,2242
            sftcnt 76,2268
            shift 77,2294
  end process;82,2387
  process(88,2517
      elsif sp 93,2644
  end process;97,2741
  process(103,2869
      elsif lp 108,2982
  end process;112,3066
  process(118,3196
      elsif lp 123,3362
          when others 129,3690
        end case;130,3722
  end process;133,3769
      elsif 144,4016
  end process;150,4144
      elsif wp 158,4326
  end process;165,4465

vga.vhd,184
library IEEE;3,23
use IEEE.STD_LOGIC_1164.ALL;ALL4,37
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,66
    	Hsync : out STD_LOGIC;12,303
    	Vsync : out STD_LOGIC13,331
end vga;15,365

xst.mk,53
$(PROJNAME)-synthdir/xst/synth/design.scr: $(14,594

test_bench.vhd~,0

sanitycheck.sh,0

Nexys3_Master.ucf,0
