============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:10:11 pm
  Module:                 carry_select_adder_461012_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (R) B[22]
       Endpoint: (R) S[30]

                   Capture    Launch  
      Path Delay:+    1920         -  
      Drv Adjust:+       0         0  
         Arrival:=    1920            
                                      
   Required Time:=    1920            
       Data Path:-    1920            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1920            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  B[22]                                                   -       -     R     (arrival)                      1  3.5  1000     0       0    (-,-) 
  g2192/X                                                 -       A->X  R     sky130_fd_sc_hd__clkbuf_1      4 14.7   185   250     250    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g134/Y       -       A->Y  F     sky130_fd_sc_hd__clkinv_1      2 10.4   106   146     396    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g133/Y       -       A->Y  R     sky130_fd_sc_hd__inv_2         2 15.2    80   107     503    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g127__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.7    40    53     556    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g122__2398/Y -       B->Y  R     sky130_fd_sc_hd__nand2_4       2 12.5    59    72     628    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g124__1617/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    35    48     677    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g122__6783/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 12.5    61    60     737    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g124__6131/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    36    49     786    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g122__8246/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 12.5    59    61     847    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g124__9315/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    35    48     895    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g122__4733/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 12.5    61    60     955    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g124__6417/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    36    49    1004    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g122__1666/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 12.5    59    60    1065    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g124__8428/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    35    48    1113    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g122__6260/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 12.5    61    60    1173    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g124__1705/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    36    49    1222    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g122__1617/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 12.5    59    60    1283    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g128__5115/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    35    48    1331    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g126__6131/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       2  8.7    53    52    1383    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/fopt134/X   -       A->X  R     sky130_fd_sc_hd__clkbuf_1      1  9.8   125   139    1522    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g143/X      -       B->X  R     sky130_fd_sc_hd__xor2_2        1  5.9   126   159    1681    (-,-) 
  g4727/Y                                                 -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  9.7    62    80    1762    (-,-) 
  g4725/Y                                                 -       B->Y  R     sky130_fd_sc_hd__nand2_4       1 51.3   165   158    1920    (-,-) 
  S[30]                                                   <<<     -     R     (port)                         -    -     -     0    1920    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

