

================================================================
== Vivado HLS Report for 'xfUDivResize'
================================================================
* Date:           Wed Mar 18 11:33:24 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 4.374 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43| 2.150 us | 2.150 us |   43|   43|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in_d_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %in_d) nounwind"   --->   Operation 45 'read' 'in_d_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%in_n_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %in_n) nounwind"   --->   Operation 46 'read' 'in_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%in_d_cast = sext i10 %in_d_read to i16"   --->   Operation 47 'sext' 'in_d_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i16 %in_d_cast to i40" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 48 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [44/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 49 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 50 [43/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 50 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 51 [42/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 51 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 52 [41/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 52 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 53 [40/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 53 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 54 [39/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 54 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 55 [38/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 55 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 56 [37/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 56 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 57 [36/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 57 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 58 [35/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 58 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 59 [34/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 59 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.37>
ST_12 : Operation 60 [33/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 60 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 61 [32/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 61 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 62 [31/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 62 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.37>
ST_15 : Operation 63 [30/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 63 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 64 [29/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 64 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 65 [28/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 65 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 66 [27/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 66 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.37>
ST_19 : Operation 67 [26/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 67 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.37>
ST_20 : Operation 68 [25/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 68 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.37>
ST_21 : Operation 69 [24/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 69 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.37>
ST_22 : Operation 70 [23/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 70 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.37>
ST_23 : Operation 71 [22/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 71 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.37>
ST_24 : Operation 72 [21/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 72 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.37>
ST_25 : Operation 73 [20/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 73 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.37>
ST_26 : Operation 74 [19/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 74 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.37>
ST_27 : Operation 75 [18/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 75 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.37>
ST_28 : Operation 76 [17/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 76 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.37>
ST_29 : Operation 77 [16/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 77 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.37>
ST_30 : Operation 78 [15/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 78 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.37>
ST_31 : Operation 79 [14/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 79 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.37>
ST_32 : Operation 80 [13/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 80 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.37>
ST_33 : Operation 81 [12/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 81 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.37>
ST_34 : Operation 82 [11/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 82 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.37>
ST_35 : Operation 83 [10/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 83 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.37>
ST_36 : Operation 84 [9/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 84 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.37>
ST_37 : Operation 85 [8/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 85 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.37>
ST_38 : Operation 86 [7/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 86 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.37>
ST_39 : Operation 87 [6/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 87 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.37>
ST_40 : Operation 88 [5/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 88 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.37>
ST_41 : Operation 89 [4/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 89 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.37>
ST_42 : Operation 90 [3/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 90 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.37>
ST_43 : Operation 91 [2/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 91 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.37>
ST_44 : Operation 92 [1/44] (4.37ns)   --->   "%udiv_ln131 = udiv i40 %in_n_read, %zext_ln131" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 92 'udiv' 'udiv_ln131' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 32> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 93 [1/1] (0.00ns)   --->   "%out_res = trunc i40 %udiv_ln131 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:131]   --->   Operation 93 'trunc' 'out_res' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 94 [1/1] (0.00ns)   --->   "ret i32 %out_res" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:132]   --->   Operation 94 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_d_read  (read ) [ 000000000000000000000000000000000000000000000]
in_n_read  (read ) [ 001111111111111111111111111111111111111111111]
in_d_cast  (sext ) [ 000000000000000000000000000000000000000000000]
zext_ln131 (zext ) [ 001111111111111111111111111111111111111111111]
udiv_ln131 (udiv ) [ 000000000000000000000000000000000000000000000]
out_res    (trunc) [ 000000000000000000000000000000000000000000000]
ret_ln132  (ret  ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_d">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_d"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="in_d_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="10" slack="0"/>
<pin id="10" dir="0" index="1" bw="10" slack="0"/>
<pin id="11" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_d_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="in_n_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="40" slack="0"/>
<pin id="16" dir="0" index="1" bw="40" slack="0"/>
<pin id="17" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_n_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="in_d_cast_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="10" slack="0"/>
<pin id="22" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in_d_cast/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="zext_ln131_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="10" slack="0"/>
<pin id="26" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="40" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln131/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="out_res_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="out_res/44 "/>
</bind>
</comp>

<comp id="38" class="1005" name="in_n_read_reg_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="40" slack="1"/>
<pin id="40" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="in_n_read "/>
</bind>
</comp>

<comp id="43" class="1005" name="zext_ln131_reg_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="40" slack="1"/>
<pin id="45" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="8" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="20" pin="1"/><net_sink comp="24" pin=0"/></net>

<net id="32"><net_src comp="14" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="24" pin="1"/><net_sink comp="28" pin=1"/></net>

<net id="37"><net_src comp="28" pin="2"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="14" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="42"><net_src comp="38" pin="1"/><net_sink comp="28" pin=0"/></net>

<net id="46"><net_src comp="24" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="47"><net_src comp="43" pin="1"/><net_sink comp="28" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xfUDivResize : in_n | {1 }
	Port: xfUDivResize : in_d | {1 }
  - Chain level:
	State 1
		zext_ln131 : 1
		udiv_ln131 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		out_res : 1
		ret_ln132 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   udiv   |       grp_fu_28      |   490   |   296   |
|----------|----------------------|---------|---------|
|   read   |  in_d_read_read_fu_8 |    0    |    0    |
|          | in_n_read_read_fu_14 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |    in_d_cast_fu_20   |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln131_fu_24   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |     out_res_fu_34    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   490   |   296   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| in_n_read_reg_38|   40   |
|zext_ln131_reg_43|   40   |
+-----------------+--------+
|      Total      |   80   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_28 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_28 |  p1  |   2  |  16  |   32   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   112  ||  3.538  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   490  |   296  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   570  |   314  |
+-----------+--------+--------+--------+
