do ALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:47 on Jan 27,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ALU.v 
# -- Compiling module ALU
# -- Compiling module hexDecoder
# -- Compiling module fourBitAdder
# ** Error: ALU.v(90): (vlog-2884) Bit-select into 'SW' is out of bounds.
# ** Error: ALU.v(91): (vlog-2884) Bit-select into 'SW' is out of bounds.
# ** Error: ALU.v(93): (vlog-2884) Bit-select into 'LEDR' is out of bounds.
# ** Error: ALU.v(98): (vlog-2884) Bit-select into 'SW' is out of bounds.
# ** Error: ALU.v(99): (vlog-2884) Bit-select into 'SW' is out of bounds.
# ** Error: ALU.v(101): (vlog-2884) Bit-select into 'LEDR' is out of bounds.
# ** Error: ALU.v(106): (vlog-2884) Bit-select into 'SW' is out of bounds.
# ** Error: ALU.v(107): (vlog-2884) Bit-select into 'SW' is out of bounds.
# ** Error: ALU.v(109): (vlog-2884) Bit-select into 'LEDR' is out of bounds.
# ** Error: ALU.v(114): (vlog-2884) Bit-select into 'SW' is out of bounds.
# ** Error: ALU.v(115): (vlog-2884) Bit-select into 'SW' is out of bounds.
# ** Error: ALU.v(117): (vlog-2884) Bit-select into 'LEDR' is out of bounds.
# -- Compiling module fullAdder
# End time: 22:40:47 on Jan 27,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /opt/Intel/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./ALU.do line 3
# /opt/Intel/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ALU.v"
