

================================================================
== Vitis HLS Report for 'ClefiaF0Xor'
================================================================
* Date:           Tue Dec  6 19:10:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 11 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast" [clefia.c:121]   --->   Operation 12 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 0" [clefia.c:121]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 14 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 15 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln121 = add i8 %rk_offset_read, i8 1" [clefia.c:121]   --->   Operation 16 'add' 'add_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %add_ln121" [clefia.c:121]   --->   Operation 17 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rk_addr_37 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 18 'getelementptr' 'rk_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_addr_50 = getelementptr i8 %src, i64 0, i64 1" [clefia.c:121]   --->   Operation 19 'getelementptr' 'src_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%src_load_50 = load i4 %src_addr_50" [clefia.c:124]   --->   Operation 20 'load' 'src_load_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_37" [clefia.c:124]   --->   Operation 21 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 22 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 23 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 24 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load_50 = load i4 %src_addr_50" [clefia.c:124]   --->   Operation 25 'load' 'src_load_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%rk_load_22 = load i8 %rk_addr_37" [clefia.c:124]   --->   Operation 26 'load' 'rk_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_22, i8 %src_load_50" [clefia.c:124]   --->   Operation 27 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln121_82 = add i8 %rk_offset_read, i8 2" [clefia.c:121]   --->   Operation 28 'add' 'add_ln121_82' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln121_117 = zext i8 %add_ln121_82" [clefia.c:121]   --->   Operation 29 'zext' 'zext_ln121_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rk_addr_38 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_117" [clefia.c:121]   --->   Operation 30 'getelementptr' 'rk_addr_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%src_addr_51 = getelementptr i8 %src, i64 0, i64 2" [clefia.c:121]   --->   Operation 31 'getelementptr' 'src_addr_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%src_load_51 = load i4 %src_addr_51" [clefia.c:124]   --->   Operation 32 'load' 'src_load_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_38" [clefia.c:124]   --->   Operation 33 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln121_83 = add i8 %rk_offset_read, i8 3" [clefia.c:121]   --->   Operation 34 'add' 'add_ln121_83' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln121_118 = zext i8 %add_ln121_83" [clefia.c:121]   --->   Operation 35 'zext' 'zext_ln121_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rk_addr_39 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_118" [clefia.c:121]   --->   Operation 36 'getelementptr' 'rk_addr_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%src_addr_52 = getelementptr i8 %src, i64 0, i64 3" [clefia.c:121]   --->   Operation 37 'getelementptr' 'src_addr_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%src_load_52 = load i4 %src_addr_52" [clefia.c:124]   --->   Operation 38 'load' 'src_load_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%rk_load_24 = load i8 %rk_addr_39" [clefia.c:124]   --->   Operation 39 'load' 'rk_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 0" [clefia.c:114]   --->   Operation 40 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 41 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dst_addr_50 = getelementptr i8 %dst, i64 0, i64 1" [clefia.c:114]   --->   Operation 42 'getelementptr' 'dst_addr_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_50, i4 %dst_addr_50" [clefia.c:117]   --->   Operation 43 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%src_load_51 = load i4 %src_addr_51" [clefia.c:124]   --->   Operation 44 'load' 'src_load_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%rk_load_23 = load i8 %rk_addr_38" [clefia.c:124]   --->   Operation 45 'load' 'rk_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%xor_ln124_2 = xor i8 %rk_load_23, i8 %src_load_51" [clefia.c:124]   --->   Operation 46 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (2.32ns)   --->   "%src_load_52 = load i4 %src_addr_52" [clefia.c:124]   --->   Operation 47 'load' 'src_load_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%rk_load_24 = load i8 %rk_addr_39" [clefia.c:124]   --->   Operation 48 'load' 'rk_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%xor_ln124_34 = xor i8 %rk_load_24, i8 %src_load_52" [clefia.c:124]   --->   Operation 49 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 50 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 51 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 52 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_1" [clefia.c:151]   --->   Operation 53 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 54 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 55 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%dst_addr_51 = getelementptr i8 %dst, i64 0, i64 2" [clefia.c:114]   --->   Operation 56 'getelementptr' 'dst_addr_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_51, i4 %dst_addr_51" [clefia.c:117]   --->   Operation 57 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%dst_addr_52 = getelementptr i8 %dst, i64 0, i64 3" [clefia.c:114]   --->   Operation 58 'getelementptr' 'dst_addr_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_52, i4 %dst_addr_52" [clefia.c:117]   --->   Operation 59 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 60 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 61 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_2" [clefia.c:152]   --->   Operation 62 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 63 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 64 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_34" [clefia.c:153]   --->   Operation 65 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 66 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 67 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_22, i32 7" [clefia.c:131]   --->   Operation 68 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_22, i8 14" [clefia.c:132]   --->   Operation 69 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_22" [clefia.c:131]   --->   Operation 70 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 71 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 72 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_145" [clefia.c:134]   --->   Operation 73 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 74 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%xor_ln132_70 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 75 'xor' 'xor_ln132_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_70 = select i1 %tmp_154, i8 %xor_ln132_70, i8 %z" [clefia.c:131]   --->   Operation 76 'select' 'select_ln131_70' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln134_70 = trunc i8 %select_ln131_70" [clefia.c:134]   --->   Operation 77 'trunc' 'trunc_ln134_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 7" [clefia.c:134]   --->   Operation 78 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%x_assign_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_70, i1 %tmp_155" [clefia.c:134]   --->   Operation 79 'bitconcatenate' 'x_assign_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 6" [clefia.c:131]   --->   Operation 80 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%xor_ln132_71 = xor i8 %x_assign_31, i8 14" [clefia.c:132]   --->   Operation 81 'xor' 'xor_ln132_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_71 = select i1 %tmp_156, i8 %xor_ln132_71, i8 %x_assign_31" [clefia.c:131]   --->   Operation 82 'select' 'select_ln131_71' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln134_71 = trunc i8 %select_ln131_71" [clefia.c:134]   --->   Operation 83 'trunc' 'trunc_ln134_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 7" [clefia.c:134]   --->   Operation 84 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 85 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%xor_ln132_72 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 86 'xor' 'xor_ln132_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_72 = select i1 %tmp_158, i8 %xor_ln132_72, i8 %x_assign_s" [clefia.c:131]   --->   Operation 87 'select' 'select_ln131_72' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln134_72 = trunc i8 %select_ln131_72" [clefia.c:134]   --->   Operation 88 'trunc' 'trunc_ln134_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 7" [clefia.c:134]   --->   Operation 89 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 90 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 91 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_23, i32 7" [clefia.c:131]   --->   Operation 92 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%xor_ln132_66 = xor i8 %z_23, i8 14" [clefia.c:132]   --->   Operation 93 'xor' 'xor_ln132_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_66 = select i1 %tmp_146, i8 %xor_ln132_66, i8 %z_23" [clefia.c:131]   --->   Operation 94 'select' 'select_ln131_66' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln134_66 = trunc i8 %select_ln131_66" [clefia.c:134]   --->   Operation 95 'trunc' 'trunc_ln134_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 7" [clefia.c:134]   --->   Operation 96 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%x_assign_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_66, i1 %tmp_147" [clefia.c:134]   --->   Operation 97 'bitconcatenate' 'x_assign_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 6" [clefia.c:131]   --->   Operation 98 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%xor_ln132_67 = xor i8 %x_assign_29, i8 14" [clefia.c:132]   --->   Operation 99 'xor' 'xor_ln132_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_67 = select i1 %tmp_148, i8 %xor_ln132_67, i8 %x_assign_29" [clefia.c:131]   --->   Operation 100 'select' 'select_ln131_67' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln134_67 = trunc i8 %select_ln131_67" [clefia.c:134]   --->   Operation 101 'trunc' 'trunc_ln134_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_67, i32 7" [clefia.c:134]   --->   Operation 102 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_24, i32 7" [clefia.c:131]   --->   Operation 103 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%xor_ln132_68 = xor i8 %z_24, i8 14" [clefia.c:132]   --->   Operation 104 'xor' 'xor_ln132_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_68 = select i1 %tmp_150, i8 %xor_ln132_68, i8 %z_24" [clefia.c:131]   --->   Operation 105 'select' 'select_ln131_68' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln134_68 = trunc i8 %select_ln131_68" [clefia.c:134]   --->   Operation 106 'trunc' 'trunc_ln134_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 7" [clefia.c:134]   --->   Operation 107 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%x_assign_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_68, i1 %tmp_151" [clefia.c:134]   --->   Operation 108 'bitconcatenate' 'x_assign_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 6" [clefia.c:131]   --->   Operation 109 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%xor_ln132_69 = xor i8 %x_assign_30, i8 14" [clefia.c:132]   --->   Operation 110 'xor' 'xor_ln132_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_69 = select i1 %tmp_152, i8 %xor_ln132_69, i8 %x_assign_30" [clefia.c:131]   --->   Operation 111 'select' 'select_ln131_69' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln134_69 = trunc i8 %select_ln131_69" [clefia.c:134]   --->   Operation 112 'trunc' 'trunc_ln134_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_69, i32 7" [clefia.c:134]   --->   Operation 113 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%src_addr_53 = getelementptr i8 %src, i64 0, i64 4" [clefia.c:121]   --->   Operation 114 'getelementptr' 'src_addr_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (2.32ns)   --->   "%src_load_53 = load i4 %src_addr_53" [clefia.c:124]   --->   Operation 115 'load' 'src_load_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%src_addr_54 = getelementptr i8 %src, i64 0, i64 5" [clefia.c:121]   --->   Operation 116 'getelementptr' 'src_addr_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (2.32ns)   --->   "%src_load_54 = load i4 %src_addr_54" [clefia.c:124]   --->   Operation 117 'load' 'src_load_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_67, i1 %tmp_149" [clefia.c:134]   --->   Operation 118 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_69, i1 %tmp_153" [clefia.c:134]   --->   Operation 119 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%dst_addr_53 = getelementptr i8 %dst, i64 0, i64 4" [clefia.c:121]   --->   Operation 120 'getelementptr' 'dst_addr_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/2] (2.32ns)   --->   "%src_load_53 = load i4 %src_addr_53" [clefia.c:124]   --->   Operation 121 'load' 'src_load_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_140 = xor i8 %src_load_53, i8 %x_assign_s" [clefia.c:124]   --->   Operation 122 'xor' 'xor_ln124_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_141 = xor i8 %xor_ln124_140, i8 %z" [clefia.c:124]   --->   Operation 123 'xor' 'xor_ln124_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_142 = xor i8 %x_assign_30, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 124 'xor' 'xor_ln124_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_65)   --->   "%xor_ln124_143 = xor i8 %xor_ln124_142, i8 %or_ln134_s" [clefia.c:124]   --->   Operation 125 'xor' 'xor_ln124_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_65 = xor i8 %xor_ln124_143, i8 %xor_ln124_141" [clefia.c:124]   --->   Operation 126 'xor' 'xor_ln124_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_65, i4 %dst_addr_53" [clefia.c:124]   --->   Operation 127 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%dst_addr_54 = getelementptr i8 %dst, i64 0, i64 5" [clefia.c:121]   --->   Operation 128 'getelementptr' 'dst_addr_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/2] (2.32ns)   --->   "%src_load_54 = load i4 %src_addr_54" [clefia.c:124]   --->   Operation 129 'load' 'src_load_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_144 = xor i8 %src_load_54, i8 %x_assign_31" [clefia.c:124]   --->   Operation 130 'xor' 'xor_ln124_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_145 = xor i8 %xor_ln124_144, i8 %z_22" [clefia.c:124]   --->   Operation 131 'xor' 'xor_ln124_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_146 = xor i8 %or_ln134_s, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 132 'xor' 'xor_ln124_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_66)   --->   "%xor_ln124_147 = xor i8 %xor_ln124_146, i8 %x_assign_29" [clefia.c:124]   --->   Operation 133 'xor' 'xor_ln124_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_66 = xor i8 %xor_ln124_147, i8 %xor_ln124_145" [clefia.c:124]   --->   Operation 134 'xor' 'xor_ln124_66' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_66, i4 %dst_addr_54" [clefia.c:124]   --->   Operation 135 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%src_addr_55 = getelementptr i8 %src, i64 0, i64 6" [clefia.c:121]   --->   Operation 136 'getelementptr' 'src_addr_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [2/2] (2.32ns)   --->   "%src_load_55 = load i4 %src_addr_55" [clefia.c:124]   --->   Operation 137 'load' 'src_load_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%src_addr_56 = getelementptr i8 %src, i64 0, i64 7" [clefia.c:121]   --->   Operation 138 'getelementptr' 'src_addr_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (2.32ns)   --->   "%src_load_56 = load i4 %src_addr_56" [clefia.c:124]   --->   Operation 139 'load' 'src_load_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln134_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_71, i1 %tmp_157" [clefia.c:134]   --->   Operation 140 'bitconcatenate' 'or_ln134_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_72, i1 %tmp_159" [clefia.c:134]   --->   Operation 141 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%dst_addr_55 = getelementptr i8 %dst, i64 0, i64 6" [clefia.c:121]   --->   Operation 142 'getelementptr' 'dst_addr_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/2] (2.32ns)   --->   "%src_load_55 = load i4 %src_addr_55" [clefia.c:124]   --->   Operation 143 'load' 'src_load_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_148 = xor i8 %src_load_55, i8 %x_assign_s" [clefia.c:124]   --->   Operation 144 'xor' 'xor_ln124_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_149 = xor i8 %xor_ln124_148, i8 %z_23" [clefia.c:124]   --->   Operation 145 'xor' 'xor_ln124_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_150 = xor i8 %or_ln, i8 %x_assign_30" [clefia.c:124]   --->   Operation 146 'xor' 'xor_ln124_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_67)   --->   "%xor_ln124_151 = xor i8 %xor_ln124_150, i8 %or_ln134_8" [clefia.c:124]   --->   Operation 147 'xor' 'xor_ln124_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_67 = xor i8 %xor_ln124_151, i8 %xor_ln124_149" [clefia.c:124]   --->   Operation 148 'xor' 'xor_ln124_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_67, i4 %dst_addr_55" [clefia.c:124]   --->   Operation 149 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%dst_addr_56 = getelementptr i8 %dst, i64 0, i64 7" [clefia.c:121]   --->   Operation 150 'getelementptr' 'dst_addr_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (2.32ns)   --->   "%src_load_56 = load i4 %src_addr_56" [clefia.c:124]   --->   Operation 151 'load' 'src_load_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_152 = xor i8 %src_load_56, i8 %or_ln134_8" [clefia.c:124]   --->   Operation 152 'xor' 'xor_ln124_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_153 = xor i8 %xor_ln124_152, i8 %z_24" [clefia.c:124]   --->   Operation 153 'xor' 'xor_ln124_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_154 = xor i8 %or_ln, i8 %x_assign_29" [clefia.c:124]   --->   Operation 154 'xor' 'xor_ln124_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_68)   --->   "%xor_ln124_155 = xor i8 %xor_ln124_154, i8 %x_assign_31" [clefia.c:124]   --->   Operation 155 'xor' 'xor_ln124_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_68 = xor i8 %xor_ln124_155, i8 %xor_ln124_153" [clefia.c:124]   --->   Operation 156 'xor' 'xor_ln124_68' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_68, i4 %dst_addr_56" [clefia.c:124]   --->   Operation 157 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [clefia.c:163]   --->   Operation 158 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	wire read operation ('rk_offset_read') on port 'rk_offset' [7]  (0 ns)
	'add' operation ('add_ln121', clefia.c:121) [14]  (1.92 ns)
	'getelementptr' operation ('rk_addr_37', clefia.c:121) [16]  (0 ns)
	'load' operation ('rk_load_22', clefia.c:124) on array 'rk' [19]  (3.25 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_82', clefia.c:121) [21]  (1.92 ns)
	'getelementptr' operation ('rk_addr_38', clefia.c:121) [23]  (0 ns)
	'load' operation ('rk_load_23', clefia.c:124) on array 'rk' [26]  (3.25 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('src_load_51', clefia.c:124) on array 'src' [25]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'src_load_51', clefia.c:124 on array 'dst' [100]  (2.32 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:150) on array 'clefia_s0' [37]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [79]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [85]  (1.25 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:152) on array 'clefia_s0' [43]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [55]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [61]  (1.25 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('src_addr_53', clefia.c:121) [103]  (0 ns)
	'load' operation ('src_load_53', clefia.c:124) on array 'src' [105]  (2.32 ns)

 <State 8>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_53', clefia.c:124) on array 'src' [105]  (2.32 ns)
	'xor' operation ('xor_ln124_140', clefia.c:124) [106]  (0 ns)
	'xor' operation ('xor_ln124_141', clefia.c:124) [107]  (0 ns)
	'xor' operation ('xor_ln124_65', clefia.c:124) [110]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_65', clefia.c:124 on array 'dst' [111]  (2.32 ns)

 <State 9>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_55', clefia.c:124) on array 'src' [123]  (2.32 ns)
	'xor' operation ('xor_ln124_148', clefia.c:124) [124]  (0 ns)
	'xor' operation ('xor_ln124_149', clefia.c:124) [125]  (0 ns)
	'xor' operation ('xor_ln124_67', clefia.c:124) [128]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_67', clefia.c:124 on array 'dst' [129]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
