

================================================================
== Vitis HLS Report for 'ifmap_cons_y'
================================================================
* Date:           Thu Oct 13 07:49:24 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.525 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      259|  10.000 ns|  1.295 us|    2|  259|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_385_1_VITIS_LOOP_388_2  |        0|      257|         3|          1|          1|  0 ~ 256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     118|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      49|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      49|     239|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U262  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0|  40|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1057_fu_141_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln385_fu_153_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln388_fu_203_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln391_fu_197_p2        |         +|   0|  0|  19|          12|          12|
    |ap_condition_106           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1057_4_fu_159_p2    |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_fu_135_p2      |      icmp|   0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln1057_2_fu_173_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1057_fu_165_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 118|          73|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_x_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_y_load               |   9|          2|    8|         16|
    |c_row_op_trans_st_blk_n               |   9|          2|    1|          2|
    |indvar_flatten_fu_64                  |   9|          2|   16|         32|
    |x_fu_60                               |   9|          2|    8|         16|
    |y_fu_56                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   67|        134|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln391_reg_271                 |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_64              |  16|   0|   16|          0|
    |x_fu_60                           |   8|   0|    8|          0|
    |y_fu_56                           |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  49|   0|   49|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       ifmap_cons_y|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       ifmap_cons_y|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       ifmap_cons_y|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       ifmap_cons_y|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|       ifmap_cons_y|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       ifmap_cons_y|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       ifmap_cons_y|  return value|
|c_row_op_trans_st_din     |  out|   32|     ap_fifo|  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_full_n  |   in|    1|     ap_fifo|  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_write   |  out|    1|     ap_fifo|  c_row_op_trans_st|       pointer|
|ifmap_CF_M_real_address0  |  out|   12|   ap_memory|    ifmap_CF_M_real|         array|
|ifmap_CF_M_real_ce0       |  out|    1|   ap_memory|    ifmap_CF_M_real|         array|
|ifmap_CF_M_real_q0        |   in|   16|   ap_memory|    ifmap_CF_M_real|         array|
|ifmap_CF_M_imag_address0  |  out|   12|   ap_memory|    ifmap_CF_M_imag|         array|
|ifmap_CF_M_imag_ce0       |  out|    1|   ap_memory|    ifmap_CF_M_imag|         array|
|ifmap_CF_M_imag_q0        |   in|   16|   ap_memory|    ifmap_CF_M_imag|         array|
|p_read                    |   in|    8|     ap_none|             p_read|        scalar|
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_trans_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 10 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cast = zext i8 %p_read14"   --->   Operation 11 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.17ns)   --->   "%bound = mul i16 %cast, i16 %cast"   --->   Operation 12 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln385 = store i16 0, i16 %indvar_flatten" [src/main.cpp:385]   --->   Operation 13 'store' 'store_ln385' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln385 = store i8 0, i8 %x" [src/main.cpp:385]   --->   Operation 14 'store' 'store_ln385' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln385 = store i8 0, i8 %y" [src/main.cpp:385]   --->   Operation 15 'store' 'store_ln385' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [src/main.cpp:385]   --->   Operation 16 'br' 'br_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten"   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %indvar_flatten_load, i16 %bound"   --->   Operation 19 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.01ns)   --->   "%add_ln1057 = add i16 %indvar_flatten_load, i16 1"   --->   Operation 20 'add' 'add_ln1057' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057, void %._crit_edge, void %._crit_edge7.loopexit"   --->   Operation 21 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y_load = load i8 %y"   --->   Operation 22 'load' 'y_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/main.cpp:385]   --->   Operation 23 'load' 'x_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.90ns)   --->   "%add_ln385 = add i8 %x_load, i8 1" [src/main.cpp:385]   --->   Operation 24 'add' 'add_ln385' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln1057_4 = icmp_eq  i8 %y_load, i8 %p_read14"   --->   Operation 25 'icmp' 'icmp_ln1057_4' <Predicate = (!icmp_ln1057)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%select_ln1057 = select i1 %icmp_ln1057_4, i8 0, i8 %y_load"   --->   Operation 26 'select' 'select_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.44ns)   --->   "%select_ln1057_2 = select i1 %icmp_ln1057_4, i8 %add_ln385, i8 %x_load"   --->   Operation 27 'select' 'select_ln1057_2' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln1057_2_cast = zext i8 %select_ln1057_2"   --->   Operation 28 'zext' 'select_ln1057_2_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln391 = trunc i8 %select_ln1057" [src/main.cpp:391]   --->   Operation 29 'trunc' 'trunc_ln391' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln391, i6 0" [src/main.cpp:391]   --->   Operation 30 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.96ns)   --->   "%add_ln391 = add i12 %tmp_11_cast, i12 %select_ln1057_2_cast" [src/main.cpp:391]   --->   Operation 31 'add' 'add_ln391' <Predicate = (!icmp_ln1057)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.90ns)   --->   "%add_ln388 = add i8 %select_ln1057, i8 1" [src/main.cpp:388]   --->   Operation 32 'add' 'add_ln388' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln1057 = store i16 %add_ln1057, i16 %indvar_flatten"   --->   Operation 33 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln1057 = store i8 %select_ln1057_2, i8 %x"   --->   Operation 34 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln388 = store i8 %add_ln388, i8 %y" [src/main.cpp:388]   --->   Operation 35 'store' 'store_ln388' <Predicate = (!icmp_ln1057)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i12 %add_ln391" [src/main.cpp:391]   --->   Operation 36 'zext' 'zext_ln391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ifmap_CF_M_real_addr = getelementptr i16 %ifmap_CF_M_real, i64 0, i64 %zext_ln391" [src/main.cpp:391]   --->   Operation 37 'getelementptr' 'ifmap_CF_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ifmap_CF_M_imag_addr = getelementptr i16 %ifmap_CF_M_imag, i64 0, i64 %zext_ln391" [src/main.cpp:391]   --->   Operation 38 'getelementptr' 'ifmap_CF_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.35ns)   --->   "%ifmap_CF_M_real_load = load i12 %ifmap_CF_M_real_addr" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'load' 'ifmap_CF_M_real_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 40 [2/2] (1.35ns)   --->   "%ifmap_CF_M_imag_load = load i12 %ifmap_CF_M_imag_addr" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'load' 'ifmap_CF_M_imag_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [src/main.cpp:394]   --->   Operation 52 'ret' 'ret_ln394' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_385_1_VITIS_LOOP_388_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 256, i64 64"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln384 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/main.cpp:384]   --->   Operation 44 'specloopname' 'specloopname_ln384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (1.35ns)   --->   "%ifmap_CF_M_real_load = load i12 %ifmap_CF_M_real_addr" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'load' 'ifmap_CF_M_real_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 46 [1/2] (1.35ns)   --->   "%ifmap_CF_M_imag_load = load i12 %ifmap_CF_M_imag_addr" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'load' 'ifmap_CF_M_imag_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i16 %ifmap_CF_M_real_load" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln174_1 = bitcast i16 %ifmap_CF_M_imag_load" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'bitcast' 'bitcast_ln174_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln174_1, i16 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %c_row_op_trans_st, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ifmap_CF_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ifmap_CF_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_row_op_trans_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 0100]
x                     (alloca           ) [ 0100]
indvar_flatten        (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
p_read14              (read             ) [ 0000]
cast                  (zext             ) [ 0000]
bound                 (mul              ) [ 0000]
store_ln385           (store            ) [ 0000]
store_ln385           (store            ) [ 0000]
store_ln385           (store            ) [ 0000]
br_ln385              (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln1057           (icmp             ) [ 0110]
add_ln1057            (add              ) [ 0000]
br_ln1057             (br               ) [ 0000]
y_load                (load             ) [ 0000]
x_load                (load             ) [ 0000]
add_ln385             (add              ) [ 0000]
icmp_ln1057_4         (icmp             ) [ 0000]
select_ln1057         (select           ) [ 0000]
select_ln1057_2       (select           ) [ 0000]
select_ln1057_2_cast  (zext             ) [ 0000]
trunc_ln391           (trunc            ) [ 0000]
tmp_11_cast           (bitconcatenate   ) [ 0000]
add_ln391             (add              ) [ 0110]
add_ln388             (add              ) [ 0000]
store_ln1057          (store            ) [ 0000]
store_ln1057          (store            ) [ 0000]
store_ln388           (store            ) [ 0000]
zext_ln391            (zext             ) [ 0000]
ifmap_CF_M_real_addr  (getelementptr    ) [ 0101]
ifmap_CF_M_imag_addr  (getelementptr    ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
specloopname_ln384    (specloopname     ) [ 0000]
ifmap_CF_M_real_load  (load             ) [ 0000]
ifmap_CF_M_imag_load  (load             ) [ 0000]
bitcast_ln174         (bitcast          ) [ 0000]
bitcast_ln174_1       (bitcast          ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
write_ln174           (write            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln394             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ifmap_CF_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_CF_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ifmap_CF_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_CF_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_row_op_trans_st">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_row_op_trans_st"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_385_1_VITIS_LOOP_388_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="y_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read14_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="ifmap_CF_M_real_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="12" slack="0"/>
<pin id="85" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifmap_CF_M_real_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ifmap_CF_M_imag_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifmap_CF_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ifmap_CF_M_real_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ifmap_CF_M_imag_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="bound_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln385_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln385/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln385_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln385/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln385_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln385/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln1057_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln1057_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="y_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln385_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln385/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln1057_4_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_4/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln1057_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln1057_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_2/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln1057_2_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln1057_2_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln391_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln391/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_11_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln391_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln391/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln388_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln1057_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln1057_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln388_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln388/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln391_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln391/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="bitcast_ln174_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bitcast_ln174_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="16" slack="0"/>
<pin id="241" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="y_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="253" class="1005" name="x_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="260" class="1005" name="indvar_flatten_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="267" class="1005" name="icmp_ln1057_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="271" class="1005" name="add_ln391_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="1"/>
<pin id="273" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln391 "/>
</bind>
</comp>

<comp id="276" class="1005" name="ifmap_CF_M_real_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="1"/>
<pin id="278" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ifmap_CF_M_real_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="ifmap_CF_M_imag_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="1"/>
<pin id="283" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ifmap_CF_M_imag_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="81" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="88" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="68" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="111" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="147" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="68" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="147" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="159" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="153" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="150" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="165" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="181" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="165" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="141" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="173" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="203" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="232"><net_src comp="95" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="101" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="229" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="249"><net_src comp="56" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="256"><net_src comp="60" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="263"><net_src comp="64" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="270"><net_src comp="135" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="197" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="279"><net_src comp="81" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="284"><net_src comp="88" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_row_op_trans_st | {3 }
 - Input state : 
	Port: ifmap_cons_y : ifmap_CF_M_real | {2 3 }
	Port: ifmap_cons_y : ifmap_CF_M_imag | {2 3 }
	Port: ifmap_cons_y : c_row_op_trans_st | {}
	Port: ifmap_cons_y : p_read | {1 }
  - Chain level:
	State 1
		bound : 1
		store_ln385 : 1
		store_ln385 : 1
		store_ln385 : 1
		indvar_flatten_load : 1
		icmp_ln1057 : 2
		add_ln1057 : 2
		br_ln1057 : 3
		y_load : 1
		x_load : 1
		add_ln385 : 2
		icmp_ln1057_4 : 2
		select_ln1057 : 3
		select_ln1057_2 : 3
		select_ln1057_2_cast : 4
		trunc_ln391 : 4
		tmp_11_cast : 5
		add_ln391 : 6
		add_ln388 : 4
		store_ln1057 : 3
		store_ln1057 : 4
		store_ln388 : 5
	State 2
		ifmap_CF_M_real_addr : 1
		ifmap_CF_M_imag_addr : 1
		ifmap_CF_M_real_load : 2
		ifmap_CF_M_imag_load : 2
	State 3
		bitcast_ln174 : 1
		bitcast_ln174_1 : 1
		tmp : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln1057_fu_141      |    0    |    0    |    23   |
|    add   |       add_ln385_fu_153      |    0    |    0    |    15   |
|          |       add_ln391_fu_197      |    0    |    0    |    19   |
|          |       add_ln388_fu_203      |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         bound_fu_111        |    0    |    0    |    40   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln1057_fu_135     |    0    |    0    |    13   |
|          |     icmp_ln1057_4_fu_159    |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln1057_fu_165    |    0    |    0    |    8    |
|          |    select_ln1057_2_fu_173   |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|   read   |     p_read14_read_fu_68     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln174_write_fu_74   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         cast_fu_107         |    0    |    0    |    0    |
|   zext   | select_ln1057_2_cast_fu_181 |    0    |    0    |    0    |
|          |      zext_ln391_fu_224      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln391_fu_185     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|      tmp_11_cast_fu_189     |    0    |    0    |    0    |
|          |          tmp_fu_237         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   152   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln391_reg_271     |   12   |
|     icmp_ln1057_reg_267    |    1   |
|ifmap_CF_M_imag_addr_reg_281|   12   |
|ifmap_CF_M_real_addr_reg_276|   12   |
|   indvar_flatten_reg_260   |   16   |
|          x_reg_253         |    8   |
|          y_reg_246         |    8   |
+----------------------------+--------+
|            Total           |   69   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  0.978  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   152  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   69   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   69   |   170  |
+-----------+--------+--------+--------+--------+
