// Seed: 3613094748
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  ;
  assign module_1.id_0 = 0;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3,
    output tri0 id_4
);
  wire [-1 : -1  +  1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  parameter id_7 = 1;
  assign id_3 = id_0;
  wire id_8;
  always_latch disable id_9;
  assign id_4 = 1'b0;
endmodule
