[{"DBLP title": "Identification of Faulty TSV with a Built-In Self-Test Mechanism.", "DBLP authors": ["Dilip Kumar Maity", "Surajit Kumar Roy", "Chandan Giri", "Hafizur Rahaman"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00012", "OA papers": [{"PaperId": "https://openalex.org/W2904708802", "PaperTitle": "Identification of Faulty TSV with a Built-In Self-Test Mechanism", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0}, "Authors": ["Dilip K. Maity", "Surajit Kumar Roy", "Chandan Giri", "Hafizur Rahaman"]}]}, {"DBLP title": "Test Time Reduction on Testing Delay Faults in 3D ICs Using Boundary Scan Design.", "DBLP authors": ["Satoshi Hirai", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00013", "OA papers": [{"PaperId": "https://openalex.org/W2904786847", "PaperTitle": "Test Time Reduction on Testing Delay Faults in 3D ICs Using Boundary Scan Design", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tokushima University": 2.0}, "Authors": ["Satoshi Hirai", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"]}]}, {"DBLP title": "A Fault Check Graph Approach for Photonic Router in Network on Chip.", "DBLP authors": ["Aijun Zhu", "Duanyong Chen", "Chuan-pei Xu", "Cong Hu", "Aiguo Song"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00014", "OA papers": [{"PaperId": "https://openalex.org/W2903955332", "PaperTitle": "A Fault Check Graph Approach for Photonic Router in Network on Chip", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Guilin University of Electronic Technology": 1.0}, "Authors": ["Aijun Zhu", "Chen Duanyong", "Chuanpei Xu", "Cong Hu", "Aiguo Song"]}]}, {"DBLP title": "A Built-in Self-Test Scheme for Detecting Defects in FinFET-Based SRAM Circuit.", "DBLP authors": ["Meng-Chi Chen", "Tsung-Hsuan Wu", "Cheng-Wen Wu"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00015", "OA papers": [{"PaperId": "https://openalex.org/W2904198392", "PaperTitle": "A Built-in Self-Test Scheme for Detecting Defects in FinFET-Based SRAM Circuit", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Meng-Chi Chen", "Tsung-Hsuan Wu", "Cheng-Wen Wu"]}]}, {"DBLP title": "Defect Analysis and Parallel March Test Algorithm for 3D Hybrid CMOS-Memristor Memory.", "DBLP authors": ["Peng Liu", "Jigang Wu", "Zhiqiang You", "Michael Elimu", "Weizheng Wang", "Shuo Cai"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00016", "OA papers": [{"PaperId": "https://openalex.org/W2905514142", "PaperTitle": "Defect Analysis and Parallel March Test Algorithm for 3D Hybrid CMOS-Memristor Memory", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Guangdong University of Technology": 2.0, "Hunan University": 2.0, "Changsha University of Science and Technology": 2.0}, "Authors": ["Peng Liu", "Jigang Wu", "Zhiqiang You", "Michael Elimu", "Weizheng Wang", "Shuo Cai"]}]}, {"DBLP title": "On Flip-Flop Selection for Multi-cycle Scan Test with Partial Observation in Logic BIST.", "DBLP authors": ["Shigeyuki Oshima", "Takaaki Kato", "Senling Wang", "Yasuo Sato", "Seiji Kajihara"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00017", "OA papers": [{"PaperId": "https://openalex.org/W2903635614", "PaperTitle": "On Flip-Flop Selection for Multi-cycle Scan Test with Partial Observation in Logic BIST", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyushu Institute of Technology": 3.0, "Ehime University": 1.0}, "Authors": ["Shigeyuki Oshima", "Takaaki Kato", "Senling Wang", "Yasuo Sato", "Seiji Kajihara"]}]}, {"DBLP title": "Handling Clock-Domain Crossings in Dual Clock-Edge Logic for DFx Features.", "DBLP authors": ["Amitava Majumdar", "Balakrishna Jayadev"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00018", "OA papers": [{"PaperId": "https://openalex.org/W2903636858", "PaperTitle": "Handling Clock-Domain Crossings in Dual Clock-Edge Logic for DFx Features", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iowa State University": 1.0, "Xilinx (United States)": 1.0}, "Authors": ["Amitava Majumdar", "Balakrishna Jayadev"]}]}, {"DBLP title": "A Dictionary-Based Test Data Compression Method Using Tri-State Coding.", "DBLP authors": ["Tian Chen", "Chenxin Lin", "Huaguo Liang", "Fuji Ren"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00019", "OA papers": [{"PaperId": "https://openalex.org/W2905107703", "PaperTitle": "A Dictionary-Based Test Data Compression Method Using Tri-State Coding", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Tian Chen", "Chen-xin Lin", "Huaguo Liang", "Fuji Ren"]}]}, {"DBLP title": "A Dynamic-Key Secure Scan Structure Against Scan-Based Side Channel and Memory Cold Boot Attacks.", "DBLP authors": ["Chia-Chi Wu", "Man-Hsuan Kuo", "Kuen-Jong Lee"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00020", "OA papers": [{"PaperId": "https://openalex.org/W2905003516", "PaperTitle": "A Dynamic-Key Secure Scan Structure Against Scan-Based Side Channel and Memory Cold Boot Attacks", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 2.0, "Department of Electrical Engineering": 1.0}, "Authors": ["Chia-Chi Wu", "Man-Hsuan Kuo", "Kuen-Jong Lee"]}]}, {"DBLP title": "A Low-Cost High-Efficiency True Random Number Generator on FPGAs.", "DBLP authors": ["Gaoliang Ma", "Huaguo Liang", "Liang Yao", "Zhengfeng Huang", "Maoxiang Yi", "Xiumin Xu", "Kai Zhou"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00021", "OA papers": [{"PaperId": "https://openalex.org/W2904738838", "PaperTitle": "A Low-Cost High-Efficiency True Random Number Generator on FPGAs", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hefei University of Technology": 7.0}, "Authors": ["Gaoliang Ma", "Huaguo Liang", "Liang Yao", "Zhengfeng Huang", "Maoxiang Yi", "Xiumin Xu", "Kai Zhou"]}]}, {"DBLP title": "An All-Digital and Jitter-Quantizing True Random Number Generator in SRAM-Based FPGAs.", "DBLP authors": ["Xiumin Xu", "Huaguo Liang", "Kai Zhou", "Gaoliang Ma", "Zhengfeng Huang", "Maoxiang Yi", "Tianming Ni", "Yingchun Lu"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00022", "OA papers": [{"PaperId": "https://openalex.org/W2903595450", "PaperTitle": "An All-Digital and Jitter-Quantizing True Random Number Generator in SRAM-Based FPGAs", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Hefei University of Technology": 7.0}, "Authors": ["Xiumin Xu", "Huaguo Liang", "Kai Zhou", "Gaoliang Ma", "Zhengfeng Huang", "Maoxiang Yi", "Tianming Ni", "Lu Yingchun"]}]}, {"DBLP title": "A High Reliability FPGA Chip Identification Generator Based on PDLs.", "DBLP authors": ["Kai Zhou", "Huaguo Liang", "Yue Jiang", "Zhengfeng Huang", "Maoxiang Yi", "Xiumin Xu", "Yao Yao"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00023", "OA papers": [{"PaperId": "https://openalex.org/W2905355920", "PaperTitle": "A High Reliability FPGA Chip Identification Generator Based on PDLs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hefei University of Technology": 7.0}, "Authors": ["Kai Zhou", "Huaguo Liang", "Yue Jiang", "Zhengfeng Huang", "Maoxiang Yi", "Xiumin Xu", "Yao Yao"]}]}, {"DBLP title": "Hardware Trojan in FPGA CNN Accelerator.", "DBLP authors": ["Jing Ye", "Yu Hu", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00024", "OA papers": [{"PaperId": "https://openalex.org/W2903582334", "PaperTitle": "Hardware Trojan in FPGA CNN Accelerator", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Chinese Academy of Sciences": 3.0}, "Authors": ["Jing Yong Ye", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Lifetime Reliability Trojan Based on Exploring Malicious Aging.", "DBLP authors": ["Tien-Hung Tseng", "Shou-Chun Li", "Kai-Chiang Wu"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00025", "OA papers": [{"PaperId": "https://openalex.org/W2903828791", "PaperTitle": "Lifetime Reliability Trojan Based on Exploring Malicious Aging", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NATIONAL YANG MING CHIAO TUNG UNIVERSITY": 2.0, "Institute of Computer Science and Engineering": 1.0}, "Authors": ["Tien-Hung Tseng", "Shouchun Li", "Kai-Chiang Wu"]}]}, {"DBLP title": "Hardware Trojan Detection Based on Signal Correlation.", "DBLP authors": ["Wei Zhao", "Haihua Shen", "Huawei Li", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00026", "OA papers": [{"PaperId": "https://openalex.org/W2903964109", "PaperTitle": "Hardware Trojan Detection Based on Signal Correlation", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Chinese Academy of Sciences": 4.0}, "Authors": ["Wei Zhao", "Haihua Shen", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Aging-Temperature-and-Propagation Induced Pulse-Broadening Aware Soft Error Rate Estimation for nano-Scale CMOS.", "DBLP authors": ["Aibin Yan", "Yafei Ling", "Kang Yang", "Zhili Chen", "Maoxiang Yi"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00027", "OA papers": [{"PaperId": "https://openalex.org/W2904969205", "PaperTitle": "Aging-Temperature-and-Propagation Induced Pulse-Broadening Aware Soft Error Rate Estimation for nano-Scale CMOS", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Anhui University": 3.0, "Shenyang Jianzhu University": 1.0, "Hefei University of Technology": 1.0}, "Authors": ["Aibin Yan", "Yafei Ling", "Kang Yang", "Zhili Chen", "Maoxiang Yi"]}]}, {"DBLP title": "Extending Aging Monitors for Early Life and Wear-Out Failure Prevention.", "DBLP authors": ["Chang Liu", "Eric Schneider", "Matthias Kampmann", "Sybille Hellebrand", "Hans-Joachim Wunderlich"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00028", "OA papers": [{"PaperId": "https://openalex.org/W2904275531", "PaperTitle": "Extending Aging Monitors for Early Life and Wear-Out Failure Prevention", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Stuttgart": 3.0, "Paderborn University": 2.0}, "Authors": ["Chang Liu", "Eric C. Schneider", "Matthias Kampmann", "Sybille Hellebrand", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Cell Flipping with Distributed Refresh for Cache Ageing Minimization.", "DBLP authors": ["Shengyu Duan", "Basel Halak", "Mark Zwolinski"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00029", "OA papers": [{"PaperId": "https://openalex.org/W2905399709", "PaperTitle": "Cell Flipping with Distributed Refresh for Cache Ageing Minimization", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Shengyu Duan", "Basel Halak", "Mark Zwolinski"]}]}, {"DBLP title": "A New Scheme to Extract PUF Information by Scan Chain.", "DBLP authors": ["Aijiao Cui", "Wei Zhou", "Gang Qu", "Huawei Li"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00030", "OA papers": [{"PaperId": "https://openalex.org/W2905438004", "PaperTitle": "A New Scheme to Extract PUF Information by Scan Chain", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Harbin Institute of Technology": 2.0, "University of Maryland, College Park": 1.0, "Chinese Academy of Sciences": 1.0}, "Authors": ["Aijiao Cui", "Wei Zhou", "Gang Qu", "Huawei Li"]}]}, {"DBLP title": "CIPA: Concurrent IC and PCB Authentication Using On-chip Ring Oscillator Array.", "DBLP authors": ["Yueying Han", "Xiaoxiao Wang", "Mark M. Tehranipoor"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00031", "OA papers": [{"PaperId": "https://openalex.org/W2904136745", "PaperTitle": "CIPA: Concurrent IC and PCB Authentication Using On-chip Ring Oscillator Array", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Beihang University": 2.0, "University of Florida": 1.0}, "Authors": ["Yueying Han", "Xiaoxiao Wang", "Mark Tehranipoor"]}]}, {"DBLP title": "PUF Based Pay-Per-Device Scheme for IP Protection of CNN Model.", "DBLP authors": ["Qingli Guo", "Jing Ye", "Yue Gong", "Yu Hu", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00032", "OA papers": [{"PaperId": "https://openalex.org/W2904875511", "PaperTitle": "PUF Based Pay-Per-Device Scheme for IP Protection of CNN Model", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese Academy of Sciences": 5.0}, "Authors": ["Qingli Guo", "Jing Yong Ye", "Yue Gong", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "A Hybrid DMR Latch to Tolerate MNU Using TDICE and WDICE.", "DBLP authors": ["Zhengfeng Huang", "Yangyang Zhang", "Zian Su", "Huaguo Liang", "Huijie Yao", "Tianming Ni"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00033", "OA papers": [{"PaperId": "https://openalex.org/W2904659694", "PaperTitle": "A Hybrid DMR Latch to Tolerate MNU Using TDICE and WDICE", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hefei University of Technology": 4.0}, "Authors": ["Zhengfeng Huang", "Yangyang Zhang", "Su Zi'an", "Huaguo Liang", "Huijie Yao", "Tianming Ni"]}]}, {"DBLP title": "Towards Affordable Fault-Tolerant Nanosatellite Computing with Commodity Hardware.", "DBLP authors": ["Christian M. Fuchs", "Nadia M. Murillo", "Aske Plaat", "Erik van der Kouwe", "Peng Wang"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00034", "OA papers": [{"PaperId": "https://openalex.org/W2904938769", "PaperTitle": "Towards Affordable Fault-Tolerant Nanosatellite Computing with Commodity Hardware", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Leiden University": 5.0}, "Authors": ["Christian Fuchs", "Nadia M. Murillo", "Aske Plaat", "Erik van der Kouwe", "Peng Wang"]}]}, {"DBLP title": "RiskCap: Minimizing Effort of Error Regulation for Approximate Computing.", "DBLP authors": ["Shuhao Jiang", "Jiajun Li", "Xin He", "Guihai Yan", "Xuan Zhang", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00035", "OA papers": [{"PaperId": "https://openalex.org/W2904562631", "PaperTitle": "RiskCap: Minimizing Effort of Error Regulation for Approximate Computing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese Academy of Sciences": 4.0, "Washington University in St. Louis": 2.0}, "Authors": ["Shuhao Jiang", "Jiajun Li", "Xin He", "Yinhe Han", "X. Y. Zhang", "Xiaowei Li"]}]}, {"DBLP title": "Dynamic Fine-Grain Power Gating Design in WiNoC.", "DBLP authors": ["Yiming Ouyang", "Lizhu Hu", "Yifeng Wu", "Jianfeng Yang", "Kun Xing"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00036", "OA papers": [{"PaperId": "https://openalex.org/W2903828687", "PaperTitle": "Dynamic Fine-Grain Power Gating Design in WiNoC", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ouyang Yiming", "Hu Lizhu", "Wu YiFeng", "Yang Jian-feng", "Xing Kun"]}]}, {"DBLP title": "Clock-Skew-Aware Scan Chain Grouping for Mitigating Shift Timing Failures in Low-Power Scan Testing.", "DBLP authors": ["Yucong Zhang", "Xiaoqing Wen", "Stefan Holst", "Kohei Miyase", "Seiji Kajihara", "Hans-Joachim Wunderlich", "Jun Qian"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00037", "OA papers": [{"PaperId": "https://openalex.org/W2903793903", "PaperTitle": "Clock-Skew-Aware Scan Chain Grouping for Mitigating Shift Timing Failures in Low-Power Scan Testing", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kyushu Institute of Technology": 4.0, "University of Stuttgart": 1.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Yucong Zhang", "Xiao-Qin Wen", "Stefan Holst", "Kohei Miyase", "Seiji Kajihara", "Hans-Joachim Wunderlich", "Jun Qian"]}]}, {"DBLP title": "Capture-Pattern-Control to Address the Fault Detection Degradation Problem of Multi-cycle Test in Logic BIST.", "DBLP authors": ["Senling Wang", "Tomoki Aono", "Yoshinobu Higami", "Hiroshi Takahashi", "Hiroyuki Iwata", "Yoichi Maeda", "Jun Matsushima"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00038", "OA papers": [{"PaperId": "https://openalex.org/W2905295279", "PaperTitle": "Capture-Pattern-Control to Address the Fault Detection Degradation Problem of Multi-cycle Test in Logic BIST", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ehime University": 3.0, "Renesas Electronics (Japan)": 4.0}, "Authors": ["Senling Wang", "Tomoki Aono", "Yoshinobu Higami", "Hiroshi Takahashi", "Hiroyuki Iwata", "Yoichi Maeda", "Jun Matsushima"]}]}, {"DBLP title": "Progressive ECC Techniques for Phase Change Memory.", "DBLP authors": ["Shyue-Kung Lu", "Hui-Ping Li", "Kohei Miyase"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00039", "OA papers": [{"PaperId": "https://openalex.org/W2904128752", "PaperTitle": "Progressive ECC Techniques for Phase Change Memory", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Shyue-Kung Lu", "Huiping Li", "Kohei Miyase"]}]}, {"DBLP title": "Area-Efficient and Reliable Hybrid CMOS/Memristor ECC Circuit for ReRAM Storage.", "DBLP authors": ["Mamoru Ishizaka", "Michihiro Shintani", "Michiko Inoue"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00040", "OA papers": [{"PaperId": "https://openalex.org/W2904092924", "PaperTitle": "Area-Efficient and Reliable Hybrid CMOS/Memristor ECC Circuit for ReRAM Storage", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nara Institute of Science and Technology": 3.0}, "Authors": ["Mamoru Ishizaka", "Michihiro Shintani", "Michiko Inoue"]}]}, {"DBLP title": "Precompensation, BIST and Analogue Berger Codes for Self-Healing of Neuromorphic RRAM.", "DBLP authors": ["Tsung-Chu Huang", "Jeffae Schroff"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00041", "OA papers": [{"PaperId": "https://openalex.org/W2904288038", "PaperTitle": "Precompensation, BIST and Analogue Berger Codes for Self-Healing of Neuromorphic RRAM", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Department of Electronic Engineering": 1.0, "University of Houston - Downtown": 1.0}, "Authors": ["Tsung-Chu Huang", "Jeffae Schroff"]}]}, {"DBLP title": "Digital Rights Management for Paper-Based Microfluidic Biochips.", "DBLP authors": ["Jian-De Li", "Sying-Jyan Wang", "Katherine Shu-Min Li", "Tsung-Yi Ho"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00042", "OA papers": [{"PaperId": "https://openalex.org/W2904962089", "PaperTitle": "Digital Rights Management for Paper-Based Microfluidic Biochips", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Chung Hsing University": 2.0, "National Sun Yat-sen University": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Jian Li", "Sying-Jyan Wang", "Katherine Shu-Min Li", "Tsung-Yi Ho"]}]}, {"DBLP title": "Test Diagnosis of Digital Microfluidic Biochips Using Image Segmentation.", "DBLP authors": ["Sourav Ghosh", "Hafizur Rahaman", "Chandan Giri"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00043", "OA papers": [{"PaperId": "https://openalex.org/W2904856191", "PaperTitle": "Test Diagnosis of Digital Microfluidic Biochips Using Image Segmentation", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0}, "Authors": ["Sourav Ghosh", "Hafizur Rahaman", "Chandan Giri"]}]}, {"DBLP title": "A Monobit Built-In Test and Diagnostic System for Flexible Electronic Interconnect.", "DBLP authors": ["Jun-Yang Lei", "Thomas Moon", "Justin Chow", "Suresh K. Sitaraman", "Abhijit Chatterjee"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00044", "OA papers": [{"PaperId": "https://openalex.org/W2905525955", "PaperTitle": "A Monobit Built-In Test and Diagnostic System for Flexible Electronic Interconnect", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0, "Georgia Institute of Technology": 3.0}, "Authors": ["Jun-Yang Lei", "Thomas W. Moon", "Justin Chow", "Suresh K. Sitaraman", "Abhijit Chatterjee"]}]}, {"DBLP title": "Highly Efficient Waveform Acquisition Condition in Equivalent-Time Sampling System.", "DBLP authors": ["Yuto Sasaki", "Yujie Zhao", "Anna Kuwana", "Haruo Kobayashi"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00045", "OA papers": [{"PaperId": "https://openalex.org/W2904474532", "PaperTitle": "Highly Efficient Waveform Acquisition Condition in Equivalent-Time Sampling System", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Gunma University": 4.0}, "Authors": ["Yuto Sasaki", "Yujie Zhao", "Anna Kuwana", "Haruo Kobayashi"]}]}, {"DBLP title": "Time-to-Digital Converter Architectures Using Two Oscillators with Different Frequencies.", "DBLP authors": ["Kosuke Machida", "Uni Ozawa", "Yudai Abe", "Haruo Kobayashi"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00046", "OA papers": [{"PaperId": "https://openalex.org/W2904849161", "PaperTitle": "Time-to-Digital Converter Architectures Using Two Oscillators with Different Frequencies", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Gunma University": 1.0}, "Authors": ["Kosuke Machida", "Uni Ozawa", "Yudai Abe", "Haruo Kobayashi"]}]}, {"DBLP title": "Design and Implementation of an FPGA-Based 16-Channel Data/Timing Formatter.", "DBLP authors": ["Guan-Hao Hou", "Wei-Chen Huang", "Jiun-Lang Huang", "Terry Kuo"], "year": 2018, "doi": "https://doi.org/10.1109/ATS.2018.00047", "OA papers": [{"PaperId": "https://openalex.org/W2904108670", "PaperTitle": "Design and Implementation of an FPGA-Based 16-Channel Data/Timing Formatter", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Guan-Hao Hou", "San-Yuan Chen", "Jiun-Lang Huang", "Terry B.J. Kuo"]}]}]