verilog work "netgen/par/goldschmidt_algorithm_timesim.v"
vhdl work "goldschmidt_tb.vhd"
