   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"i2c.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../source/i2c.c"
  20              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EnableIRQ:
  27              	.LFB108:
  28              		.file 2 "/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/co
   1:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  * @version  V4.30
   5:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  * @date     20. October 2015
   6:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  ******************************************************************************/
   7:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
   9:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    All rights reserved.
  10:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      to endorse or promote products derived from this software without
  19:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      specific prior written permission.
  20:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    *
  21:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  34:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  35:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
  40:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  41:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  44:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #include <stdint.h>
  45:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  46:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifdef __cplusplus
  47:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  extern "C" {
  48:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
  49:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  50:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
  51:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  54:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  57:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  60:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
  63:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  64:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  65:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*******************************************************************************
  66:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  67:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  ******************************************************************************/
  68:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
  69:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup Cortex_M4
  70:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
  71:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
  72:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  73:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  79:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  81:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  82:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  83:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  87:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  92:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  93:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  97:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 102:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 103:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 106:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 107:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 111:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 112:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __packed
 113:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 117:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #else
 118:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #error Unknown compiler
 119:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 120:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 121:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
 124:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 125:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 128:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 129:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 131:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 132:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 133:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 134:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 135:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 136:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 140:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 141:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 143:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 144:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 145:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 146:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 147:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 148:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 149:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 152:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 153:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 155:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 156:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 157:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 158:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 159:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 160:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 162:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 164:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 165:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 167:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 168:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 169:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 170:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 171:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 172:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 173:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 176:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 177:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 179:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 180:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 181:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 182:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 183:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 184:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 185:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __FPU_VFP__
 186:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 188:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 189:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 191:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 192:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 193:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 194:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 195:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 196:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 197:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 200:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 201:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 203:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 204:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 205:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 206:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 207:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 208:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 209:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 210:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 214:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifdef __cplusplus
 215:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }
 216:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 217:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 218:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 220:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 222:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 225:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifdef __cplusplus
 226:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  extern "C" {
 227:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 228:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 229:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 230:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 232:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 235:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 236:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 240:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 241:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 245:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 246:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 250:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 251:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 255:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 256:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 257:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 259:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 261:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
 265:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifdef __cplusplus
 266:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #else
 268:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 270:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 273:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* following defines should be used for structure members */
 274:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 278:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 280:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 281:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 282:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*******************************************************************************
 283:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  *                 Register Abstraction
 284:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   Core Register contain:
 285:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core Register
 286:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core NVIC Register
 287:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core SCB Register
 288:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core SysTick Register
 289:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core Debug Register
 290:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core MPU Register
 291:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core FPU Register
 292:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  ******************************************************************************/
 293:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 294:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
 297:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 298:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 299:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief      Core Register type definitions.
 302:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 303:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 304:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 305:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 306:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 308:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef union
 309:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 310:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   struct
 311:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 312:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } APSR_Type;
 323:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 324:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* APSR Register Definitions */
 325:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 328:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 331:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 334:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 337:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 340:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 343:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 344:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 345:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 347:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef union
 348:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 349:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   struct
 350:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 351:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } IPSR_Type;
 356:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 357:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* IPSR Register Definitions */
 358:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 361:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 362:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 363:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 365:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef union
 366:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 367:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   struct
 368:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 369:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } xPSR_Type;
 383:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 384:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* xPSR Register Definitions */
 385:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 388:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 391:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 394:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 397:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 400:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 403:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 406:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 409:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 412:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 413:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 414:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 416:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef union
 417:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 418:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   struct
 419:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 420:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } CONTROL_Type;
 427:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 428:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* CONTROL Register Definitions */
 429:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 432:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 435:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 438:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 440:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 441:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 442:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 446:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 447:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 448:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 449:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 451:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 452:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 453:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }  NVIC_Type;
 467:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 468:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 472:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 474:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 475:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 476:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 480:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 481:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 482:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 483:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 485:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 486:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 487:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } SCB_Type;
 509:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 510:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 514:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 517:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 520:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 523:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 526:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 530:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 533:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 536:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 539:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 542:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 545:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 548:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 551:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 554:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 557:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 561:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 565:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 568:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 571:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 574:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 577:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 580:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 583:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 584:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 587:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 590:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 593:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 597:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 600:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 603:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 606:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 609:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 612:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 616:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 619:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 622:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 625:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 628:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 631:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 634:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 637:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 640:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 643:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 646:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 649:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 652:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 655:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 659:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 662:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 665:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 669:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 672:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 675:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 679:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 682:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 685:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 688:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 691:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 693:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 694:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 695:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 699:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 700:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 701:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 702:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 704:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 705:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 706:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } SCnSCB_Type;
 710:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 711:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 715:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 719:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 722:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 725:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 728:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 731:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 733:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 734:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 735:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 739:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 740:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 741:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 742:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 744:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 745:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 746:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } SysTick_Type;
 751:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 752:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 756:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 759:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 762:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 765:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 769:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 770:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 773:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 777:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 780:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 783:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 785:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 786:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 787:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 791:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 792:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 793:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 794:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 796:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 797:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 798:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  union
 799:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 800:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } ITM_Type;
 831:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 832:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 836:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 840:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 843:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 846:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 849:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 852:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 855:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 858:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 861:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 864:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 868:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 872:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 876:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 880:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 883:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 886:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 888:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 889:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 890:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 894:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 895:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 896:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 897:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 899:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 900:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 901:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } DWT_Type;
 925:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 926:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Control Register Definitions */
 927:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 930:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 933:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 936:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 939:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 942:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 945:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 948:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 951:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 954:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 957:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 960:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 963:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 966:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 969:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 972:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 975:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 978:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 981:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 985:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 989:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 993:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 997:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1001:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1005:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1009:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1012:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1015:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1018:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1021:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1024:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1027:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1030:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1033:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1035:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1036:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1037:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1041:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1042:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1043:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1044:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1046:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
1047:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1048:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } TPI_Type;
1073:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1074:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1078:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1082:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1086:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1089:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1092:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1095:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1099:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1102:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1106:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1110:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1113:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1116:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1119:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1122:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1125:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1128:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1132:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1136:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1139:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1142:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1145:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1148:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1151:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1154:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1158:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1162:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1166:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1169:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1172:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1175:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1178:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1181:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1185:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1188:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1190:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1191:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1193:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1197:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1198:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1199:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1200:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1202:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
1203:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1204:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } MPU_Type;
1216:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1217:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Type Register Definitions */
1218:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1221:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1224:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1227:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Control Register Definitions */
1228:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1231:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1234:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1237:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1241:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1245:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1248:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1251:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1255:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1258:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1261:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1264:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1267:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1270:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1273:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1276:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1279:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1282:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
1284:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1285:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1286:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1288:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1292:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1293:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1294:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1295:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1297:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
1298:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1299:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } FPU_Type;
1306:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1307:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1311:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1314:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1317:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1320:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1323:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1326:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1329:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1332:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1335:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1339:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1343:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1346:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1349:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1352:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1356:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1359:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1362:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1365:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1368:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1371:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1374:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1377:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1381:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1384:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1387:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1390:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
1392:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1393:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1394:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1395:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1399:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1400:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1401:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1402:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1404:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
1405:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1406:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } CoreDebug_Type;
1411:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1412:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1416:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1419:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1422:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1425:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1428:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1431:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1434:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1437:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1440:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1443:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1446:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1449:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1453:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1456:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1460:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1463:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1466:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1469:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1472:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1475:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1478:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1481:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1484:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1487:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1490:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1493:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1496:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1498:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1499:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1500:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1504:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1505:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1506:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1507:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \return           Masked and shifted value.
1511:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
1512:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1514:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1515:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param[in] value  Value of register.
1518:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
1520:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1522:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1524:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1525:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1526:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1530:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1531:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1532:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1542:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1551:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
1555:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1556:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
1560:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1561:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} */
1562:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1563:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1564:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1565:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*******************************************************************************
1566:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1567:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   Core Function Interface contains:
1568:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core NVIC Functions
1569:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core SysTick Functions
1570:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core Debug Functions
1571:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core Register Access Functions
1572:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  ******************************************************************************/
1573:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1574:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
1576:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1577:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1578:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1579:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1581:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1585:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1586:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1587:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1588:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief   Set Priority Grouping
1589:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****            Only values from 0..7 are used.
1592:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1596:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1598:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t reg_value;
1599:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1601:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }
1608:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1609:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1610:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1611:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief   Get Priority Grouping
1612:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1615:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1617:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }
1619:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1620:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1621:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1622:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief   Enable External Interrupt
1623:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1626:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
  29              		.loc 2 1627 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 FB71     		strb	r3, [r7, #7]
1628:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  43              		.loc 2 1628 97
  44 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  45 000c 03F01F02 		and	r2, r3, #31
  46              		.loc 2 1628 7
  47 0010 0749     		ldr	r1, .L2
  48              		.loc 2 1628 16
  49 0012 97F90730 		ldrsb	r3, [r7, #7]
  50              		.loc 2 1628 41
  51 0016 5B09     		lsrs	r3, r3, #5
  52              		.loc 2 1628 67
  53 0018 0120     		movs	r0, #1
  54 001a 00FA02F2 		lsl	r2, r0, r2
  55              		.loc 2 1628 50
  56 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }
  57              		.loc 2 1629 1
  58 0022 00BF     		nop
  59 0024 0C37     		adds	r7, r7, #12
  60              		.cfi_def_cfa_offset 4
  61 0026 BD46     		mov	sp, r7
  62              		.cfi_def_cfa_register 13
  63              		@ sp needed
  64 0028 5DF8047B 		ldr	r7, [sp], #4
  65              		.cfi_restore 7
  66              		.cfi_def_cfa_offset 0
  67 002c 7047     		bx	lr
  68              	.L3:
  69 002e 00BF     		.align	2
  70              	.L2:
  71 0030 00E100E0 		.word	-536813312
  72              		.cfi_endproc
  73              	.LFE108:
  75              		.global	I2C_array
  76              		.section	.data.I2C_array,"aw"
  77              		.align	2
  80              	I2C_array:
  81 0000 00600640 		.word	1074159616
  82 0004 00700640 		.word	1074163712
  83 0008 00600E40 		.word	1074683904
  84              		.global	I2C_Objects
  85              		.section	.bss.I2C_Objects,"aw",%nobits
  86              		.align	2
  89              	I2C_Objects:
  90 0000 00000000 		.space	96
  90      00000000 
  90      00000000 
  90      00000000 
  90      00000000 
  91              		.section	.data.ICR2SCLDivider,"aw"
  92              		.align	2
  95              	ICR2SCLDivider:
  96 0000 14000000 		.word	20
  97 0004 16000000 		.word	22
  98 0008 18000000 		.word	24
  99 000c 1A000000 		.word	26
 100 0010 1C000000 		.word	28
 101 0014 1E000000 		.word	30
 102 0018 22000000 		.word	34
 103 001c 28000000 		.word	40
 104 0020 1C000000 		.word	28
 105 0024 20000000 		.word	32
 106 0028 24000000 		.word	36
 107 002c 28000000 		.word	40
 108 0030 2C000000 		.word	44
 109 0034 30000000 		.word	48
 110 0038 38000000 		.word	56
 111 003c 44000000 		.word	68
 112 0040 30000000 		.word	48
 113 0044 38000000 		.word	56
 114 0048 40000000 		.word	64
 115 004c 48000000 		.word	72
 116 0050 50000000 		.word	80
 117 0054 58000000 		.word	88
 118 0058 68000000 		.word	104
 119 005c 80000000 		.word	128
 120 0060 50000000 		.word	80
 121 0064 60000000 		.word	96
 122 0068 70000000 		.word	112
 123 006c 80000000 		.word	128
 124 0070 90000000 		.word	144
 125 0074 A0000000 		.word	160
 126 0078 C0000000 		.word	192
 127 007c F0000000 		.word	240
 128 0080 A0000000 		.word	160
 129 0084 C0000000 		.word	192
 130 0088 E0000000 		.word	224
 131 008c 00010000 		.word	256
 132 0090 20010000 		.word	288
 133 0094 40010000 		.word	320
 134 0098 80010000 		.word	384
 135 009c E0010000 		.word	480
 136 00a0 40010000 		.word	320
 137 00a4 80010000 		.word	384
 138 00a8 C0010000 		.word	448
 139 00ac 00020000 		.word	512
 140 00b0 40020000 		.word	576
 141 00b4 80020000 		.word	640
 142 00b8 00030000 		.word	768
 143 00bc C0030000 		.word	960
 144 00c0 80020000 		.word	640
 145 00c4 00030000 		.word	768
 146 00c8 80030000 		.word	896
 147 00cc 00040000 		.word	1024
 148 00d0 80040000 		.word	1152
 149 00d4 00050000 		.word	1280
 150 00d8 00060000 		.word	1536
 151 00dc 80070000 		.word	1920
 152 00e0 00050000 		.word	1280
 153 00e4 00060000 		.word	1536
 154 00e8 00070000 		.word	1792
 155 00ec 00080000 		.word	2048
 156 00f0 00090000 		.word	2304
 157 00f4 000A0000 		.word	2560
 158 00f8 000C0000 		.word	3072
 159 00fc 000F0000 		.word	3840
 160              		.section	.rodata
 161              		.align	2
 162              	.LC0:
 163 0000 18       		.byte	24
 164 0001 19       		.byte	25
 165 0002 4A       		.byte	74
 166              		.section	.text.I2C_InitModule,"ax",%progbits
 167              		.align	1
 168              		.global	I2C_InitModule
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 173              	I2C_InitModule:
 174              	.LFB123:
   1:../source/i2c.c **** 
   2:../source/i2c.c **** /*******************************************************************************
   3:../source/i2c.c ****  * INCLUDE HEADER FILES
   4:../source/i2c.c ****  ******************************************************************************/
   5:../source/i2c.c **** 
   6:../source/i2c.c **** #include "i2c.h"
   7:../source/i2c.c **** #include "MK64F12.h"
   8:../source/i2c.c **** #include "board.h"
   9:../source/i2c.c **** #include "hardware.h"
  10:../source/i2c.c **** #include "gpio.h"
  11:../source/i2c.c **** /*******************************************************************************
  12:../source/i2c.c ****  * CONSTANT AND MACRO DEFINITIONS USING #DEFINE
  13:../source/i2c.c ****  ******************************************************************************/
  14:../source/i2c.c **** 
  15:../source/i2c.c **** 
  16:../source/i2c.c **** 
  17:../source/i2c.c **** // I2C OnBoard Pinout
  18:../source/i2c.c **** #define I2C0_SCL_PIN				24
  19:../source/i2c.c **** #define I2C0_SDA_PIN				25
  20:../source/i2c.c **** 
  21:../source/i2c.c **** // I2C Register Macros
  22:../source/i2c.c **** #define I2C_START_SIGNAL        	(I2C_array[module]->C1 |= I2C_C1_MST_MASK) //generates start signa
  23:../source/i2c.c **** #define I2C_STOP_SIGNAL          	(I2C_array[module]->C1 &= ~I2C_C1_MST_MASK)//generetes stop signa
  24:../source/i2c.c **** #define I2C_REPEAT_START_SIGNAL 	(I2C_array[module]->C1 |= I2C_C1_RSTA_MASK) //generetes repeated s
  25:../source/i2c.c **** #define I2C_WRITE_DATA(data)    	(I2C_array[module]->D = data) //Write data for transfer
  26:../source/i2c.c **** #define I2C_READ_DATA           	(I2C_array[module]->D)
  27:../source/i2c.c **** #define I2C_GET_IRQ_FLAG        	(I2C_array[module]->S & I2C_S_IICIF_MASK)
  28:../source/i2c.c **** #define I2C_CLEAR_IRQ_FLAG      	(I2C_array[module]->S |= I2C_S_IICIF_MASK)
  29:../source/i2c.c **** #define I2C_GET_RX_ACK				(!(I2C_array[module]->S & I2C_S_RXAK_MASK))
  30:../source/i2c.c **** #define I2C_SET_RX_MODE         	(I2C_array[module]->C1 &= ~I2C_C1_TX_MASK)
  31:../source/i2c.c **** #define I2C_SET_TX_MODE         	(I2C_array[module]->C1 |= I2C_C1_TX_MASK)
  32:../source/i2c.c **** #define I2C_SET_NACK	         	(I2C_array[module]->C1 |= I2C_C1_TXAK_MASK)
  33:../source/i2c.c **** #define I2C_CLEAR_NACK      	 	(I2C_array[module]->C1 &= ~I2C_C1_TXAK_MASK)
  34:../source/i2c.c **** #define I2C_CHECK_BUS		  		(!(I2C_array[module]->S & I2C_S_BUSY_MASK))
  35:../source/i2c.c **** #define I2C_GET_TCF					(I2C_array[module]->S & I2C_S_TCF_MASK)
  36:../source/i2c.c **** #define I2C_CLEAR_TCF            	(I2C_array[module]->S |= I2C_S_TCF_MASK)
  37:../source/i2c.c **** #define I2C_RW_MASK					((0xFF <<1) + !I2C_Objects[module].mode)
  38:../source/i2c.c **** #define I2C_ADDRESS_MASK			(((I2C_Objects[module].slave_address & 0x7F)<<1)+1)
  39:../source/i2c.c **** #define I2C_ADRESS_RW_BYTE			(I2C_ADDRESS_MASK & I2C_RW_MASK)
  40:../source/i2c.c **** 
  41:../source/i2c.c **** // I2C_Object Macros
  42:../source/i2c.c **** #define I2C_OBJ						(I2C_Objects[module])
  43:../source/i2c.c **** #define I2C_OBJ_MODE				(I2C_Objects[module].mode)
  44:../source/i2c.c **** #define I2C_OBJ_STATUS				(I2C_Objects[module].status)
  45:../source/i2c.c **** #define I2C_OBJ_SLAVE_ADDR			(I2C_Objects[module].slave_address)
  46:../source/i2c.c **** #define I2C_OBJ_RW_INDEX			(I2C_Objects[module].RW_index)
  47:../source/i2c.c **** #define I2C_OBJ_R_BUFFER			(I2C_Objects[module].read_buffer)
  48:../source/i2c.c **** #define I2C_OBJ_R_SIZE				(I2C_Objects[module].read_size)
  49:../source/i2c.c **** #define I2C_OBJ_W_BUFFER			(I2C_Objects[module].write_buffer)
  50:../source/i2c.c **** #define I2C_OBJ_W_BUFFER_D(x)		(I2C_Objects[module].write_buffer[(x)])
  51:../source/i2c.c **** #define I2C_OBJ_W_SIZE				(I2C_Objects[module].write_size)
  52:../source/i2c.c **** #define I2C_OBJ_SLAVE_REG			(I2C_Objects[module].slave_reg)
  53:../source/i2c.c **** 
  54:../source/i2c.c **** /*******************************************************************************
  55:../source/i2c.c ****  * VARIABLE PROTOTYPES WITH LOCAL SCOPE
  56:../source/i2c.c ****  ******************************************************************************/
  57:../source/i2c.c **** 
  58:../source/i2c.c **** I2C_Type * I2C_array [] = I2C_BASE_PTRS;
  59:../source/i2c.c **** I2C_Object_t I2C_Objects[I2C_M_Count];
  60:../source/i2c.c **** 
  61:../source/i2c.c **** static uint32_t ICR2SCLDivider[] = {
  62:../source/i2c.c **** 	20, 22, 24, 26, 28, 30, 34, 40, 28, 32, 36, 40, 44, 48, 56,
  63:../source/i2c.c **** 	68, 48, 56, 64, 72, 80, 88, 104, 128, 80, 96, 112, 128, 144,
  64:../source/i2c.c **** 	160, 192, 240, 160, 192, 224, 256, 288, 320, 384, 480, 320,
  65:../source/i2c.c **** 	384, 448, 512, 576, 640, 768, 960, 640, 768, 896, 1024, 1152,
  66:../source/i2c.c **** 	1280, 1536, 1920, 1280, 1536, 1792, 2048, 2304, 2560, 3072, 3840
  67:../source/i2c.c **** };
  68:../source/i2c.c **** 
  69:../source/i2c.c **** // Declaring the baud rate configuration structure
  70:../source/i2c.c **** typedef struct {
  71:../source/i2c.c ****   uint8_t mul; 	// Multiplier Factor, register value
  72:../source/i2c.c ****   uint8_t icr;	// ClockRate, register value
  73:../source/i2c.c ****   uint32_t targetBaudRate;	// The target baud rate with the given register values
  74:../source/i2c.c **** } BaudRate_t;
  75:../source/i2c.c **** 
  76:../source/i2c.c **** /*******************************************************************************
  77:../source/i2c.c ****  * FUNCTION PROTOTYPES FOR PRIVATE FUNCTIONS WITH FILE LEVEL SCOPE
  78:../source/i2c.c ****  ******************************************************************************/
  79:../source/i2c.c **** 
  80:../source/i2c.c **** static BaudRate_t SetBaudRate (uint32_t desiredBaudRate);
  81:../source/i2c.c **** 
  82:../source/i2c.c **** 
  83:../source/i2c.c **** /*******************************************************************************
  84:../source/i2c.c ****  *******************************************************************************
  85:../source/i2c.c ****                         GLOBAL FUNCTION DEFINITIONS
  86:../source/i2c.c ****  *******************************************************************************
  87:../source/i2c.c ****  ******************************************************************************/
  88:../source/i2c.c **** 
  89:../source/i2c.c **** 
  90:../source/i2c.c **** void I2C_InitModule (I2C_Module_t module)
  91:../source/i2c.c **** {
 175              		.loc 1 91 1
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 24
 178              		@ frame_needed = 1, uses_anonymous_args = 0
 179 0000 80B5     		push	{r7, lr}
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 7, -8
 182              		.cfi_offset 14, -4
 183 0002 86B0     		sub	sp, sp, #24
 184              		.cfi_def_cfa_offset 32
 185 0004 00AF     		add	r7, sp, #0
 186              		.cfi_def_cfa_register 7
 187 0006 0346     		mov	r3, r0
 188 0008 FB71     		strb	r3, [r7, #7]
  92:../source/i2c.c **** 
  93:../source/i2c.c **** 	I2C_Type * I2C = I2C_array[module];
 189              		.loc 1 93 28
 190 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 191              		.loc 1 93 13
 192 000c 3D4A     		ldr	r2, .L6
 193 000e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 194 0012 7B61     		str	r3, [r7, #20]
  94:../source/i2c.c **** 
  95:../source/i2c.c **** 	IRQn_Type I2C_IRQ_array[] = I2C_IRQS;
 195              		.loc 1 95 12
 196 0014 3C4A     		ldr	r2, .L6+4
 197 0016 07F11003 		add	r3, r7, #16
 198 001a 1268     		ldr	r2, [r2]
 199 001c 1146     		mov	r1, r2	@ movhi
 200 001e 1980     		strh	r1, [r3]	@ movhi
 201 0020 0233     		adds	r3, r3, #2
 202 0022 120C     		lsrs	r2, r2, #16
 203 0024 1A70     		strb	r2, [r3]
  96:../source/i2c.c **** 	IRQn_Type I2C_IRQ = I2C_IRQ_array[module];
 204              		.loc 1 96 35
 205 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 206              		.loc 1 96 12
 207 0028 1833     		adds	r3, r3, #24
 208 002a 3B44     		add	r3, r3, r7
 209 002c 13F8083C 		ldrb	r3, [r3, #-8]
 210 0030 FB74     		strb	r3, [r7, #19]
  97:../source/i2c.c **** 
  98:../source/i2c.c **** 
  99:../source/i2c.c **** 	//Clock gating modulo I2C
 100:../source/i2c.c **** 	SIM->SCGC4 |= SIM_SCGC4_I2C0_MASK | SIM_SCGC4_I2C1_MASK;
 211              		.loc 1 100 5
 212 0032 364B     		ldr	r3, .L6+8
 213 0034 03F58053 		add	r3, r3, #4096
 214 0038 5B6B     		ldr	r3, [r3, #52]
 215 003a 344A     		ldr	r2, .L6+8
 216              		.loc 1 100 13
 217 003c 43F0C003 		orr	r3, r3, #192
 218 0040 02F58052 		add	r2, r2, #4096
 219 0044 5363     		str	r3, [r2, #52]
 101:../source/i2c.c **** 	SIM->SCGC1 |= SIM_SCGC1_I2C2_MASK;
 220              		.loc 1 101 5
 221 0046 314B     		ldr	r3, .L6+8
 222 0048 03F58053 		add	r3, r3, #4096
 223 004c 9B6A     		ldr	r3, [r3, #40]
 224 004e 2F4A     		ldr	r2, .L6+8
 225              		.loc 1 101 13
 226 0050 43F04003 		orr	r3, r3, #64
 227 0054 02F58052 		add	r2, r2, #4096
 228 0058 9362     		str	r3, [r2, #40]
 102:../source/i2c.c **** 
 103:../source/i2c.c **** 	//Clock gating puertos
 104:../source/i2c.c **** 	SIM->SCGC5 |= SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK | SIM_SCGC5_PORTC_MASK
 229              		.loc 1 104 5
 230 005a 2C4B     		ldr	r3, .L6+8
 231 005c 03F58053 		add	r3, r3, #4096
 232 0060 9B6B     		ldr	r3, [r3, #56]
 233 0062 2A4A     		ldr	r2, .L6+8
 234              		.loc 1 104 13
 235 0064 43F47853 		orr	r3, r3, #15872
 236 0068 02F58052 		add	r2, r2, #4096
 237 006c 9363     		str	r3, [r2, #56]
 105:../source/i2c.c **** 			   | SIM_SCGC5_PORTD_MASK | SIM_SCGC5_PORTE_MASK;
 106:../source/i2c.c **** 
 107:../source/i2c.c **** 
 108:../source/i2c.c **** 	//Enable I2C control register del modulo y de sus interrupciones
 109:../source/i2c.c **** 	I2C->C1 = 0 | I2C_C1_IICEN_MASK | I2C_C1_IICIE_MASK;
 238              		.loc 1 109 10
 239 006e 7B69     		ldr	r3, [r7, #20]
 240 0070 C022     		movs	r2, #192
 241 0072 9A70     		strb	r2, [r3, #2]
 110:../source/i2c.c **** 
 111:../source/i2c.c **** 	//Status register para accion inicial
 112:../source/i2c.c **** 	I2C->S = I2C_S_IICIF_MASK;
 242              		.loc 1 112 9
 243 0074 7B69     		ldr	r3, [r7, #20]
 244 0076 0222     		movs	r2, #2
 245 0078 DA70     		strb	r2, [r3, #3]
 113:../source/i2c.c **** 
 114:../source/i2c.c **** 
 115:../source/i2c.c **** 	BaudRate_t baudRate = SetBaudRate(20000);
 246              		.loc 1 115 24
 247 007a 07F10803 		add	r3, r7, #8
 248 007e 44F62061 		movw	r1, #20000
 249 0082 1846     		mov	r0, r3
 250 0084 FFF7FEFF 		bl	SetBaudRate
 116:../source/i2c.c **** 	I2C->F = I2C_F_MULT(baudRate.mul) | I2C_F_ICR(baudRate.icr); //  set the I2C baud rate
 251              		.loc 1 116 11
 252 0088 3B7A     		ldrb	r3, [r7, #8]	@ zero_extendqisi2
 253 008a 9B01     		lsls	r3, r3, #6
 254 008c DAB2     		uxtb	r2, r3
 255              		.loc 1 116 38
 256 008e 7B7A     		ldrb	r3, [r7, #9]	@ zero_extendqisi2
 257 0090 03F03F03 		and	r3, r3, #63
 258 0094 DBB2     		uxtb	r3, r3
 259              		.loc 1 116 36
 260 0096 1343     		orrs	r3, r3, r2
 261 0098 DAB2     		uxtb	r2, r3
 262              		.loc 1 116 9
 263 009a 7B69     		ldr	r3, [r7, #20]
 264 009c 5A70     		strb	r2, [r3, #1]
 117:../source/i2c.c **** 
 118:../source/i2c.c **** 	//Mux puertos en modo I2C
 119:../source/i2c.c **** 	if (module==0)
 265              		.loc 1 119 5
 266 009e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 267 00a0 002B     		cmp	r3, #0
 268 00a2 25D1     		bne	.L5
 120:../source/i2c.c **** 	{
 121:../source/i2c.c **** 	PORTE->PCR[I2C0_SDA_PIN]=0x0; //Clear all bits
 269              		.loc 1 121 7
 270 00a4 1A4B     		ldr	r3, .L6+12
 271              		.loc 1 121 26
 272 00a6 0022     		movs	r2, #0
 273 00a8 5A66     		str	r2, [r3, #100]
 122:../source/i2c.c **** 	PORTE->PCR[I2C0_SDA_PIN]|=PORT_PCR_IRQC(PORT_eDisabled); //Disable interrupts
 274              		.loc 1 122 7
 275 00aa 194B     		ldr	r3, .L6+12
 276 00ac 184A     		ldr	r2, .L6+12
 277              		.loc 1 122 12
 278 00ae 5B6E     		ldr	r3, [r3, #100]
 279              		.loc 1 122 26
 280 00b0 5366     		str	r3, [r2, #100]
 123:../source/i2c.c **** 	PORTE->PCR[I2C0_SDA_PIN]|=PORT_PCR_MUX(PORT_mAlt5); 	 //Set MUX to I2C0
 281              		.loc 1 123 7
 282 00b2 174B     		ldr	r3, .L6+12
 283              		.loc 1 123 12
 284 00b4 5B6E     		ldr	r3, [r3, #100]
 285              		.loc 1 123 7
 286 00b6 164A     		ldr	r2, .L6+12
 287              		.loc 1 123 26
 288 00b8 43F4A063 		orr	r3, r3, #1280
 289 00bc 5366     		str	r3, [r2, #100]
 124:../source/i2c.c **** 	PORTE->PCR[I2C0_SDA_PIN]|= PORT_PCR_ODE_MASK;
 290              		.loc 1 124 7
 291 00be 144B     		ldr	r3, .L6+12
 292              		.loc 1 124 12
 293 00c0 5B6E     		ldr	r3, [r3, #100]
 294              		.loc 1 124 7
 295 00c2 134A     		ldr	r2, .L6+12
 296              		.loc 1 124 26
 297 00c4 43F02003 		orr	r3, r3, #32
 298 00c8 5366     		str	r3, [r2, #100]
 125:../source/i2c.c **** 
 126:../source/i2c.c **** 	PORTE->PCR[I2C0_SCL_PIN]=0x0; //Clear all bits
 299              		.loc 1 126 7
 300 00ca 114B     		ldr	r3, .L6+12
 301              		.loc 1 126 26
 302 00cc 0022     		movs	r2, #0
 303 00ce 1A66     		str	r2, [r3, #96]
 127:../source/i2c.c **** 	PORTE->PCR[I2C0_SCL_PIN]|=PORT_PCR_IRQC(PORT_eDisabled); //Disable interrupts
 304              		.loc 1 127 7
 305 00d0 0F4B     		ldr	r3, .L6+12
 306 00d2 0F4A     		ldr	r2, .L6+12
 307              		.loc 1 127 12
 308 00d4 1B6E     		ldr	r3, [r3, #96]
 309              		.loc 1 127 26
 310 00d6 1366     		str	r3, [r2, #96]
 128:../source/i2c.c **** 	PORTE->PCR[I2C0_SCL_PIN]|=PORT_PCR_MUX(PORT_mAlt5); 	 //Set MUX to I2C0
 311              		.loc 1 128 7
 312 00d8 0D4B     		ldr	r3, .L6+12
 313              		.loc 1 128 12
 314 00da 1B6E     		ldr	r3, [r3, #96]
 315              		.loc 1 128 7
 316 00dc 0C4A     		ldr	r2, .L6+12
 317              		.loc 1 128 26
 318 00de 43F4A063 		orr	r3, r3, #1280
 319 00e2 1366     		str	r3, [r2, #96]
 129:../source/i2c.c **** 	PORTE->PCR[I2C0_SCL_PIN]|= PORT_PCR_ODE_MASK;
 320              		.loc 1 129 7
 321 00e4 0A4B     		ldr	r3, .L6+12
 322              		.loc 1 129 12
 323 00e6 1B6E     		ldr	r3, [r3, #96]
 324              		.loc 1 129 7
 325 00e8 094A     		ldr	r2, .L6+12
 326              		.loc 1 129 26
 327 00ea 43F02003 		orr	r3, r3, #32
 328 00ee 1366     		str	r3, [r2, #96]
 329              	.L5:
 130:../source/i2c.c **** 	}
 131:../source/i2c.c **** 
 132:../source/i2c.c **** 
 133:../source/i2c.c **** 	//Configuracion de interrupcion
 134:../source/i2c.c **** 	NVIC_EnableIRQ(I2C_IRQ);
 330              		.loc 1 134 2
 331 00f0 97F91330 		ldrsb	r3, [r7, #19]
 332 00f4 1846     		mov	r0, r3
 333 00f6 FFF7FEFF 		bl	NVIC_EnableIRQ
 135:../source/i2c.c **** 
 136:../source/i2c.c **** }
 334              		.loc 1 136 1
 335 00fa 00BF     		nop
 336 00fc 1837     		adds	r7, r7, #24
 337              		.cfi_def_cfa_offset 8
 338 00fe BD46     		mov	sp, r7
 339              		.cfi_def_cfa_register 13
 340              		@ sp needed
 341 0100 80BD     		pop	{r7, pc}
 342              	.L7:
 343 0102 00BF     		.align	2
 344              	.L6:
 345 0104 00000000 		.word	I2C_array
 346 0108 00000000 		.word	.LC0
 347 010c 00700440 		.word	1074032640
 348 0110 00D00440 		.word	1074057216
 349              		.cfi_endproc
 350              	.LFE123:
 352              		.section	.text.I2C_InitObject,"ax",%progbits
 353              		.align	1
 354              		.global	I2C_InitObject
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	I2C_InitObject:
 360              	.LFB124:
 137:../source/i2c.c **** 
 138:../source/i2c.c **** I2C_Status_t I2C_InitObject(I2C_Module_t module, I2C_Mode_t mode, uint8_t * read_buffer, size_t rea
 139:../source/i2c.c **** 		  uint8_t * write_buffer, size_t write_size, I2C_Address_t slave_address, I2C_Address_t slave_reg
 140:../source/i2c.c **** {
 361              		.loc 1 140 1
 362              		.cfi_startproc
 363              		@ args = 16, pretend = 0, frame = 16
 364              		@ frame_needed = 1, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 366 0000 80B4     		push	{r7}
 367              		.cfi_def_cfa_offset 4
 368              		.cfi_offset 7, -4
 369 0002 85B0     		sub	sp, sp, #20
 370              		.cfi_def_cfa_offset 24
 371 0004 00AF     		add	r7, sp, #0
 372              		.cfi_def_cfa_register 7
 373 0006 BA60     		str	r2, [r7, #8]
 374 0008 7B60     		str	r3, [r7, #4]
 375 000a 0346     		mov	r3, r0
 376 000c FB73     		strb	r3, [r7, #15]
 377 000e 0B46     		mov	r3, r1
 378 0010 BB73     		strb	r3, [r7, #14]
 141:../source/i2c.c **** 
 142:../source/i2c.c **** 	// Set parameters for I2C_Object
 143:../source/i2c.c **** 
 144:../source/i2c.c **** 	I2C_OBJ_MODE=mode;
 379              		.loc 1 144 2
 380 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 381              		.loc 1 144 14
 382 0014 594A     		ldr	r2, .L14
 383 0016 5B01     		lsls	r3, r3, #5
 384 0018 1344     		add	r3, r3, r2
 385 001a 0133     		adds	r3, r3, #1
 386 001c BA7B     		ldrb	r2, [r7, #14]
 387 001e 1A70     		strb	r2, [r3]
 145:../source/i2c.c **** 	I2C_OBJ_SLAVE_ADDR=slave_address;
 388              		.loc 1 145 2
 389 0020 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 390              		.loc 1 145 20
 391 0022 564A     		ldr	r2, .L14
 392 0024 5B01     		lsls	r3, r3, #5
 393 0026 1344     		add	r3, r3, r2
 394 0028 1833     		adds	r3, r3, #24
 395 002a 97F82020 		ldrb	r2, [r7, #32]
 396 002e 1A70     		strb	r2, [r3]
 146:../source/i2c.c **** 	I2C_OBJ_STATUS=I2C_Idle;
 397              		.loc 1 146 2
 398 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 399              		.loc 1 146 16
 400 0032 524A     		ldr	r2, .L14
 401 0034 5B01     		lsls	r3, r3, #5
 402 0036 1344     		add	r3, r3, r2
 403 0038 0022     		movs	r2, #0
 404 003a 1A70     		strb	r2, [r3]
 147:../source/i2c.c **** 	I2C_OBJ_R_BUFFER=read_buffer;
 405              		.loc 1 147 2
 406 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 407              		.loc 1 147 18
 408 003e 4F4A     		ldr	r2, .L14
 409 0040 5B01     		lsls	r3, r3, #5
 410 0042 1344     		add	r3, r3, r2
 411 0044 0433     		adds	r3, r3, #4
 412 0046 BA68     		ldr	r2, [r7, #8]
 413 0048 1A60     		str	r2, [r3]
 148:../source/i2c.c **** 	I2C_OBJ_R_SIZE=read_size;
 414              		.loc 1 148 2
 415 004a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 416              		.loc 1 148 16
 417 004c 4B4A     		ldr	r2, .L14
 418 004e 5B01     		lsls	r3, r3, #5
 419 0050 1344     		add	r3, r3, r2
 420 0052 0833     		adds	r3, r3, #8
 421 0054 7A68     		ldr	r2, [r7, #4]
 422 0056 1A60     		str	r2, [r3]
 149:../source/i2c.c **** 	I2C_Objects[module].data=write_buffer[0];
 423              		.loc 1 149 21
 424 0058 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 425              		.loc 1 149 39
 426 005a BA69     		ldr	r2, [r7, #24]
 427 005c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 428              		.loc 1 149 26
 429 005e 474A     		ldr	r2, .L14
 430 0060 5B01     		lsls	r3, r3, #5
 431 0062 1344     		add	r3, r3, r2
 432 0064 0C33     		adds	r3, r3, #12
 433 0066 0A46     		mov	r2, r1
 434 0068 1A70     		strb	r2, [r3]
 150:../source/i2c.c **** 	I2C_OBJ_W_BUFFER=write_buffer;
 435              		.loc 1 150 2
 436 006a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 437              		.loc 1 150 18
 438 006c 434A     		ldr	r2, .L14
 439 006e 5B01     		lsls	r3, r3, #5
 440 0070 1344     		add	r3, r3, r2
 441 0072 1033     		adds	r3, r3, #16
 442 0074 BA69     		ldr	r2, [r7, #24]
 443 0076 1A60     		str	r2, [r3]
 151:../source/i2c.c **** 	I2C_OBJ_W_SIZE=write_size;
 444              		.loc 1 151 2
 445 0078 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 446              		.loc 1 151 16
 447 007a 404A     		ldr	r2, .L14
 448 007c 5B01     		lsls	r3, r3, #5
 449 007e 1344     		add	r3, r3, r2
 450 0080 1433     		adds	r3, r3, #20
 451 0082 FA69     		ldr	r2, [r7, #28]
 452 0084 1A60     		str	r2, [r3]
 152:../source/i2c.c **** 	I2C_OBJ_SLAVE_REG=slave_reg;
 453              		.loc 1 152 2
 454 0086 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 455              		.loc 1 152 19
 456 0088 3C4A     		ldr	r2, .L14
 457 008a 5B01     		lsls	r3, r3, #5
 458 008c 1344     		add	r3, r3, r2
 459 008e 1933     		adds	r3, r3, #25
 460 0090 97F82420 		ldrb	r2, [r7, #36]
 461 0094 1A70     		strb	r2, [r3]
 153:../source/i2c.c **** 
 154:../source/i2c.c **** 	// Initialize communication
 155:../source/i2c.c **** 	// Como esta parte es común a tanto escritura como lectura (a excepción del bit de R/W), se colo
 156:../source/i2c.c **** 
 157:../source/i2c.c **** 	if (I2C_CHECK_BUS)		//
 462              		.loc 1 157 6
 463 0096 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 464 0098 394A     		ldr	r2, .L14+4
 465 009a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 466 009e DB78     		ldrb	r3, [r3, #3]
 467 00a0 DBB2     		uxtb	r3, r3
 468 00a2 03F02003 		and	r3, r3, #32
 469              		.loc 1 157 5
 470 00a6 002B     		cmp	r3, #0
 471 00a8 57D1     		bne	.L9
 158:../source/i2c.c **** 	{
 159:../source/i2c.c **** 		I2C_CLEAR_NACK;
 472              		.loc 1 159 3
 473 00aa FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 474 00ac 344A     		ldr	r2, .L14+4
 475 00ae 52F82330 		ldr	r3, [r2, r3, lsl #2]
 476 00b2 9B78     		ldrb	r3, [r3, #2]
 477 00b4 DAB2     		uxtb	r2, r3
 478 00b6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 479 00b8 3149     		ldr	r1, .L14+4
 480 00ba 51F82330 		ldr	r3, [r1, r3, lsl #2]
 481 00be 22F00802 		bic	r2, r2, #8
 482 00c2 D2B2     		uxtb	r2, r2
 483 00c4 9A70     		strb	r2, [r3, #2]
 160:../source/i2c.c **** 		I2C_SET_TX_MODE;	// Set to transmit mode
 484              		.loc 1 160 3
 485 00c6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 486 00c8 2D4A     		ldr	r2, .L14+4
 487 00ca 52F82330 		ldr	r3, [r2, r3, lsl #2]
 488 00ce 9B78     		ldrb	r3, [r3, #2]
 489 00d0 DAB2     		uxtb	r2, r3
 490 00d2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 491 00d4 2A49     		ldr	r1, .L14+4
 492 00d6 51F82330 		ldr	r3, [r1, r3, lsl #2]
 493 00da 42F01002 		orr	r2, r2, #16
 494 00de D2B2     		uxtb	r2, r2
 495 00e0 9A70     		strb	r2, [r3, #2]
 161:../source/i2c.c **** 		I2C_START_SIGNAL;	// Start Signal (Setting Master Mode)
 496              		.loc 1 161 3
 497 00e2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 498 00e4 264A     		ldr	r2, .L14+4
 499 00e6 52F82330 		ldr	r3, [r2, r3, lsl #2]
 500 00ea 9B78     		ldrb	r3, [r3, #2]
 501 00ec DAB2     		uxtb	r2, r3
 502 00ee FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 503 00f0 2349     		ldr	r1, .L14+4
 504 00f2 51F82330 		ldr	r3, [r1, r3, lsl #2]
 505 00f6 42F02002 		orr	r2, r2, #32
 506 00fa D2B2     		uxtb	r2, r2
 507 00fc 9A70     		strb	r2, [r3, #2]
 162:../source/i2c.c **** 		I2C_WRITE_DATA(I2C_ADRESS_RW_BYTE);
 508              		.loc 1 162 3
 509 00fe FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 510 0100 1E4A     		ldr	r2, .L14
 511 0102 5B01     		lsls	r3, r3, #5
 512 0104 1344     		add	r3, r3, r2
 513 0106 1833     		adds	r3, r3, #24
 514 0108 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 515 010a 5B00     		lsls	r3, r3, #1
 516 010c DBB2     		uxtb	r3, r3
 517 010e 0133     		adds	r3, r3, #1
 518 0110 DBB2     		uxtb	r3, r3
 519 0112 5BB2     		sxtb	r3, r3
 520 0114 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 521 0116 1949     		ldr	r1, .L14
 522 0118 5201     		lsls	r2, r2, #5
 523 011a 0A44     		add	r2, r2, r1
 524 011c 0132     		adds	r2, r2, #1
 525 011e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 526 0120 002A     		cmp	r2, #0
 527 0122 02D1     		bne	.L10
 528              		.loc 1 162 3 is_stmt 0 discriminator 1
 529 0124 4FF0FF32 		mov	r2, #-1
 530 0128 01E0     		b	.L11
 531              	.L10:
 532              		.loc 1 162 3 discriminator 2
 533 012a 6FF00102 		mvn	r2, #1
 534              	.L11:
 535              		.loc 1 162 3 discriminator 4
 536 012e 1340     		ands	r3, r3, r2
 537 0130 59B2     		sxtb	r1, r3
 538 0132 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 539 0134 124A     		ldr	r2, .L14+4
 540 0136 52F82330 		ldr	r3, [r2, r3, lsl #2]
 541 013a CAB2     		uxtb	r2, r1
 542 013c 1A71     		strb	r2, [r3, #4]
 163:../source/i2c.c **** 		I2C_OBJ_STATUS=I2C_Address_RW;	//	Se pasa al estado I2C_Address_RW, esperando su acknowledge (en 
 543              		.loc 1 163 3 is_stmt 1 discriminator 4
 544 013e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 545              		.loc 1 163 17 discriminator 4
 546 0140 0E4A     		ldr	r2, .L14
 547 0142 5B01     		lsls	r3, r3, #5
 548 0144 1344     		add	r3, r3, r2
 549 0146 0122     		movs	r2, #1
 550 0148 1A70     		strb	r2, [r3]
 164:../source/i2c.c **** 		I2C_OBJ_RW_INDEX=0;
 551              		.loc 1 164 3 discriminator 4
 552 014a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 553              		.loc 1 164 19 discriminator 4
 554 014c 0B4A     		ldr	r2, .L14
 555 014e 5B01     		lsls	r3, r3, #5
 556 0150 1344     		add	r3, r3, r2
 557 0152 1C33     		adds	r3, r3, #28
 558 0154 0022     		movs	r2, #0
 559 0156 1A60     		str	r2, [r3]
 560 0158 05E0     		b	.L12
 561              	.L9:
 165:../source/i2c.c **** 	}
 166:../source/i2c.c **** 	else
 167:../source/i2c.c **** 	{
 168:../source/i2c.c **** 		I2C_OBJ_STATUS=I2C_Fail;
 562              		.loc 1 168 3
 563 015a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 564              		.loc 1 168 17
 565 015c 074A     		ldr	r2, .L14
 566 015e 5B01     		lsls	r3, r3, #5
 567 0160 1344     		add	r3, r3, r2
 568 0162 0522     		movs	r2, #5
 569 0164 1A70     		strb	r2, [r3]
 570              	.L12:
 169:../source/i2c.c **** 	}
 170:../source/i2c.c **** 	return I2C_OBJ_STATUS;
 571              		.loc 1 170 9
 572 0166 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 573 0168 044A     		ldr	r2, .L14
 574 016a 5B01     		lsls	r3, r3, #5
 575 016c 1344     		add	r3, r3, r2
 576 016e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 171:../source/i2c.c **** 
 172:../source/i2c.c **** }
 577              		.loc 1 172 1
 578 0170 1846     		mov	r0, r3
 579 0172 1437     		adds	r7, r7, #20
 580              		.cfi_def_cfa_offset 4
 581 0174 BD46     		mov	sp, r7
 582              		.cfi_def_cfa_register 13
 583              		@ sp needed
 584 0176 5DF8047B 		ldr	r7, [sp], #4
 585              		.cfi_restore 7
 586              		.cfi_def_cfa_offset 0
 587 017a 7047     		bx	lr
 588              	.L15:
 589              		.align	2
 590              	.L14:
 591 017c 00000000 		.word	I2C_Objects
 592 0180 00000000 		.word	I2C_array
 593              		.cfi_endproc
 594              	.LFE124:
 596              		.section	.text.I2C_IRQHandler,"ax",%progbits
 597              		.align	1
 598              		.global	I2C_IRQHandler
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 603              	I2C_IRQHandler:
 604              	.LFB125:
 173:../source/i2c.c **** 
 174:../source/i2c.c **** /*******************************************************************************
 175:../source/i2c.c ****  *******************************************************************************
 176:../source/i2c.c ****                         LOCAL FUNCTION DEFINITIONS
 177:../source/i2c.c ****  *******************************************************************************
 178:../source/i2c.c ****  ******************************************************************************/
 179:../source/i2c.c **** 
 180:../source/i2c.c **** 
 181:../source/i2c.c **** 
 182:../source/i2c.c **** 
 183:../source/i2c.c **** 
 184:../source/i2c.c **** 
 185:../source/i2c.c **** // TODO: ver el tema de las salidas cuando hay error o termina, una función tipo finish_com o pare
 186:../source/i2c.c **** I2C_Status_t I2C_IRQHandler(I2C_Module_t module)
 187:../source/i2c.c **** {
 605              		.loc 1 187 1
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 16
 608              		@ frame_needed = 1, uses_anonymous_args = 0
 609              		@ link register save eliminated.
 610 0000 80B4     		push	{r7}
 611              		.cfi_def_cfa_offset 4
 612              		.cfi_offset 7, -4
 613 0002 85B0     		sub	sp, sp, #20
 614              		.cfi_def_cfa_offset 24
 615 0004 00AF     		add	r7, sp, #0
 616              		.cfi_def_cfa_register 7
 617 0006 0346     		mov	r3, r0
 618 0008 FB71     		strb	r3, [r7, #7]
 188:../source/i2c.c **** 	I2C_CLEAR_IRQ_FLAG;
 619              		.loc 1 188 2
 620 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 621 000c AB4A     		ldr	r2, .L52
 622 000e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 623 0012 DB78     		ldrb	r3, [r3, #3]
 624 0014 DAB2     		uxtb	r2, r3
 625 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 626 0018 A849     		ldr	r1, .L52
 627 001a 51F82330 		ldr	r3, [r1, r3, lsl #2]
 628 001e 42F00202 		orr	r2, r2, #2
 629 0022 D2B2     		uxtb	r2, r2
 630 0024 DA70     		strb	r2, [r3, #3]
 189:../source/i2c.c **** 	switch(I2C_OBJ_MODE)
 631              		.loc 1 189 9
 632 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 633 0028 A54A     		ldr	r2, .L52+4
 634 002a 5B01     		lsls	r3, r3, #5
 635 002c 1344     		add	r3, r3, r2
 636 002e 0133     		adds	r3, r3, #1
 637 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 638              		.loc 1 189 2
 639 0032 002B     		cmp	r3, #0
 640 0034 00F0E780 		beq	.L17
 641 0038 012B     		cmp	r3, #1
 642 003a 40F03882 		bne	.L18
 190:../source/i2c.c **** 	{
 191:../source/i2c.c **** 		case I2C_Write:
 192:../source/i2c.c **** 		// Etapa de escritura. Ya fueron escritos el Start Signal, y el Address + W en I2C_InitObject()
 193:../source/i2c.c **** 			switch(I2C_OBJ_STATUS)
 643              		.loc 1 193 11
 644 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 645 0040 9F4A     		ldr	r2, .L52+4
 646 0042 5B01     		lsls	r3, r3, #5
 647 0044 1344     		add	r3, r3, r2
 648 0046 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 649 0048 052B     		cmp	r3, #5
 650 004a 00F22D82 		bhi	.L45
 651 004e 01A2     		adr	r2, .L21
 652 0050 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 653              		.p2align 2
 654              	.L21:
 655 0054 03020000 		.word	.L46+1
 656 0058 6D000000 		.word	.L23+1
 657 005c 03020000 		.word	.L46+1
 658 0060 03020000 		.word	.L46+1
 659 0064 C3000000 		.word	.L22+1
 660 0068 03020000 		.word	.L46+1
 661              		.p2align 1
 662              	.L23:
 194:../source/i2c.c **** 			{
 195:../source/i2c.c **** 
 196:../source/i2c.c **** 				case I2C_Address_RW:
 197:../source/i2c.c **** 					if(I2C_GET_RX_ACK)	// Recibió un acknowledge del Address + W
 663              		.loc 1 197 9
 664 006c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 665 006e 934A     		ldr	r2, .L52
 666 0070 52F82330 		ldr	r3, [r2, r3, lsl #2]
 667 0074 DB78     		ldrb	r3, [r3, #3]
 668 0076 DBB2     		uxtb	r3, r3
 669 0078 03F00103 		and	r3, r3, #1
 670              		.loc 1 197 8
 671 007c 002B     		cmp	r3, #0
 672 007e 19D1     		bne	.L24
 198:../source/i2c.c **** 					{
 199:../source/i2c.c **** 						if (I2C_OBJ_SLAVE_REG)
 673              		.loc 1 199 11
 674 0080 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 675 0082 8F4A     		ldr	r2, .L52+4
 676 0084 5B01     		lsls	r3, r3, #5
 677 0086 1344     		add	r3, r3, r2
 678 0088 1933     		adds	r3, r3, #25
 679 008a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 680              		.loc 1 199 10
 681 008c 002B     		cmp	r3, #0
 682 008e 0AD0     		beq	.L25
 200:../source/i2c.c **** 							I2C_WRITE_DATA(I2C_OBJ_SLAVE_REG);
 683              		.loc 1 200 8
 684 0090 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 685 0092 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 686 0094 8949     		ldr	r1, .L52
 687 0096 51F82330 		ldr	r3, [r1, r3, lsl #2]
 688 009a 8949     		ldr	r1, .L52+4
 689 009c 5201     		lsls	r2, r2, #5
 690 009e 0A44     		add	r2, r2, r1
 691 00a0 1932     		adds	r2, r2, #25
 692 00a2 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 693 00a4 1A71     		strb	r2, [r3, #4]
 694              	.L25:
 201:../source/i2c.c **** 						I2C_OBJ_STATUS=I2C_Write_Byte;	// Paso a escribir el primer byte
 695              		.loc 1 201 7
 696 00a6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 697              		.loc 1 201 21
 698 00a8 854A     		ldr	r2, .L52+4
 699 00aa 5B01     		lsls	r3, r3, #5
 700 00ac 1344     		add	r3, r3, r2
 701 00ae 0422     		movs	r2, #4
 702 00b0 1A70     		strb	r2, [r3]
 202:../source/i2c.c **** 					}
 203:../source/i2c.c **** 					else
 204:../source/i2c.c **** 						I2C_OBJ_STATUS=I2C_Fail;
 205:../source/i2c.c **** 					break;
 703              		.loc 1 205 6
 704 00b2 A7E0     		b	.L19
 705              	.L24:
 204:../source/i2c.c **** 					break;
 706              		.loc 1 204 7
 707 00b4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 204:../source/i2c.c **** 					break;
 708              		.loc 1 204 21
 709 00b6 824A     		ldr	r2, .L52+4
 710 00b8 5B01     		lsls	r3, r3, #5
 711 00ba 1344     		add	r3, r3, r2
 712 00bc 0522     		movs	r2, #5
 713 00be 1A70     		strb	r2, [r3]
 714              		.loc 1 205 6
 715 00c0 A0E0     		b	.L19
 716              	.L22:
 206:../source/i2c.c **** 
 207:../source/i2c.c **** 				case I2C_Write_Byte:
 208:../source/i2c.c **** 				{
 209:../source/i2c.c **** 					if (I2C_GET_RX_ACK)	// Recibió bien el byte escrito (incluido el primer byte enviado en la et
 717              		.loc 1 209 10
 718 00c2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 719 00c4 7D4A     		ldr	r2, .L52
 720 00c6 52F82330 		ldr	r3, [r2, r3, lsl #2]
 721 00ca DB78     		ldrb	r3, [r3, #3]
 722 00cc DBB2     		uxtb	r3, r3
 723 00ce 03F00103 		and	r3, r3, #1
 724              		.loc 1 209 9
 725 00d2 002B     		cmp	r3, #0
 726 00d4 40F08E80 		bne	.L27
 210:../source/i2c.c **** 					{
 211:../source/i2c.c **** 						if(I2C_OBJ_RW_INDEX==I2C_OBJ_W_SIZE) // Si ya no quedan bytes por escribir
 727              		.loc 1 211 10
 728 00d8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 729 00da 794A     		ldr	r2, .L52+4
 730 00dc 5B01     		lsls	r3, r3, #5
 731 00de 1344     		add	r3, r3, r2
 732 00e0 1C33     		adds	r3, r3, #28
 733 00e2 1A68     		ldr	r2, [r3]
 734              		.loc 1 211 28
 735 00e4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 736 00e6 7649     		ldr	r1, .L52+4
 737 00e8 5B01     		lsls	r3, r3, #5
 738 00ea 0B44     		add	r3, r3, r1
 739 00ec 1433     		adds	r3, r3, #20
 740 00ee 1B68     		ldr	r3, [r3]
 741              		.loc 1 211 9
 742 00f0 9A42     		cmp	r2, r3
 743 00f2 5FD1     		bne	.L28
 212:../source/i2c.c **** 						// Ver si ahora quiero leer el slave, sino termino la comunicación
 213:../source/i2c.c **** 						{
 214:../source/i2c.c **** 							if (I2C_OBJ_R_SIZE)
 744              		.loc 1 214 12
 745 00f4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 746 00f6 724A     		ldr	r2, .L52+4
 747 00f8 5B01     		lsls	r3, r3, #5
 748 00fa 1344     		add	r3, r3, r2
 749 00fc 0833     		adds	r3, r3, #8
 750 00fe 1B68     		ldr	r3, [r3]
 751              		.loc 1 214 11
 752 0100 002B     		cmp	r3, #0
 753 0102 42D0     		beq	.L29
 215:../source/i2c.c **** 							// Si hay algo para leer, inicializo el frame de lectura enviando un repeat start y el addre
 216:../source/i2c.c **** 							{
 217:../source/i2c.c **** 								I2C_OBJ_STATUS=I2C_Address_RW;
 754              		.loc 1 217 9
 755 0104 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 756              		.loc 1 217 23
 757 0106 6E4A     		ldr	r2, .L52+4
 758 0108 5B01     		lsls	r3, r3, #5
 759 010a 1344     		add	r3, r3, r2
 760 010c 0122     		movs	r2, #1
 761 010e 1A70     		strb	r2, [r3]
 218:../source/i2c.c **** 								I2C_OBJ_RW_INDEX=0;
 762              		.loc 1 218 9
 763 0110 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 764              		.loc 1 218 25
 765 0112 6B4A     		ldr	r2, .L52+4
 766 0114 5B01     		lsls	r3, r3, #5
 767 0116 1344     		add	r3, r3, r2
 768 0118 1C33     		adds	r3, r3, #28
 769 011a 0022     		movs	r2, #0
 770 011c 1A60     		str	r2, [r3]
 219:../source/i2c.c **** 								I2C_OBJ_MODE=I2C_Read;
 771              		.loc 1 219 9
 772 011e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 773              		.loc 1 219 21
 774 0120 674A     		ldr	r2, .L52+4
 775 0122 5B01     		lsls	r3, r3, #5
 776 0124 1344     		add	r3, r3, r2
 777 0126 0133     		adds	r3, r3, #1
 778 0128 0022     		movs	r2, #0
 779 012a 1A70     		strb	r2, [r3]
 220:../source/i2c.c **** 								I2C_REPEAT_START_SIGNAL;
 780              		.loc 1 220 9
 781 012c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 782 012e 634A     		ldr	r2, .L52
 783 0130 52F82330 		ldr	r3, [r2, r3, lsl #2]
 784 0134 9B78     		ldrb	r3, [r3, #2]
 785 0136 DAB2     		uxtb	r2, r3
 786 0138 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 787 013a 6049     		ldr	r1, .L52
 788 013c 51F82330 		ldr	r3, [r1, r3, lsl #2]
 789 0140 42F00402 		orr	r2, r2, #4
 790 0144 D2B2     		uxtb	r2, r2
 791 0146 9A70     		strb	r2, [r3, #2]
 221:../source/i2c.c **** 								I2C_WRITE_DATA(I2C_ADRESS_RW_BYTE);
 792              		.loc 1 221 9
 793 0148 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 794 014a 5D4A     		ldr	r2, .L52+4
 795 014c 5B01     		lsls	r3, r3, #5
 796 014e 1344     		add	r3, r3, r2
 797 0150 1833     		adds	r3, r3, #24
 798 0152 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 799 0154 5B00     		lsls	r3, r3, #1
 800 0156 DBB2     		uxtb	r3, r3
 801 0158 0133     		adds	r3, r3, #1
 802 015a DBB2     		uxtb	r3, r3
 803 015c 5BB2     		sxtb	r3, r3
 804 015e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 805 0160 5749     		ldr	r1, .L52+4
 806 0162 5201     		lsls	r2, r2, #5
 807 0164 0A44     		add	r2, r2, r1
 808 0166 0132     		adds	r2, r2, #1
 809 0168 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 810 016a 002A     		cmp	r2, #0
 811 016c 02D1     		bne	.L30
 812              		.loc 1 221 9 is_stmt 0 discriminator 1
 813 016e 4FF0FF32 		mov	r2, #-1
 814 0172 01E0     		b	.L31
 815              	.L30:
 816              		.loc 1 221 9 discriminator 2
 817 0174 6FF00102 		mvn	r2, #1
 818              	.L31:
 819              		.loc 1 221 9 discriminator 4
 820 0178 1340     		ands	r3, r3, r2
 821 017a 59B2     		sxtb	r1, r3
 822 017c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 823 017e 4F4A     		ldr	r2, .L52
 824 0180 52F82330 		ldr	r3, [r2, r3, lsl #2]
 825 0184 CAB2     		uxtb	r2, r1
 826 0186 1A71     		strb	r2, [r3, #4]
 222:../source/i2c.c **** 							}
 223:../source/i2c.c **** 							else	// Si no hay nada, se terminó la comunicación y libero el bus.
 224:../source/i2c.c **** 							{
 225:../source/i2c.c **** 								I2C_OBJ_STATUS=I2C_Idle;
 226:../source/i2c.c **** 								I2C_STOP_SIGNAL;
 227:../source/i2c.c **** 							}
 228:../source/i2c.c **** 						}
 229:../source/i2c.c **** 
 230:../source/i2c.c **** 						else	// Si quedan algunos bytes por escribir, los escribo
 231:../source/i2c.c **** 						{
 232:../source/i2c.c **** 							I2C_WRITE_DATA(I2C_OBJ_W_BUFFER_D(I2C_OBJ_RW_INDEX));		// Debería ser I2C_WRITE_DATA(I2C_OB
 233:../source/i2c.c **** 							I2C_OBJ_RW_INDEX++;
 234:../source/i2c.c **** 						}
 235:../source/i2c.c **** 					}
 236:../source/i2c.c **** 					else	// No recibió el acknowledge
 237:../source/i2c.c **** 						I2C_OBJ_STATUS=I2C_Fail;
 238:../source/i2c.c **** 				}
 239:../source/i2c.c **** 				break;	// I2C_Write_Byte
 827              		.loc 1 239 5 is_stmt 1 discriminator 4
 828 0188 3CE0     		b	.L19
 829              	.L29:
 225:../source/i2c.c **** 								I2C_STOP_SIGNAL;
 830              		.loc 1 225 9
 831 018a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 225:../source/i2c.c **** 								I2C_STOP_SIGNAL;
 832              		.loc 1 225 23
 833 018c 4C4A     		ldr	r2, .L52+4
 834 018e 5B01     		lsls	r3, r3, #5
 835 0190 1344     		add	r3, r3, r2
 836 0192 0022     		movs	r2, #0
 837 0194 1A70     		strb	r2, [r3]
 226:../source/i2c.c **** 							}
 838              		.loc 1 226 9
 839 0196 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 840 0198 484A     		ldr	r2, .L52
 841 019a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 842 019e 9B78     		ldrb	r3, [r3, #2]
 843 01a0 DAB2     		uxtb	r2, r3
 844 01a2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 845 01a4 4549     		ldr	r1, .L52
 846 01a6 51F82330 		ldr	r3, [r1, r3, lsl #2]
 847 01aa 22F02002 		bic	r2, r2, #32
 848 01ae D2B2     		uxtb	r2, r2
 849 01b0 9A70     		strb	r2, [r3, #2]
 850              		.loc 1 239 5
 851 01b2 27E0     		b	.L19
 852              	.L28:
 232:../source/i2c.c **** 							I2C_OBJ_RW_INDEX++;
 853              		.loc 1 232 8
 854 01b4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 855 01b6 424A     		ldr	r2, .L52+4
 856 01b8 5B01     		lsls	r3, r3, #5
 857 01ba 1344     		add	r3, r3, r2
 858 01bc 1033     		adds	r3, r3, #16
 859 01be 1A68     		ldr	r2, [r3]
 860 01c0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 861 01c2 3F49     		ldr	r1, .L52+4
 862 01c4 5B01     		lsls	r3, r3, #5
 863 01c6 0B44     		add	r3, r3, r1
 864 01c8 1C33     		adds	r3, r3, #28
 865 01ca 1B68     		ldr	r3, [r3]
 866 01cc 1A44     		add	r2, r2, r3
 867 01ce FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 868 01d0 3A49     		ldr	r1, .L52
 869 01d2 51F82330 		ldr	r3, [r1, r3, lsl #2]
 870 01d6 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 871 01d8 1A71     		strb	r2, [r3, #4]
 233:../source/i2c.c **** 						}
 872              		.loc 1 233 8
 873 01da FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 874 01dc 3849     		ldr	r1, .L52+4
 875 01de 5A01     		lsls	r2, r3, #5
 876 01e0 0A44     		add	r2, r2, r1
 877 01e2 1C32     		adds	r2, r2, #28
 878 01e4 1268     		ldr	r2, [r2]
 233:../source/i2c.c **** 						}
 879              		.loc 1 233 24
 880 01e6 0132     		adds	r2, r2, #1
 881 01e8 3549     		ldr	r1, .L52+4
 882 01ea 5B01     		lsls	r3, r3, #5
 883 01ec 0B44     		add	r3, r3, r1
 884 01ee 1C33     		adds	r3, r3, #28
 885 01f0 1A60     		str	r2, [r3]
 886              		.loc 1 239 5
 887 01f2 07E0     		b	.L19
 888              	.L27:
 237:../source/i2c.c **** 				}
 889              		.loc 1 237 7
 890 01f4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 237:../source/i2c.c **** 				}
 891              		.loc 1 237 21
 892 01f6 324A     		ldr	r2, .L52+4
 893 01f8 5B01     		lsls	r3, r3, #5
 894 01fa 1344     		add	r3, r3, r2
 895 01fc 0522     		movs	r2, #5
 896 01fe 1A70     		strb	r2, [r3]
 897              		.loc 1 239 5
 898 0200 00E0     		b	.L19
 899              	.L46:
 240:../source/i2c.c **** 				case I2C_Idle:
 241:../source/i2c.c **** 				case I2C_Read_Byte:
 242:../source/i2c.c **** 				case I2C_Read_Dummy:
 243:../source/i2c.c **** 				case I2C_Fail:
 244:../source/i2c.c **** 					break;
 900              		.loc 1 244 6
 901 0202 00BF     		nop
 902              	.L19:
 245:../source/i2c.c **** 			}
 246:../source/i2c.c **** 			break;	// I2C_Write
 903              		.loc 1 246 4 discriminator 5
 904 0204 50E1     		b	.L45
 905              	.L17:
 247:../source/i2c.c **** 
 248:../source/i2c.c **** 		case I2C_Read:
 249:../source/i2c.c **** 		// Etapa de lectura. Ya fueron escritos el Start Signal, y el Address + R en I2C_InitObject(), o 
 250:../source/i2c.c **** 			switch (I2C_OBJ_STATUS)
 906              		.loc 1 250 12
 907 0206 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 908 0208 2D4A     		ldr	r2, .L52+4
 909 020a 5B01     		lsls	r3, r3, #5
 910 020c 1344     		add	r3, r3, r2
 911 020e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 912 0210 052B     		cmp	r3, #5
 913 0212 00F24B81 		bhi	.L47
 914 0216 01A2     		adr	r2, .L35
 915 0218 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 916              		.p2align 2
 917              	.L35:
 918 021c A1040000 		.word	.L48+1
 919 0220 35020000 		.word	.L38+1
 920 0224 C5020000 		.word	.L37+1
 921 0228 B7030000 		.word	.L36+1
 922 022c A1040000 		.word	.L48+1
 923 0230 A1040000 		.word	.L48+1
 924              		.p2align 1
 925              	.L38:
 251:../source/i2c.c **** 			{
 252:../source/i2c.c **** 			case I2C_Address_RW:
 253:../source/i2c.c **** 				if (I2C_GET_RX_ACK)		// Si el address fue Acknowledged, hago la dummy read y seteo modo Receive
 926              		.loc 1 253 9
 927 0234 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 928 0236 214A     		ldr	r2, .L52
 929 0238 52F82330 		ldr	r3, [r2, r3, lsl #2]
 930 023c DB78     		ldrb	r3, [r3, #3]
 931 023e DBB2     		uxtb	r3, r3
 932 0240 03F00103 		and	r3, r3, #1
 933              		.loc 1 253 8
 934 0244 002B     		cmp	r3, #0
 935 0246 40F02D81 		bne	.L49
 936              	.LBB2:
 254:../source/i2c.c **** 				{
 255:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Read_Dummy;
 937              		.loc 1 255 6
 938 024a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 939              		.loc 1 255 20
 940 024c 1C4A     		ldr	r2, .L52+4
 941 024e 5B01     		lsls	r3, r3, #5
 942 0250 1344     		add	r3, r3, r2
 943 0252 0222     		movs	r2, #2
 944 0254 1A70     		strb	r2, [r3]
 256:../source/i2c.c **** 					I2C_SET_RX_MODE;
 945              		.loc 1 256 6
 946 0256 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 947 0258 184A     		ldr	r2, .L52
 948 025a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 949 025e 9B78     		ldrb	r3, [r3, #2]
 950 0260 DAB2     		uxtb	r2, r3
 951 0262 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 952 0264 1549     		ldr	r1, .L52
 953 0266 51F82330 		ldr	r3, [r1, r3, lsl #2]
 954 026a 22F01002 		bic	r2, r2, #16
 955 026e D2B2     		uxtb	r2, r2
 956 0270 9A70     		strb	r2, [r3, #2]
 257:../source/i2c.c **** 					uint8_t dummy = I2C_READ_DATA;
 957              		.loc 1 257 22
 958 0272 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 959 0274 114A     		ldr	r2, .L52
 960 0276 52F82330 		ldr	r3, [r2, r3, lsl #2]
 961              		.loc 1 257 14
 962 027a 1B79     		ldrb	r3, [r3, #4]
 963 027c FB73     		strb	r3, [r7, #15]
 258:../source/i2c.c **** 					if(I2C_OBJ_RW_INDEX >= I2C_OBJ_R_SIZE-1) // Si tengo que leer un único dato
 964              		.loc 1 258 9
 965 027e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 966 0280 0F4A     		ldr	r2, .L52+4
 967 0282 5B01     		lsls	r3, r3, #5
 968 0284 1344     		add	r3, r3, r2
 969 0286 1C33     		adds	r3, r3, #28
 970 0288 1A68     		ldr	r2, [r3]
 971              		.loc 1 258 29
 972 028a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 973 028c 0C49     		ldr	r1, .L52+4
 974 028e 5B01     		lsls	r3, r3, #5
 975 0290 0B44     		add	r3, r3, r1
 976 0292 0833     		adds	r3, r3, #8
 977 0294 1B68     		ldr	r3, [r3]
 978              		.loc 1 258 43
 979 0296 013B     		subs	r3, r3, #1
 980              		.loc 1 258 8
 981 0298 9A42     		cmp	r2, r3
 982 029a C0F00381 		bcc	.L49
 259:../source/i2c.c **** 						I2C_SET_NACK;
 983              		.loc 1 259 7
 984 029e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 985 02a0 064A     		ldr	r2, .L52
 986 02a2 52F82330 		ldr	r3, [r2, r3, lsl #2]
 987 02a6 9B78     		ldrb	r3, [r3, #2]
 988 02a8 DAB2     		uxtb	r2, r3
 989 02aa FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 990 02ac 0349     		ldr	r1, .L52
 991 02ae 51F82330 		ldr	r3, [r1, r3, lsl #2]
 992 02b2 42F00802 		orr	r2, r2, #8
 993 02b6 D2B2     		uxtb	r2, r2
 994 02b8 9A70     		strb	r2, [r3, #2]
 995              	.LBE2:
 260:../source/i2c.c **** 				}
 261:../source/i2c.c **** 				break;
 996              		.loc 1 261 5
 997 02ba F3E0     		b	.L49
 998              	.L53:
 999              		.align	2
 1000              	.L52:
 1001 02bc 00000000 		.word	I2C_array
 1002 02c0 00000000 		.word	I2C_Objects
 1003              	.L37:
 262:../source/i2c.c **** 			case I2C_Read_Dummy:
 263:../source/i2c.c **** 				I2C_OBJ_R_BUFFER[I2C_OBJ_RW_INDEX] = I2C_READ_DATA;
 1004              		.loc 1 263 42
 1005 02c4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1006 02c6 7F4A     		ldr	r2, .L54
 1007 02c8 52F82320 		ldr	r2, [r2, r3, lsl #2]
 1008              		.loc 1 263 5
 1009 02cc FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1010 02ce 7E49     		ldr	r1, .L54+4
 1011 02d0 5B01     		lsls	r3, r3, #5
 1012 02d2 0B44     		add	r3, r3, r1
 1013 02d4 0433     		adds	r3, r3, #4
 1014 02d6 1968     		ldr	r1, [r3]
 1015              		.loc 1 263 22
 1016 02d8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1017 02da 7B48     		ldr	r0, .L54+4
 1018 02dc 5B01     		lsls	r3, r3, #5
 1019 02de 0344     		add	r3, r3, r0
 1020 02e0 1C33     		adds	r3, r3, #28
 1021 02e2 1B68     		ldr	r3, [r3]
 1022              		.loc 1 263 21
 1023 02e4 0B44     		add	r3, r3, r1
 1024              		.loc 1 263 42
 1025 02e6 1279     		ldrb	r2, [r2, #4]
 1026 02e8 D2B2     		uxtb	r2, r2
 1027              		.loc 1 263 40
 1028 02ea 1A70     		strb	r2, [r3]
 264:../source/i2c.c **** 				if(I2C_OBJ_RW_INDEX >= I2C_OBJ_R_SIZE-1) // Si tengo que leer un único dato
 1029              		.loc 1 264 8
 1030 02ec FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1031 02ee 764A     		ldr	r2, .L54+4
 1032 02f0 5B01     		lsls	r3, r3, #5
 1033 02f2 1344     		add	r3, r3, r2
 1034 02f4 1C33     		adds	r3, r3, #28
 1035 02f6 1A68     		ldr	r2, [r3]
 1036              		.loc 1 264 28
 1037 02f8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1038 02fa 7349     		ldr	r1, .L54+4
 1039 02fc 5B01     		lsls	r3, r3, #5
 1040 02fe 0B44     		add	r3, r3, r1
 1041 0300 0833     		adds	r3, r3, #8
 1042 0302 1B68     		ldr	r3, [r3]
 1043              		.loc 1 264 42
 1044 0304 013B     		subs	r3, r3, #1
 1045              		.loc 1 264 7
 1046 0306 9A42     		cmp	r2, r3
 1047 0308 2ED3     		bcc	.L40
 265:../source/i2c.c **** 				{
 266:../source/i2c.c **** 					I2C_STOP_SIGNAL;
 1048              		.loc 1 266 6
 1049 030a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1050 030c 6D4A     		ldr	r2, .L54
 1051 030e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1052 0312 9B78     		ldrb	r3, [r3, #2]
 1053 0314 DAB2     		uxtb	r2, r3
 1054 0316 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1055 0318 6A49     		ldr	r1, .L54
 1056 031a 51F82330 		ldr	r3, [r1, r3, lsl #2]
 1057 031e 22F02002 		bic	r2, r2, #32
 1058 0322 D2B2     		uxtb	r2, r2
 1059 0324 9A70     		strb	r2, [r3, #2]
 267:../source/i2c.c **** 					I2C_CLEAR_NACK;
 1060              		.loc 1 267 6
 1061 0326 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1062 0328 664A     		ldr	r2, .L54
 1063 032a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1064 032e 9B78     		ldrb	r3, [r3, #2]
 1065 0330 DAB2     		uxtb	r2, r3
 1066 0332 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1067 0334 6349     		ldr	r1, .L54
 1068 0336 51F82330 		ldr	r3, [r1, r3, lsl #2]
 1069 033a 22F00802 		bic	r2, r2, #8
 1070 033e D2B2     		uxtb	r2, r2
 1071 0340 9A70     		strb	r2, [r3, #2]
 268:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1072              		.loc 1 268 6
 1073 0342 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1074 0344 6049     		ldr	r1, .L54+4
 1075 0346 5A01     		lsls	r2, r3, #5
 1076 0348 0A44     		add	r2, r2, r1
 1077 034a 1C32     		adds	r2, r2, #28
 1078 034c 1268     		ldr	r2, [r2]
 1079              		.loc 1 268 22
 1080 034e 0132     		adds	r2, r2, #1
 1081 0350 5D49     		ldr	r1, .L54+4
 1082 0352 5B01     		lsls	r3, r3, #5
 1083 0354 0B44     		add	r3, r3, r1
 1084 0356 1C33     		adds	r3, r3, #28
 1085 0358 1A60     		str	r2, [r3]
 269:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 1086              		.loc 1 269 6
 1087 035a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1088              		.loc 1 269 20
 1089 035c 5A4A     		ldr	r2, .L54+4
 1090 035e 5B01     		lsls	r3, r3, #5
 1091 0360 1344     		add	r3, r3, r2
 1092 0362 0022     		movs	r2, #0
 1093 0364 1A70     		strb	r2, [r3]
 270:../source/i2c.c **** 				}
 271:../source/i2c.c **** 				else
 272:../source/i2c.c **** 				{
 273:../source/i2c.c **** 					I2C_OBJ_R_BUFFER[I2C_OBJ_RW_INDEX] = I2C_READ_DATA;
 274:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 275:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Read_Byte;
 276:../source/i2c.c **** 				}
 277:../source/i2c.c **** 				break;
 1094              		.loc 1 277 5
 1095 0366 9EE0     		b	.L33
 1096              	.L40:
 273:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1097              		.loc 1 273 43
 1098 0368 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1099 036a 564A     		ldr	r2, .L54
 1100 036c 52F82320 		ldr	r2, [r2, r3, lsl #2]
 273:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1101              		.loc 1 273 6
 1102 0370 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1103 0372 5549     		ldr	r1, .L54+4
 1104 0374 5B01     		lsls	r3, r3, #5
 1105 0376 0B44     		add	r3, r3, r1
 1106 0378 0433     		adds	r3, r3, #4
 1107 037a 1968     		ldr	r1, [r3]
 273:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1108              		.loc 1 273 23
 1109 037c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1110 037e 5248     		ldr	r0, .L54+4
 1111 0380 5B01     		lsls	r3, r3, #5
 1112 0382 0344     		add	r3, r3, r0
 1113 0384 1C33     		adds	r3, r3, #28
 1114 0386 1B68     		ldr	r3, [r3]
 273:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1115              		.loc 1 273 22
 1116 0388 0B44     		add	r3, r3, r1
 273:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1117              		.loc 1 273 43
 1118 038a 1279     		ldrb	r2, [r2, #4]
 1119 038c D2B2     		uxtb	r2, r2
 273:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1120              		.loc 1 273 41
 1121 038e 1A70     		strb	r2, [r3]
 274:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Read_Byte;
 1122              		.loc 1 274 6
 1123 0390 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1124 0392 4D49     		ldr	r1, .L54+4
 1125 0394 5A01     		lsls	r2, r3, #5
 1126 0396 0A44     		add	r2, r2, r1
 1127 0398 1C32     		adds	r2, r2, #28
 1128 039a 1268     		ldr	r2, [r2]
 274:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Read_Byte;
 1129              		.loc 1 274 22
 1130 039c 0132     		adds	r2, r2, #1
 1131 039e 4A49     		ldr	r1, .L54+4
 1132 03a0 5B01     		lsls	r3, r3, #5
 1133 03a2 0B44     		add	r3, r3, r1
 1134 03a4 1C33     		adds	r3, r3, #28
 1135 03a6 1A60     		str	r2, [r3]
 275:../source/i2c.c **** 				}
 1136              		.loc 1 275 6
 1137 03a8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 275:../source/i2c.c **** 				}
 1138              		.loc 1 275 20
 1139 03aa 474A     		ldr	r2, .L54+4
 1140 03ac 5B01     		lsls	r3, r3, #5
 1141 03ae 1344     		add	r3, r3, r2
 1142 03b0 0322     		movs	r2, #3
 1143 03b2 1A70     		strb	r2, [r3]
 1144              		.loc 1 277 5
 1145 03b4 77E0     		b	.L33
 1146              	.L36:
 278:../source/i2c.c **** 			case I2C_Read_Byte:
 279:../source/i2c.c **** 				if(I2C_OBJ_RW_INDEX == I2C_OBJ_R_SIZE-1) // Si estoy leyendo el último dato
 1147              		.loc 1 279 8
 1148 03b6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1149 03b8 434A     		ldr	r2, .L54+4
 1150 03ba 5B01     		lsls	r3, r3, #5
 1151 03bc 1344     		add	r3, r3, r2
 1152 03be 1C33     		adds	r3, r3, #28
 1153 03c0 1A68     		ldr	r2, [r3]
 1154              		.loc 1 279 28
 1155 03c2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1156 03c4 4049     		ldr	r1, .L54+4
 1157 03c6 5B01     		lsls	r3, r3, #5
 1158 03c8 0B44     		add	r3, r3, r1
 1159 03ca 0833     		adds	r3, r3, #8
 1160 03cc 1B68     		ldr	r3, [r3]
 1161              		.loc 1 279 42
 1162 03ce 013B     		subs	r3, r3, #1
 1163              		.loc 1 279 7
 1164 03d0 9A42     		cmp	r2, r3
 1165 03d2 44D1     		bne	.L42
 280:../source/i2c.c **** 				{
 281:../source/i2c.c **** 					I2C_SET_NACK;			// Desabilito el Transmit acknowledge para cortar la lectura
 1166              		.loc 1 281 6
 1167 03d4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1168 03d6 3B4A     		ldr	r2, .L54
 1169 03d8 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1170 03dc 9B78     		ldrb	r3, [r3, #2]
 1171 03de DAB2     		uxtb	r2, r3
 1172 03e0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1173 03e2 3849     		ldr	r1, .L54
 1174 03e4 51F82330 		ldr	r3, [r1, r3, lsl #2]
 1175 03e8 42F00802 		orr	r2, r2, #8
 1176 03ec D2B2     		uxtb	r2, r2
 1177 03ee 9A70     		strb	r2, [r3, #2]
 282:../source/i2c.c **** 					I2C_CLEAR_NACK;			// Restablezco el Transmit acknowledge
 1178              		.loc 1 282 6
 1179 03f0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1180 03f2 344A     		ldr	r2, .L54
 1181 03f4 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1182 03f8 9B78     		ldrb	r3, [r3, #2]
 1183 03fa DAB2     		uxtb	r2, r3
 1184 03fc FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1185 03fe 3149     		ldr	r1, .L54
 1186 0400 51F82330 		ldr	r3, [r1, r3, lsl #2]
 1187 0404 22F00802 		bic	r2, r2, #8
 1188 0408 D2B2     		uxtb	r2, r2
 1189 040a 9A70     		strb	r2, [r3, #2]
 283:../source/i2c.c **** 					I2C_OBJ_R_BUFFER[I2C_OBJ_RW_INDEX] = I2C_READ_DATA;	//Leo el último dato
 1190              		.loc 1 283 43
 1191 040c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1192 040e 2D4A     		ldr	r2, .L54
 1193 0410 52F82320 		ldr	r2, [r2, r3, lsl #2]
 1194              		.loc 1 283 6
 1195 0414 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1196 0416 2C49     		ldr	r1, .L54+4
 1197 0418 5B01     		lsls	r3, r3, #5
 1198 041a 0B44     		add	r3, r3, r1
 1199 041c 0433     		adds	r3, r3, #4
 1200 041e 1968     		ldr	r1, [r3]
 1201              		.loc 1 283 23
 1202 0420 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1203 0422 2948     		ldr	r0, .L54+4
 1204 0424 5B01     		lsls	r3, r3, #5
 1205 0426 0344     		add	r3, r3, r0
 1206 0428 1C33     		adds	r3, r3, #28
 1207 042a 1B68     		ldr	r3, [r3]
 1208              		.loc 1 283 22
 1209 042c 0B44     		add	r3, r3, r1
 1210              		.loc 1 283 43
 1211 042e 1279     		ldrb	r2, [r2, #4]
 1212 0430 D2B2     		uxtb	r2, r2
 1213              		.loc 1 283 41
 1214 0432 1A70     		strb	r2, [r3]
 284:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 1215              		.loc 1 284 6
 1216 0434 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1217              		.loc 1 284 20
 1218 0436 244A     		ldr	r2, .L54+4
 1219 0438 5B01     		lsls	r3, r3, #5
 1220 043a 1344     		add	r3, r3, r2
 1221 043c 0022     		movs	r2, #0
 1222 043e 1A70     		strb	r2, [r3]
 285:../source/i2c.c **** 					I2C_STOP_SIGNAL;		// Emito la señal de stop
 1223              		.loc 1 285 6
 1224 0440 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1225 0442 204A     		ldr	r2, .L54
 1226 0444 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1227 0448 9B78     		ldrb	r3, [r3, #2]
 1228 044a DAB2     		uxtb	r2, r3
 1229 044c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1230 044e 1D49     		ldr	r1, .L54
 1231 0450 51F82330 		ldr	r3, [r1, r3, lsl #2]
 1232 0454 22F02002 		bic	r2, r2, #32
 1233 0458 D2B2     		uxtb	r2, r2
 1234 045a 9A70     		strb	r2, [r3, #2]
 286:../source/i2c.c **** 				}
 287:../source/i2c.c **** 				else	// Si no es el último, sigo leyendo
 288:../source/i2c.c **** 				{
 289:../source/i2c.c **** 					I2C_OBJ_R_BUFFER[I2C_OBJ_RW_INDEX] = I2C_READ_DATA;
 290:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 291:../source/i2c.c **** 				}
 292:../source/i2c.c **** 				break;
 1235              		.loc 1 292 5
 1236 045c 23E0     		b	.L33
 1237              	.L42:
 289:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1238              		.loc 1 289 43
 1239 045e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1240 0460 184A     		ldr	r2, .L54
 1241 0462 52F82320 		ldr	r2, [r2, r3, lsl #2]
 289:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1242              		.loc 1 289 6
 1243 0466 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1244 0468 1749     		ldr	r1, .L54+4
 1245 046a 5B01     		lsls	r3, r3, #5
 1246 046c 0B44     		add	r3, r3, r1
 1247 046e 0433     		adds	r3, r3, #4
 1248 0470 1968     		ldr	r1, [r3]
 289:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1249              		.loc 1 289 23
 1250 0472 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1251 0474 1448     		ldr	r0, .L54+4
 1252 0476 5B01     		lsls	r3, r3, #5
 1253 0478 0344     		add	r3, r3, r0
 1254 047a 1C33     		adds	r3, r3, #28
 1255 047c 1B68     		ldr	r3, [r3]
 289:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1256              		.loc 1 289 22
 1257 047e 0B44     		add	r3, r3, r1
 289:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1258              		.loc 1 289 43
 1259 0480 1279     		ldrb	r2, [r2, #4]
 1260 0482 D2B2     		uxtb	r2, r2
 289:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1261              		.loc 1 289 41
 1262 0484 1A70     		strb	r2, [r3]
 290:../source/i2c.c **** 				}
 1263              		.loc 1 290 6
 1264 0486 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1265 0488 0F49     		ldr	r1, .L54+4
 1266 048a 5A01     		lsls	r2, r3, #5
 1267 048c 0A44     		add	r2, r2, r1
 1268 048e 1C32     		adds	r2, r2, #28
 1269 0490 1268     		ldr	r2, [r2]
 290:../source/i2c.c **** 				}
 1270              		.loc 1 290 22
 1271 0492 0132     		adds	r2, r2, #1
 1272 0494 0C49     		ldr	r1, .L54+4
 1273 0496 5B01     		lsls	r3, r3, #5
 1274 0498 0B44     		add	r3, r3, r1
 1275 049a 1C33     		adds	r3, r3, #28
 1276 049c 1A60     		str	r2, [r3]
 1277              		.loc 1 292 5
 1278 049e 02E0     		b	.L33
 1279              	.L48:
 293:../source/i2c.c **** 			case I2C_Fail:
 294:../source/i2c.c **** 			case I2C_Idle:
 295:../source/i2c.c **** 			case I2C_Write_Byte:
 296:../source/i2c.c **** 				break;
 1280              		.loc 1 296 5
 1281 04a0 00BF     		nop
 1282 04a2 03E0     		b	.L47
 1283              	.L49:
 261:../source/i2c.c **** 			case I2C_Read_Dummy:
 1284              		.loc 1 261 5
 1285 04a4 00BF     		nop
 1286              	.L33:
 297:../source/i2c.c **** 			}
 298:../source/i2c.c **** 			break; // I2C_Read
 1287              		.loc 1 298 4 discriminator 6
 1288 04a6 01E0     		b	.L47
 1289              	.L45:
 246:../source/i2c.c **** 
 1290              		.loc 1 246 4
 1291 04a8 00BF     		nop
 1292 04aa 00E0     		b	.L18
 1293              	.L47:
 1294              		.loc 1 298 4
 1295 04ac 00BF     		nop
 1296              	.L18:
 299:../source/i2c.c **** 		}
 300:../source/i2c.c **** 	return I2C_OBJ_STATUS;
 1297              		.loc 1 300 9
 1298 04ae FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1299 04b0 054A     		ldr	r2, .L54+4
 1300 04b2 5B01     		lsls	r3, r3, #5
 1301 04b4 1344     		add	r3, r3, r2
 1302 04b6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 301:../source/i2c.c **** }
 1303              		.loc 1 301 1
 1304 04b8 1846     		mov	r0, r3
 1305 04ba 1437     		adds	r7, r7, #20
 1306              		.cfi_def_cfa_offset 4
 1307 04bc BD46     		mov	sp, r7
 1308              		.cfi_def_cfa_register 13
 1309              		@ sp needed
 1310 04be 5DF8047B 		ldr	r7, [sp], #4
 1311              		.cfi_restore 7
 1312              		.cfi_def_cfa_offset 0
 1313 04c2 7047     		bx	lr
 1314              	.L55:
 1315              		.align	2
 1316              	.L54:
 1317 04c4 00000000 		.word	I2C_array
 1318 04c8 00000000 		.word	I2C_Objects
 1319              		.cfi_endproc
 1320              	.LFE125:
 1322              		.section	.text.SetBaudRate,"ax",%progbits
 1323              		.align	1
 1324              		.syntax unified
 1325              		.thumb
 1326              		.thumb_func
 1328              	SetBaudRate:
 1329              	.LFB126:
 302:../source/i2c.c **** 
 303:../source/i2c.c **** static BaudRate_t SetBaudRate(uint32_t desiredBaudRate)
 304:../source/i2c.c **** {
 1330              		.loc 1 304 1
 1331              		.cfi_startproc
 1332              		@ args = 0, pretend = 0, frame = 40
 1333              		@ frame_needed = 1, uses_anonymous_args = 0
 1334              		@ link register save eliminated.
 1335 0000 80B4     		push	{r7}
 1336              		.cfi_def_cfa_offset 4
 1337              		.cfi_offset 7, -4
 1338 0002 8BB0     		sub	sp, sp, #44
 1339              		.cfi_def_cfa_offset 48
 1340 0004 00AF     		add	r7, sp, #0
 1341              		.cfi_def_cfa_register 7
 1342 0006 7860     		str	r0, [r7, #4]
 1343 0008 3960     		str	r1, [r7]
 305:../source/i2c.c ****   BaudRate_t setting = {.mul = 0, .icr = 0};
 1344              		.loc 1 305 14
 1345 000a 07F10C03 		add	r3, r7, #12
 1346 000e 0022     		movs	r2, #0
 1347 0010 1A60     		str	r2, [r3]
 1348 0012 5A60     		str	r2, [r3, #4]
 306:../source/i2c.c ****   uint32_t bestBaudRate = 0;
 1349              		.loc 1 306 12
 1350 0014 0023     		movs	r3, #0
 1351 0016 7B62     		str	r3, [r7, #36]
 307:../source/i2c.c ****   uint32_t bestError = 0;
 1352              		.loc 1 307 12
 1353 0018 0023     		movs	r3, #0
 1354 001a 3B62     		str	r3, [r7, #32]
 308:../source/i2c.c ****   uint32_t currentBaudRate = 0;
 1355              		.loc 1 308 12
 1356 001c 0023     		movs	r3, #0
 1357 001e BB61     		str	r3, [r7, #24]
 309:../source/i2c.c ****   uint32_t currentError = 0;
 1358              		.loc 1 309 12
 1359 0020 0023     		movs	r3, #0
 1360 0022 7B61     		str	r3, [r7, #20]
 1361              	.LBB3:
 310:../source/i2c.c **** 
 311:../source/i2c.c ****   for(uint8_t mul = 1 ; mul <= 4 ; mul = mul << 1)
 1362              		.loc 1 311 15
 1363 0024 0123     		movs	r3, #1
 1364 0026 FB77     		strb	r3, [r7, #31]
 1365              		.loc 1 311 3
 1366 0028 33E0     		b	.L57
 1367              	.L64:
 1368              	.LBB4:
 312:../source/i2c.c ****   {
 313:../source/i2c.c **** 	for(uint8_t icr = 0 ; icr <= 0x3F ; icr++)
 1369              		.loc 1 313 14
 1370 002a 0023     		movs	r3, #0
 1371 002c BB77     		strb	r3, [r7, #30]
 1372              		.loc 1 313 2
 1373 002e 2AE0     		b	.L58
 1374              	.L63:
 314:../source/i2c.c **** 	{
 315:../source/i2c.c **** 	  currentBaudRate = I2C_BUS_CLOCK / (mul * ICR2SCLDivider[icr]);
 1375              		.loc 1 315 43
 1376 0030 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1377              		.loc 1 315 59
 1378 0032 BA7F     		ldrb	r2, [r7, #30]	@ zero_extendqisi2
 1379 0034 1F49     		ldr	r1, .L66
 1380 0036 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1381              		.loc 1 315 43
 1382 003a 02FB03F3 		mul	r3, r2, r3
 1383              		.loc 1 315 20
 1384 003e 1E4A     		ldr	r2, .L66+4
 1385 0040 B2FBF3F3 		udiv	r3, r2, r3
 1386 0044 BB61     		str	r3, [r7, #24]
 316:../source/i2c.c **** 	  currentError = currentBaudRate > desiredBaudRate ? currentBaudRate - desiredBaudRate : desiredBa
 1387              		.loc 1 316 89
 1388 0046 BA69     		ldr	r2, [r7, #24]
 1389 0048 3B68     		ldr	r3, [r7]
 1390 004a 9A42     		cmp	r2, r3
 1391 004c 03D9     		bls	.L59
 1392              		.loc 1 316 89 is_stmt 0 discriminator 1
 1393 004e BA69     		ldr	r2, [r7, #24]
 1394 0050 3B68     		ldr	r3, [r7]
 1395 0052 D31A     		subs	r3, r2, r3
 1396 0054 02E0     		b	.L60
 1397              	.L59:
 1398              		.loc 1 316 89 discriminator 2
 1399 0056 3A68     		ldr	r2, [r7]
 1400 0058 BB69     		ldr	r3, [r7, #24]
 1401 005a D31A     		subs	r3, r2, r3
 1402              	.L60:
 1403              		.loc 1 316 17 is_stmt 1 discriminator 4
 1404 005c 7B61     		str	r3, [r7, #20]
 317:../source/i2c.c **** 	  if (bestBaudRate == 0 || bestError > currentError)
 1405              		.loc 1 317 7 discriminator 4
 1406 005e 7B6A     		ldr	r3, [r7, #36]
 1407 0060 002B     		cmp	r3, #0
 1408 0062 03D0     		beq	.L61
 1409              		.loc 1 317 26 discriminator 1
 1410 0064 3A6A     		ldr	r2, [r7, #32]
 1411 0066 7B69     		ldr	r3, [r7, #20]
 1412 0068 9A42     		cmp	r2, r3
 1413 006a 09D9     		bls	.L62
 1414              	.L61:
 318:../source/i2c.c **** 	  {
 319:../source/i2c.c **** 		  bestBaudRate = currentBaudRate;
 1415              		.loc 1 319 18
 1416 006c BB69     		ldr	r3, [r7, #24]
 1417 006e 7B62     		str	r3, [r7, #36]
 320:../source/i2c.c **** 		  bestError = currentError;
 1418              		.loc 1 320 15
 1419 0070 7B69     		ldr	r3, [r7, #20]
 1420 0072 3B62     		str	r3, [r7, #32]
 321:../source/i2c.c **** 		  setting.mul = mul;
 1421              		.loc 1 321 17
 1422 0074 FB7F     		ldrb	r3, [r7, #31]
 1423 0076 3B73     		strb	r3, [r7, #12]
 322:../source/i2c.c **** 		  setting.icr = icr;
 1424              		.loc 1 322 17
 1425 0078 BB7F     		ldrb	r3, [r7, #30]
 1426 007a 7B73     		strb	r3, [r7, #13]
 323:../source/i2c.c **** 		  setting.targetBaudRate = currentBaudRate;
 1427              		.loc 1 323 28
 1428 007c BB69     		ldr	r3, [r7, #24]
 1429 007e 3B61     		str	r3, [r7, #16]
 1430              	.L62:
 313:../source/i2c.c **** 	{
 1431              		.loc 1 313 41 discriminator 2
 1432 0080 BB7F     		ldrb	r3, [r7, #30]	@ zero_extendqisi2
 1433 0082 0133     		adds	r3, r3, #1
 1434 0084 BB77     		strb	r3, [r7, #30]
 1435              	.L58:
 313:../source/i2c.c **** 	{
 1436              		.loc 1 313 28 discriminator 1
 1437 0086 BB7F     		ldrb	r3, [r7, #30]	@ zero_extendqisi2
 1438 0088 3F2B     		cmp	r3, #63
 1439 008a D1D9     		bls	.L63
 1440              	.LBE4:
 311:../source/i2c.c ****   {
 1441              		.loc 1 311 40 discriminator 2
 1442 008c FB7F     		ldrb	r3, [r7, #31]
 1443 008e 5B00     		lsls	r3, r3, #1
 1444 0090 FB77     		strb	r3, [r7, #31]
 1445              	.L57:
 311:../source/i2c.c ****   {
 1446              		.loc 1 311 29 discriminator 1
 1447 0092 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1448 0094 042B     		cmp	r3, #4
 1449 0096 C8D9     		bls	.L64
 1450              	.LBE3:
 324:../source/i2c.c **** 	  }
 325:../source/i2c.c **** 	}
 326:../source/i2c.c ****   }
 327:../source/i2c.c **** 
 328:../source/i2c.c ****   return setting;
 1451              		.loc 1 328 10
 1452 0098 7B68     		ldr	r3, [r7, #4]
 1453 009a 1A46     		mov	r2, r3
 1454 009c 07F10C03 		add	r3, r7, #12
 1455 00a0 93E80300 		ldm	r3, {r0, r1}
 1456 00a4 82E80300 		stm	r2, {r0, r1}
 329:../source/i2c.c **** }
 1457              		.loc 1 329 1
 1458 00a8 7868     		ldr	r0, [r7, #4]
 1459 00aa 2C37     		adds	r7, r7, #44
 1460              		.cfi_def_cfa_offset 4
 1461 00ac BD46     		mov	sp, r7
 1462              		.cfi_def_cfa_register 13
 1463              		@ sp needed
 1464 00ae 5DF8047B 		ldr	r7, [sp], #4
 1465              		.cfi_restore 7
 1466              		.cfi_def_cfa_offset 0
 1467 00b2 7047     		bx	lr
 1468              	.L67:
 1469              		.align	2
 1470              	.L66:
 1471 00b4 00000000 		.word	ICR2SCLDivider
 1472 00b8 80F0FA02 		.word	50000000
 1473              		.cfi_endproc
 1474              	.LFE126:
 1476              		.section	.text.I2C0_IRQHandler,"ax",%progbits
 1477              		.align	1
 1478              		.global	I2C0_IRQHandler
 1479              		.syntax unified
 1480              		.thumb
 1481              		.thumb_func
 1483              	I2C0_IRQHandler:
 1484              	.LFB127:
 330:../source/i2c.c **** 
 331:../source/i2c.c **** 
 332:../source/i2c.c **** 
 333:../source/i2c.c **** __ISR__ I2C0_IRQHandler(void)
 334:../source/i2c.c **** {
 1485              		.loc 1 334 1
 1486              		.cfi_startproc
 1487              		@ Stack Align: May be called with mis-aligned SP.
 1488              		@ args = 0, pretend = 0, frame = 0
 1489              		@ frame_needed = 1, uses_anonymous_args = 0
 1490 0000 6846     		mov	r0, sp
 1491              		.cfi_register 13, 0
 1492 0002 20F00701 		bic	r1, r0, #7
 1493 0006 8D46     		mov	sp, r1
 1494 0008 89B5     		push	{r0, r3, r7, lr}
 1495              		.cfi_def_cfa_offset 16
 1496              		.cfi_offset 13, -16
 1497              		.cfi_offset 3, -12
 1498              		.cfi_offset 7, -8
 1499              		.cfi_offset 14, -4
 1500 000a 00AF     		add	r7, sp, #0
 1501              		.cfi_def_cfa_register 7
 335:../source/i2c.c **** 	I2C_IRQHandler(I2C0_M);
 1502              		.loc 1 335 2
 1503 000c 0020     		movs	r0, #0
 1504 000e FFF7FEFF 		bl	I2C_IRQHandler
 336:../source/i2c.c **** }
 1505              		.loc 1 336 1
 1506 0012 00BF     		nop
 1507 0014 BD46     		mov	sp, r7
 1508              		.cfi_def_cfa_register 13
 1509              		@ sp needed
 1510 0016 BDE88940 		pop	{r0, r3, r7, lr}
 1511              		.cfi_restore 14
 1512              		.cfi_restore 7
 1513              		.cfi_restore 3
 1514              		.cfi_restore 0
 1515              		.cfi_def_cfa_offset 0
 1516 001a 8546     		mov	sp, r0
 1517 001c 7047     		bx	lr
 1518              		.cfi_endproc
 1519              	.LFE127:
 1521              		.section	.text.I2C1_IRQHandler,"ax",%progbits
 1522              		.align	1
 1523              		.global	I2C1_IRQHandler
 1524              		.syntax unified
 1525              		.thumb
 1526              		.thumb_func
 1528              	I2C1_IRQHandler:
 1529              	.LFB128:
 337:../source/i2c.c **** void I2C1_IRQHandler(void)
 338:../source/i2c.c **** {
 1530              		.loc 1 338 1
 1531              		.cfi_startproc
 1532              		@ args = 0, pretend = 0, frame = 0
 1533              		@ frame_needed = 1, uses_anonymous_args = 0
 1534 0000 80B5     		push	{r7, lr}
 1535              		.cfi_def_cfa_offset 8
 1536              		.cfi_offset 7, -8
 1537              		.cfi_offset 14, -4
 1538 0002 00AF     		add	r7, sp, #0
 1539              		.cfi_def_cfa_register 7
 339:../source/i2c.c **** 	I2C_IRQHandler(I2C1_M);
 1540              		.loc 1 339 2
 1541 0004 0120     		movs	r0, #1
 1542 0006 FFF7FEFF 		bl	I2C_IRQHandler
 340:../source/i2c.c **** }
 1543              		.loc 1 340 1
 1544 000a 00BF     		nop
 1545 000c 80BD     		pop	{r7, pc}
 1546              		.cfi_endproc
 1547              	.LFE128:
 1549              		.section	.text.I2C2_IRQHandler,"ax",%progbits
 1550              		.align	1
 1551              		.global	I2C2_IRQHandler
 1552              		.syntax unified
 1553              		.thumb
 1554              		.thumb_func
 1556              	I2C2_IRQHandler:
 1557              	.LFB129:
 341:../source/i2c.c **** 
 342:../source/i2c.c **** void I2C2_IRQHandler(void)
 343:../source/i2c.c **** {
 1558              		.loc 1 343 1
 1559              		.cfi_startproc
 1560              		@ args = 0, pretend = 0, frame = 0
 1561              		@ frame_needed = 1, uses_anonymous_args = 0
 1562 0000 80B5     		push	{r7, lr}
 1563              		.cfi_def_cfa_offset 8
 1564              		.cfi_offset 7, -8
 1565              		.cfi_offset 14, -4
 1566 0002 00AF     		add	r7, sp, #0
 1567              		.cfi_def_cfa_register 7
 344:../source/i2c.c **** 	I2C_IRQHandler(I2C2_M);
 1568              		.loc 1 344 2
 1569 0004 0220     		movs	r0, #2
 1570 0006 FFF7FEFF 		bl	I2C_IRQHandler
 345:../source/i2c.c **** }
 1571              		.loc 1 345 1
 1572 000a 00BF     		nop
 1573 000c 80BD     		pop	{r7, pc}
 1574              		.cfi_endproc
 1575              	.LFE129:
 1577              		.text
 1578              	.Letext0:
 1579              		.file 3 "/Applications/MCUXpressoIDE_11.8.0_1165/ide/plugins/com.nxp.mcuxpresso.tools.macosx_11.8.
 1580              		.file 4 "/Applications/MCUXpressoIDE_11.8.0_1165/ide/plugins/com.nxp.mcuxpresso.tools.macosx_11.8.
 1581              		.file 5 "../source/i2c.h"
 1582              		.file 6 "/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/MK
 1583              		.file 7 "../source/gpio.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c.c
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:21     .text.NVIC_EnableIRQ:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:26     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:71     .text.NVIC_EnableIRQ:0000000000000030 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:80     .data.I2C_array:0000000000000000 I2C_array
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:77     .data.I2C_array:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:89     .bss.I2C_Objects:0000000000000000 I2C_Objects
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:86     .bss.I2C_Objects:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:92     .data.ICR2SCLDivider:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:95     .data.ICR2SCLDivider:0000000000000000 ICR2SCLDivider
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:161    .rodata:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:167    .text.I2C_InitModule:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:173    .text.I2C_InitModule:0000000000000000 I2C_InitModule
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1328   .text.SetBaudRate:0000000000000000 SetBaudRate
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:345    .text.I2C_InitModule:0000000000000104 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:353    .text.I2C_InitObject:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:359    .text.I2C_InitObject:0000000000000000 I2C_InitObject
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:591    .text.I2C_InitObject:000000000000017c $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:597    .text.I2C_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:603    .text.I2C_IRQHandler:0000000000000000 I2C_IRQHandler
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:655    .text.I2C_IRQHandler:0000000000000054 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:661    .text.I2C_IRQHandler:000000000000006c $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:918    .text.I2C_IRQHandler:000000000000021c $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:924    .text.I2C_IRQHandler:0000000000000234 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1001   .text.I2C_IRQHandler:00000000000002bc $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1005   .text.I2C_IRQHandler:00000000000002c4 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1317   .text.I2C_IRQHandler:00000000000004c4 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1323   .text.SetBaudRate:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1471   .text.SetBaudRate:00000000000000b4 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1477   .text.I2C0_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1483   .text.I2C0_IRQHandler:0000000000000000 I2C0_IRQHandler
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1522   .text.I2C1_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1528   .text.I2C1_IRQHandler:0000000000000000 I2C1_IRQHandler
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1550   .text.I2C2_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//ccyq8YpS.s:1556   .text.I2C2_IRQHandler:0000000000000000 I2C2_IRQHandler
                           .group:0000000000000000 wm4.0.23798b1d0196e1dacad68e887eef18fd
                           .group:0000000000000000 wm4.redlib_version.h.24.4f43d7bc124a54bfe120050dd03d6b37
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.i2c.h.23.ba34943244594991ffebafee84b7cca7
                           .group:0000000000000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:0000000000000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:0000000000000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:0000000000000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:0000000000000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.gpio.h.29.42ae391ec54ef4bbe1af26099bd430e3
                           .group:0000000000000000 wm4.board.h.24.d2e1d2fc44c216a3f2a9a96051e0d1dc
                           .group:0000000000000000 wm4.fsl_device_registers.h.32.f10b25a7fd7ad45b9a40904c33f28816
                           .group:0000000000000000 wm4.MK64F12_features.h.92.512cea46d882153168efeec0bc3a9da7
                           .group:0000000000000000 wm4.hardware.h.27.0531344360c1b4ef1fba1263e2a4c488

NO UNDEFINED SYMBOLS
