

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Fri Oct  7 00:39:06 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.074 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        7|      583|  0.126 us|  10.494 us|    7|  583|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.3>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 4 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 5 'read' 'p_read_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 6 'read' 'p_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 7 'read' 'p_read_16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 8 'read' 'p_read_17' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 9 'read' 'p_read_18' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 10 'read' 'p_read_19' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 11 'read' 'p_read_20' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %contr_AOV_7_c, i32 %p_read"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %contr_AOV_6_c, i32 %p_read_14"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %contr_AOV_5_c, i32 %p_read_15"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %contr_AOV_4_c, i32 %p_read_16"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %contr_AOV_3_c, i32 %p_read_17"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %contr_AOV_2_c, i32 %p_read_18"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %contr_AOV_1_c, i32 %p_read_19"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %contr_AOV_c, i32 %p_read_20"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [2/2] (7.73ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read"   --->   Operation 20 'call' 'targetBlock' <Predicate = true> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 13.0>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 22 'read' 'p_read_21' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_22 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1"   --->   Operation 23 'read' 'p_read_22' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_22, i3 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 31 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (7.99ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read"   --->   Operation 32 'call' 'targetBlock' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %targetBlock, void %run_test.exit, void %land.rhs.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.55ns)   --->   "%icmp_ln1073 = icmp_eq  i8 %p_read_21, i8 0"   --->   Operation 34 'icmp' 'icmp_ln1073' <Predicate = (targetBlock)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln1073, void %for.body3.i.i.preheader, void %for.cond.cleanup.i.i" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 35 'br' 'br_ln72' <Predicate = (targetBlock)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %p_read_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 36 'bitcast' 'bitcast_ln76_1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %bitcast_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 37 'trunc' 'trunc_ln76' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln76_16 = trunc i32 %bitcast_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 38 'trunc' 'trunc_ln76_16' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.44ns)   --->   "%icmp_ln76_3 = icmp_eq  i23 %trunc_ln76_16, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 39 'icmp' 'icmp_ln76_3' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln76_3 = bitcast i32 %p_read_19" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 40 'bitcast' 'bitcast_ln76_3' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln76_17 = trunc i32 %bitcast_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 41 'trunc' 'trunc_ln76_17' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln76_18 = trunc i32 %bitcast_ln76_3" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 42 'trunc' 'trunc_ln76_18' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.44ns)   --->   "%icmp_ln76_6 = icmp_eq  i23 %trunc_ln76_18, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 43 'icmp' 'icmp_ln76_6' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln76_5 = bitcast i32 %p_read_18" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 44 'bitcast' 'bitcast_ln76_5' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln76_19 = trunc i32 %bitcast_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 45 'trunc' 'trunc_ln76_19' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln76_20 = trunc i32 %bitcast_ln76_5" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 46 'trunc' 'trunc_ln76_20' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.44ns)   --->   "%icmp_ln76_7 = icmp_eq  i23 %trunc_ln76_20, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 47 'icmp' 'icmp_ln76_7' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln76_7 = bitcast i32 %p_read_17" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 48 'bitcast' 'bitcast_ln76_7' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln76_21 = trunc i32 %bitcast_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 49 'trunc' 'trunc_ln76_21' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln76_22 = trunc i32 %bitcast_ln76_7" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 50 'trunc' 'trunc_ln76_22' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.44ns)   --->   "%icmp_ln76_11 = icmp_eq  i23 %trunc_ln76_22, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 51 'icmp' 'icmp_ln76_11' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln76_9 = bitcast i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 52 'bitcast' 'bitcast_ln76_9' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln76_23 = trunc i32 %bitcast_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 53 'trunc' 'trunc_ln76_23' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln76_24 = trunc i32 %bitcast_ln76_9" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 54 'trunc' 'trunc_ln76_24' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.44ns)   --->   "%icmp_ln76_14 = icmp_eq  i23 %trunc_ln76_24, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 55 'icmp' 'icmp_ln76_14' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln76_11 = bitcast i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 56 'bitcast' 'bitcast_ln76_11' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln76_25 = trunc i32 %bitcast_ln76_11" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 57 'trunc' 'trunc_ln76_25' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln76_26 = trunc i32 %bitcast_ln76_11" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 58 'trunc' 'trunc_ln76_26' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.44ns)   --->   "%icmp_ln76_15 = icmp_eq  i23 %trunc_ln76_26, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 59 'icmp' 'icmp_ln76_15' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln76_13 = bitcast i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 60 'bitcast' 'bitcast_ln76_13' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln76_27 = trunc i32 %bitcast_ln76_13" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 61 'trunc' 'trunc_ln76_27' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln76_28 = trunc i32 %bitcast_ln76_13" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 62 'trunc' 'trunc_ln76_28' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.44ns)   --->   "%icmp_ln76_19 = icmp_eq  i23 %trunc_ln76_28, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 63 'icmp' 'icmp_ln76_19' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln76_15 = bitcast i32 %p_read" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 64 'bitcast' 'bitcast_ln76_15' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln76_29 = trunc i32 %bitcast_ln76_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 65 'trunc' 'trunc_ln76_29' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln76_30 = trunc i32 %bitcast_ln76_15" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 66 'trunc' 'trunc_ln76_30' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.44ns)   --->   "%icmp_ln76_22 = icmp_eq  i23 %trunc_ln76_30, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 67 'icmp' 'icmp_ln76_22' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [2/2] (5.07ns)   --->   "%targetBlock1 = call i4 @run_test_Pipeline_VITIS_LOOP_72_1, i8 %p_read_21, i31 %trunc_ln76_29, i1 %icmp_ln76_22, i32 %p_read, i31 %trunc_ln76_27, i1 %icmp_ln76_19, i32 %p_read_14, i31 %trunc_ln76_25, i1 %icmp_ln76_15, i32 %p_read_15, i31 %trunc_ln76_23, i1 %icmp_ln76_14, i32 %p_read_16, i31 %trunc_ln76_21, i1 %icmp_ln76_11, i32 %p_read_17, i31 %trunc_ln76_19, i1 %icmp_ln76_7, i32 %p_read_18, i31 %trunc_ln76_17, i1 %icmp_ln76_6, i32 %p_read_19, i9 %tmp_3, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i31 %trunc_ln76, i1 %icmp_ln76_3, i32 %p_read_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 68 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 11.7>
ST_3 : Operation 69 [1/2] (8.83ns)   --->   "%targetBlock1 = call i4 @run_test_Pipeline_VITIS_LOOP_72_1, i8 %p_read_21, i31 %trunc_ln76_29, i1 %icmp_ln76_22, i32 %p_read, i31 %trunc_ln76_27, i1 %icmp_ln76_19, i32 %p_read_14, i31 %trunc_ln76_25, i1 %icmp_ln76_15, i32 %p_read_15, i31 %trunc_ln76_23, i1 %icmp_ln76_14, i32 %p_read_16, i31 %trunc_ln76_21, i1 %icmp_ln76_11, i32 %p_read_17, i31 %trunc_ln76_19, i1 %icmp_ln76_7, i32 %p_read_18, i31 %trunc_ln76_17, i1 %icmp_ln76_6, i32 %p_read_19, i9 %tmp_3, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i31 %trunc_ln76, i1 %icmp_ln76_3, i32 %p_read_20" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 69 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 8.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 70 [1/1] (1.30ns)   --->   "%cond = icmp_eq  i4 %targetBlock1, i4 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 70 'icmp' 'cond' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%br_ln76 = br i1 %cond, void %run_test.exit, void %for.cond.cleanup.i.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 71 'br' 'br_ln76' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln72 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 72 'br' 'br_ln72' <Predicate = (targetBlock & cond) | (targetBlock & icmp_ln1073)> <Delay = 1.58>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%phi_ln550 = phi i1 1, void %for.cond.cleanup.i.i, i1 1, void %entry, i1 0, void %for.body3.i.i.preheader" [detector_solid/abs_solid_detector.cpp:550->detector_solid/abs_solid_detector.cpp:576]   --->   Operation 73 'phi' 'phi_ln550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln576 = ret i1 %phi_ln550" [detector_solid/abs_solid_detector.cpp:576]   --->   Operation 74 'ret' 'ret_ln576' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 11.4ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read10' [24]  (3.63 ns)
	'call' operation ('targetBlock') to 'run_test_Pipeline_is_valid_label2' [50]  (7.73 ns)

 <State 2>: 13.1ns
The critical path consists of the following:
	'call' operation ('targetBlock') to 'run_test_Pipeline_is_valid_label2' [50]  (8 ns)
	multiplexor before 'phi' operation ('phi_ln550', detector_solid/abs_solid_detector.cpp:550->detector_solid/abs_solid_detector.cpp:576) [94]  (1.59 ns)
	blocking operation 3.49 ns on control path)

 <State 3>: 11.7ns
The critical path consists of the following:
	'call' operation ('targetBlock1', detector_solid/abs_solid_detector.cpp:76) to 'run_test_Pipeline_VITIS_LOOP_72_1' [88]  (8.83 ns)
	'icmp' operation ('cond', detector_solid/abs_solid_detector.cpp:76) [89]  (1.3 ns)
	multiplexor before 'phi' operation ('phi_ln550', detector_solid/abs_solid_detector.cpp:550->detector_solid/abs_solid_detector.cpp:576) [94]  (1.59 ns)
	'phi' operation ('phi_ln550', detector_solid/abs_solid_detector.cpp:550->detector_solid/abs_solid_detector.cpp:576) [94]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
