// Seed: 3408264217
module module_0 #(
    parameter id_1 = 32'd23
) ();
  wire _id_1;
  wire id_2;
  assign module_2.id_0 = 0;
  wire [-1 : id_1] id_3;
  parameter integer id_4 = -1;
  assign module_1.id_5 = 0;
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri id_6
);
  logic id_8 = -1;
  module_0 modCall_1 ();
  parameter id_9 = -1;
endmodule
module module_2 #(
    parameter id_2 = 32'd53,
    parameter id_4 = 32'd23
) (
    output tri1 id_0,
    input wire id_1,
    input supply0 _id_2,
    output wire id_3,
    input wor _id_4
);
  wire [id_2 : id_4] id_6;
  module_0 modCall_1 ();
endmodule
