$version Generated by VerilatedVcd $end
$date Mon Dec 26 22:43:44 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  3 # a [2:0] $end
  $var wire  3 $ b [2:0] $end
  $var wire  6 ' out_not [5:0] $end
  $var wire  3 % out_or_bitwise [2:0] $end
  $var wire  1 & out_or_logical $end
  $scope module Vectorgates $end
   $var wire  3 # a [2:0] $end
   $var wire  3 $ b [2:0] $end
   $var wire  6 ' out_not [5:0] $end
   $var wire  3 ( out_not_T [2:0] $end
   $var wire  3 ) out_not_T_1 [2:0] $end
   $var wire  3 % out_or_bitwise [2:0] $end
   $var wire  1 & out_or_logical $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
b001 $
b001 %
1&
b110111 '
b110 (
b111 )
#1
b001 #
b110110 '
b110 )
#2
b000 $
b111110 '
b111 (
#3
b000 #
b000 %
0&
b111111 '
b111 )
#4
b001 $
b001 %
1&
b110111 '
b110 (
#5
b001 #
b110110 '
b110 )
#6
b000 $
b111110 '
b111 (
#7
b000 #
b000 %
0&
b111111 '
b111 )
#8
b001 $
b001 %
1&
b110111 '
b110 (
#9
b001 #
b110110 '
b110 )
#10
b000 $
b111110 '
b111 (
#11
b000 #
b000 %
0&
b111111 '
b111 )
#12
b001 $
b001 %
1&
b110111 '
b110 (
#13
b001 #
b110110 '
b110 )
#14
b000 $
b111110 '
b111 (
#15
b000 #
b000 %
0&
b111111 '
b111 )
#16
b001 $
b001 %
1&
b110111 '
b110 (
#17
b001 #
b110110 '
b110 )
#18
b000 $
b111110 '
b111 (
#19
b000 #
b000 %
0&
b111111 '
b111 )
