Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Oct  1 14:13:49 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.362        0.000                      0                  102        0.213        0.000                      0                  102        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.362        0.000                      0                  102        0.213        0.000                      0                  102        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 deb_btn1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.563ns (42.995%)  route 2.072ns (57.005%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.622     5.173    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  deb_btn1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  deb_btn1/counter_reg[11]/Q
                         net (fo=2, routed)           0.679     6.309    deb_btn1/counter_reg[11]
    SLICE_X62Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.433 r  deb_btn1/duty_led[7]_i_12/O
                         net (fo=1, routed)           0.444     6.877    deb_btn1/duty_led[7]_i_12_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.001 r  deb_btn1/duty_led[7]_i_4/O
                         net (fo=5, routed)           0.949     7.950    deb_btn1/duty_led[7]_i_4_n_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I3_O)        0.124     8.074 r  deb_btn1/duty_led[4]_i_3/O
                         net (fo=1, routed)           0.000     8.074    deb_btn1/duty_led[4]_i_3_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.475 r  deb_btn1/duty_led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    deb_btn1/duty_led_reg[4]_i_1_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.809 r  deb_btn1/duty_led_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.809    deb_btn1_n_2
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.500    14.871    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[6]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.062    15.171    duty_led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 deb_btn0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.828ns (25.270%)  route 2.449ns (74.730%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.172    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  deb_btn0/counter_reg[11]/Q
                         net (fo=2, routed)           0.682     6.311    deb_btn0/counter_reg[11]
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  deb_btn0/duty_led[7]_i_15/O
                         net (fo=1, routed)           0.452     6.887    deb_btn0/duty_led[7]_i_15_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.011 r  deb_btn0/duty_led[7]_i_6/O
                         net (fo=2, routed)           0.642     7.653    deb_btn1/counter_reg[13]_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  deb_btn1/duty_led[7]_i_1/O
                         net (fo=7, routed)           0.672     8.449    deb_btn1_n_0
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.500    14.871    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[5]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.890    duty_led_reg[5]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 deb_btn0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.828ns (25.270%)  route 2.449ns (74.730%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.172    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  deb_btn0/counter_reg[11]/Q
                         net (fo=2, routed)           0.682     6.311    deb_btn0/counter_reg[11]
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  deb_btn0/duty_led[7]_i_15/O
                         net (fo=1, routed)           0.452     6.887    deb_btn0/duty_led[7]_i_15_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.011 r  deb_btn0/duty_led[7]_i_6/O
                         net (fo=2, routed)           0.642     7.653    deb_btn1/counter_reg[13]_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  deb_btn1/duty_led[7]_i_1/O
                         net (fo=7, routed)           0.672     8.449    deb_btn1_n_0
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.500    14.871    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[6]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.890    duty_led_reg[6]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 deb_btn0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.828ns (25.270%)  route 2.449ns (74.730%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.172    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  deb_btn0/counter_reg[11]/Q
                         net (fo=2, routed)           0.682     6.311    deb_btn0/counter_reg[11]
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  deb_btn0/duty_led[7]_i_15/O
                         net (fo=1, routed)           0.452     6.887    deb_btn0/duty_led[7]_i_15_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.011 r  deb_btn0/duty_led[7]_i_6/O
                         net (fo=2, routed)           0.642     7.653    deb_btn1/counter_reg[13]_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  deb_btn1/duty_led[7]_i_1/O
                         net (fo=7, routed)           0.672     8.449    deb_btn1_n_0
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.500    14.871    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[7]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.890    duty_led_reg[7]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 deb_btn1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.468ns (41.466%)  route 2.072ns (58.534%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.622     5.173    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  deb_btn1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  deb_btn1/counter_reg[11]/Q
                         net (fo=2, routed)           0.679     6.309    deb_btn1/counter_reg[11]
    SLICE_X62Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.433 r  deb_btn1/duty_led[7]_i_12/O
                         net (fo=1, routed)           0.444     6.877    deb_btn1/duty_led[7]_i_12_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.001 r  deb_btn1/duty_led[7]_i_4/O
                         net (fo=5, routed)           0.949     7.950    deb_btn1/duty_led[7]_i_4_n_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I3_O)        0.124     8.074 r  deb_btn1/duty_led[4]_i_3/O
                         net (fo=1, routed)           0.000     8.074    deb_btn1/duty_led[4]_i_3_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.475 r  deb_btn1/duty_led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    deb_btn1/duty_led_reg[4]_i_1_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.714 r  deb_btn1/duty_led_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.714    deb_btn1_n_1
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.500    14.871    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[7]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.062    15.171    duty_led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 deb_btn1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.452ns (41.200%)  route 2.072ns (58.800%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.622     5.173    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  deb_btn1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     5.629 r  deb_btn1/counter_reg[11]/Q
                         net (fo=2, routed)           0.679     6.309    deb_btn1/counter_reg[11]
    SLICE_X62Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.433 r  deb_btn1/duty_led[7]_i_12/O
                         net (fo=1, routed)           0.444     6.877    deb_btn1/duty_led[7]_i_12_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.001 r  deb_btn1/duty_led[7]_i_4/O
                         net (fo=5, routed)           0.949     7.950    deb_btn1/duty_led[7]_i_4_n_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I3_O)        0.124     8.074 r  deb_btn1/duty_led[4]_i_3/O
                         net (fo=1, routed)           0.000     8.074    deb_btn1/duty_led[4]_i_3_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.475 r  deb_btn1/duty_led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    deb_btn1/duty_led_reg[4]_i_1_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.698 r  deb_btn1/duty_led_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.698    deb_btn1_n_3
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.500    14.871    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  duty_led_reg[5]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.062    15.171    duty_led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 deb_btn0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.828ns (26.838%)  route 2.257ns (73.161%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.172    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  deb_btn0/counter_reg[11]/Q
                         net (fo=2, routed)           0.682     6.311    deb_btn0/counter_reg[11]
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  deb_btn0/duty_led[7]_i_15/O
                         net (fo=1, routed)           0.452     6.887    deb_btn0/duty_led[7]_i_15_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.011 r  deb_btn0/duty_led[7]_i_6/O
                         net (fo=2, routed)           0.642     7.653    deb_btn1/counter_reg[13]_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  deb_btn1/duty_led[7]_i_1/O
                         net (fo=7, routed)           0.481     8.258    deb_btn1_n_0
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.872    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[1]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.891    duty_led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 deb_btn0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.828ns (26.838%)  route 2.257ns (73.161%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.172    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  deb_btn0/counter_reg[11]/Q
                         net (fo=2, routed)           0.682     6.311    deb_btn0/counter_reg[11]
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  deb_btn0/duty_led[7]_i_15/O
                         net (fo=1, routed)           0.452     6.887    deb_btn0/duty_led[7]_i_15_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.011 r  deb_btn0/duty_led[7]_i_6/O
                         net (fo=2, routed)           0.642     7.653    deb_btn1/counter_reg[13]_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  deb_btn1/duty_led[7]_i_1/O
                         net (fo=7, routed)           0.481     8.258    deb_btn1_n_0
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.872    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[2]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.891    duty_led_reg[2]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 deb_btn0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.828ns (26.838%)  route 2.257ns (73.161%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.172    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  deb_btn0/counter_reg[11]/Q
                         net (fo=2, routed)           0.682     6.311    deb_btn0/counter_reg[11]
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  deb_btn0/duty_led[7]_i_15/O
                         net (fo=1, routed)           0.452     6.887    deb_btn0/duty_led[7]_i_15_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.011 r  deb_btn0/duty_led[7]_i_6/O
                         net (fo=2, routed)           0.642     7.653    deb_btn1/counter_reg[13]_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  deb_btn1/duty_led[7]_i_1/O
                         net (fo=7, routed)           0.481     8.258    deb_btn1_n_0
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.872    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[3]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.891    duty_led_reg[3]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 deb_btn0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.828ns (26.838%)  route 2.257ns (73.161%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.621     5.172    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  deb_btn0/counter_reg[11]/Q
                         net (fo=2, routed)           0.682     6.311    deb_btn0/counter_reg[11]
    SLICE_X60Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.435 r  deb_btn0/duty_led[7]_i_15/O
                         net (fo=1, routed)           0.452     6.887    deb_btn0/duty_led[7]_i_15_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.011 r  deb_btn0/duty_led[7]_i_6/O
                         net (fo=2, routed)           0.642     7.653    deb_btn1/counter_reg[13]_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  deb_btn1/duty_led[7]_i_1/O
                         net (fo=7, routed)           0.481     8.258    deb_btn1_n_0
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.501    14.872    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[4]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.891    duty_led_reg[4]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pwmled0_b/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmled0_b/pwm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.274ns (71.111%)  route 0.111ns (28.889%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.587     1.500    pwmled0_b/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  pwmled0_b/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  pwmled0_b/pwm_counter_reg[5]/Q
                         net (fo=5, routed)           0.111     1.753    pwmled0_b/pwm_counter_reg__0[5]
    SLICE_X64Y64         LUT4 (Prop_lut4_I2_O)        0.049     1.802 r  pwmled0_b/pwm_state0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.802    pwmled0_b/pwm_state0_carry_i_2_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.886 r  pwmled0_b/pwm_state0_carry/CO[3]
                         net (fo=4, routed)           0.000     1.886    pwmled0_b/p_0_in
    SLICE_X64Y64         FDRE                                         r  pwmled0_b/pwm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.856     2.015    pwmled0_b/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  pwmled0_b/pwm_state_reg/C
                         clock pessimism             -0.501     1.513    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.159     1.672    pwmled0_b/pwm_state_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 deb_btn1/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn1/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.584     1.497    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  deb_btn1/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  deb_btn1/sync0_reg/Q
                         net (fo=1, routed)           0.163     1.801    deb_btn1/sync0_reg_n_0
    SLICE_X60Y64         FDRE                                         r  deb_btn1/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.855     2.013    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  deb_btn1/sync1_reg/C
                         clock pessimism             -0.498     1.514    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.059     1.573    deb_btn1/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pwmled0_b/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmled0_b/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.192ns (55.514%)  route 0.154ns (44.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.587     1.500    pwmled0_b/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  pwmled0_b/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwmled0_b/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.154     1.795    pwmled0_b/pwm_counter_reg__0[6]
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.051     1.846 r  pwmled0_b/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.846    pwmled0_b/p_0_in__0[7]
    SLICE_X65Y64         FDRE                                         r  pwmled0_b/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.856     2.015    pwmled0_b/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  pwmled0_b/pwm_counter_reg[7]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.107     1.607    pwmled0_b/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 duty_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  duty_led_reg[3]/Q
                         net (fo=4, routed)           0.079     1.721    deb_btn1/Q[2]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.848 r  deb_btn1/duty_led_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    deb_btn1_n_4
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.856     2.015    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[4]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.105     1.605    duty_led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 deb_btn0/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn0/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.586     1.499    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  deb_btn0/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  deb_btn0/sync0_reg/Q
                         net (fo=1, routed)           0.170     1.811    deb_btn0/sync0
    SLICE_X61Y64         FDRE                                         r  deb_btn0/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.855     2.013    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  deb_btn0/sync1_reg/C
                         clock pessimism             -0.513     1.499    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.066     1.565    deb_btn0/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pwmled0_b/pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmled0_b/pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.587     1.500    pwmled0_b/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  pwmled0_b/pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwmled0_b/pwm_counter_reg[6]/Q
                         net (fo=4, routed)           0.154     1.795    pwmled0_b/pwm_counter_reg__0[6]
    SLICE_X65Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.840 r  pwmled0_b/pwm_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.840    pwmled0_b/p_0_in__0[6]
    SLICE_X65Y64         FDRE                                         r  pwmled0_b/pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.856     2.015    pwmled0_b/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  pwmled0_b/pwm_counter_reg[6]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.092     1.592    pwmled0_b/pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 duty_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.587     1.500    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  duty_led_reg[2]/Q
                         net (fo=4, routed)           0.079     1.721    deb_btn1/Q[1]
    SLICE_X63Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.867 r  deb_btn1/duty_led_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    deb_btn1_n_5
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.856     2.015    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  duty_led_reg[3]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.105     1.605    duty_led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_btn1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.503    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  deb_btn1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  deb_btn1/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.764    deb_btn1/counter_reg[3]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  deb_btn1/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.872    deb_btn1/counter_reg[0]_i_2__0_n_4
    SLICE_X63Y58         FDRE                                         r  deb_btn1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.019    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  deb_btn1/counter_reg[3]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105     1.608    deb_btn1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_btn0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.588     1.501    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  deb_btn0/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.762    deb_btn0/counter_reg[11]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  deb_btn0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    deb_btn0/counter_reg[8]_i_1_n_4
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.016    deb_btn0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  deb_btn0/counter_reg[11]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.105     1.606    deb_btn0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_btn1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btn1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.589     1.502    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  deb_btn1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  deb_btn1/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.763    deb_btn1/counter_reg[11]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  deb_btn1/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    deb_btn1/counter_reg[8]_i_1__0_n_4
    SLICE_X63Y60         FDRE                                         r  deb_btn1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.018    deb_btn1/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  deb_btn1/counter_reg[11]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.105     1.607    deb_btn1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y58    deb_btn0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60    deb_btn0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60    deb_btn0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61    deb_btn0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61    deb_btn0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61    deb_btn0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61    deb_btn0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y62    deb_btn0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y62    deb_btn0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60    deb_btn0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60    deb_btn0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61    deb_btn0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61    deb_btn0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61    deb_btn0/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61    deb_btn0/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60    deb_btn0/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60    deb_btn0/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    deb_btn0/curr_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64    deb_btn0/sync0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    deb_btn1/sync0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    duty_led_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    duty_led_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65    duty_led_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65    pwmled0_b/pwm_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y62    deb_btn0/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y62    deb_btn0/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    deb_btn0/curr_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64    deb_btn0/sync0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64    deb_btn0/sync1_reg/C



