git clone --depth 1 --no-tags https://github.com/atangzwj/Arty-Z7-20-PiSimVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137809800
git clone --depth 1 --no-tags https://github.com/Niksonber/Mips-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137909117
git clone --depth 1 --no-tags https://github.com/Euphoriaa/aes_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137213315
git clone --depth 1 --no-tags https://github.com/ram-srivathsa/BPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137315353
git clone --depth 1 --no-tags https://github.com/Nevertorlate/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137358747
git clone --depth 1 --no-tags https://github.com/brenomatos/tp2-0c1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138814168
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-8_Bit_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138492304
git clone --depth 1 --no-tags https://github.com/leviathanch/SauMauPing1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138492437
git clone --depth 1 --no-tags https://github.com/milanvidakovic/FPGAComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138549724
git clone --depth 1 --no-tags https://github.com/suibianll/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137485571
git clone --depth 1 --no-tags https://github.com/1eonel/TLPCIe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137227478
git clone --depth 1 --no-tags https://github.com/calofmijuck/LD-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137189944
git clone --depth 1 --no-tags https://github.com/bkchan96/ECE425Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139400037
git clone --depth 1 --no-tags https://github.com/yoshinrt/cdec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141071121
git clone --depth 1 --no-tags https://github.com/bookj/LED_Blinker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142124135
git clone --depth 1 --no-tags https://github.com/kcranky/PADAWAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134949335
git clone --depth 1 --no-tags https://github.com/concerned-guy/intro-embed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135158135
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Train-Track-using-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135099591
git clone --depth 1 --no-tags https://github.com/thdehdx/Uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135797503
git clone --depth 1 --no-tags https://github.com/samuelyen36/computer-organization_hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135971286
git clone --depth 1 --no-tags https://github.com/ChaokunChang/PipelineMIPS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136115324
git clone --depth 1 --no-tags https://github.com/kisssko/Marsohod2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136510272
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-Washing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136866656
git clone --depth 1 --no-tags https://github.com/sabinakairatova/Expand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135430046
git clone --depth 1 --no-tags https://github.com/stanford-ppl/test-data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136238697
git clone --depth 1 --no-tags https://github.com/crashpalm/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136646553
git clone --depth 1 --no-tags https://github.com/lotfyhussein/Self-Navigating-Car-with-Track-Based-system-using-FPGA-UART-and-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136317721
git clone --depth 1 --no-tags https://github.com/accellera2017/sfifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136204857
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-ReconfigurableLiquidFillingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136973323
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-CI-LOCKER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136959350
git clone --depth 1 --no-tags https://github.com/karljackab/2018-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139558459
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-UniversalShiftRegister.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138492565
git clone --depth 1 --no-tags https://github.com/Tanc-ANT/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139104472
git clone --depth 1 --no-tags https://github.com/Steve-Tod/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140650013
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-RingCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138493981
git clone --depth 1 --no-tags https://github.com/FantisticFiveCPU/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140128685
git clone --depth 1 --no-tags https://github.com/alsrgv/blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141103460
git clone --depth 1 --no-tags https://github.com/Triumphsail/FPGA_led_stream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141984968
git clone --depth 1 --no-tags https://github.com/fiorentinogiuseppe/arc_projeto_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141708348
git clone --depth 1 --no-tags https://github.com/xuanwo11/PIC_EXD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141879568
git clone --depth 1 --no-tags https://github.com/AhmadSiwi/ComputerOrganization2-MemoryAssignment-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142105009
git clone --depth 1 --no-tags https://github.com/willytai/DCLab-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134970434
git clone --depth 1 --no-tags https://github.com/purnii/c-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135031110
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Rojobot-Nexys4-DDR-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135218212
git clone --depth 1 --no-tags https://github.com/Jconn/mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135066558
git clone --depth 1 --no-tags https://github.com/DDilshani/D-Flip-Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135190975
git clone --depth 1 --no-tags https://github.com/pedropalhari/verilogMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138042738
git clone --depth 1 --no-tags https://github.com/asder73/brama.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139727823
git clone --depth 1 --no-tags https://github.com/RhythmSyed/SD-Card-Sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139887865
git clone --depth 1 --no-tags https://github.com/MandanS/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139917124
git clone --depth 1 --no-tags https://github.com/chapmanm3/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139370140
git clone --depth 1 --no-tags https://github.com/limcheeze/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138960265
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_SP601.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138119520
git clone --depth 1 --no-tags https://github.com/KhalidObaidy/DesignOfCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138292547
git clone --depth 1 --no-tags https://github.com/FatemehFathi/pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137573394
git clone --depth 1 --no-tags https://github.com/CowDavid/Huffman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138375634
git clone --depth 1 --no-tags https://github.com/bookj/ShiftAdd_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142594362
git clone --depth 1 --no-tags https://github.com/Esteves4/VerilogCourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143232569
git clone --depth 1 --no-tags https://github.com/ashmanskas/uzed_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142926960
git clone --depth 1 --no-tags https://github.com/solderzzc/dnnweaver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140656145
git clone --depth 1 --no-tags https://github.com/LordBiscuit19/EE-316-Spring-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135648384
git clone --depth 1 --no-tags https://github.com/tran-d/FPGA-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135641965
git clone --depth 1 --no-tags https://github.com/motagiyash/verilog_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135907652
git clone --depth 1 --no-tags https://github.com/archieLa/4bitALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135933620
git clone --depth 1 --no-tags https://github.com/ChaokunChang/PiplineMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135910771
git clone --depth 1 --no-tags https://github.com/ArghadipDas/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135974020
git clone --depth 1 --no-tags https://github.com/bixiaopeng0/E-competition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142581090
git clone --depth 1 --no-tags https://github.com/tejasatreya/FM-Transmit-Receive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142119178
git clone --depth 1 --no-tags https://github.com/yellowlattice/SJTU-CSE-COA-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143149133
git clone --depth 1 --no-tags https://github.com/mfidaali/FIR-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142724569
git clone --depth 1 --no-tags https://github.com/xlz447/ee371final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142655371
git clone --depth 1 --no-tags https://github.com/rdaly525/Trenz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138334127
git clone --depth 1 --no-tags https://github.com/mattgermano/Verilog-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139202265
git clone --depth 1 --no-tags https://github.com/hadisfr/MIPS-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139263126
git clone --depth 1 --no-tags https://github.com/jessica-aaao/projeto2sd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135213757
git clone --depth 1 --no-tags https://github.com/mahmut-aksakalli/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139808871
git clone --depth 1 --no-tags https://github.com/ling11235/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139652493
git clone --depth 1 --no-tags https://github.com/smallboki2/SOFM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139681738
git clone --depth 1 --no-tags https://github.com/Tonyvitamin/HW-SW_Codesign_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139859622
git clone --depth 1 --no-tags https://github.com/Leiyulin/local_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140584135
git clone --depth 1 --no-tags https://github.com/jvcalassio/lcl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140348024
git clone --depth 1 --no-tags https://github.com/zekearneodo/openephysi2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140734436
git clone --depth 1 --no-tags https://github.com/hazelohn/DSPSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141068327
git clone --depth 1 --no-tags https://github.com/mdhardenburgh/signalGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141525667
git clone --depth 1 --no-tags https://github.com/wintermao/ep3c120_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141769818
git clone --depth 1 --no-tags https://github.com/libertyeagle/pipeline_mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137381484
git clone --depth 1 --no-tags https://github.com/MoamenKhalaf/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137618071
git clone --depth 1 --no-tags https://github.com/chi-wei-fu-vi/gty_64_156_28G_ex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138225490
git clone --depth 1 --no-tags https://github.com/GandalFran/USAL-GII-compi-ContadorCuentaArbitraria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136702298
git clone --depth 1 --no-tags https://github.com/KyleLavorato/Simple-RISC-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136422019
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-07S-Pi-Estimator-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140495330
git clone --depth 1 --no-tags https://github.com/samlee916/CPE-64-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142374408
git clone --depth 1 --no-tags https://github.com/Wangld5/MultiCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138269070
git clone --depth 1 --no-tags https://github.com/Chiiip/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137690675
git clone --depth 1 --no-tags https://github.com/Aden-Q/Music-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137759797
git clone --depth 1 --no-tags https://github.com/RRShanbhag/12-bit-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140114672
git clone --depth 1 --no-tags https://github.com/LF-RoGu/Exam2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139641539
git clone --depth 1 --no-tags https://github.com/th-sato/verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139371449
git clone --depth 1 --no-tags https://github.com/TharunKumarReddy5/Blow-fish.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139692460
