{"version":"1.0.0","info":[["d:\\SCALA\\SRIO\\AD7606_B.v",[[[[["AD7606_B",[[6,0],[28,2]],[[6,7],[6,15]],[],["module"]],[[["ad_port_data",[[7,2],[7,34]],[[7,22],[7,34]],["AD7606_B"],["port","input"]],["ad_port_busy",[[8,2],[8,34]],[[8,22],[8,34]],["AD7606_B"],["port","input"]],["ad_port_frstdata",[[9,2],[9,38]],[[9,22],[9,38]],["AD7606_B"],["port","input"]],["ad_port_os",[[10,2],[10,32]],[[10,22],[10,32]],["AD7606_B"],["port","output"]],["ad_port_cs",[[11,2],[11,32]],[[11,22],[11,32]],["AD7606_B"],["port","output"]],["ad_port_rd",[[12,2],[12,32]],[[12,22],[12,32]],["AD7606_B"],["port","output"]],["ad_port_reset",[[13,2],[13,35]],[[13,22],[13,35]],["AD7606_B"],["port","output"]],["ad_port_convst",[[14,2],[14,36]],[[14,22],[14,36]],["AD7606_B"],["port","output"]],["ad_port_range",[[15,2],[15,35]],[[15,22],[15,35]],["AD7606_B"],["port","output"]],["ad_port_wr",[[16,2],[16,32]],[[16,22],[16,32]],["AD7606_B"],["port","output"]],["sample_en",[[17,2],[17,31]],[[17,22],[17,31]],["AD7606_B"],["port","input"]],["sample_data_0",[[18,2],[18,35]],[[18,22],[18,35]],["AD7606_B"],["port","output"]],["sample_data_1",[[19,2],[19,35]],[[19,22],[19,35]],["AD7606_B"],["port","output"]],["sample_data_2",[[20,2],[20,35]],[[20,22],[20,35]],["AD7606_B"],["port","output"]],["sample_data_3",[[21,2],[21,35]],[[21,22],[21,35]],["AD7606_B"],["port","output"]],["sample_data_4",[[22,2],[22,35]],[[22,22],[22,35]],["AD7606_B"],["port","output"]],["sample_data_5",[[23,2],[23,35]],[[23,22],[23,35]],["AD7606_B"],["port","output"]],["sample_data_6",[[24,2],[24,35]],[[24,22],[24,35]],["AD7606_B"],["port","output"]],["sample_data_7",[[25,2],[25,35]],[[25,22],[25,35]],["AD7606_B"],["port","output"]],["clk",[[26,2],[26,25]],[[26,22],[26,25]],["AD7606_B"],["port","input"]],["reset",[[27,2],[27,27]],[[27,22],[27,27]],["AD7606_B"],["port","input"]],["BOOT",[[29,2],[29,25]],[[29,13],[29,17]],["AD7606_B"],["localparam"]],["Wait_Start",[[30,2],[30,31]],[[30,13],[30,23]],["AD7606_B"],["localparam"]],["Convst_State",[[31,2],[31,33]],[[31,13],[31,25]],["AD7606_B"],["localparam"]],["Wait_Busy",[[32,2],[32,30]],[[32,13],[32,22]],["AD7606_B"],["localparam"]],["CsRd_State",[[33,2],[33,31]],[[33,13],[33,23]],["AD7606_B"],["localparam"]],["Wait_Frstdata",[[34,2],[34,34]],[[34,13],[34,26]],["AD7606_B"],["localparam"]],["Rd_Data_Low",[[35,2],[35,32]],[[35,13],[35,24]],["AD7606_B"],["localparam"]],["Rd_Data_High",[[36,2],[36,33]],[[36,13],[36,25]],["AD7606_B"],["localparam"]],["Wait_Dummy",[[37,2],[37,31]],[[37,13],[37,23]],["AD7606_B"],["localparam"]],["_zz__zz_1",[[39,2],[39,31]],[[39,22],[39,31]],["AD7606_B"],["variable","wire"]],["sample_clk",[[40,2],[40,32]],[[40,22],[40,32]],["AD7606_B"],["variable","reg"]],["timer_counter",[[41,2],[41,35]],[[41,22],[41,35]],["AD7606_B"],["variable","reg"]],["timer_reset",[[42,2],[42,33]],[[42,22],[42,33]],["AD7606_B"],["variable","reg"]],["timer_sample_clkToogleHit",[[43,2],[43,47]],[[43,22],[43,47]],["AD7606_B"],["variable","wire"]],["sample_area_cs",[[44,2],[44,36]],[[44,22],[44,36]],["AD7606_B"],["variable","reg"]],["sample_area_rd",[[45,2],[45,36]],[[45,22],[45,36]],["AD7606_B"],["variable","reg"]],["sample_area_convst",[[46,2],[46,40]],[[46,22],[46,40]],["AD7606_B"],["variable","reg"]],["sample_area_counter",[[47,2],[47,41]],[[47,22],[47,41]],["AD7606_B"],["variable","reg"]],["sample_area_data_0",[[48,2],[48,40]],[[48,22],[48,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_1",[[49,2],[49,40]],[[49,22],[49,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_2",[[50,2],[50,40]],[[50,22],[50,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_3",[[51,2],[51,40]],[[51,22],[51,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_4",[[52,2],[52,40]],[[52,22],[52,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_5",[[53,2],[53,40]],[[53,22],[53,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_6",[[54,2],[54,40]],[[54,22],[54,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_7",[[55,2],[55,40]],[[55,22],[55,40]],["AD7606_B"],["variable","reg"]],["sample_area_i",[[56,2],[56,35]],[[56,22],[56,35]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_wantExit",[[57,2],[57,46]],[[57,22],[57,46]],["AD7606_B"],["variable","wire"]],["sample_area_fsm_wantStart",[[58,2],[58,47]],[[58,22],[58,47]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_wantKill",[[59,2],[59,46]],[[59,22],[59,46]],["AD7606_B"],["variable","wire"]],["sample_area_fsm_stateReg",[[60,2],[60,46]],[[60,22],[60,46]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_stateNext",[[61,2],[61,47]],[[61,22],[61,47]],["AD7606_B"],["variable","reg"]],["when_AD7606_B_l69",[[62,2],[62,39]],[[62,22],[62,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l71",[[63,2],[63,39]],[[63,22],[63,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l73",[[64,2],[64,39]],[[64,22],[64,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l81",[[65,2],[65,39]],[[65,22],[65,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l112",[[66,2],[66,40]],[[66,22],[66,40]],["AD7606_B"],["variable","wire"]],["_zz_1",[[67,2],[67,27]],[[67,22],[67,27]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l126",[[68,2],[68,40]],[[68,22],[68,40]],["AD7606_B"],["variable","wire"]],["sample_area_fsm_stateReg_string",[[70,2],[70,45]],[[70,14],[70,45]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_stateNext_string",[[71,2],[71,46]],[[71,14],[71,46]],["AD7606_B"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\FiberTxStream.v",[[[[["FiberTxStream",[[11,0],[24,2]],[[11,7],[11,20]],[],["module"]],[[["reads_0_addr",[[12,2],[12,34]],[[12,22],[12,34]],["FiberTxStream"],["port","output"]],["reads_0_dataOut",[[13,2],[13,37]],[[13,22],[13,37]],["FiberTxStream"],["port","input"]],["reads_0_en",[[14,2],[14,32]],[[14,22],[14,32]],["FiberTxStream"],["port","output"]],["reads_1_addr",[[15,2],[15,34]],[[15,22],[15,34]],["FiberTxStream"],["port","output"]],["reads_1_dataOut",[[16,2],[16,37]],[[16,22],[16,37]],["FiberTxStream"],["port","input"]],["reads_1_en",[[17,2],[17,32]],[[17,22],[17,32]],["FiberTxStream"],["port","output"]],["reads_2_addr",[[18,2],[18,34]],[[18,22],[18,34]],["FiberTxStream"],["port","output"]],["reads_2_dataOut",[[19,2],[19,37]],[[19,22],[19,37]],["FiberTxStream"],["port","input"]],["reads_2_en",[[20,2],[20,32]],[[20,22],[20,32]],["FiberTxStream"],["port","output"]],["timer_tick",[[21,2],[21,32]],[[21,22],[21,32]],["FiberTxStream"],["port","input"]],["clk",[[22,2],[22,25]],[[22,22],[22,25]],["FiberTxStream"],["port","input"]],["reset",[[23,2],[23,27]],[[23,22],[23,27]],["FiberTxStream"],["port","input"]],["timer_1_io_clear",[[25,2],[25,38]],[[25,22],[25,38]],["FiberTxStream"],["variable","reg"]],["timer_1_io_full",[[26,2],[26,37]],[[26,22],[26,37]],["FiberTxStream"],["variable","wire"]],["timer_1_io_value",[[27,2],[27,38]],[[27,22],[27,38]],["FiberTxStream"],["variable","wire"]],["_zz_rd_data",[[28,2],[28,33]],[[28,22],[28,33]],["FiberTxStream"],["variable","reg"]],["when_FiberTxStream_l22",[[29,2],[29,44]],[[29,22],[29,44]],["FiberTxStream"],["variable","wire"]],["send_length",[[30,2],[30,33]],[[30,22],[30,33]],["FiberTxStream"],["variable","reg"]],["rd_addr",[[31,2],[31,29]],[[31,22],[31,29]],["FiberTxStream"],["variable","reg"]],["portcnt",[[32,2],[32,29]],[[32,22],[32,29]],["FiberTxStream"],["variable","reg"]],["rd_data",[[33,2],[33,29]],[[33,22],[33,29]],["FiberTxStream"],["variable","reg"]],["valid",[[34,2],[34,27]],[[34,22],[34,27]],["FiberTxStream"],["variable","reg"]],["fsm_wantExit",[[35,2],[35,34]],[[35,22],[35,34]],["FiberTxStream"],["variable","wire"]],["fsm_wantStart",[[36,2],[36,35]],[[36,22],[36,35]],["FiberTxStream"],["variable","reg"]],["fsm_wantKill",[[37,2],[37,34]],[[37,22],[37,34]],["FiberTxStream"],["variable","wire"]],["fsm_stateReg",[[38,2],[38,68]],[[38,56],[38,68]],["FiberTxStream"],["variable","reg"]],["fsm_stateNext",[[39,2],[39,69]],[[39,56],[39,69]],["FiberTxStream"],["variable","reg"]],["when_FiberTxStream_l53",[[40,2],[40,44]],[[40,22],[40,44]],["FiberTxStream"],["variable","wire"]],["when_FiberTxStream_l60",[[41,2],[41,44]],[[41,22],[41,44]],["FiberTxStream"],["variable","wire"]],["fsm_stateReg_string",[[43,2],[43,33]],[[43,14],[43,33]],["FiberTxStream"],["variable","reg"]],["fsm_stateNext_string",[[44,2],[44,34]],[[44,14],[44,34]],["FiberTxStream"],["variable","reg"]],["timer_1",[[48,2],[56,3]],[[48,8],[48,15]],["FiberTxStream"],["instance","Timer"]]]]],[["Timer",[[213,0],[221,2]],[[213,7],[213,12]],[],["module"]],[[["io_tick",[[214,2],[214,29]],[[214,22],[214,29]],["Timer"],["port","input"]],["io_clear",[[215,2],[215,30]],[[215,22],[215,30]],["Timer"],["port","input"]],["io_limit",[[216,2],[216,30]],[[216,22],[216,30]],["Timer"],["port","input"]],["io_full",[[217,2],[217,29]],[[217,22],[217,29]],["Timer"],["port","output"]],["io_value",[[218,2],[218,30]],[[218,22],[218,30]],["Timer"],["port","output"]],["clk",[[219,2],[219,25]],[[219,22],[219,25]],["Timer"],["port","input"]],["reset",[[220,2],[220,27]],[[220,22],[220,27]],["Timer"],["port","input"]],["_zz_counter",[[222,2],[222,33]],[[222,22],[222,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[223,2],[223,35]],[[223,22],[223,35]],["Timer"],["variable","wire"]],["counter",[[224,2],[224,29]],[[224,22],[224,29]],["Timer"],["variable","reg"]],["limitHit",[[225,2],[225,30]],[[225,22],[225,30]],["Timer"],["variable","wire"]],["inhibitFull",[[226,2],[226,33]],[[226,22],[226,33]],["Timer"],["variable","reg"]]]]]],null,null,null,[["fsm_enumDefinition_binary_sequential_type",[[4,0],[5,0]],[[4,8],[4,49]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_BOOT",[[5,0],[6,0]],[[5,8],[5,53]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_Wait_Start",[[6,0],[7,0]],[[6,8],[6,59]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_Send_Data",[[7,0],[8,0]],[[7,8],[7,58]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_End",[[8,0],[11,0]],[[8,8],[8,52]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\FiberTxTest.v",[[[[["FiberTxTest",[[5,0],[12,2]],[[5,7],[5,18]],[],["module"]],[[["output_valid",[[6,2],[6,34]],[[6,22],[6,34]],["FiberTxTest"],["port","output"]],["output_ready",[[7,2],[7,34]],[[7,22],[7,34]],["FiberTxTest"],["port","input"]],["output_payload_last",[[8,2],[8,41]],[[8,22],[8,41]],["FiberTxTest"],["port","output"]],["output_payload_fragment",[[9,2],[9,45]],[[9,22],[9,45]],["FiberTxTest"],["port","output"]],["clk",[[10,2],[10,25]],[[10,22],[10,25]],["FiberTxTest"],["port","input"]],["reset",[[11,2],[11,27]],[[11,22],[11,27]],["FiberTxTest"],["port","input"]],["fiberregif_1_output_enable",[[14,2],[14,48]],[[14,22],[14,48]],["FiberTxTest"],["variable","wire"]],["fiberregif_1_receive_done",[[15,2],[15,47]],[[15,22],[15,47]],["FiberTxTest"],["variable","wire"]],["fiberregif_1_simplebus_RDATA",[[16,2],[16,50]],[[16,22],[16,50]],["FiberTxTest"],["variable","wire"]],["fiberregif_1_AD5544_DATA_0",[[17,2],[17,48]],[[17,22],[17,48]],["FiberTxTest"],["variable","wire"]],["fiberregif_1_AD5544_DATA_1",[[18,2],[18,48]],[[18,22],[18,48]],["FiberTxTest"],["variable","wire"]],["fiberregif_1_AD5544_DATA_2",[[19,2],[19,48]],[[19,22],[19,48]],["FiberTxTest"],["variable","wire"]],["fiberregif_1_AD5544_DATA_3",[[20,2],[20,48]],[[20,22],[20,48]],["FiberTxTest"],["variable","wire"]],["fiberregif_1_AD5544_0_Triger",[[21,2],[21,50]],[[21,22],[21,50]],["FiberTxTest"],["variable","wire"]],["fibertxsimplebus_1_output_valid",[[22,2],[22,53]],[[22,22],[22,53]],["FiberTxTest"],["variable","wire"]],["fibertxsimplebus_1_output_payload_last",[[23,2],[23,60]],[[23,22],[23,60]],["FiberTxTest"],["variable","wire"]],["fibertxsimplebus_1_output_payload_fragment",[[24,2],[24,64]],[[24,22],[24,64]],["FiberTxTest"],["variable","wire"]],["fibertxsimplebus_1_RENABLE",[[25,2],[25,48]],[[25,22],[25,48]],["FiberTxTest"],["variable","wire"]],["fibertxsimplebus_1_RADDR",[[26,2],[26,46]],[[26,22],[26,46]],["FiberTxTest"],["variable","wire"]],["fiberregif_1",[[28,2],[44,3]],[[28,13],[28,25]],["FiberTxTest"],["instance","FiberRegif"]],["fibertxsimplebus_1",[[45,2],[56,3]],[[45,19],[45,37]],["FiberTxTest"],["instance","FiberTxSimpleBus"]]]]],[["FiberTxSimpleBus",[[63,0],[74,2]],[[63,7],[63,23]],[],["module"]],[[["output_valid",[[64,2],[64,34]],[[64,22],[64,34]],["FiberTxSimpleBus"],["port","output"]],["output_ready",[[65,2],[65,34]],[[65,22],[65,34]],["FiberTxSimpleBus"],["port","input"]],["output_payload_last",[[66,2],[66,41]],[[66,22],[66,41]],["FiberTxSimpleBus"],["port","output"]],["output_payload_fragment",[[67,2],[67,45]],[[67,22],[67,45]],["FiberTxSimpleBus"],["port","output"]],["RENABLE",[[68,2],[68,29]],[[68,22],[68,29]],["FiberTxSimpleBus"],["port","output"]],["RADDR",[[69,2],[69,27]],[[69,22],[69,27]],["FiberTxSimpleBus"],["port","output"]],["RDATA",[[70,2],[70,27]],[[70,22],[70,27]],["FiberTxSimpleBus"],["port","input"]],["timer_tick",[[71,2],[71,32]],[[71,22],[71,32]],["FiberTxSimpleBus"],["port","input"]],["clk",[[72,2],[72,25]],[[72,22],[72,25]],["FiberTxSimpleBus"],["port","input"]],["reset",[[73,2],[73,27]],[[73,22],[73,27]],["FiberTxSimpleBus"],["port","input"]],["fsm_enumDef_BOOT",[[75,2],[75,37]],[[75,13],[75,29]],["FiberTxSimpleBus"],["localparam"]],["fsm_enumDef_Wait_Start",[[76,2],[76,43]],[[76,13],[76,35]],["FiberTxSimpleBus"],["localparam"]],["fsm_enumDef_Send_Data",[[77,2],[77,42]],[[77,13],[77,34]],["FiberTxSimpleBus"],["localparam"]],["fsm_enumDef_End_1",[[78,2],[78,38]],[[78,13],[78,30]],["FiberTxSimpleBus"],["localparam"]],["timer_1_io_clear",[[80,2],[80,38]],[[80,22],[80,38]],["FiberTxSimpleBus"],["variable","reg"]],["timer_1_io_full",[[81,2],[81,37]],[[81,22],[81,37]],["FiberTxSimpleBus"],["variable","wire"]],["timer_1_io_value",[[82,2],[82,38]],[[82,22],[82,38]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_push_ready",[[83,2],[83,48]],[[83,22],[83,48]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_pop_valid",[[84,2],[84,47]],[[84,22],[84,47]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_pop_payload",[[85,2],[85,49]],[[85,22],[85,49]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_occupancy",[[86,2],[86,47]],[[86,22],[86,47]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_availability",[[87,2],[87,50]],[[87,22],[87,50]],["FiberTxSimpleBus"],["variable","wire"]],["RENABLE_1",[[88,2],[88,31]],[[88,22],[88,31]],["FiberTxSimpleBus"],["variable","reg"]],["RADDR_1",[[89,2],[89,29]],[[89,22],[89,29]],["FiberTxSimpleBus"],["variable","reg"]],["RDATA_1",[[90,2],[90,29]],[[90,22],[90,29]],["FiberTxSimpleBus"],["variable","reg"]],["send_length",[[91,2],[91,33]],[[91,22],[91,33]],["FiberTxSimpleBus"],["variable","reg"]],["when_FiberTxSimpleBus_l30",[[92,2],[92,47]],[[92,22],[92,47]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_wantExit",[[93,2],[93,34]],[[93,22],[93,34]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_wantStart",[[94,2],[94,35]],[[94,22],[94,35]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_wantKill",[[95,2],[95,34]],[[95,22],[95,34]],["FiberTxSimpleBus"],["variable","wire"]],["RENABLE_1_regNext",[[96,2],[96,39]],[[96,22],[96,39]],["FiberTxSimpleBus"],["variable","reg"]],["output_fire",[[97,2],[97,33]],[[97,22],[97,33]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_stateReg",[[98,2],[98,34]],[[98,22],[98,34]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_stateNext",[[99,2],[99,35]],[[99,22],[99,35]],["FiberTxSimpleBus"],["variable","reg"]],["when_FiberTxSimpleBus_l53",[[100,2],[100,47]],[[100,22],[100,47]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_stateReg_string",[[102,2],[102,32]],[[102,13],[102,32]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_stateNext_string",[[103,2],[103,33]],[[103,13],[103,33]],["FiberTxSimpleBus"],["variable","reg"]],["timer_1",[[107,2],[115,3]],[[107,8],[107,15]],["FiberTxSimpleBus"],["instance","Timer"]],["streamfifo_1",[[116,2],[128,3]],[[116,13],[116,25]],["FiberTxSimpleBus"],["instance","StreamFifo"]]]]],[["FiberRegif",[[250,0],[266,2]],[[250,7],[250,17]],[],["module"]],[[["simplebus_RADDR",[[251,2],[251,37]],[[251,22],[251,37]],["FiberRegif"],["port","input"]],["simplebus_RDATA",[[252,2],[252,37]],[[252,22],[252,37]],["FiberRegif"],["port","output"]],["simplebus_RENABLE",[[253,2],[253,39]],[[253,22],[253,39]],["FiberRegif"],["port","input"]],["simplebus_WADDR",[[254,2],[254,37]],[[254,22],[254,37]],["FiberRegif"],["port","input"]],["simplebus_WDATA",[[255,2],[255,37]],[[255,22],[255,37]],["FiberRegif"],["port","input"]],["simplebus_WENABLE",[[256,2],[256,39]],[[256,22],[256,39]],["FiberRegif"],["port","input"]],["output_enable",[[257,2],[257,35]],[[257,22],[257,35]],["FiberRegif"],["port","input"]],["receive_done",[[258,2],[258,34]],[[258,22],[258,34]],["FiberRegif"],["port","input"]],["AD5544_DATA_0",[[259,2],[259,35]],[[259,22],[259,35]],["FiberRegif"],["port","reg"]],["AD5544_DATA_1",[[260,2],[260,35]],[[260,22],[260,35]],["FiberRegif"],["port","reg"]],["AD5544_DATA_2",[[261,2],[261,35]],[[261,22],[261,35]],["FiberRegif"],["port","reg"]],["AD5544_DATA_3",[[262,2],[262,35]],[[262,22],[262,35]],["FiberRegif"],["port","reg"]],["AD5544_0_Triger",[[263,2],[263,37]],[[263,22],[263,37]],["FiberRegif"],["port","output"]],["clk",[[264,2],[264,25]],[[264,22],[264,25]],["FiberRegif"],["port","input"]],["reset",[[265,2],[265,27]],[[265,22],[265,27]],["FiberRegif"],["port","input"]],["busslave_readError",[[268,2],[268,40]],[[268,22],[268,40]],["FiberRegif"],["variable","reg"]],["busslave_readData",[[269,2],[269,39]],[[269,22],[269,39]],["FiberRegif"],["variable","reg"]],["HEADER",[[270,2],[270,28]],[[270,22],[270,28]],["FiberRegif"],["variable","wire"]],["VERSION",[[271,2],[271,29]],[[271,22],[271,29]],["FiberRegif"],["variable","wire"]],["SEND_CNT",[[272,2],[272,30]],[[272,22],[272,30]],["FiberRegif"],["variable","wire"]],["when_RegInst_l153",[[273,2],[273,39]],[[273,22],[273,39]],["FiberRegif"],["variable","wire"]],["AD5544_DATA_0_TEMP",[[274,2],[274,40]],[[274,22],[274,40]],["FiberRegif"],["variable","reg"]],["AD5544_DATA_1_TEMP",[[275,2],[275,40]],[[275,22],[275,40]],["FiberRegif"],["variable","reg"]],["DATA_TEMP0_isWriting",[[276,2],[276,42]],[[276,22],[276,42]],["FiberRegif"],["variable","reg"]],["when_RegInst_l153_1",[[277,2],[277,41]],[[277,22],[277,41]],["FiberRegif"],["variable","wire"]],["AD5544_DATA_2_TEMP",[[278,2],[278,40]],[[278,22],[278,40]],["FiberRegif"],["variable","reg"]],["AD5544_DATA_3_TEMP",[[279,2],[279,40]],[[279,22],[279,40]],["FiberRegif"],["variable","reg"]],["DATA_TEMP1_isWriting",[[280,2],[280,42]],[[280,22],[280,42]],["FiberRegif"],["variable","reg"]],["Triger_0",[[281,2],[281,30]],[[281,22],[281,30]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_1",[[282,2],[282,38]],[[282,22],[282,38]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_1_1",[[283,2],[283,40]],[[283,22],[283,40]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_2",[[284,2],[284,38]],[[284,22],[284,38]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_1_2",[[285,2],[285,40]],[[285,22],[285,40]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_2_1",[[286,2],[286,40]],[[286,22],[286,40]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_3",[[287,2],[287,38]],[[287,22],[287,38]],["FiberRegif"],["variable","reg"]]]]],[["StreamFifo",[[394,0],[406,2]],[[394,7],[394,17]],[],["module"]],[[["io_push_valid",[[395,2],[395,35]],[[395,22],[395,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[396,2],[396,35]],[[396,22],[396,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[397,2],[397,37]],[[397,22],[397,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[398,2],[398,34]],[[398,22],[398,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[399,2],[399,34]],[[399,22],[399,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[400,2],[400,36]],[[400,22],[400,36]],["StreamFifo"],["port","output"]],["io_flush",[[401,2],[401,30]],[[401,22],[401,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[402,2],[402,34]],[[402,22],[402,34]],["StreamFifo"],["port","reg"]],["io_availability",[[403,2],[403,37]],[[403,22],[403,37]],["StreamFifo"],["port","reg"]],["clk",[[404,2],[404,25]],[[404,22],[404,25]],["StreamFifo"],["port","input"]],["reset",[[405,2],[405,27]],[[405,22],[405,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[408,2],[408,41]],[[408,22],[408,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[409,2],[409,49]],[[409,22],[409,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[410,2],[410,51]],[[410,22],[410,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[411,2],[411,48]],[[411,22],[411,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[412,2],[412,50]],[[412,22],[412,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[413,2],[413,40]],[[413,22],[413,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[414,2],[414,40]],[[414,22],[414,40]],["StreamFifo"],["variable","wire"]],["_zz_io_occupancy",[[415,2],[415,38]],[[415,22],[415,38]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[416,2],[416,41]],[[416,22],[416,41]],["StreamFifo"],["variable","wire"]],["_zz_io_availability_1",[[417,2],[417,43]],[[417,22],[417,43]],["StreamFifo"],["variable","wire"]],["_zz_io_availability_2",[[418,2],[418,43]],[[418,22],[418,43]],["StreamFifo"],["variable","wire"]],["_zz_1",[[419,2],[419,27]],[[419,22],[419,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[420,2],[420,49]],[[420,22],[420,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[421,2],[421,45]],[[421,22],[421,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[422,2],[422,45]],[[422,22],[422,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[423,2],[423,41]],[[423,22],[423,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[424,2],[424,53]],[[424,22],[424,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[425,2],[425,48]],[[425,22],[425,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[426,2],[426,48]],[[426,22],[426,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[427,2],[427,44]],[[427,22],[427,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[428,2],[428,44]],[[428,22],[428,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[429,2],[429,40]],[[429,22],[429,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[430,2],[430,52]],[[430,22],[430,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[431,2],[431,47]],[[431,22],[431,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[432,2],[432,36]],[[432,22],[432,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[433,2],[433,43]],[[433,22],[433,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[434,2],[434,35]],[[434,22],[434,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[435,2],[435,35]],[[435,22],[435,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[436,2],[436,33]],[[436,22],[436,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[437,2],[437,32]],[[437,22],[437,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[438,2],[438,38]],[[438,22],[438,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l946",[[439,2],[439,38]],[[439,22],[439,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[440,2],[440,34]],[[440,22],[440,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[441,2],[441,28]],[[441,13],[441,22]],["StreamFifo"],["variable","reg"]]]]],[["Timer",[[573,0],[581,2]],[[573,7],[573,12]],[],["module"]],[[["io_tick",[[574,2],[574,29]],[[574,22],[574,29]],["Timer"],["port","input"]],["io_clear",[[575,2],[575,30]],[[575,22],[575,30]],["Timer"],["port","input"]],["io_limit",[[576,2],[576,30]],[[576,22],[576,30]],["Timer"],["port","input"]],["io_full",[[577,2],[577,29]],[[577,22],[577,29]],["Timer"],["port","output"]],["io_value",[[578,2],[578,30]],[[578,22],[578,30]],["Timer"],["port","output"]],["clk",[[579,2],[579,25]],[[579,22],[579,25]],["Timer"],["port","input"]],["reset",[[580,2],[580,27]],[[580,22],[580,27]],["Timer"],["port","input"]],["_zz_counter",[[583,2],[583,33]],[[583,22],[583,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[584,2],[584,35]],[[584,22],[584,35]],["Timer"],["variable","wire"]],["counter",[[585,2],[585,29]],[[585,22],[585,29]],["Timer"],["variable","reg"]],["limitHit",[[586,2],[586,30]],[[586,22],[586,30]],["Timer"],["variable","wire"]],["inhibitFull",[[587,2],[587,33]],[[587,22],[587,33]],["Timer"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\GSSL_TX_TEST.v",[[[[["GSSL_TX_TEST",[[5,0],[15,2]],[[5,7],[5,19]],[],["module"]],[[["GSSL_REFCLK",[[6,2],[6,33]],[[6,22],[6,33]],["GSSL_TX_TEST"],["port","input"]],["rst_in",[[7,2],[7,28]],[[7,22],[7,28]],["GSSL_TX_TEST"],["port","input"]],["GSSL_TXCT0",[[8,2],[8,32]],[[8,22],[8,32]],["GSSL_TX_TEST"],["port","output"]],["GSSL_TXD",[[9,2],[9,30]],[[9,22],[9,30]],["GSSL_TX_TEST"],["port","output"]],["writes_addr",[[10,2],[10,33]],[[10,22],[10,33]],["GSSL_TX_TEST"],["port","output"]],["writes_dataIn",[[11,2],[11,35]],[[11,22],[11,35]],["GSSL_TX_TEST"],["port","output"]],["writes_en",[[12,2],[12,31]],[[12,22],[12,31]],["GSSL_TX_TEST"],["port","output"]],["writes_we",[[13,2],[13,31]],[[13,22],[13,31]],["GSSL_TX_TEST"],["port","output"]],["rx_led",[[14,2],[14,28]],[[14,22],[14,28]],["GSSL_TX_TEST"],["port","output"]],["gssl_area_gssl_tx_module_reads_dataOut",[[17,2],[17,60]],[[17,22],[17,60]],["GSSL_TX_TEST"],["variable","wire"]],["_zz_gssl_area_rams_port0",[[18,2],[18,46]],[[18,22],[18,46]],["GSSL_TX_TEST"],["variable","reg"]],["gssl_area_gssl_tx_module_GSSL_TXCT0",[[19,2],[19,57]],[[19,22],[19,57]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_tx_module_GSSL_TXD",[[20,2],[20,55]],[[20,22],[20,55]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_tx_module_reads_addr",[[21,2],[21,57]],[[21,22],[21,57]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_tx_module_reads_en",[[22,2],[22,55]],[[22,22],[22,55]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_rx_module_writes_addr",[[23,2],[23,58]],[[23,22],[23,58]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_rx_module_writes_en",[[24,2],[24,56]],[[24,22],[24,56]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_rx_module_writes_dataIn",[[25,2],[25,60]],[[25,22],[25,60]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_rx_module_writes_we",[[26,2],[26,56]],[[26,22],[26,56]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_rx_module_rx_frame_done",[[27,2],[27,60]],[[27,22],[27,60]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_rx_module_rx_error",[[28,2],[28,55]],[[28,22],[28,55]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_rx_module_rx_frame_head_data",[[29,2],[29,65]],[[29,22],[29,65]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_gssl_rx_module_rx_led",[[30,2],[30,53]],[[30,22],[30,53]],["GSSL_TX_TEST"],["variable","wire"]],["_zz_reads_dataOut",[[31,2],[31,39]],[[31,22],[31,39]],["GSSL_TX_TEST"],["variable","wire"]],["gssl_area_rams",[[32,2],[32,35]],[[32,13],[32,27]],["GSSL_TX_TEST"],["variable","reg"]],["gssl_area_gssl_tx_module",[[43,2],[53,3]],[[43,17],[43,41]],["GSSL_TX_TEST"],["instance","GSSL_TX_MOUDLE"]],["gssl_area_gssl_rx_module",[[54,2],[67,3]],[[54,17],[54,41]],["GSSL_TX_TEST"],["instance","GSSL_RX_MOUDLE"]]]]],[["GSSL_RX_MOUDLE",[[80,0],[93,2]],[[80,7],[80,21]],[],["module"]],[[["GSSL_RXCLK",[[81,2],[81,32]],[[81,22],[81,32]],["GSSL_RX_MOUDLE"],["port","input"]],["rst_in",[[82,2],[82,28]],[[82,22],[82,28]],["GSSL_RX_MOUDLE"],["port","input"]],["GSSL_RXST0",[[83,2],[83,32]],[[83,22],[83,32]],["GSSL_RX_MOUDLE"],["port","input"]],["GSSL_RXD",[[84,2],[84,30]],[[84,22],[84,30]],["GSSL_RX_MOUDLE"],["port","input"]],["writes_addr",[[85,2],[85,33]],[[85,22],[85,33]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_dataIn",[[86,2],[86,35]],[[86,22],[86,35]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_en",[[87,2],[87,31]],[[87,22],[87,31]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_we",[[88,2],[88,31]],[[88,22],[88,31]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_frame_done",[[89,2],[89,35]],[[89,22],[89,35]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_error",[[90,2],[90,30]],[[90,22],[90,30]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_frame_head_data",[[91,2],[91,40]],[[91,22],[91,40]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_led",[[92,2],[92,28]],[[92,22],[92,28]],["GSSL_RX_MOUDLE"],["port","output"]],["gssl_area_gsslrxreceiver_decode_k",[[95,2],[95,55]],[[95,22],[95,55]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_dpram_data",[[96,2],[96,60]],[[96,22],[96,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_dpram_waddress",[[97,2],[97,64]],[[97,22],[97,64]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_dpram_wr",[[98,2],[98,58]],[[98,22],[98,58]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_head_data",[[99,2],[99,65]],[[99,22],[99,65]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_atc_status_data",[[100,2],[100,65]],[[100,22],[100,65]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_ttc_trigger",[[101,2],[101,61]],[[101,22],[101,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_atc_trigger",[[102,2],[102,61]],[[102,22],[102,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_busy",[[103,2],[103,60]],[[103,22],[103,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_done",[[104,2],[104,60]],[[104,22],[104,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_len_err",[[105,2],[105,63]],[[105,22],[105,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_chs_err",[[106,2],[106,63]],[[106,22],[106,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_scd_err",[[107,2],[107,63]],[[107,22],[107,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_state_debug",[[108,2],[108,61]],[[108,22],[108,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gssl_rx_led_rx_led",[[109,2],[109,50]],[[109,22],[109,50]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver",[[111,2],[130,3]],[[111,19],[111,43]],["GSSL_RX_MOUDLE"],["instance","GSSL_RX_Receiver"]],["gssl_area_gssl_rx_led",[[131,2],[136,3]],[[131,14],[131,35]],["GSSL_RX_MOUDLE"],["instance","GSSL_RX_LED"]]]]],[["GSSL_TX_MOUDLE",[[149,0],[159,2]],[[149,7],[149,21]],[],["module"]],[[["GSSL_REFCLK",[[150,2],[150,33]],[[150,22],[150,33]],["GSSL_TX_MOUDLE"],["port","input"]],["rst_in",[[151,2],[151,28]],[[151,22],[151,28]],["GSSL_TX_MOUDLE"],["port","input"]],["timer_tick",[[152,2],[152,32]],[[152,22],[152,32]],["GSSL_TX_MOUDLE"],["port","input"]],["GSSL_TXCT0",[[153,2],[153,32]],[[153,22],[153,32]],["GSSL_TX_MOUDLE"],["port","reg"]],["GSSL_TXD",[[154,2],[154,30]],[[154,22],[154,30]],["GSSL_TX_MOUDLE"],["port","output"]],["tx_frame_head_data",[[155,2],[155,40]],[[155,22],[155,40]],["GSSL_TX_MOUDLE"],["port","input"]],["reads_addr",[[156,2],[156,32]],[[156,22],[156,32]],["GSSL_TX_MOUDLE"],["port","output"]],["reads_dataOut",[[157,2],[157,35]],[[157,22],[157,35]],["GSSL_TX_MOUDLE"],["port","input"]],["reads_en",[[158,2],[158,30]],[[158,22],[158,30]],["GSSL_TX_MOUDLE"],["port","output"]],["gssl_area_timer_io_clear",[[161,2],[161,46]],[[161,22],[161,46]],["GSSL_TX_MOUDLE"],["variable","reg"]],["gssl_area_timer_io_full",[[162,2],[162,45]],[[162,22],[162,45]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_timer_io_value",[[163,2],[163,46]],[[163,22],[163,46]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_dpram_raddress",[[164,2],[164,67]],[[164,22],[164,67]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_encode_k",[[165,2],[165,58]],[[165,22],[165,58]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_encode_data",[[166,2],[166,61]],[[166,22],[166,61]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_frame_busy",[[167,2],[167,63]],[[167,22],[167,63]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_frame_done",[[168,2],[168,63]],[[168,22],[168,63]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_dpram_rd",[[169,2],[169,61]],[[169,22],[169,61]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_state_debug",[[170,2],[170,64]],[[170,22],[170,64]],["GSSL_TX_MOUDLE"],["variable","wire"]],["when_CYP1401_l161",[[171,2],[171,39]],[[171,22],[171,39]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_timer",[[173,2],[181,3]],[[173,8],[173,23]],["GSSL_TX_MOUDLE"],["instance","Timer"]],["gssl_area_gssltxtransmitter",[[182,2],[199,3]],[[182,22],[182,49]],["GSSL_TX_MOUDLE"],["instance","GSSL_TX_Transmitter"]]]]],[["GSSL_RX_LED",[[220,0],[225,2]],[[220,7],[220,18]],[],["module"]],[[["trig",[[221,2],[221,26]],[[221,22],[221,26]],["GSSL_RX_LED"],["port","input"]],["rx_led",[[222,2],[222,28]],[[222,22],[222,28]],["GSSL_RX_LED"],["port","output"]],["GSSL_RXCLK",[[223,2],[223,32]],[[223,22],[223,32]],["GSSL_RX_LED"],["port","input"]],["rst_in",[[224,2],[224,28]],[[224,22],[224,28]],["GSSL_RX_LED"],["port","input"]],["counter",[[227,2],[227,29]],[[227,22],[227,29]],["GSSL_RX_LED"],["variable","reg"]],["when_CYP1401_l197",[[228,2],[228,39]],[[228,22],[228,39]],["GSSL_RX_LED"],["variable","wire"]]]]],[["Timer",[[249,0],[257,2]],[[249,7],[249,12]],[],["module"]],[[["io_tick",[[250,2],[250,29]],[[250,22],[250,29]],["Timer"],["port","input"]],["io_clear",[[251,2],[251,30]],[[251,22],[251,30]],["Timer"],["port","input"]],["io_limit",[[252,2],[252,30]],[[252,22],[252,30]],["Timer"],["port","input"]],["io_full",[[253,2],[253,29]],[[253,22],[253,29]],["Timer"],["port","output"]],["io_value",[[254,2],[254,30]],[[254,22],[254,30]],["Timer"],["port","output"]],["GSSL_REFCLK",[[255,2],[255,33]],[[255,22],[255,33]],["Timer"],["port","input"]],["rst_in",[[256,2],[256,28]],[[256,22],[256,28]],["Timer"],["port","input"]],["_zz_counter",[[259,2],[259,33]],[[259,22],[259,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[260,2],[260,35]],[[260,22],[260,35]],["Timer"],["variable","wire"]],["counter",[[261,2],[261,29]],[[261,22],[261,29]],["Timer"],["variable","reg"]],["limitHit",[[262,2],[262,30]],[[262,22],[262,30]],["Timer"],["variable","wire"]],["inhibitFull",[[263,2],[263,33]],[[263,22],[263,33]],["Timer"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\GSSL_MODULE.v",[[[[["GSSL_MODULE",[[5,0],[61,2]],[[5,7],[5,18]],[],["module"]],[[["clk",[[6,2],[6,25]],[[6,22],[6,25]],["GSSL_MODULE"],["port","input"]],["reset",[[7,2],[7,27]],[[7,22],[7,27]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_A_LOS",[[8,2],[8,40]],[[8,22],[8,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_B_LOS",[[9,2],[9,40]],[[9,22],[9,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_C_LOS",[[10,2],[10,40]],[[10,22],[10,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_A_TXFAULT",[[11,2],[11,44]],[[11,22],[11,44]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_B_TXFAULT",[[12,2],[12,44]],[[12,22],[12,44]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_C_TXFAULT",[[13,2],[13,44]],[[13,22],[13,44]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_REFCLK_ABCD",[[14,2],[14,46]],[[14,22],[14,46]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_INSEL_A",[[15,2],[15,42]],[[15,22],[15,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_INSEL_B",[[16,2],[16,42]],[[16,22],[16,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_INSEL_C",[[17,2],[17,42]],[[17,22],[17,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXOPA",[[18,2],[18,40]],[[18,22],[18,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXOPB",[[19,2],[19,40]],[[19,22],[19,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXOPC",[[20,2],[20,40]],[[20,22],[20,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_SPDSEL_ABCD",[[21,2],[21,46]],[[21,22],[21,46]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_LPEN_ABCD",[[22,2],[22,44]],[[22,22],[22,44]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TRSTZ_N_ABCD",[[23,2],[23,47]],[[23,22],[23,47]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_MODE_A",[[24,2],[24,41]],[[24,22],[24,41]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_MODE_B",[[25,2],[25,41]],[[25,22],[25,41]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_MODE_C",[[26,2],[26,41]],[[26,22],[26,41]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_RXCLK_A",[[27,2],[27,42]],[[27,22],[27,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXST0_A",[[28,2],[28,42]],[[28,22],[28,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXD_A",[[29,2],[29,40]],[[29,22],[29,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_TXCT0_A",[[30,2],[30,42]],[[30,22],[30,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXD_A",[[31,2],[31,40]],[[31,22],[31,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_RXCLK_B",[[32,2],[32,42]],[[32,22],[32,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXST0_B",[[33,2],[33,42]],[[33,22],[33,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXD_B",[[34,2],[34,40]],[[34,22],[34,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_TXCT0_B",[[35,2],[35,42]],[[35,22],[35,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXD_B",[[36,2],[36,40]],[[36,22],[36,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_RXCLK_C",[[37,2],[37,42]],[[37,22],[37,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXST0_C",[[38,2],[38,42]],[[38,22],[38,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXD_C",[[39,2],[39,40]],[[39,22],[39,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_TXCT0_C",[[40,2],[40,42]],[[40,22],[40,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXD_C",[[41,2],[41,40]],[[41,22],[41,40]],["GSSL_MODULE"],["port","output"]],["vme_data_0",[[42,2],[42,32]],[[42,22],[42,32]],["GSSL_MODULE"],["port","input"]],["vme_data_1",[[43,2],[43,32]],[[43,22],[43,32]],["GSSL_MODULE"],["port","input"]],["vme_data_2",[[44,2],[44,32]],[[44,22],[44,32]],["GSSL_MODULE"],["port","input"]],["vme_data_3",[[45,2],[45,32]],[[45,22],[45,32]],["GSSL_MODULE"],["port","input"]],["vme_data_4",[[46,2],[46,32]],[[46,22],[46,32]],["GSSL_MODULE"],["port","input"]],["vme_data_5",[[47,2],[47,32]],[[47,22],[47,32]],["GSSL_MODULE"],["port","input"]],["sensor_data_0",[[48,2],[48,35]],[[48,22],[48,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_1",[[49,2],[49,35]],[[49,22],[49,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_2",[[50,2],[50,35]],[[50,22],[50,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_3",[[51,2],[51,35]],[[51,22],[51,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_4",[[52,2],[52,35]],[[52,22],[52,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_5",[[53,2],[53,35]],[[53,22],[53,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_6",[[54,2],[54,35]],[[54,22],[54,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_7",[[55,2],[55,35]],[[55,22],[55,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_8",[[56,2],[56,35]],[[56,22],[56,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_9",[[57,2],[57,35]],[[57,22],[57,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_10",[[58,2],[58,36]],[[58,22],[58,36]],["GSSL_MODULE"],["port","output"]],["sensor_data_11",[[59,2],[59,36]],[[59,22],[59,36]],["GSSL_MODULE"],["port","output"]],["rx_led",[[60,2],[60,28]],[[60,22],[60,28]],["GSSL_MODULE"],["port","output"]],["gssl_txarea_timer_A_io_tick",[[63,2],[63,49]],[[63,22],[63,49]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_A_io_clear",[[64,2],[64,50]],[[64,22],[64,50]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_timer_B_io_tick",[[65,2],[65,49]],[[65,22],[65,49]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_B_io_clear",[[66,2],[66,50]],[[66,22],[66,50]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_tx_c_reads_dataOut",[[67,2],[67,57]],[[67,22],[67,57]],["GSSL_MODULE"],["variable","wire"]],["_zz_gssl_txarea_roms_port0",[[68,2],[68,48]],[[68,22],[68,48]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_cyp1401_init_GSSL_INSEL_A",[[69,2],[69,59]],[[69,22],[69,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_INSEL_B",[[70,2],[70,59]],[[70,22],[70,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_INSEL_C",[[71,2],[71,59]],[[71,22],[71,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TXOPA",[[72,2],[72,57]],[[72,22],[72,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TXOPB",[[73,2],[73,57]],[[73,22],[73,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TXOPC",[[74,2],[74,57]],[[74,22],[74,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_SPDSEL_ABCD",[[75,2],[75,63]],[[75,22],[75,63]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_LPEN_ABCD",[[76,2],[76,61]],[[76,22],[76,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TRSTZ_N_ABCD",[[77,2],[77,64]],[[77,22],[77,64]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_MODE_A",[[78,2],[78,58]],[[78,22],[78,58]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_MODE_B",[[79,2],[79,58]],[[79,22],[79,58]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_MODE_C",[[80,2],[80,58]],[[80,22],[80,58]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_A_io_full",[[81,2],[81,49]],[[81,22],[81,49]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_A_io_value",[[82,2],[82,50]],[[82,22],[82,50]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_GSSL_TXCT0",[[83,2],[83,54]],[[83,22],[83,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_GSSL_TXD",[[84,2],[84,52]],[[84,22],[84,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_reads_addr",[[85,2],[85,54]],[[85,22],[85,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_reads_en",[[86,2],[86,52]],[[86,22],[86,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_B_io_full",[[87,2],[87,49]],[[87,22],[87,49]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_B_io_value",[[88,2],[88,50]],[[88,22],[88,50]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_GSSL_TXCT0",[[89,2],[89,54]],[[89,22],[89,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_GSSL_TXD",[[90,2],[90,52]],[[90,22],[90,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_reads_addr",[[91,2],[91,54]],[[91,22],[91,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_reads_en",[[92,2],[92,52]],[[92,22],[92,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_GSSL_TXCT0",[[93,2],[93,54]],[[93,22],[93,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_GSSL_TXD",[[94,2],[94,52]],[[94,22],[94,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_reads_addr",[[95,2],[95,54]],[[95,22],[95,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_reads_en",[[96,2],[96,52]],[[96,22],[96,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_addr",[[97,2],[97,59]],[[97,22],[97,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_en",[[98,2],[98,57]],[[98,22],[98,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_dataIn",[[99,2],[99,61]],[[99,22],[99,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_we",[[100,2],[100,57]],[[100,22],[100,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_frame_done",[[101,2],[101,61]],[[101,22],[101,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_ttc_trigger",[[102,2],[102,62]],[[102,22],[102,62]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_error",[[103,2],[103,56]],[[103,22],[103,56]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_frame_head_data",[[104,2],[104,66]],[[104,22],[104,66]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_led",[[105,2],[105,54]],[[105,22],[105,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_addr",[[106,2],[106,59]],[[106,22],[106,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_en",[[107,2],[107,57]],[[107,22],[107,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_dataIn",[[108,2],[108,61]],[[108,22],[108,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_we",[[109,2],[109,57]],[[109,22],[109,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_frame_done",[[110,2],[110,61]],[[110,22],[110,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger",[[111,2],[111,62]],[[111,22],[111,62]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_error",[[112,2],[112,56]],[[112,22],[112,56]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_frame_head_data",[[113,2],[113,66]],[[113,22],[113,66]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_led",[[114,2],[114,54]],[[114,22],[114,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_sensor_regs_0",[[115,27],[115,77]],[[115,47],[115,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_1",[[116,27],[116,77]],[[116,47],[116,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_2",[[117,27],[117,77]],[[117,47],[117,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_3",[[118,27],[118,77]],[[118,47],[118,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_4",[[119,27],[119,77]],[[119,47],[119,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_5",[[120,27],[120,77]],[[120,47],[120,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_6",[[121,27],[121,77]],[[121,47],[121,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_7",[[122,27],[122,77]],[[122,47],[122,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_8",[[123,27],[123,77]],[[123,47],[123,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_9",[[124,27],[124,77]],[[124,47],[124,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_10",[[125,27],[125,78]],[[125,47],[125,78]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_11",[[126,27],[126,78]],[[126,47],[126,78]],["GSSL_MODULE"],["variable","reg"]],["when_GSSL_MODULE_l42",[[127,2],[127,42]],[[127,22],[127,42]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_tx_temp",[[128,2],[128,41]],[[128,22],[128,41]],["GSSL_MODULE"],["variable","reg"]],["when_GSSL_MODULE_l60",[[129,2],[129,42]],[[129,22],[129,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l62",[[130,2],[130,42]],[[130,22],[130,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l64",[[131,2],[131,42]],[[131,22],[131,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l66",[[132,2],[132,42]],[[132,22],[132,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l68",[[133,2],[133,42]],[[133,22],[133,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l70",[[134,2],[134,42]],[[134,22],[134,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l72",[[135,2],[135,42]],[[135,22],[135,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l74",[[136,2],[136,42]],[[136,22],[136,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l76",[[137,2],[137,42]],[[137,22],[137,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l78",[[138,2],[138,42]],[[138,22],[138,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l80",[[139,2],[139,42]],[[139,22],[139,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l82",[[140,2],[140,42]],[[140,22],[140,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l84",[[141,2],[141,42]],[[141,22],[141,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l86",[[142,2],[142,42]],[[142,22],[142,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l88",[[143,2],[143,42]],[[143,22],[143,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l90",[[144,2],[144,42]],[[144,22],[144,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l92",[[145,2],[145,42]],[[145,22],[145,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l94",[[146,2],[146,42]],[[146,22],[146,42]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_rx_done_b",[[147,27],[147,68]],[[147,47],[147,68]],["GSSL_MODULE"],["variable","reg"]],["when_GSSL_MODULE_l104",[[148,2],[148,43]],[[148,22],[148,43]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_rx_b_ttctriger",[[149,27],[149,73]],[[149,47],[149,73]],["GSSL_MODULE"],["variable","reg"]],["_zz_reads_dataOut",[[150,2],[150,39]],[[150,22],[150,39]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l157",[[151,2],[151,43]],[[151,22],[151,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l160",[[152,2],[152,43]],[[152,22],[152,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l163",[[153,2],[153,43]],[[153,22],[153,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l166",[[154,2],[154,43]],[[154,22],[154,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l169",[[155,2],[155,43]],[[155,22],[155,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l172",[[156,2],[156,43]],[[156,22],[156,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l175",[[157,2],[157,43]],[[157,22],[157,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l178",[[158,2],[158,43]],[[158,22],[158,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l181",[[159,2],[159,43]],[[159,22],[159,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l184",[[160,2],[160,43]],[[160,22],[160,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l187",[[161,2],[161,43]],[[161,22],[161,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l190",[[162,2],[162,43]],[[162,22],[162,43]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_done_b_delay1",[[163,2],[163,52]],[[163,22],[163,52]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_done_b_delay2",[[164,2],[164,52]],[[164,22],[164,52]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_module_b_rx_frame_done_delay_1",[[165,2],[165,69]],[[165,22],[165,69]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_module_b_rx_frame_done_delay_1_1",[[166,2],[166,71]],[[166,22],[166,71]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_module_b_rx_frame_done_delay_2",[[167,2],[167,69]],[[167,22],[167,69]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_b_ttctriger_delay1",[[168,2],[168,57]],[[168,22],[168,57]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_b_ttctriger_delay2",[[169,2],[169,57]],[[169,22],[169,57]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger_delay_1",[[170,2],[170,70]],[[170,22],[170,70]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger_delay_1_1",[[171,2],[171,72]],[[171,22],[171,72]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger_delay_2",[[172,2],[172,70]],[[172,22],[172,70]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_roms",[[173,2],[173,37]],[[173,13],[173,29]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_cyp1401_init",[[184,2],[199,3]],[[184,15],[184,39]],["GSSL_MODULE"],["instance","CYP1401_Init"]],["gssl_txarea_timer_A",[[200,2],[208,3]],[[200,8],[200,27]],["GSSL_MODULE"],["instance","Timer"]],["gssl_txarea_gssl_tx_a",[[209,2],[221,3]],[[209,17],[209,38]],["GSSL_MODULE"],["instance","GSSL_TX_MOUDLE"]],["gssl_txarea_timer_B",[[222,2],[230,3]],[[222,8],[222,27]],["GSSL_MODULE"],["instance","Timer"]],["gssl_txarea_gssl_tx_b",[[231,2],[243,3]],[[231,17],[231,38]],["GSSL_MODULE"],["instance","GSSL_TX_MOUDLE"]],["gssl_txarea_gssl_tx_c",[[244,2],[256,3]],[[244,17],[244,38]],["GSSL_MODULE"],["instance","GSSL_TX_MOUDLE"]],["gssl_rxarea_b_rx_module_b",[[257,2],[271,3]],[[257,17],[257,42]],["GSSL_MODULE"],["instance","GSSL_RX_MOUDLE"]],["gssl_rxarea_c_rx_module_C",[[272,2],[286,3]],[[272,17],[272,42]],["GSSL_MODULE"],["instance","GSSL_RX_MOUDLE"]]]]],[["GSSL_RX_MOUDLE",[[510,0],[524,2]],[[510,7],[510,21]],[],["module"]],[[["GSSL_RXCLK",[[511,2],[511,32]],[[511,22],[511,32]],["GSSL_RX_MOUDLE"],["port","input"]],["rst_in",[[512,2],[512,28]],[[512,22],[512,28]],["GSSL_RX_MOUDLE"],["port","input"]],["GSSL_RXST0",[[513,2],[513,32]],[[513,22],[513,32]],["GSSL_RX_MOUDLE"],["port","input"]],["GSSL_RXD",[[514,2],[514,30]],[[514,22],[514,30]],["GSSL_RX_MOUDLE"],["port","input"]],["writes_addr",[[515,2],[515,33]],[[515,22],[515,33]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_dataIn",[[516,2],[516,35]],[[516,22],[516,35]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_en",[[517,2],[517,31]],[[517,22],[517,31]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_we",[[518,2],[518,31]],[[518,22],[518,31]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_frame_done",[[519,2],[519,35]],[[519,22],[519,35]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_ttc_trigger",[[520,2],[520,36]],[[520,22],[520,36]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_error",[[521,2],[521,30]],[[521,22],[521,30]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_frame_head_data",[[522,2],[522,40]],[[522,22],[522,40]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_led",[[523,2],[523,28]],[[523,22],[523,28]],["GSSL_RX_MOUDLE"],["port","output"]],["gssl_area_gsslrxreceiver_rx_dpram_data",[[526,2],[526,60]],[[526,22],[526,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_dpram_waddress",[[527,2],[527,64]],[[527,22],[527,64]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_dpram_wr",[[528,2],[528,58]],[[528,22],[528,58]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_head_data",[[529,2],[529,65]],[[529,22],[529,65]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_atc_status_data",[[530,2],[530,65]],[[530,22],[530,65]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_ttc_trigger",[[531,2],[531,61]],[[531,22],[531,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_atc_trigger",[[532,2],[532,61]],[[532,22],[532,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_busy",[[533,2],[533,60]],[[533,22],[533,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_done",[[534,2],[534,60]],[[534,22],[534,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_len_err",[[535,2],[535,63]],[[535,22],[535,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_chs_err",[[536,2],[536,63]],[[536,22],[536,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_scd_err",[[537,2],[537,63]],[[537,22],[537,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_state_debug",[[538,2],[538,61]],[[538,22],[538,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gssl_rx_led_rx_led",[[539,2],[539,50]],[[539,22],[539,50]],["GSSL_RX_MOUDLE"],["variable","wire"]],["_zz_writes_addr",[[540,2],[540,37]],[[540,22],[540,37]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_RXST0_out",[[541,2],[541,41]],[[541,22],[541,41]],["GSSL_RX_MOUDLE"],["variable","reg"]],["gssl_area_RXD_out",[[542,2],[542,39]],[[542,22],[542,39]],["GSSL_RX_MOUDLE"],["variable","reg"]],["gssl_area_gsslrxreceiver",[[545,2],[564,3]],[[545,19],[545,43]],["GSSL_RX_MOUDLE"],["instance","GSSL_RX_Receiver"]],["gssl_area_gssl_rx_led",[[565,2],[570,3]],[[565,14],[565,35]],["GSSL_RX_MOUDLE"],["instance","GSSL_RX_LED"]]]]],[["GSSL_TX_MOUDLE",[[594,0],[606,2]],[[594,7],[594,21]],[],["module"]],[[["GSSL_REFCLK",[[595,2],[595,33]],[[595,22],[595,33]],["GSSL_TX_MOUDLE"],["port","input"]],["rst_in",[[596,2],[596,28]],[[596,22],[596,28]],["GSSL_TX_MOUDLE"],["port","input"]],["tx_ttc_trigger",[[597,2],[597,36]],[[597,22],[597,36]],["GSSL_TX_MOUDLE"],["port","input"]],["tx_atc_trigger",[[598,2],[598,36]],[[598,22],[598,36]],["GSSL_TX_MOUDLE"],["port","input"]],["tx_data_trigger",[[599,2],[599,37]],[[599,22],[599,37]],["GSSL_TX_MOUDLE"],["port","input"]],["GSSL_TXCT0",[[600,2],[600,32]],[[600,22],[600,32]],["GSSL_TX_MOUDLE"],["port","reg"]],["GSSL_TXD",[[601,2],[601,30]],[[601,22],[601,30]],["GSSL_TX_MOUDLE"],["port","output"]],["tx_frame_head_data",[[602,2],[602,40]],[[602,22],[602,40]],["GSSL_TX_MOUDLE"],["port","input"]],["reads_addr",[[603,2],[603,32]],[[603,22],[603,32]],["GSSL_TX_MOUDLE"],["port","output"]],["reads_dataOut",[[604,2],[604,35]],[[604,22],[604,35]],["GSSL_TX_MOUDLE"],["port","input"]],["reads_en",[[605,2],[605,30]],[[605,22],[605,30]],["GSSL_TX_MOUDLE"],["port","output"]],["gssl_area_gssltxtransmitter_tx_dpram_raddress",[[608,2],[608,67]],[[608,22],[608,67]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_encode_k",[[609,2],[609,58]],[[609,22],[609,58]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_encode_data",[[610,2],[610,61]],[[610,22],[610,61]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_frame_busy",[[611,2],[611,63]],[[611,22],[611,63]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_frame_done",[[612,2],[612,63]],[[612,22],[612,63]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_dpram_rd",[[613,2],[613,61]],[[613,22],[613,61]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_state_debug",[[614,2],[614,64]],[[614,22],[614,64]],["GSSL_TX_MOUDLE"],["variable","wire"]],["_zz_reads_addr",[[615,2],[615,36]],[[615,22],[615,36]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter",[[618,2],[635,3]],[[618,22],[618,49]],["GSSL_TX_MOUDLE"],["instance","GSSL_TX_Transmitter"]]]]],[["Timer",[[647,0],[655,2]],[[647,7],[647,12]],[],["module"]],[[["io_tick",[[648,2],[648,29]],[[648,22],[648,29]],["Timer"],["port","input"]],["io_clear",[[649,2],[649,30]],[[649,22],[649,30]],["Timer"],["port","input"]],["io_limit",[[650,2],[650,30]],[[650,22],[650,30]],["Timer"],["port","input"]],["io_full",[[651,2],[651,29]],[[651,22],[651,29]],["Timer"],["port","output"]],["io_value",[[652,2],[652,30]],[[652,22],[652,30]],["Timer"],["port","output"]],["clk",[[653,2],[653,25]],[[653,22],[653,25]],["Timer"],["port","input"]],["reset",[[654,2],[654,27]],[[654,22],[654,27]],["Timer"],["port","input"]],["_zz_counter",[[657,2],[657,33]],[[657,22],[657,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[658,2],[658,35]],[[658,22],[658,35]],["Timer"],["variable","wire"]],["counter",[[659,2],[659,29]],[[659,22],[659,29]],["Timer"],["variable","reg"]],["limitHit",[[660,2],[660,30]],[[660,22],[660,30]],["Timer"],["variable","wire"]],["inhibitFull",[[661,2],[661,33]],[[661,22],[661,33]],["Timer"],["variable","reg"]]]]],[["CYP1401_Init",[[693,0],[708,2]],[[693,7],[693,19]],[],["module"]],[[["GSSL_INSEL_A",[[694,2],[694,34]],[[694,22],[694,34]],["CYP1401_Init"],["port","output"]],["GSSL_INSEL_B",[[695,2],[695,34]],[[695,22],[695,34]],["CYP1401_Init"],["port","output"]],["GSSL_INSEL_C",[[696,2],[696,34]],[[696,22],[696,34]],["CYP1401_Init"],["port","output"]],["GSSL_TXOPA",[[697,2],[697,32]],[[697,22],[697,32]],["CYP1401_Init"],["port","output"]],["GSSL_TXOPB",[[698,2],[698,32]],[[698,22],[698,32]],["CYP1401_Init"],["port","output"]],["GSSL_TXOPC",[[699,2],[699,32]],[[699,22],[699,32]],["CYP1401_Init"],["port","output"]],["GSSL_SPDSEL_ABCD",[[700,2],[700,38]],[[700,22],[700,38]],["CYP1401_Init"],["port","output"]],["GSSL_LPEN_ABCD",[[701,2],[701,36]],[[701,22],[701,36]],["CYP1401_Init"],["port","output"]],["GSSL_TRSTZ_N_ABCD",[[702,2],[702,39]],[[702,22],[702,39]],["CYP1401_Init"],["port","output"]],["GSSL_MODE_A",[[703,2],[703,33]],[[703,22],[703,33]],["CYP1401_Init"],["port","output"]],["GSSL_MODE_B",[[704,2],[704,33]],[[704,22],[704,33]],["CYP1401_Init"],["port","output"]],["GSSL_MODE_C",[[705,2],[705,33]],[[705,22],[705,33]],["CYP1401_Init"],["port","output"]],["clk",[[706,2],[706,25]],[[706,22],[706,25]],["CYP1401_Init"],["port","input"]],["reset",[[707,2],[707,27]],[[707,22],[707,27]],["CYP1401_Init"],["port","input"]],["gsslResetUnbuffered",[[710,2],[710,41]],[[710,22],[710,41]],["CYP1401_Init"],["variable","reg"]],["GSSL_Reset_Counter",[[711,2],[711,40]],[[711,22],[711,40]],["CYP1401_Init"],["variable","reg"]],["_zz_when_CYP1401_l91",[[712,2],[712,42]],[[712,22],[712,42]],["CYP1401_Init"],["variable","wire"]],["when_CYP1401_l91",[[713,2],[713,38]],[[713,22],[713,38]],["CYP1401_Init"],["variable","wire"]],["gsslResetUnbuffered_regNext",[[714,2],[714,49]],[[714,22],[714,49]],["CYP1401_Init"],["variable","reg"]]]]],[["GSSL_RX_LED",[[756,0],[761,2]],[[756,7],[756,18]],[],["module"]],[[["trig",[[757,2],[757,26]],[[757,22],[757,26]],["GSSL_RX_LED"],["port","input"]],["rx_led",[[758,2],[758,28]],[[758,22],[758,28]],["GSSL_RX_LED"],["port","output"]],["GSSL_RXCLK",[[759,2],[759,32]],[[759,22],[759,32]],["GSSL_RX_LED"],["port","input"]],["rst_in",[[760,2],[760,28]],[[760,22],[760,28]],["GSSL_RX_LED"],["port","input"]],["counter",[[763,2],[763,29]],[[763,22],[763,29]],["GSSL_RX_LED"],["variable","reg"]],["when_CYP1401_l208",[[764,2],[764,39]],[[764,22],[764,39]],["GSSL_RX_LED"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\IoFilter.v",[[[[["IoFilter",[[6,0],[11,2]],[[6,7],[6,15]],[],["module"]],[[["io_in",[[7,2],[7,27]],[[7,22],[7,27]],["IoFilter"],["port","input"]],["io_out",[[8,2],[8,28]],[[8,22],[8,28]],["IoFilter"],["port","output"]],["clk",[[9,2],[9,25]],[[9,22],[9,25]],["IoFilter"],["port","input"]],["reset",[[10,2],[10,27]],[[10,22],[10,27]],["IoFilter"],["port","input"]],["io_in_buffercc_io_dataOut",[[12,2],[12,47]],[[12,22],[12,47]],["IoFilter"],["variable","wire"]],["timer_counter",[[13,2],[13,35]],[[13,22],[13,35]],["IoFilter"],["variable","reg"]],["timer_tick",[[14,2],[14,32]],[[14,22],[14,32]],["IoFilter"],["variable","wire"]],["sampler_ioSync",[[15,2],[15,36]],[[15,22],[15,36]],["IoFilter"],["variable","wire"]],["sampler_ioSamples_0",[[16,2],[16,41]],[[16,22],[16,41]],["IoFilter"],["variable","wire"]],["iosampleout",[[17,2],[17,33]],[[17,22],[17,33]],["IoFilter"],["variable","reg"]],["when_IoFilter_l30",[[18,2],[18,39]],[[18,22],[18,39]],["IoFilter"],["variable","wire"]],["io_in_buffercc",[[20,2],[25,3]],[[20,11],[20,25]],["IoFilter"],["instance","BufferCC"]]]]],[["BufferCC",[[51,0],[56,2]],[[51,7],[51,15]],[],["module"]],[[["io_dataIn",[[52,2],[52,31]],[[52,22],[52,31]],["BufferCC"],["port","input"]],["io_dataOut",[[53,2],[53,32]],[[53,22],[53,32]],["BufferCC"],["port","output"]],["clk",[[54,2],[54,25]],[[54,22],[54,25]],["BufferCC"],["port","input"]],["reset",[[55,2],[55,27]],[[55,22],[55,27]],["BufferCC"],["port","input"]],["buffers_0",[[57,27],[57,56]],[[57,47],[57,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[58,27],[58,56]],[[58,47],[58,56]],["BufferCC"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\GTP_TEST.v",[[[[["GTP_TEST",[[6,0],[13,2]],[[6,7],[6,15]],[],["module"]],[[["log_rst_q",[[7,2],[7,31]],[[7,22],[7,31]],["GTP_TEST"],["port","input"]],["log_clk",[[8,2],[8,29]],[[8,22],[8,29]],["GTP_TEST"],["port","input"]],["s_axi_tx_tdata",[[9,2],[9,36]],[[9,22],[9,36]],["GTP_TEST"],["port","output"]],["s_axi_tx_tlast",[[10,2],[10,36]],[[10,22],[10,36]],["GTP_TEST"],["port","output"]],["s_axi_tx_tvalid",[[11,2],[11,37]],[[11,22],[11,37]],["GTP_TEST"],["port","output"]],["s_axi_tx_tready",[[12,2],[12,37]],[[12,22],[12,37]],["GTP_TEST"],["port","input"]],["gtx_area_timer_B_io_clear",[[15,2],[15,47]],[[15,22],[15,47]],["GTP_TEST"],["variable","reg"]],["gtx_area_gtxtest_tx_packet_req",[[16,2],[16,52]],[[16,22],[16,52]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_tx_packet_data",[[17,2],[17,53]],[[17,22],[17,53]],["GTP_TEST"],["variable","wire"]],["_zz_gtx_area_mem_port0",[[18,2],[18,44]],[[18,22],[18,44]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full",[[19,2],[19,46]],[[19,22],[19,46]],["GTP_TEST"],["variable","wire"]],["gtx_area_timer_B_io_value",[[20,2],[20,47]],[[20,22],[20,47]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_s_axi_tx_tdata",[[21,2],[21,53]],[[21,22],[21,53]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_s_axi_tx_tkeep",[[22,2],[22,53]],[[22,22],[22,53]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_s_axi_tx_tlast",[[23,2],[23,53]],[[23,22],[23,53]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_s_axi_tx_tvalid",[[24,2],[24,54]],[[24,22],[24,54]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_crc_data",[[25,2],[25,47]],[[25,22],[25,47]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_tx_packet_addra",[[26,2],[26,54]],[[26,22],[26,54]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_tx_packet_rden",[[27,2],[27,53]],[[27,22],[27,53]],["GTP_TEST"],["variable","wire"]],["when_GTX_TEST_l45",[[28,2],[28,39]],[[28,22],[28,39]],["GTP_TEST"],["variable","wire"]],["gtx_area_timer_B_io_full_delay_1",[[29,2],[29,54]],[[29,22],[29,54]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_1_1",[[30,2],[30,56]],[[30,22],[30,56]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_2",[[31,2],[31,54]],[[31,22],[31,54]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_1_2",[[32,2],[32,56]],[[32,22],[32,56]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_2_1",[[33,2],[33,56]],[[33,22],[33,56]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_3",[[34,2],[34,54]],[[34,22],[34,54]],["GTP_TEST"],["variable","reg"]],["_zz_tx_packet_data",[[35,2],[35,40]],[[35,22],[35,40]],["GTP_TEST"],["variable","wire"]],["_zz_tx_packet_data_1",[[36,2],[36,42]],[[36,22],[36,42]],["GTP_TEST"],["variable","wire"]],["gtx_area_mem",[[37,28],[37,59]],[[37,39],[37,51]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B",[[48,2],[56,3]],[[48,8],[48,24]],["GTP_TEST"],["instance","Timer"]],["gtx_area_gtxtest",[[57,2],[73,3]],[[57,9],[57,25]],["GTP_TEST"],["instance","gtp_tx"]]]]],[["gtp_tx",[[102,0],[118,2]],[[102,7],[102,13]],[],["module"]],[[["log_rst_q",[[103,2],[103,31]],[[103,22],[103,31]],["gtp_tx"],["port","input"]],["log_clk",[[104,2],[104,29]],[[104,22],[104,29]],["gtp_tx"],["port","input"]],["s_axi_tx_tdata",[[105,2],[105,36]],[[105,22],[105,36]],["gtp_tx"],["port","output"]],["s_axi_tx_tkeep",[[106,2],[106,36]],[[106,22],[106,36]],["gtp_tx"],["port","output"]],["s_axi_tx_tlast",[[107,2],[107,36]],[[107,22],[107,36]],["gtp_tx"],["port","output"]],["s_axi_tx_tvalid",[[108,2],[108,37]],[[108,22],[108,37]],["gtp_tx"],["port","output"]],["s_axi_tx_tready",[[109,2],[109,37]],[[109,22],[109,37]],["gtp_tx"],["port","input"]],["tx_packet_gtxid",[[110,2],[110,37]],[[110,22],[110,37]],["gtp_tx"],["port","input"]],["tx_packet_head",[[111,2],[111,36]],[[111,22],[111,36]],["gtp_tx"],["port","input"]],["tx_packet_req",[[112,2],[112,35]],[[112,22],[112,35]],["gtp_tx"],["port","input"]],["tx_packet_trigger",[[113,2],[113,39]],[[113,22],[113,39]],["gtp_tx"],["port","input"]],["crc_data",[[114,2],[114,30]],[[114,22],[114,30]],["gtp_tx"],["port","output"]],["tx_packet_addra",[[115,2],[115,37]],[[115,22],[115,37]],["gtp_tx"],["port","output"]],["tx_packet_data",[[116,2],[116,36]],[[116,22],[116,36]],["gtp_tx"],["port","input"]],["tx_packet_rden",[[117,2],[117,36]],[[117,22],[117,36]],["gtp_tx"],["port","output"]],["CRCCombinationalCmdMode_INIT",[[119,2],[119,49]],[[119,13],[119,41]],["gtp_tx"],["localparam"]],["CRCCombinationalCmdMode_UPDATE",[[120,2],[120,51]],[[120,13],[120,43]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_BOOT",[[121,2],[121,45]],[[121,13],[121,37]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Wait_Start",[[122,2],[122,51]],[[122,13],[122,43]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Head",[[123,2],[123,50]],[[123,13],[123,42]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Id",[[124,2],[124,48]],[[124,13],[124,40]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Length",[[125,2],[125,52]],[[125,13],[125,44]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Data",[[126,2],[126,50]],[[126,13],[126,42]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Crc",[[127,2],[127,49]],[[127,13],[127,41]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_End",[[128,2],[128,49]],[[128,13],[128,41]],["gtp_tx"],["localparam"]],["tx_area_crc32_io_cmd_payload_mode",[[130,2],[130,55]],[[130,22],[130,55]],["gtp_tx"],["variable","reg"]],["tx_area_crc32_io_crc",[[131,2],[131,42]],[[131,22],[131,42]],["gtp_tx"],["variable","wire"]],["tx_area_crc32_io_nextcrc",[[132,2],[132,46]],[[132,22],[132,46]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_push_ready",[[133,2],[133,54]],[[133,22],[133,54]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_pop_valid",[[134,2],[134,53]],[[134,22],[134,53]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_pop_payload",[[135,2],[135,55]],[[135,22],[135,55]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_occupancy",[[136,2],[136,53]],[[136,22],[136,53]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_availability",[[137,2],[137,56]],[[137,22],[137,56]],["gtp_tx"],["variable","wire"]],["_zz_when_gtp_tx_l95",[[138,2],[138,41]],[[138,22],[138,41]],["gtp_tx"],["variable","wire"]],["tx_area_valid",[[139,2],[139,35]],[[139,22],[139,35]],["gtp_tx"],["variable","reg"]],["tx_area_last",[[140,2],[140,34]],[[140,22],[140,34]],["gtp_tx"],["variable","reg"]],["tx_area_data",[[141,2],[141,34]],[[141,22],[141,34]],["gtp_tx"],["variable","reg"]],["tx_area_rd_addr",[[142,2],[142,37]],[[142,22],[142,37]],["gtp_tx"],["variable","reg"]],["tx_area_rd_rden",[[143,2],[143,37]],[[143,22],[143,37]],["gtp_tx"],["variable","reg"]],["tx_area_length",[[144,2],[144,36]],[[144,22],[144,36]],["gtp_tx"],["variable","reg"]],["tx_area_mode",[[145,2],[145,34]],[[145,22],[145,34]],["gtp_tx"],["variable","reg"]],["when_gtp_tx_l41",[[146,2],[146,37]],[[146,22],[146,37]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_wantExit",[[147,2],[147,42]],[[147,22],[147,42]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_wantStart",[[148,2],[148,43]],[[148,22],[148,43]],["gtp_tx"],["variable","reg"]],["tx_area_fsm_wantKill",[[149,2],[149,42]],[[149,22],[149,42]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_stateReg",[[150,2],[150,42]],[[150,22],[150,42]],["gtp_tx"],["variable","reg"]],["tx_area_fsm_stateNext",[[151,2],[151,43]],[[151,22],[151,43]],["gtp_tx"],["variable","reg"]],["when_gtp_tx_l70",[[152,2],[152,37]],[[152,22],[152,37]],["gtp_tx"],["variable","wire"]],["when_gtp_tx_l73",[[153,2],[153,37]],[[153,22],[153,37]],["gtp_tx"],["variable","wire"]],["when_gtp_tx_l95",[[154,2],[154,37]],[[154,22],[154,37]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_stateReg_string",[[156,2],[156,40]],[[156,13],[156,40]],["gtp_tx"],["variable","reg"]],["tx_area_fsm_stateNext_string",[[157,2],[157,41]],[[157,13],[157,41]],["gtp_tx"],["variable","reg"]],["tx_area_crc32",[[162,2],[170,3]],[[162,19],[162,32]],["gtp_tx"],["instance","CRCCombinational"]],["tx_area_streamfifo",[[171,2],[183,3]],[[171,13],[171,31]],["gtp_tx"],["instance","StreamFifo"]]]]],[["Timer",[[368,0],[376,2]],[[368,7],[368,12]],[],["module"]],[[["io_tick",[[369,2],[369,29]],[[369,22],[369,29]],["Timer"],["port","input"]],["io_clear",[[370,2],[370,30]],[[370,22],[370,30]],["Timer"],["port","input"]],["io_limit",[[371,2],[371,30]],[[371,22],[371,30]],["Timer"],["port","input"]],["io_full",[[372,2],[372,29]],[[372,22],[372,29]],["Timer"],["port","output"]],["io_value",[[373,2],[373,30]],[[373,22],[373,30]],["Timer"],["port","output"]],["log_clk",[[374,2],[374,29]],[[374,22],[374,29]],["Timer"],["port","input"]],["log_rst_q",[[375,2],[375,31]],[[375,22],[375,31]],["Timer"],["port","input"]],["_zz_counter",[[378,2],[378,33]],[[378,22],[378,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[379,2],[379,35]],[[379,22],[379,35]],["Timer"],["variable","wire"]],["counter",[[380,2],[380,29]],[[380,22],[380,29]],["Timer"],["variable","reg"]],["limitHit",[[381,2],[381,30]],[[381,22],[381,30]],["Timer"],["variable","wire"]],["inhibitFull",[[382,2],[382,33]],[[382,22],[382,33]],["Timer"],["variable","reg"]]]]],[["StreamFifo",[[414,0],[426,2]],[[414,7],[414,17]],[],["module"]],[[["io_push_valid",[[415,2],[415,35]],[[415,22],[415,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[416,2],[416,35]],[[416,22],[416,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[417,2],[417,37]],[[417,22],[417,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[418,2],[418,34]],[[418,22],[418,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[419,2],[419,34]],[[419,22],[419,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[420,2],[420,36]],[[420,22],[420,36]],["StreamFifo"],["port","output"]],["io_flush",[[421,2],[421,30]],[[421,22],[421,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[422,2],[422,34]],[[422,22],[422,34]],["StreamFifo"],["port","output"]],["io_availability",[[423,2],[423,37]],[[423,22],[423,37]],["StreamFifo"],["port","output"]],["log_clk",[[424,2],[424,29]],[[424,22],[424,29]],["StreamFifo"],["port","input"]],["log_rst_q",[[425,2],[425,31]],[[425,22],[425,31]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[428,2],[428,41]],[[428,22],[428,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[429,2],[429,49]],[[429,22],[429,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[430,2],[430,51]],[[430,22],[430,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[431,2],[431,48]],[[431,22],[431,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[432,2],[432,50]],[[432,22],[432,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[433,2],[433,40]],[[433,22],[433,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[434,2],[434,40]],[[434,22],[434,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[435,2],[435,41]],[[435,22],[435,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[436,2],[436,27]],[[436,22],[436,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[437,2],[437,49]],[[437,22],[437,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[438,2],[438,45]],[[438,22],[438,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[439,2],[439,45]],[[439,22],[439,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[440,2],[440,41]],[[440,22],[440,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[441,2],[441,53]],[[441,22],[441,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[442,2],[442,48]],[[442,22],[442,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[443,2],[443,48]],[[443,22],[443,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[444,2],[444,44]],[[444,22],[444,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[445,2],[445,44]],[[445,22],[445,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[446,2],[446,40]],[[446,22],[446,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[447,2],[447,52]],[[447,22],[447,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[448,2],[448,47]],[[448,22],[448,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[449,2],[449,36]],[[449,22],[449,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[450,2],[450,43]],[[450,22],[450,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[451,2],[451,35]],[[451,22],[451,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[452,2],[452,35]],[[452,22],[452,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[453,2],[453,33]],[[453,22],[453,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[454,2],[454,32]],[[454,22],[454,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[455,2],[455,38]],[[455,22],[455,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l946",[[456,2],[456,38]],[[456,22],[456,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[457,2],[457,34]],[[457,22],[457,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[458,28],[458,55]],[[458,39],[458,48]],["StreamFifo"],["variable","reg"]]]]],[["CRCCombinational",[[565,0],[573,2]],[[565,7],[565,23]],[],["module"]],[[["io_cmd_valid",[[566,2],[566,34]],[[566,22],[566,34]],["CRCCombinational"],["port","input"]],["io_cmd_payload_mode",[[567,2],[567,41]],[[567,22],[567,41]],["CRCCombinational"],["port","input"]],["io_cmd_payload_data",[[568,2],[568,41]],[[568,22],[568,41]],["CRCCombinational"],["port","input"]],["io_crc",[[569,2],[569,28]],[[569,22],[569,28]],["CRCCombinational"],["port","output"]],["io_nextcrc",[[570,2],[570,32]],[[570,22],[570,32]],["CRCCombinational"],["port","output"]],["log_clk",[[571,2],[571,29]],[[571,22],[571,29]],["CRCCombinational"],["port","input"]],["log_rst_q",[[572,2],[572,31]],[[572,22],[572,31]],["CRCCombinational"],["port","input"]],["CRCCombinationalCmdMode_INIT",[[574,2],[574,49]],[[574,13],[574,41]],["CRCCombinational"],["localparam"]],["CRCCombinationalCmdMode_UPDATE",[[575,2],[575,51]],[[575,13],[575,43]],["CRCCombinational"],["localparam"]],["_zz_next_crc",[[577,2],[577,34]],[[577,22],[577,34]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_1",[[578,2],[578,36]],[[578,22],[578,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_2",[[579,2],[579,36]],[[579,22],[579,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_3",[[580,2],[580,36]],[[580,22],[580,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_4",[[581,2],[581,36]],[[581,22],[581,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_5",[[582,2],[582,36]],[[582,22],[582,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_6",[[583,2],[583,36]],[[583,22],[583,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_7",[[584,2],[584,36]],[[584,22],[584,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_8",[[585,2],[585,36]],[[585,22],[585,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_9",[[586,2],[586,36]],[[586,22],[586,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_10",[[587,2],[587,37]],[[587,22],[587,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_11",[[588,2],[588,37]],[[588,22],[588,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_12",[[589,2],[589,37]],[[589,22],[589,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_13",[[590,2],[590,37]],[[590,22],[590,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_14",[[591,2],[591,37]],[[591,22],[591,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_15",[[592,2],[592,37]],[[592,22],[592,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_16",[[593,2],[593,37]],[[593,22],[593,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_17",[[594,2],[594,37]],[[594,22],[594,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_18",[[595,2],[595,37]],[[595,22],[595,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_19",[[596,2],[596,37]],[[596,22],[596,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_20",[[597,2],[597,37]],[[597,22],[597,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_21",[[598,2],[598,37]],[[598,22],[598,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_22",[[599,2],[599,37]],[[599,22],[599,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_23",[[600,2],[600,37]],[[600,22],[600,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_24",[[601,2],[601,37]],[[601,22],[601,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_25",[[602,2],[602,37]],[[602,22],[602,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_26",[[603,2],[603,37]],[[603,22],[603,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_27",[[604,2],[604,37]],[[604,22],[604,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_28",[[605,2],[605,37]],[[605,22],[605,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_29",[[606,2],[606,37]],[[606,22],[606,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_30",[[607,2],[607,37]],[[607,22],[607,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_31",[[608,2],[608,37]],[[608,22],[608,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_32",[[609,2],[609,37]],[[609,22],[609,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_33",[[610,2],[610,37]],[[610,22],[610,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_34",[[611,2],[611,37]],[[611,22],[611,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_35",[[612,2],[612,37]],[[612,22],[612,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_36",[[613,2],[613,37]],[[613,22],[613,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_37",[[614,2],[614,37]],[[614,22],[614,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_38",[[615,2],[615,37]],[[615,22],[615,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_39",[[616,2],[616,37]],[[616,22],[616,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_40",[[617,2],[617,37]],[[617,22],[617,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_41",[[618,2],[618,37]],[[618,22],[618,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_42",[[619,2],[619,37]],[[619,22],[619,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_43",[[620,2],[620,37]],[[620,22],[620,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_44",[[621,2],[621,37]],[[621,22],[621,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_45",[[622,2],[622,37]],[[622,22],[622,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_46",[[623,2],[623,37]],[[623,22],[623,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_47",[[624,2],[624,37]],[[624,22],[624,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_48",[[625,2],[625,37]],[[625,22],[625,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_49",[[626,2],[626,37]],[[626,22],[626,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_50",[[627,2],[627,37]],[[627,22],[627,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_51",[[628,2],[628,37]],[[628,22],[628,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_52",[[629,2],[629,37]],[[629,22],[629,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_53",[[630,2],[630,37]],[[630,22],[630,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_54",[[631,2],[631,37]],[[631,22],[631,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_55",[[632,2],[632,37]],[[632,22],[632,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_56",[[633,2],[633,37]],[[633,22],[633,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_57",[[634,2],[634,37]],[[634,22],[634,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_58",[[635,2],[635,37]],[[635,22],[635,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_59",[[636,2],[636,37]],[[636,22],[636,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_60",[[637,2],[637,37]],[[637,22],[637,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_61",[[638,2],[638,37]],[[638,22],[638,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_62",[[639,2],[639,37]],[[639,22],[639,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_63",[[640,2],[640,37]],[[640,22],[640,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_64",[[641,2],[641,37]],[[641,22],[641,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_65",[[642,2],[642,37]],[[642,22],[642,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_66",[[643,2],[643,37]],[[643,22],[643,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_67",[[644,2],[644,37]],[[644,22],[644,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_68",[[645,2],[645,37]],[[645,22],[645,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_69",[[646,2],[646,37]],[[646,22],[646,37]],["CRCCombinational"],["variable","wire"]],["crc_reg",[[647,2],[647,29]],[[647,22],[647,29]],["CRCCombinational"],["variable","reg"]],["next_crc",[[648,2],[648,30]],[[648,22],[648,30]],["CRCCombinational"],["variable","reg"]],["when_CRCCombinational_l86",[[649,2],[649,47]],[[649,22],[649,47]],["CRCCombinational"],["variable","wire"]],["when_CRCCombinational_l91",[[650,2],[650,47]],[[650,22],[650,47]],["CRCCombinational"],["variable","wire"]],["io_cmd_payload_mode_string",[[652,2],[652,39]],[[652,13],[652,39]],["CRCCombinational"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Mdcb_Top.v",[[[[["Mdcb_Top",[[5,0],[80,2]],[[5,7],[5,15]],[],["module"]],[[["intput_valid",[[6,2],[6,34]],[[6,22],[6,34]],["Mdcb_Top"],["port","input"]],["intput_ready",[[7,2],[7,34]],[[7,22],[7,34]],["Mdcb_Top"],["port","output"]],["intput_payload_last",[[8,2],[8,41]],[[8,22],[8,41]],["Mdcb_Top"],["port","input"]],["intput_payload_fragment",[[9,2],[9,45]],[[9,22],[9,45]],["Mdcb_Top"],["port","input"]],["output_valid",[[10,2],[10,34]],[[10,22],[10,34]],["Mdcb_Top"],["port","output"]],["output_ready",[[11,2],[11,34]],[[11,22],[11,34]],["Mdcb_Top"],["port","input"]],["output_payload_last",[[12,2],[12,41]],[[12,22],[12,41]],["Mdcb_Top"],["port","output"]],["output_payload_fragment",[[13,2],[13,45]],[[13,22],[13,45]],["Mdcb_Top"],["port","output"]],["AD5544_0_AD5544_CS",[[14,2],[14,40]],[[14,22],[14,40]],["Mdcb_Top"],["port","output"]],["AD5544_0_AD5544_LDAC",[[15,2],[15,42]],[[15,22],[15,42]],["Mdcb_Top"],["port","output"]],["AD5544_0_AD5544_MSB",[[16,2],[16,41]],[[16,22],[16,41]],["Mdcb_Top"],["port","output"]],["AD5544_0_AD5544_RS",[[17,2],[17,40]],[[17,22],[17,40]],["Mdcb_Top"],["port","output"]],["AD5544_0_AD5544_SCLK",[[18,2],[18,42]],[[18,22],[18,42]],["Mdcb_Top"],["port","output"]],["AD5544_0_AD5544_SDIN",[[19,2],[19,42]],[[19,22],[19,42]],["Mdcb_Top"],["port","output"]],["AD5544_1_AD5544_CS",[[20,2],[20,40]],[[20,22],[20,40]],["Mdcb_Top"],["port","output"]],["AD5544_1_AD5544_LDAC",[[21,2],[21,42]],[[21,22],[21,42]],["Mdcb_Top"],["port","output"]],["AD5544_1_AD5544_MSB",[[22,2],[22,41]],[[22,22],[22,41]],["Mdcb_Top"],["port","output"]],["AD5544_1_AD5544_RS",[[23,2],[23,40]],[[23,22],[23,40]],["Mdcb_Top"],["port","output"]],["AD5544_1_AD5544_SCLK",[[24,2],[24,42]],[[24,22],[24,42]],["Mdcb_Top"],["port","output"]],["AD5544_1_AD5544_SDIN",[[25,2],[25,42]],[[25,22],[25,42]],["Mdcb_Top"],["port","output"]],["AD5544_2_AD5544_CS",[[26,2],[26,40]],[[26,22],[26,40]],["Mdcb_Top"],["port","output"]],["AD5544_2_AD5544_LDAC",[[27,2],[27,42]],[[27,22],[27,42]],["Mdcb_Top"],["port","output"]],["AD5544_2_AD5544_MSB",[[28,2],[28,41]],[[28,22],[28,41]],["Mdcb_Top"],["port","output"]],["AD5544_2_AD5544_RS",[[29,2],[29,40]],[[29,22],[29,40]],["Mdcb_Top"],["port","output"]],["AD5544_2_AD5544_SCLK",[[30,2],[30,42]],[[30,22],[30,42]],["Mdcb_Top"],["port","output"]],["AD5544_2_AD5544_SDIN",[[31,2],[31,42]],[[31,22],[31,42]],["Mdcb_Top"],["port","output"]],["AD7606_0_ad_data",[[32,2],[32,38]],[[32,22],[32,38]],["Mdcb_Top"],["port","input"]],["AD7606_0_ad_busy",[[33,2],[33,38]],[[33,22],[33,38]],["Mdcb_Top"],["port","input"]],["AD7606_0_first_data",[[34,2],[34,41]],[[34,22],[34,41]],["Mdcb_Top"],["port","input"]],["AD7606_0_ad_os",[[35,2],[35,36]],[[35,22],[35,36]],["Mdcb_Top"],["port","output"]],["AD7606_0_ad_cs",[[36,2],[36,36]],[[36,22],[36,36]],["Mdcb_Top"],["port","output"]],["AD7606_0_ad_rd",[[37,2],[37,36]],[[37,22],[37,36]],["Mdcb_Top"],["port","output"]],["AD7606_0_ad_reset",[[38,2],[38,39]],[[38,22],[38,39]],["Mdcb_Top"],["port","output"]],["AD7606_0_ad_convsta",[[39,2],[39,41]],[[39,22],[39,41]],["Mdcb_Top"],["port","output"]],["AD7606_0_ad_convstb",[[40,2],[40,41]],[[40,22],[40,41]],["Mdcb_Top"],["port","output"]],["AD7606_0_ad_range",[[41,2],[41,39]],[[41,22],[41,39]],["Mdcb_Top"],["port","output"]],["AD7606_1_ad_data",[[42,2],[42,38]],[[42,22],[42,38]],["Mdcb_Top"],["port","input"]],["AD7606_1_ad_busy",[[43,2],[43,38]],[[43,22],[43,38]],["Mdcb_Top"],["port","input"]],["AD7606_1_first_data",[[44,2],[44,41]],[[44,22],[44,41]],["Mdcb_Top"],["port","input"]],["AD7606_1_ad_os",[[45,2],[45,36]],[[45,22],[45,36]],["Mdcb_Top"],["port","output"]],["AD7606_1_ad_cs",[[46,2],[46,36]],[[46,22],[46,36]],["Mdcb_Top"],["port","output"]],["AD7606_1_ad_rd",[[47,2],[47,36]],[[47,22],[47,36]],["Mdcb_Top"],["port","output"]],["AD7606_1_ad_reset",[[48,2],[48,39]],[[48,22],[48,39]],["Mdcb_Top"],["port","output"]],["AD7606_1_ad_convsta",[[49,2],[49,41]],[[49,22],[49,41]],["Mdcb_Top"],["port","output"]],["AD7606_1_ad_convstb",[[50,2],[50,41]],[[50,22],[50,41]],["Mdcb_Top"],["port","output"]],["AD7606_1_ad_range",[[51,2],[51,39]],[[51,22],[51,39]],["Mdcb_Top"],["port","output"]],["BISSC_0_enc_clk",[[52,2],[52,37]],[[52,22],[52,37]],["Mdcb_Top"],["port","output"]],["BISSC_0_enc_data",[[53,2],[53,38]],[[53,22],[53,38]],["Mdcb_Top"],["port","input"]],["BISSC_1_enc_clk",[[54,2],[54,37]],[[54,22],[54,37]],["Mdcb_Top"],["port","output"]],["BISSC_1_enc_data",[[55,2],[55,38]],[[55,22],[55,38]],["Mdcb_Top"],["port","input"]],["BISSC_2_enc_clk",[[56,2],[56,37]],[[56,22],[56,37]],["Mdcb_Top"],["port","output"]],["BISSC_2_enc_data",[[57,2],[57,38]],[[57,22],[57,38]],["Mdcb_Top"],["port","input"]],["BISSC_3_enc_clk",[[58,2],[58,37]],[[58,22],[58,37]],["Mdcb_Top"],["port","output"]],["BISSC_3_enc_data",[[59,2],[59,38]],[[59,22],[59,38]],["Mdcb_Top"],["port","input"]],["ENCODER_0_encoder_aphase",[[60,2],[60,46]],[[60,22],[60,46]],["Mdcb_Top"],["port","input"]],["ENCODER_0_encoder_bphase",[[61,2],[61,46]],[[61,22],[61,46]],["Mdcb_Top"],["port","input"]],["ENCODER_0_encoder_iphase",[[62,2],[62,46]],[[62,22],[62,46]],["Mdcb_Top"],["port","input"]],["ENCODER_1_encoder_aphase",[[63,2],[63,46]],[[63,22],[63,46]],["Mdcb_Top"],["port","input"]],["ENCODER_1_encoder_bphase",[[64,2],[64,46]],[[64,22],[64,46]],["Mdcb_Top"],["port","input"]],["ENCODER_1_encoder_iphase",[[65,2],[65,46]],[[65,22],[65,46]],["Mdcb_Top"],["port","input"]],["ENCODER_2_encoder_aphase",[[66,2],[66,46]],[[66,22],[66,46]],["Mdcb_Top"],["port","input"]],["ENCODER_2_encoder_bphase",[[67,2],[67,46]],[[67,22],[67,46]],["Mdcb_Top"],["port","input"]],["ENCODER_2_encoder_iphase",[[68,2],[68,46]],[[68,22],[68,46]],["Mdcb_Top"],["port","input"]],["ENCODER_3_encoder_aphase",[[69,2],[69,46]],[[69,22],[69,46]],["Mdcb_Top"],["port","input"]],["ENCODER_3_encoder_bphase",[[70,2],[70,46]],[[70,22],[70,46]],["Mdcb_Top"],["port","input"]],["ENCODER_3_encoder_iphase",[[71,2],[71,46]],[[71,22],[71,46]],["Mdcb_Top"],["port","input"]],["M_Fault_TTL",[[72,2],[72,33]],[[72,22],[72,33]],["Mdcb_Top"],["port","input"]],["FPGA_DI",[[73,2],[73,29]],[[73,22],[73,29]],["Mdcb_Top"],["port","input"]],["M_EN_TTL",[[74,2],[74,30]],[[74,22],[74,30]],["Mdcb_Top"],["port","output"]],["FPGA_DO",[[75,2],[75,29]],[[75,22],[75,29]],["Mdcb_Top"],["port","output"]],["clk",[[76,2],[76,25]],[[76,22],[76,25]],["Mdcb_Top"],["port","input"]],["reset",[[77,2],[77,27]],[[77,22],[77,27]],["Mdcb_Top"],["port","input"]],["clk_160M",[[78,2],[78,30]],[[78,22],[78,30]],["Mdcb_Top"],["port","input"]],["slaveid",[[79,2],[79,29]],[[79,22],[79,29]],["Mdcb_Top"],["port","input"]],["mdcb_area_mdcbregif_AD7606_DATA_0_0",[[82,2],[82,57]],[[82,22],[82,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_0_1",[[83,2],[83,57]],[[83,22],[83,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_0_2",[[84,2],[84,57]],[[84,22],[84,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_0_3",[[85,2],[85,57]],[[85,22],[85,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_0_4",[[86,2],[86,57]],[[86,22],[86,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_0_5",[[87,2],[87,57]],[[87,22],[87,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_0_6",[[88,2],[88,57]],[[88,22],[88,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_0_7",[[89,2],[89,57]],[[89,22],[89,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_1_0",[[90,2],[90,57]],[[90,22],[90,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_1_1",[[91,2],[91,57]],[[91,22],[91,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_1_2",[[92,2],[92,57]],[[92,22],[92,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_1_3",[[93,2],[93,57]],[[93,22],[93,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_1_4",[[94,2],[94,57]],[[94,22],[94,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_1_5",[[95,2],[95,57]],[[95,22],[95,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_1_6",[[96,2],[96,57]],[[96,22],[96,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD7606_DATA_1_7",[[97,2],[97,57]],[[97,22],[97,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_BissC_Pos_0",[[98,2],[98,53]],[[98,22],[98,53]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_BissC_Pos_1",[[99,2],[99,53]],[[99,22],[99,53]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_BissC_Pos_2",[[100,2],[100,53]],[[100,22],[100,53]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_BissC_Pos_3",[[101,2],[101,53]],[[101,22],[101,53]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_Encoder_Zero_Keep_0",[[102,2],[102,61]],[[102,22],[102,61]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_Encoder_Zero_Keep_1",[[103,2],[103,61]],[[103,22],[103,61]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_Encoder_Zero_Keep_2",[[104,2],[104,61]],[[104,22],[104,61]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_Encoder_Zero_Keep_3",[[105,2],[105,61]],[[105,22],[105,61]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_DATA_IN1",[[106,2],[106,56]],[[106,22],[106,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_DATA_IN2",[[107,2],[107,56]],[[107,22],[107,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_DATA_IN3",[[108,2],[108,56]],[[108,22],[108,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_DATA_IN4",[[109,2],[109,56]],[[109,22],[109,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_DATA_IN1",[[110,2],[110,56]],[[110,22],[110,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_DATA_IN2",[[111,2],[111,56]],[[111,22],[111,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_DATA_IN3",[[112,2],[112,56]],[[112,22],[112,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_DATA_IN4",[[113,2],[113,56]],[[113,22],[113,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_DATA_IN1",[[114,2],[114,56]],[[114,22],[114,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_DATA_IN2",[[115,2],[115,56]],[[115,22],[115,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_DATA_IN3",[[116,2],[116,56]],[[116,22],[116,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_DATA_IN4",[[117,2],[117,56]],[[117,22],[117,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_0_encoder_clr_in",[[118,2],[118,56]],[[118,22],[118,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_1_encoder_clr_in",[[119,2],[119,56]],[[119,22],[119,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_2_encoder_clr_in",[[120,2],[120,56]],[[120,22],[120,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_3_encoder_clr_in",[[121,2],[121,56]],[[121,22],[121,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbRxPreamble_input_ready",[[122,2],[122,58]],[[122,22],[122,58]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbRxPreamble_output_valid",[[123,2],[123,59]],[[123,22],[123,59]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbRxPreamble_output_payload_last",[[124,2],[124,66]],[[124,22],[124,66]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbRxPreamble_output_payload_fragment",[[125,2],[125,70]],[[125,22],[125,70]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbrxsimplebus_input_ready",[[126,2],[126,59]],[[126,22],[126,59]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbrxsimplebus_waddr",[[127,2],[127,53]],[[127,22],[127,53]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbrxsimplebus_wdata",[[128,2],[128,53]],[[128,22],[128,53]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbrxsimplebus_wenable",[[129,2],[129,55]],[[129,22],[129,55]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbtxsimplebus_output_valid",[[130,2],[130,60]],[[130,22],[130,60]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbtxsimplebus_output_payload_last",[[131,2],[131,67]],[[131,22],[131,67]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbtxsimplebus_output_payload_fragment",[[132,2],[132,71]],[[132,22],[132,71]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbtxsimplebus_RENABLE",[[133,2],[133,55]],[[133,22],[133,55]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbtxsimplebus_RADDR",[[134,2],[134,53]],[[134,22],[134,53]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_simplebus_RDATA",[[135,2],[135,57]],[[135,22],[135,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_M_EN_TTL",[[136,2],[136,50]],[[136,22],[136,50]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_FPGA_DO",[[137,2],[137,49]],[[137,22],[137,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_0_0",[[138,2],[138,57]],[[138,22],[138,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_0_1",[[139,2],[139,57]],[[139,22],[139,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_0_2",[[140,2],[140,57]],[[140,22],[140,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_0_3",[[141,2],[141,57]],[[141,22],[141,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_1_0",[[142,2],[142,57]],[[142,22],[142,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_1_1",[[143,2],[143,57]],[[143,22],[143,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_1_2",[[144,2],[144,57]],[[144,22],[144,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_1_3",[[145,2],[145,57]],[[145,22],[145,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_2_0",[[146,2],[146,57]],[[146,22],[146,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_2_1",[[147,2],[147,57]],[[147,22],[147,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_2_2",[[148,2],[148,57]],[[148,22],[148,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_DATA_2_3",[[149,2],[149,57]],[[149,22],[149,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_TRIGER_0",[[150,2],[150,57]],[[150,22],[150,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_TRIGER_1",[[151,2],[151,57]],[[151,22],[151,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_AD5544_TRIGER_2",[[152,2],[152,57]],[[152,22],[152,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_Encoder_Clr_0",[[153,2],[153,55]],[[153,22],[153,55]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_Encoder_Clr_1_1",[[154,2],[154,57]],[[154,22],[154,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_Encoder_Clr_2_1",[[155,2],[155,57]],[[155,22],[155,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbregif_Encoder_Clr_3_1",[[156,2],[156,57]],[[156,22],[156,57]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_CS",[[157,2],[157,50]],[[157,22],[157,50]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_LDAC",[[158,2],[158,52]],[[158,22],[158,52]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_MSB",[[159,2],[159,51]],[[159,22],[159,51]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_RS",[[160,2],[160,50]],[[160,22],[160,50]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_SCLK",[[161,2],[161,52]],[[161,22],[161,52]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_0_AD5544_SDIN",[[162,2],[162,52]],[[162,22],[162,52]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_CS",[[163,2],[163,50]],[[163,22],[163,50]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_LDAC",[[164,2],[164,52]],[[164,22],[164,52]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_MSB",[[165,2],[165,51]],[[165,22],[165,51]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_RS",[[166,2],[166,50]],[[166,22],[166,50]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_SCLK",[[167,2],[167,52]],[[167,22],[167,52]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_1_AD5544_SDIN",[[168,2],[168,52]],[[168,22],[168,52]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_CS",[[169,2],[169,50]],[[169,22],[169,50]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_LDAC",[[170,2],[170,52]],[[170,22],[170,52]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_MSB",[[171,2],[171,51]],[[171,22],[171,51]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_RS",[[172,2],[172,50]],[[172,22],[172,50]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_SCLK",[[173,2],[173,52]],[[173,22],[173,52]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad5544_2_AD5544_SDIN",[[174,2],[174,52]],[[174,22],[174,52]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_os",[[175,2],[175,46]],[[175,22],[175,46]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_cs",[[176,2],[176,46]],[[176,22],[176,46]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_rd",[[177,2],[177,46]],[[177,22],[177,46]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_reset",[[178,2],[178,49]],[[178,22],[178,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_convsta",[[179,2],[179,51]],[[179,22],[179,51]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_convstb",[[180,2],[180,51]],[[180,22],[180,51]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_range",[[181,2],[181,49]],[[181,22],[181,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_ch1_o",[[182,2],[182,49]],[[182,22],[182,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_ch2_o",[[183,2],[183,49]],[[183,22],[183,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_ch3_o",[[184,2],[184,49]],[[184,22],[184,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_ch4_o",[[185,2],[185,49]],[[185,22],[185,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_ch5_o",[[186,2],[186,49]],[[186,22],[186,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_ch6_o",[[187,2],[187,49]],[[187,22],[187,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_ch7_o",[[188,2],[188,49]],[[188,22],[188,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_ch8_o",[[189,2],[189,49]],[[189,22],[189,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_0_ad_data_valid_o",[[190,2],[190,56]],[[190,22],[190,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_os",[[191,2],[191,46]],[[191,22],[191,46]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_cs",[[192,2],[192,46]],[[192,22],[192,46]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_rd",[[193,2],[193,46]],[[193,22],[193,46]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_reset",[[194,2],[194,49]],[[194,22],[194,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_convsta",[[195,2],[195,51]],[[195,22],[195,51]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_convstb",[[196,2],[196,51]],[[196,22],[196,51]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_range",[[197,2],[197,49]],[[197,22],[197,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_ch1_o",[[198,2],[198,49]],[[198,22],[198,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_ch2_o",[[199,2],[199,49]],[[199,22],[199,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_ch3_o",[[200,2],[200,49]],[[200,22],[200,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_ch4_o",[[201,2],[201,49]],[[201,22],[201,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_ch5_o",[[202,2],[202,49]],[[202,22],[202,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_ch6_o",[[203,2],[203,49]],[[203,22],[203,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_ch7_o",[[204,2],[204,49]],[[204,22],[204,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_ch8_o",[[205,2],[205,49]],[[205,22],[205,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_ad7606_1_ad_data_valid_o",[[206,2],[206,56]],[[206,22],[206,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_0_enc_clk",[[207,2],[207,47]],[[207,22],[207,47]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_0_enc_position_all",[[208,2],[208,56]],[[208,22],[208,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_0_enc_position_out",[[209,2],[209,56]],[[209,22],[209,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_0_erro_flag",[[210,2],[210,49]],[[210,22],[210,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_0_warn_flag",[[211,2],[211,49]],[[211,22],[211,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_0_crc_flag",[[212,2],[212,48]],[[212,22],[212,48]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_1_enc_clk",[[213,2],[213,47]],[[213,22],[213,47]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_1_enc_position_all",[[214,2],[214,56]],[[214,22],[214,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_1_enc_position_out",[[215,2],[215,56]],[[215,22],[215,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_1_erro_flag",[[216,2],[216,49]],[[216,22],[216,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_1_warn_flag",[[217,2],[217,49]],[[217,22],[217,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_1_crc_flag",[[218,2],[218,48]],[[218,22],[218,48]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_2_enc_clk",[[219,2],[219,47]],[[219,22],[219,47]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_2_enc_position_all",[[220,2],[220,56]],[[220,22],[220,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_2_enc_position_out",[[221,2],[221,56]],[[221,22],[221,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_2_erro_flag",[[222,2],[222,49]],[[222,22],[222,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_2_warn_flag",[[223,2],[223,49]],[[223,22],[223,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_2_crc_flag",[[224,2],[224,48]],[[224,22],[224,48]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_3_enc_clk",[[225,2],[225,47]],[[225,22],[225,47]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_3_enc_position_all",[[226,2],[226,56]],[[226,22],[226,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_3_enc_position_out",[[227,2],[227,56]],[[227,22],[227,56]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_3_erro_flag",[[228,2],[228,49]],[[228,22],[228,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_3_warn_flag",[[229,2],[229,49]],[[229,22],[229,49]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_bissc_3_crc_flag",[[230,2],[230,48]],[[230,22],[230,48]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_0_encoder_position_out",[[231,2],[231,62]],[[231,22],[231,62]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_0_encoder_iphase_out",[[232,2],[232,60]],[[232,22],[232,60]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_0_encoder_lock_pos",[[233,2],[233,58]],[[233,22],[233,58]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_1_encoder_position_out",[[234,2],[234,62]],[[234,22],[234,62]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_1_encoder_iphase_out",[[235,2],[235,60]],[[235,22],[235,60]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_1_encoder_lock_pos",[[236,2],[236,58]],[[236,22],[236,58]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_2_encoder_position_out",[[237,2],[237,62]],[[237,22],[237,62]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_2_encoder_iphase_out",[[238,2],[238,60]],[[238,22],[238,60]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_2_encoder_lock_pos",[[239,2],[239,58]],[[239,22],[239,58]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_3_encoder_position_out",[[240,2],[240,62]],[[240,22],[240,62]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_3_encoder_iphase_out",[[241,2],[241,60]],[[241,22],[241,60]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_encoder_3_encoder_lock_pos",[[242,2],[242,58]],[[242,22],[242,58]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcb_iofilter_M_Fault_TTL_Filter",[[243,2],[243,64]],[[243,22],[243,64]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcb_iofilter_FPGA_DI_Filter",[[244,2],[244,60]],[[244,22],[244,60]],["Mdcb_Top"],["variable","wire"]],["mdcb_area_mdcbRxPreamble",[[246,2],[257,3]],[[246,17],[246,41]],["Mdcb_Top"],["instance","MdcbRxPreamble"]],["mdcb_area_mdcbrxsimplebus",[[258,2],[268,3]],[[258,18],[258,43]],["Mdcb_Top"],["instance","MdcbRxSimpleBus"]],["mdcb_area_mdcbtxsimplebus",[[269,2],[280,3]],[[269,18],[269,43]],["Mdcb_Top"],["instance","MdcbTxSimpleBus"]],["mdcb_area_mdcbregif",[[281,2],[346,3]],[[281,13],[281,32]],["Mdcb_Top"],["instance","Mdcb_Regif"]],["mdcb_area_ad5544_0",[[347,2],[361,3]],[[347,13],[347,31]],["Mdcb_Top"],["instance","dac_ad5544"]],["mdcb_area_ad5544_1",[[362,2],[376,3]],[[362,13],[362,31]],["Mdcb_Top"],["instance","dac_ad5544"]],["mdcb_area_ad5544_2",[[377,2],[391,3]],[[377,13],[377,31]],["Mdcb_Top"],["instance","dac_ad5544"]],["mdcb_area_ad7606_0",[[392,2],[415,3]],[[392,14],[392,32]],["Mdcb_Top"],["instance","AD7606_DATA"]],["mdcb_area_ad7606_1",[[416,2],[439,3]],[[416,14],[416,32]],["Mdcb_Top"],["instance","AD7606_DATA"]],["mdcb_area_bissc_0",[[440,2],[451,3]],[[440,16],[440,33]],["Mdcb_Top"],["instance","BISS_Position"]],["mdcb_area_bissc_1",[[452,2],[463,3]],[[452,16],[452,33]],["Mdcb_Top"],["instance","BISS_Position"]],["mdcb_area_bissc_2",[[464,2],[475,3]],[[464,16],[464,33]],["Mdcb_Top"],["instance","BISS_Position"]],["mdcb_area_bissc_3",[[476,2],[487,3]],[[476,16],[476,33]],["Mdcb_Top"],["instance","BISS_Position"]],["mdcb_area_encoder_0",[[488,2],[499,3]],[[488,14],[488,33]],["Mdcb_Top"],["instance","Encoder_Top"]],["mdcb_area_encoder_1",[[500,2],[511,3]],[[500,14],[500,33]],["Mdcb_Top"],["instance","Encoder_Top"]],["mdcb_area_encoder_2",[[512,2],[523,3]],[[512,14],[512,33]],["Mdcb_Top"],["instance","Encoder_Top"]],["mdcb_area_encoder_3",[[524,2],[535,3]],[[524,14],[524,33]],["Mdcb_Top"],["instance","Encoder_Top"]],["mdcb_area_mdcb_iofilter",[[536,2],[543,3]],[[536,19],[536,42]],["Mdcb_Top"],["instance","Mdcb_Ioin_Filter"]]]]],[["Mdcb_Ioin_Filter",[[629,0],[636,2]],[[629,7],[629,23]],[],["module"]],[[["M_Fault_TTL",[[630,2],[630,33]],[[630,22],[630,33]],["Mdcb_Ioin_Filter"],["port","input"]],["FPGA_DI",[[631,2],[631,29]],[[631,22],[631,29]],["Mdcb_Ioin_Filter"],["port","input"]],["M_Fault_TTL_Filter",[[632,2],[632,40]],[[632,22],[632,40]],["Mdcb_Ioin_Filter"],["port","output"]],["FPGA_DI_Filter",[[633,2],[633,36]],[[633,22],[633,36]],["Mdcb_Ioin_Filter"],["port","output"]],["clk",[[634,2],[634,25]],[[634,22],[634,25]],["Mdcb_Ioin_Filter"],["port","input"]],["reset",[[635,2],[635,27]],[[635,22],[635,27]],["Mdcb_Ioin_Filter"],["port","input"]],["io_filter_0_io_in",[[638,2],[638,39]],[[638,22],[638,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_1_io_in",[[639,2],[639,39]],[[639,22],[639,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_2_io_in",[[640,2],[640,39]],[[640,22],[640,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_3_io_in",[[641,2],[641,39]],[[641,22],[641,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_4_io_in",[[642,2],[642,39]],[[642,22],[642,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_5_io_in",[[643,2],[643,39]],[[643,22],[643,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_6_io_in",[[644,2],[644,39]],[[644,22],[644,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_7_io_in",[[645,2],[645,39]],[[645,22],[645,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_8_io_in",[[646,2],[646,39]],[[646,22],[646,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_9_io_in",[[647,2],[647,39]],[[647,22],[647,39]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_10_io_in",[[648,2],[648,40]],[[648,22],[648,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_11_io_in",[[649,2],[649,40]],[[649,22],[649,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_12_io_in",[[650,2],[650,40]],[[650,22],[650,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_13_io_in",[[651,2],[651,40]],[[651,22],[651,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_14_io_in",[[652,2],[652,40]],[[652,22],[652,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_15_io_in",[[653,2],[653,40]],[[653,22],[653,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_16_io_in",[[654,2],[654,40]],[[654,22],[654,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_17_io_in",[[655,2],[655,40]],[[655,22],[655,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_18_io_in",[[656,2],[656,40]],[[656,22],[656,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_19_io_in",[[657,2],[657,40]],[[657,22],[657,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_20_io_in",[[658,2],[658,40]],[[658,22],[658,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_21_io_in",[[659,2],[659,40]],[[659,22],[659,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_22_io_in",[[660,2],[660,40]],[[660,22],[660,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_23_io_in",[[661,2],[661,40]],[[661,22],[661,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_0_io_out",[[662,2],[662,40]],[[662,22],[662,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_1_io_out",[[663,2],[663,40]],[[663,22],[663,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_2_io_out",[[664,2],[664,40]],[[664,22],[664,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_3_io_out",[[665,2],[665,40]],[[665,22],[665,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_4_io_out",[[666,2],[666,40]],[[666,22],[666,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_5_io_out",[[667,2],[667,40]],[[667,22],[667,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_6_io_out",[[668,2],[668,40]],[[668,22],[668,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_7_io_out",[[669,2],[669,40]],[[669,22],[669,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_8_io_out",[[670,2],[670,40]],[[670,22],[670,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_9_io_out",[[671,2],[671,40]],[[671,22],[671,40]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_10_io_out",[[672,2],[672,41]],[[672,22],[672,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_11_io_out",[[673,2],[673,41]],[[673,22],[673,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_12_io_out",[[674,2],[674,41]],[[674,22],[674,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_13_io_out",[[675,2],[675,41]],[[675,22],[675,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_14_io_out",[[676,2],[676,41]],[[676,22],[676,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_15_io_out",[[677,2],[677,41]],[[677,22],[677,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_16_io_out",[[678,2],[678,41]],[[678,22],[678,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_17_io_out",[[679,2],[679,41]],[[679,22],[679,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_18_io_out",[[680,2],[680,41]],[[680,22],[680,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_19_io_out",[[681,2],[681,41]],[[681,22],[681,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_20_io_out",[[682,2],[682,41]],[[682,22],[682,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_21_io_out",[[683,2],[683,41]],[[683,22],[683,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_22_io_out",[[684,2],[684,41]],[[684,22],[684,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["io_filter_23_io_out",[[685,2],[685,41]],[[685,22],[685,41]],["Mdcb_Ioin_Filter"],["variable","wire"]],["M_Fault_TTL_Filter_1",[[686,2],[686,42]],[[686,22],[686,42]],["Mdcb_Ioin_Filter"],["variable","reg"]],["FPGA_DI_Filter_1",[[687,2],[687,38]],[[687,22],[687,38]],["Mdcb_Ioin_Filter"],["variable","reg"]],["io_filter_0",[[689,2],[694,3]],[[689,11],[689,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_1",[[695,2],[700,3]],[[695,11],[695,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_2",[[701,2],[706,3]],[[701,11],[701,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_3",[[707,2],[712,3]],[[707,11],[707,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_4",[[713,2],[718,3]],[[713,11],[713,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_5",[[719,2],[724,3]],[[719,11],[719,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_6",[[725,2],[730,3]],[[725,11],[725,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_7",[[731,2],[736,3]],[[731,11],[731,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_8",[[737,2],[742,3]],[[737,11],[737,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_9",[[743,2],[748,3]],[[743,11],[743,22]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_10",[[749,2],[754,3]],[[749,11],[749,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_11",[[755,2],[760,3]],[[755,11],[755,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_12",[[761,2],[766,3]],[[761,11],[761,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_13",[[767,2],[772,3]],[[767,11],[767,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_14",[[773,2],[778,3]],[[773,11],[773,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_15",[[779,2],[784,3]],[[779,11],[779,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_16",[[785,2],[790,3]],[[785,11],[785,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_17",[[791,2],[796,3]],[[791,11],[791,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_18",[[797,2],[802,3]],[[797,11],[797,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_19",[[803,2],[808,3]],[[803,11],[803,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_20",[[809,2],[814,3]],[[809,11],[809,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_21",[[815,2],[820,3]],[[815,11],[815,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_22",[[821,2],[826,3]],[[821,11],[821,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]],["io_filter_23",[[827,2],[832,3]],[[827,11],[827,23]],["Mdcb_Ioin_Filter"],["instance","IoFilter"]]]]],[["Encoder_Top",[[900,0],[911,2]],[[900,7],[900,18]],[],["module"]],[[["clk",[[901,2],[901,25]],[[901,22],[901,25]],["Encoder_Top"],["port","input"]],["reset",[[902,2],[902,27]],[[902,22],[902,27]],["Encoder_Top"],["port","input"]],["clk_160M",[[903,2],[903,30]],[[903,22],[903,30]],["Encoder_Top"],["port","input"]],["encoderinterface_encoder_aphase",[[904,2],[904,53]],[[904,22],[904,53]],["Encoder_Top"],["port","input"]],["encoderinterface_encoder_bphase",[[905,2],[905,53]],[[905,22],[905,53]],["Encoder_Top"],["port","input"]],["encoderinterface_encoder_iphase",[[906,2],[906,53]],[[906,22],[906,53]],["Encoder_Top"],["port","input"]],["encoder_position_out",[[907,2],[907,42]],[[907,22],[907,42]],["Encoder_Top"],["port","output"]],["encoder_clr_in",[[908,2],[908,36]],[[908,22],[908,36]],["Encoder_Top"],["port","input"]],["encoder_iphase_out",[[909,2],[909,40]],[[909,22],[909,40]],["Encoder_Top"],["port","output"]],["encoder_lock_pos",[[910,2],[910,38]],[[910,22],[910,38]],["Encoder_Top"],["port","output"]],["encoderarea_Encoder_resetn",[[913,2],[913,48]],[[913,22],[913,48]],["Encoder_Top"],["variable","wire"]],["encoderarea_encoder_clr_encoder_clr_out",[[914,2],[914,61]],[[914,22],[914,61]],["Encoder_Top"],["variable","wire"]],["encoderarea_zerosensor_zerosensor_out",[[915,2],[915,59]],[[915,22],[915,59]],["Encoder_Top"],["variable","wire"]],["encoderarea_Encoder_encoder_position_out",[[916,2],[916,62]],[[916,22],[916,62]],["Encoder_Top"],["variable","wire"]],["encoderarea_Encoder_enc_udn",[[917,2],[917,49]],[[917,22],[917,49]],["Encoder_Top"],["variable","wire"]],["encoderarea_Encoder_enc_cas",[[918,2],[918,49]],[[918,22],[918,49]],["Encoder_Top"],["variable","wire"]],["encoderarea_Encoder_count_enable",[[919,2],[919,54]],[[919,22],[919,54]],["Encoder_Top"],["variable","wire"]],["encoderarea_Encoder_count_direction",[[920,2],[920,57]],[[920,22],[920,57]],["Encoder_Top"],["variable","wire"]],["encoderarea_encoder_lock_pos",[[921,2],[921,50]],[[921,22],[921,50]],["Encoder_Top"],["variable","reg"]],["encoderinterface_encoder_iphase_regNext",[[922,2],[922,61]],[[922,22],[922,61]],["Encoder_Top"],["variable","reg"]],["when_Encoder_l110",[[923,2],[923,39]],[[923,22],[923,39]],["Encoder_Top"],["variable","wire"]],["encoderarea_encoder_clr",[[925,2],[930,3]],[[925,14],[925,37]],["Encoder_Top"],["instance","Encoder_Clr"]],["encoderarea_zerosensor",[[931,2],[936,3]],[[931,13],[931,35]],["Encoder_Top"],["instance","ZeroSensor"]],["encoderarea_Encoder",[[937,2],[950,3]],[[937,10],[937,29]],["Encoder_Top"],["instance","encoder"]]]]],[["Mdcb_Regif",[[975,0],[1040,2]],[[975,7],[975,17]],[],["module"]],[[["simplebus_RADDR",[[976,2],[976,37]],[[976,22],[976,37]],["Mdcb_Regif"],["port","input"]],["simplebus_RDATA",[[977,2],[977,37]],[[977,22],[977,37]],["Mdcb_Regif"],["port","output"]],["simplebus_RENABLE",[[978,2],[978,39]],[[978,22],[978,39]],["Mdcb_Regif"],["port","input"]],["simplebus_WADDR",[[979,2],[979,37]],[[979,22],[979,37]],["Mdcb_Regif"],["port","input"]],["simplebus_WDATA",[[980,2],[980,37]],[[980,22],[980,37]],["Mdcb_Regif"],["port","input"]],["simplebus_WENABLE",[[981,2],[981,39]],[[981,22],[981,39]],["Mdcb_Regif"],["port","input"]],["slaveid",[[982,2],[982,29]],[[982,22],[982,29]],["Mdcb_Regif"],["port","input"]],["M_Fault_TTL_Filter",[[983,2],[983,40]],[[983,22],[983,40]],["Mdcb_Regif"],["port","input"]],["FPGA_DI_Filter",[[984,2],[984,36]],[[984,22],[984,36]],["Mdcb_Regif"],["port","input"]],["M_EN_TTL",[[985,2],[985,30]],[[985,22],[985,30]],["Mdcb_Regif"],["port","reg"]],["FPGA_DO",[[986,2],[986,29]],[[986,22],[986,29]],["Mdcb_Regif"],["port","reg"]],["AD5544_DATA_0_0",[[987,2],[987,37]],[[987,22],[987,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_0_1",[[988,2],[988,37]],[[988,22],[988,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_0_2",[[989,2],[989,37]],[[989,22],[989,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_0_3",[[990,2],[990,37]],[[990,22],[990,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_1_0",[[991,2],[991,37]],[[991,22],[991,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_1_1",[[992,2],[992,37]],[[992,22],[992,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_1_2",[[993,2],[993,37]],[[993,22],[993,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_1_3",[[994,2],[994,37]],[[994,22],[994,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_2_0",[[995,2],[995,37]],[[995,22],[995,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_2_1",[[996,2],[996,37]],[[996,22],[996,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_2_2",[[997,2],[997,37]],[[997,22],[997,37]],["Mdcb_Regif"],["port","output"]],["AD5544_DATA_2_3",[[998,2],[998,37]],[[998,22],[998,37]],["Mdcb_Regif"],["port","output"]],["AD5544_TRIGER_0",[[999,2],[999,37]],[[999,22],[999,37]],["Mdcb_Regif"],["port","output"]],["AD5544_TRIGER_1",[[1000,2],[1000,37]],[[1000,22],[1000,37]],["Mdcb_Regif"],["port","output"]],["AD5544_TRIGER_2",[[1001,2],[1001,37]],[[1001,22],[1001,37]],["Mdcb_Regif"],["port","output"]],["AD7606_DATA_0_0",[[1002,2],[1002,37]],[[1002,22],[1002,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_0_1",[[1003,2],[1003,37]],[[1003,22],[1003,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_0_2",[[1004,2],[1004,37]],[[1004,22],[1004,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_0_3",[[1005,2],[1005,37]],[[1005,22],[1005,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_0_4",[[1006,2],[1006,37]],[[1006,22],[1006,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_0_5",[[1007,2],[1007,37]],[[1007,22],[1007,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_0_6",[[1008,2],[1008,37]],[[1008,22],[1008,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_0_7",[[1009,2],[1009,37]],[[1009,22],[1009,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_1_0",[[1010,2],[1010,37]],[[1010,22],[1010,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_1_1",[[1011,2],[1011,37]],[[1011,22],[1011,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_1_2",[[1012,2],[1012,37]],[[1012,22],[1012,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_1_3",[[1013,2],[1013,37]],[[1013,22],[1013,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_1_4",[[1014,2],[1014,37]],[[1014,22],[1014,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_1_5",[[1015,2],[1015,37]],[[1015,22],[1015,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_1_6",[[1016,2],[1016,37]],[[1016,22],[1016,37]],["Mdcb_Regif"],["port","input"]],["AD7606_DATA_1_7",[[1017,2],[1017,37]],[[1017,22],[1017,37]],["Mdcb_Regif"],["port","input"]],["BissC_Pos_0",[[1018,2],[1018,33]],[[1018,22],[1018,33]],["Mdcb_Regif"],["port","input"]],["BissC_Pos_1",[[1019,2],[1019,33]],[[1019,22],[1019,33]],["Mdcb_Regif"],["port","input"]],["BissC_Pos_2",[[1020,2],[1020,33]],[[1020,22],[1020,33]],["Mdcb_Regif"],["port","input"]],["BissC_Pos_3",[[1021,2],[1021,33]],[[1021,22],[1021,33]],["Mdcb_Regif"],["port","input"]],["Encoder_Pos_0",[[1022,2],[1022,35]],[[1022,22],[1022,35]],["Mdcb_Regif"],["port","input"]],["Encoder_Pos_1",[[1023,2],[1023,35]],[[1023,22],[1023,35]],["Mdcb_Regif"],["port","input"]],["Encoder_Pos_2",[[1024,2],[1024,35]],[[1024,22],[1024,35]],["Mdcb_Regif"],["port","input"]],["Encoder_Pos_3",[[1025,2],[1025,35]],[[1025,22],[1025,35]],["Mdcb_Regif"],["port","input"]],["Encoder_Zero_Keep_0",[[1026,2],[1026,41]],[[1026,22],[1026,41]],["Mdcb_Regif"],["port","input"]],["Encoder_Zero_Keep_1",[[1027,2],[1027,41]],[[1027,22],[1027,41]],["Mdcb_Regif"],["port","input"]],["Encoder_Zero_Keep_2",[[1028,2],[1028,41]],[[1028,22],[1028,41]],["Mdcb_Regif"],["port","input"]],["Encoder_Zero_Keep_3",[[1029,2],[1029,41]],[[1029,22],[1029,41]],["Mdcb_Regif"],["port","input"]],["Encoder_Clr_0",[[1030,2],[1030,35]],[[1030,22],[1030,35]],["Mdcb_Regif"],["port","output"]],["Encoder_Clr_1_1",[[1031,2],[1031,37]],[[1031,22],[1031,37]],["Mdcb_Regif"],["port","output"]],["Encoder_Clr_2_1",[[1032,2],[1032,37]],[[1032,22],[1032,37]],["Mdcb_Regif"],["port","output"]],["Encoder_Clr_3_1",[[1033,2],[1033,37]],[[1033,22],[1033,37]],["Mdcb_Regif"],["port","output"]],["Encoder_lock_Pos_0",[[1034,2],[1034,40]],[[1034,22],[1034,40]],["Mdcb_Regif"],["port","input"]],["Encoder_lock_Pos_1",[[1035,2],[1035,40]],[[1035,22],[1035,40]],["Mdcb_Regif"],["port","input"]],["Encoder_lock_Pos_2",[[1036,2],[1036,40]],[[1036,22],[1036,40]],["Mdcb_Regif"],["port","input"]],["Encoder_lock_Pos_3",[[1037,2],[1037,40]],[[1037,22],[1037,40]],["Mdcb_Regif"],["port","input"]],["clk",[[1038,2],[1038,25]],[[1038,22],[1038,25]],["Mdcb_Regif"],["port","input"]],["reset",[[1039,2],[1039,27]],[[1039,22],[1039,27]],["Mdcb_Regif"],["port","input"]],["_zz_busslave_readData",[[1042,2],[1042,43]],[[1042,22],[1042,43]],["Mdcb_Regif"],["variable","wire"]],["_zz_busslave_readData_1",[[1043,2],[1043,45]],[[1043,22],[1043,45]],["Mdcb_Regif"],["variable","wire"]],["_zz_busslave_readData_2",[[1044,2],[1044,45]],[[1044,22],[1044,45]],["Mdcb_Regif"],["variable","wire"]],["busslave_readError",[[1045,2],[1045,40]],[[1045,22],[1045,40]],["Mdcb_Regif"],["variable","reg"]],["busslave_readData",[[1046,2],[1046,39]],[[1046,22],[1046,39]],["Mdcb_Regif"],["variable","reg"]],["HEADER",[[1047,2],[1047,28]],[[1047,22],[1047,28]],["Mdcb_Regif"],["variable","wire"]],["Slaveid_1",[[1048,2],[1048,31]],[[1048,22],[1048,31]],["Mdcb_Regif"],["variable","wire"]],["VERSION",[[1049,2],[1049,29]],[[1049,22],[1049,29]],["Mdcb_Regif"],["variable","wire"]],["Encoder1_ZeroSingle",[[1050,2],[1050,41]],[[1050,22],[1050,41]],["Mdcb_Regif"],["variable","wire"]],["Encoder2_ZeroSingle",[[1051,2],[1051,41]],[[1051,22],[1051,41]],["Mdcb_Regif"],["variable","wire"]],["Encoder3_ZeroSingle",[[1052,2],[1052,41]],[[1052,22],[1052,41]],["Mdcb_Regif"],["variable","wire"]],["Encoder4_ZeroSingle",[[1053,2],[1053,41]],[[1053,22],[1053,41]],["Mdcb_Regif"],["variable","wire"]],["Encoder1_Pos",[[1054,2],[1054,34]],[[1054,22],[1054,34]],["Mdcb_Regif"],["variable","wire"]],["Encoder2_Pos",[[1055,2],[1055,34]],[[1055,22],[1055,34]],["Mdcb_Regif"],["variable","wire"]],["Encoder3_Pos",[[1056,2],[1056,34]],[[1056,22],[1056,34]],["Mdcb_Regif"],["variable","wire"]],["Encoder4_Pos",[[1057,2],[1057,34]],[[1057,22],[1057,34]],["Mdcb_Regif"],["variable","wire"]],["when_RegInst_l153",[[1058,2],[1058,39]],[[1058,22],[1058,39]],["Mdcb_Regif"],["variable","wire"]],["Encoder1_Pos_Clr",[[1059,2],[1059,38]],[[1059,22],[1059,38]],["Mdcb_Regif"],["variable","reg"]],["Encoder2_Pos_Clr",[[1060,2],[1060,38]],[[1060,22],[1060,38]],["Mdcb_Regif"],["variable","reg"]],["Encoder3_Pos_Clr",[[1061,2],[1061,38]],[[1061,22],[1061,38]],["Mdcb_Regif"],["variable","reg"]],["Encoder4_Pos_Clr",[[1062,2],[1062,38]],[[1062,22],[1062,38]],["Mdcb_Regif"],["variable","reg"]],["Encoder1_Lock_Pos",[[1063,2],[1063,39]],[[1063,22],[1063,39]],["Mdcb_Regif"],["variable","wire"]],["Encoder2_Lock_Pos",[[1064,2],[1064,39]],[[1064,22],[1064,39]],["Mdcb_Regif"],["variable","wire"]],["Encoder3_Lock_Pos",[[1065,2],[1065,39]],[[1065,22],[1065,39]],["Mdcb_Regif"],["variable","wire"]],["Encoder4_Lock_Pos",[[1066,2],[1066,39]],[[1066,22],[1066,39]],["Mdcb_Regif"],["variable","wire"]],["when_RegInst_l153_1",[[1067,2],[1067,41]],[[1067,22],[1067,41]],["Mdcb_Regif"],["variable","wire"]],["Reserve1",[[1068,2],[1068,30]],[[1068,22],[1068,30]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_2",[[1069,2],[1069,41]],[[1069,22],[1069,41]],["Mdcb_Regif"],["variable","wire"]],["Reserve2",[[1070,2],[1070,30]],[[1070,22],[1070,30]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_3",[[1071,2],[1071,41]],[[1071,22],[1071,41]],["Mdcb_Regif"],["variable","wire"]],["Reserve3",[[1072,2],[1072,30]],[[1072,22],[1072,30]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_4",[[1073,2],[1073,41]],[[1073,22],[1073,41]],["Mdcb_Regif"],["variable","wire"]],["Reserve4",[[1074,2],[1074,30]],[[1074,22],[1074,30]],["Mdcb_Regif"],["variable","reg"]],["BissC1_Pos",[[1075,2],[1075,32]],[[1075,22],[1075,32]],["Mdcb_Regif"],["variable","wire"]],["BissC2_Pos",[[1076,2],[1076,32]],[[1076,22],[1076,32]],["Mdcb_Regif"],["variable","wire"]],["BissC3_Pos",[[1077,2],[1077,32]],[[1077,22],[1077,32]],["Mdcb_Regif"],["variable","wire"]],["BissC4_Pos",[[1078,2],[1078,32]],[[1078,22],[1078,32]],["Mdcb_Regif"],["variable","wire"]],["TTL1_Single",[[1079,2],[1079,33]],[[1079,22],[1079,33]],["Mdcb_Regif"],["variable","wire"]],["TTL2_Single",[[1080,2],[1080,33]],[[1080,22],[1080,33]],["Mdcb_Regif"],["variable","wire"]],["TTL3_Single",[[1081,2],[1081,33]],[[1081,22],[1081,33]],["Mdcb_Regif"],["variable","wire"]],["TTL4_Single",[[1082,2],[1082,33]],[[1082,22],[1082,33]],["Mdcb_Regif"],["variable","wire"]],["TTL5_Single",[[1083,2],[1083,33]],[[1083,22],[1083,33]],["Mdcb_Regif"],["variable","wire"]],["TTL6_Single",[[1084,2],[1084,33]],[[1084,22],[1084,33]],["Mdcb_Regif"],["variable","wire"]],["TTL7_Single",[[1085,2],[1085,33]],[[1085,22],[1085,33]],["Mdcb_Regif"],["variable","wire"]],["TTL8_Single",[[1086,2],[1086,33]],[[1086,22],[1086,33]],["Mdcb_Regif"],["variable","wire"]],["Opt1_Single",[[1087,2],[1087,33]],[[1087,22],[1087,33]],["Mdcb_Regif"],["variable","wire"]],["Opt2_Single",[[1088,2],[1088,33]],[[1088,22],[1088,33]],["Mdcb_Regif"],["variable","wire"]],["Opt3_Single",[[1089,2],[1089,33]],[[1089,22],[1089,33]],["Mdcb_Regif"],["variable","wire"]],["Opt4_Single",[[1090,2],[1090,33]],[[1090,22],[1090,33]],["Mdcb_Regif"],["variable","wire"]],["Opt5_Single",[[1091,2],[1091,33]],[[1091,22],[1091,33]],["Mdcb_Regif"],["variable","wire"]],["Opt6_Single",[[1092,2],[1092,33]],[[1092,22],[1092,33]],["Mdcb_Regif"],["variable","wire"]],["Opt7_Single",[[1093,2],[1093,33]],[[1093,22],[1093,33]],["Mdcb_Regif"],["variable","wire"]],["Opt8_Single",[[1094,2],[1094,33]],[[1094,22],[1094,33]],["Mdcb_Regif"],["variable","wire"]],["Opt9_Single",[[1095,2],[1095,33]],[[1095,22],[1095,33]],["Mdcb_Regif"],["variable","wire"]],["Opt10_Single",[[1096,2],[1096,34]],[[1096,22],[1096,34]],["Mdcb_Regif"],["variable","wire"]],["Opt11_Single",[[1097,2],[1097,34]],[[1097,22],[1097,34]],["Mdcb_Regif"],["variable","wire"]],["Opt12_Single",[[1098,2],[1098,34]],[[1098,22],[1098,34]],["Mdcb_Regif"],["variable","wire"]],["Opt13_Single",[[1099,2],[1099,34]],[[1099,22],[1099,34]],["Mdcb_Regif"],["variable","wire"]],["Opt14_Single",[[1100,2],[1100,34]],[[1100,22],[1100,34]],["Mdcb_Regif"],["variable","wire"]],["Opt15_Single",[[1101,2],[1101,34]],[[1101,22],[1101,34]],["Mdcb_Regif"],["variable","wire"]],["Opt16_Single",[[1102,2],[1102,34]],[[1102,22],[1102,34]],["Mdcb_Regif"],["variable","wire"]],["when_RegInst_l153_5",[[1103,2],[1103,41]],[[1103,22],[1103,41]],["Mdcb_Regif"],["variable","wire"]],["Reserve5",[[1104,2],[1104,30]],[[1104,22],[1104,30]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_6",[[1105,2],[1105,41]],[[1105,22],[1105,41]],["Mdcb_Regif"],["variable","wire"]],["Reserve6",[[1106,2],[1106,30]],[[1106,22],[1106,30]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_7",[[1107,2],[1107,41]],[[1107,22],[1107,41]],["Mdcb_Regif"],["variable","wire"]],["Reserve7",[[1108,2],[1108,30]],[[1108,22],[1108,30]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_8",[[1109,2],[1109,41]],[[1109,22],[1109,41]],["Mdcb_Regif"],["variable","wire"]],["Reserve8",[[1110,2],[1110,30]],[[1110,22],[1110,30]],["Mdcb_Regif"],["variable","reg"]],["AD7606_Datatemp1",[[1111,2],[1111,38]],[[1111,22],[1111,38]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp2",[[1112,2],[1112,38]],[[1112,22],[1112,38]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp3",[[1113,2],[1113,38]],[[1113,22],[1113,38]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp4",[[1114,2],[1114,38]],[[1114,22],[1114,38]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp5",[[1115,2],[1115,38]],[[1115,22],[1115,38]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp6",[[1116,2],[1116,38]],[[1116,22],[1116,38]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp7",[[1117,2],[1117,38]],[[1117,22],[1117,38]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp8",[[1118,2],[1118,38]],[[1118,22],[1118,38]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp9",[[1119,2],[1119,38]],[[1119,22],[1119,38]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp10",[[1120,2],[1120,39]],[[1120,22],[1120,39]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp11",[[1121,2],[1121,39]],[[1121,22],[1121,39]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp12",[[1122,2],[1122,39]],[[1122,22],[1122,39]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp13",[[1123,2],[1123,39]],[[1123,22],[1123,39]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp14",[[1124,2],[1124,39]],[[1124,22],[1124,39]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp15",[[1125,2],[1125,39]],[[1125,22],[1125,39]],["Mdcb_Regif"],["variable","wire"]],["AD7606_Datatemp16",[[1126,2],[1126,39]],[[1126,22],[1126,39]],["Mdcb_Regif"],["variable","wire"]],["when_RegInst_l153_9",[[1127,2],[1127,41]],[[1127,22],[1127,41]],["Mdcb_Regif"],["variable","wire"]],["Reserve9",[[1128,2],[1128,30]],[[1128,22],[1128,30]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_10",[[1129,2],[1129,42]],[[1129,22],[1129,42]],["Mdcb_Regif"],["variable","wire"]],["Reserve10",[[1130,2],[1130,31]],[[1130,22],[1130,31]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_11",[[1131,2],[1131,42]],[[1131,22],[1131,42]],["Mdcb_Regif"],["variable","wire"]],["Reserve11",[[1132,2],[1132,31]],[[1132,22],[1132,31]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_12",[[1133,2],[1133,42]],[[1133,22],[1133,42]],["Mdcb_Regif"],["variable","wire"]],["Reserve12",[[1134,2],[1134,31]],[[1134,22],[1134,31]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_13",[[1135,2],[1135,42]],[[1135,22],[1135,42]],["Mdcb_Regif"],["variable","wire"]],["AD5544_Datatemp1",[[1136,2],[1136,38]],[[1136,22],[1136,38]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Datatemp2",[[1137,2],[1137,38]],[[1137,22],[1137,38]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_14",[[1138,2],[1138,42]],[[1138,22],[1138,42]],["Mdcb_Regif"],["variable","wire"]],["AD5544_Datatemp3",[[1139,2],[1139,38]],[[1139,22],[1139,38]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Datatemp4",[[1140,2],[1140,38]],[[1140,22],[1140,38]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger1_Temp",[[1141,2],[1141,41]],[[1141,22],[1141,41]],["Mdcb_Regif"],["variable","wire"]],["AD5544_Triger1_Temp_delay_1",[[1142,2],[1142,49]],[[1142,22],[1142,49]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger1_Temp_delay_1_1",[[1143,2],[1143,51]],[[1143,22],[1143,51]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger1_Temp_delay_2",[[1144,2],[1144,49]],[[1144,22],[1144,49]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger1_Temp_delay_1_2",[[1145,2],[1145,51]],[[1145,22],[1145,51]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger1_Temp_delay_2_1",[[1146,2],[1146,51]],[[1146,22],[1146,51]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger1_Temp_delay_3",[[1147,2],[1147,49]],[[1147,22],[1147,49]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_15",[[1148,2],[1148,42]],[[1148,22],[1148,42]],["Mdcb_Regif"],["variable","wire"]],["AD5544_Datatemp5",[[1149,2],[1149,38]],[[1149,22],[1149,38]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Datatemp6",[[1150,2],[1150,38]],[[1150,22],[1150,38]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_16",[[1151,2],[1151,42]],[[1151,22],[1151,42]],["Mdcb_Regif"],["variable","wire"]],["AD5544_Datatemp7",[[1152,2],[1152,38]],[[1152,22],[1152,38]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Datatemp8",[[1153,2],[1153,38]],[[1153,22],[1153,38]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger2_Temp",[[1154,2],[1154,41]],[[1154,22],[1154,41]],["Mdcb_Regif"],["variable","wire"]],["AD5544_Triger2_Temp_delay_1",[[1155,2],[1155,49]],[[1155,22],[1155,49]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger2_Temp_delay_1_1",[[1156,2],[1156,51]],[[1156,22],[1156,51]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger2_Temp_delay_2",[[1157,2],[1157,49]],[[1157,22],[1157,49]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger2_Temp_delay_1_2",[[1158,2],[1158,51]],[[1158,22],[1158,51]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger2_Temp_delay_2_1",[[1159,2],[1159,51]],[[1159,22],[1159,51]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger2_Temp_delay_3",[[1160,2],[1160,49]],[[1160,22],[1160,49]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_17",[[1161,2],[1161,42]],[[1161,22],[1161,42]],["Mdcb_Regif"],["variable","wire"]],["AD5544_Datatemp9",[[1162,2],[1162,38]],[[1162,22],[1162,38]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Datatemp10",[[1163,2],[1163,39]],[[1163,22],[1163,39]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_18",[[1164,2],[1164,42]],[[1164,22],[1164,42]],["Mdcb_Regif"],["variable","wire"]],["AD5544_Datatemp11",[[1165,2],[1165,39]],[[1165,22],[1165,39]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Datatemp12",[[1166,2],[1166,39]],[[1166,22],[1166,39]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger3_Temp",[[1167,2],[1167,41]],[[1167,22],[1167,41]],["Mdcb_Regif"],["variable","wire"]],["AD5544_Triger3_Temp_delay_1",[[1168,2],[1168,49]],[[1168,22],[1168,49]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger3_Temp_delay_1_1",[[1169,2],[1169,51]],[[1169,22],[1169,51]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger3_Temp_delay_2",[[1170,2],[1170,49]],[[1170,22],[1170,49]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger3_Temp_delay_1_2",[[1171,2],[1171,51]],[[1171,22],[1171,51]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger3_Temp_delay_2_1",[[1172,2],[1172,51]],[[1172,22],[1172,51]],["Mdcb_Regif"],["variable","reg"]],["AD5544_Triger3_Temp_delay_3",[[1173,2],[1173,49]],[[1173,22],[1173,49]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_19",[[1174,2],[1174,42]],[[1174,22],[1174,42]],["Mdcb_Regif"],["variable","wire"]],["M_EN_TTL1",[[1175,2],[1175,31]],[[1175,22],[1175,31]],["Mdcb_Regif"],["variable","reg"]],["M_EN_TTL2",[[1176,2],[1176,31]],[[1176,22],[1176,31]],["Mdcb_Regif"],["variable","reg"]],["M_EN_TTL3",[[1177,2],[1177,31]],[[1177,22],[1177,31]],["Mdcb_Regif"],["variable","reg"]],["M_EN_TTL4",[[1178,2],[1178,31]],[[1178,22],[1178,31]],["Mdcb_Regif"],["variable","reg"]],["M_EN_TTL5",[[1179,2],[1179,31]],[[1179,22],[1179,31]],["Mdcb_Regif"],["variable","reg"]],["M_EN_TTL6",[[1180,2],[1180,31]],[[1180,22],[1180,31]],["Mdcb_Regif"],["variable","reg"]],["M_EN_TTL7",[[1181,2],[1181,31]],[[1181,22],[1181,31]],["Mdcb_Regif"],["variable","reg"]],["M_EN_TTL8",[[1182,2],[1182,31]],[[1182,22],[1182,31]],["Mdcb_Regif"],["variable","reg"]],["when_RegInst_l153_20",[[1183,2],[1183,42]],[[1183,22],[1183,42]],["Mdcb_Regif"],["variable","wire"]],["FPGA_DO_0",[[1184,2],[1184,31]],[[1184,22],[1184,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_1",[[1185,2],[1185,31]],[[1185,22],[1185,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_2",[[1186,2],[1186,31]],[[1186,22],[1186,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_3",[[1187,2],[1187,31]],[[1187,22],[1187,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_4",[[1188,2],[1188,31]],[[1188,22],[1188,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_5",[[1189,2],[1189,31]],[[1189,22],[1189,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_6",[[1190,2],[1190,31]],[[1190,22],[1190,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_7",[[1191,2],[1191,31]],[[1191,22],[1191,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_8",[[1192,2],[1192,31]],[[1192,22],[1192,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_9",[[1193,2],[1193,31]],[[1193,22],[1193,31]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_10",[[1194,2],[1194,32]],[[1194,22],[1194,32]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_11",[[1195,2],[1195,32]],[[1195,22],[1195,32]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_12",[[1196,2],[1196,32]],[[1196,22],[1196,32]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_13",[[1197,2],[1197,32]],[[1197,22],[1197,32]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_14",[[1198,2],[1198,32]],[[1198,22],[1198,32]],["Mdcb_Regif"],["variable","reg"]],["FPGA_DO_15",[[1199,2],[1199,32]],[[1199,22],[1199,32]],["Mdcb_Regif"],["variable","reg"]]]]],[["MdcbTxSimpleBus",[[1773,0],[1784,2]],[[1773,7],[1773,22]],[],["module"]],[[["output_valid",[[1774,2],[1774,34]],[[1774,22],[1774,34]],["MdcbTxSimpleBus"],["port","output"]],["output_ready",[[1775,2],[1775,34]],[[1775,22],[1775,34]],["MdcbTxSimpleBus"],["port","input"]],["output_payload_last",[[1776,2],[1776,41]],[[1776,22],[1776,41]],["MdcbTxSimpleBus"],["port","output"]],["output_payload_fragment",[[1777,2],[1777,45]],[[1777,22],[1777,45]],["MdcbTxSimpleBus"],["port","output"]],["RENABLE",[[1778,2],[1778,29]],[[1778,22],[1778,29]],["MdcbTxSimpleBus"],["port","output"]],["RADDR",[[1779,2],[1779,27]],[[1779,22],[1779,27]],["MdcbTxSimpleBus"],["port","output"]],["RDATA",[[1780,2],[1780,27]],[[1780,22],[1780,27]],["MdcbTxSimpleBus"],["port","input"]],["timer_tick",[[1781,2],[1781,32]],[[1781,22],[1781,32]],["MdcbTxSimpleBus"],["port","input"]],["clk",[[1782,2],[1782,25]],[[1782,22],[1782,25]],["MdcbTxSimpleBus"],["port","input"]],["reset",[[1783,2],[1783,27]],[[1783,22],[1783,27]],["MdcbTxSimpleBus"],["port","input"]],["fsm_enumDef_1_BOOT",[[1785,2],[1785,39]],[[1785,13],[1785,31]],["MdcbTxSimpleBus"],["localparam"]],["fsm_enumDef_1_Wait_Start",[[1786,2],[1786,45]],[[1786,13],[1786,37]],["MdcbTxSimpleBus"],["localparam"]],["fsm_enumDef_1_Send_Data",[[1787,2],[1787,44]],[[1787,13],[1787,36]],["MdcbTxSimpleBus"],["localparam"]],["fsm_enumDef_1_End_1",[[1788,2],[1788,40]],[[1788,13],[1788,32]],["MdcbTxSimpleBus"],["localparam"]],["timer_1_io_clear",[[1790,2],[1790,38]],[[1790,22],[1790,38]],["MdcbTxSimpleBus"],["variable","reg"]],["timer_1_io_full",[[1791,2],[1791,37]],[[1791,22],[1791,37]],["MdcbTxSimpleBus"],["variable","wire"]],["timer_1_io_value",[[1792,2],[1792,38]],[[1792,22],[1792,38]],["MdcbTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_push_ready",[[1793,2],[1793,48]],[[1793,22],[1793,48]],["MdcbTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_pop_valid",[[1794,2],[1794,47]],[[1794,22],[1794,47]],["MdcbTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_pop_payload",[[1795,2],[1795,49]],[[1795,22],[1795,49]],["MdcbTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_occupancy",[[1796,2],[1796,47]],[[1796,22],[1796,47]],["MdcbTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_availability",[[1797,2],[1797,50]],[[1797,22],[1797,50]],["MdcbTxSimpleBus"],["variable","wire"]],["RENABLE_1",[[1798,2],[1798,31]],[[1798,22],[1798,31]],["MdcbTxSimpleBus"],["variable","reg"]],["RADDR_1",[[1799,2],[1799,29]],[[1799,22],[1799,29]],["MdcbTxSimpleBus"],["variable","reg"]],["RDATA_1",[[1800,2],[1800,29]],[[1800,22],[1800,29]],["MdcbTxSimpleBus"],["variable","reg"]],["send_length",[[1801,2],[1801,33]],[[1801,22],[1801,33]],["MdcbTxSimpleBus"],["variable","reg"]],["when_MdcbTxSimpleBus_l30",[[1802,2],[1802,46]],[[1802,22],[1802,46]],["MdcbTxSimpleBus"],["variable","wire"]],["fsm_wantExit",[[1803,2],[1803,34]],[[1803,22],[1803,34]],["MdcbTxSimpleBus"],["variable","wire"]],["fsm_wantStart",[[1804,2],[1804,35]],[[1804,22],[1804,35]],["MdcbTxSimpleBus"],["variable","reg"]],["fsm_wantKill",[[1805,2],[1805,34]],[[1805,22],[1805,34]],["MdcbTxSimpleBus"],["variable","wire"]],["RENABLE_1_regNext",[[1806,2],[1806,39]],[[1806,22],[1806,39]],["MdcbTxSimpleBus"],["variable","reg"]],["output_fire",[[1807,2],[1807,33]],[[1807,22],[1807,33]],["MdcbTxSimpleBus"],["variable","wire"]],["fsm_stateReg",[[1808,2],[1808,34]],[[1808,22],[1808,34]],["MdcbTxSimpleBus"],["variable","reg"]],["fsm_stateNext",[[1809,2],[1809,35]],[[1809,22],[1809,35]],["MdcbTxSimpleBus"],["variable","reg"]],["when_MdcbTxSimpleBus_l53",[[1810,2],[1810,46]],[[1810,22],[1810,46]],["MdcbTxSimpleBus"],["variable","wire"]],["fsm_stateReg_string",[[1812,2],[1812,32]],[[1812,13],[1812,32]],["MdcbTxSimpleBus"],["variable","reg"]],["fsm_stateNext_string",[[1813,2],[1813,33]],[[1813,13],[1813,33]],["MdcbTxSimpleBus"],["variable","reg"]],["timer_1",[[1817,2],[1825,3]],[[1817,8],[1817,15]],["MdcbTxSimpleBus"],["instance","Timer"]],["streamfifo_1",[[1826,2],[1838,3]],[[1826,13],[1826,25]],["MdcbTxSimpleBus"],["instance","StreamFifo"]]]]],[["MdcbRxSimpleBus",[[1960,0],[1970,2]],[[1960,7],[1960,22]],[],["module"]],[[["input_valid",[[1961,2],[1961,33]],[[1961,22],[1961,33]],["MdcbRxSimpleBus"],["port","input"]],["input_ready",[[1962,2],[1962,33]],[[1962,22],[1962,33]],["MdcbRxSimpleBus"],["port","output"]],["input_payload_last",[[1963,2],[1963,40]],[[1963,22],[1963,40]],["MdcbRxSimpleBus"],["port","input"]],["input_payload_fragment",[[1964,2],[1964,44]],[[1964,22],[1964,44]],["MdcbRxSimpleBus"],["port","input"]],["waddr",[[1965,2],[1965,27]],[[1965,22],[1965,27]],["MdcbRxSimpleBus"],["port","output"]],["wdata",[[1966,2],[1966,27]],[[1966,22],[1966,27]],["MdcbRxSimpleBus"],["port","output"]],["wenable",[[1967,2],[1967,29]],[[1967,22],[1967,29]],["MdcbRxSimpleBus"],["port","output"]],["clk",[[1968,2],[1968,25]],[[1968,22],[1968,25]],["MdcbRxSimpleBus"],["port","input"]],["reset",[[1969,2],[1969,27]],[[1969,22],[1969,27]],["MdcbRxSimpleBus"],["port","input"]],["fsm_enumDef_BOOT",[[1971,2],[1971,37]],[[1971,13],[1971,29]],["MdcbRxSimpleBus"],["localparam"]],["fsm_enumDef_Get_Header",[[1972,2],[1972,43]],[[1972,13],[1972,35]],["MdcbRxSimpleBus"],["localparam"]],["fsm_enumDef_Get_Data",[[1973,2],[1973,41]],[[1973,13],[1973,33]],["MdcbRxSimpleBus"],["localparam"]],["_zz_waddr",[[1975,2],[1975,31]],[[1975,22],[1975,31]],["MdcbRxSimpleBus"],["variable","wire"]],["waddr_1",[[1976,2],[1976,29]],[[1976,22],[1976,29]],["MdcbRxSimpleBus"],["variable","reg"]],["wdata_1",[[1977,2],[1977,29]],[[1977,22],[1977,29]],["MdcbRxSimpleBus"],["variable","reg"]],["wenable_1",[[1978,2],[1978,31]],[[1978,22],[1978,31]],["MdcbRxSimpleBus"],["variable","reg"]],["flag",[[1979,2],[1979,26]],[[1979,22],[1979,26]],["MdcbRxSimpleBus"],["variable","reg"]],["fsm_wantExit",[[1980,2],[1980,34]],[[1980,22],[1980,34]],["MdcbRxSimpleBus"],["variable","wire"]],["fsm_wantStart",[[1981,2],[1981,35]],[[1981,22],[1981,35]],["MdcbRxSimpleBus"],["variable","reg"]],["fsm_wantKill",[[1982,2],[1982,34]],[[1982,22],[1982,34]],["MdcbRxSimpleBus"],["variable","wire"]],["fsm_stateReg",[[1983,2],[1983,34]],[[1983,22],[1983,34]],["MdcbRxSimpleBus"],["variable","reg"]],["fsm_stateNext",[[1984,2],[1984,35]],[[1984,22],[1984,35]],["MdcbRxSimpleBus"],["variable","reg"]],["when_MdcbRxPreamble_l67",[[1985,2],[1985,45]],[[1985,22],[1985,45]],["MdcbRxSimpleBus"],["variable","wire"]],["when_MdcbRxPreamble_l73",[[1986,2],[1986,45]],[[1986,22],[1986,45]],["MdcbRxSimpleBus"],["variable","wire"]],["fsm_stateReg_string",[[1988,2],[1988,32]],[[1988,13],[1988,32]],["MdcbRxSimpleBus"],["variable","reg"]],["fsm_stateNext_string",[[1989,2],[1989,33]],[[1989,13],[1989,33]],["MdcbRxSimpleBus"],["variable","reg"]]]]],[["MdcbRxPreamble",[[2112,0],[2123,2]],[[2112,7],[2112,21]],[],["module"]],[[["input_valid",[[2113,2],[2113,33]],[[2113,22],[2113,33]],["MdcbRxPreamble"],["port","input"]],["input_ready",[[2114,2],[2114,33]],[[2114,22],[2114,33]],["MdcbRxPreamble"],["port","output"]],["input_payload_last",[[2115,2],[2115,40]],[[2115,22],[2115,40]],["MdcbRxPreamble"],["port","input"]],["input_payload_fragment",[[2116,2],[2116,44]],[[2116,22],[2116,44]],["MdcbRxPreamble"],["port","input"]],["output_valid",[[2117,2],[2117,34]],[[2117,22],[2117,34]],["MdcbRxPreamble"],["port","reg"]],["output_ready",[[2118,2],[2118,34]],[[2118,22],[2118,34]],["MdcbRxPreamble"],["port","input"]],["output_payload_last",[[2119,2],[2119,41]],[[2119,22],[2119,41]],["MdcbRxPreamble"],["port","output"]],["output_payload_fragment",[[2120,2],[2120,45]],[[2120,22],[2120,45]],["MdcbRxPreamble"],["port","output"]],["clk",[[2121,2],[2121,25]],[[2121,22],[2121,25]],["MdcbRxPreamble"],["port","input"]],["reset",[[2122,2],[2122,27]],[[2122,22],[2122,27]],["MdcbRxPreamble"],["port","input"]],["startDelimiter",[[2125,2],[2125,36]],[[2125,22],[2125,36]],["MdcbRxPreamble"],["variable","wire"]],["input_fire",[[2126,2],[2126,32]],[[2126,22],[2126,32]],["MdcbRxPreamble"],["variable","wire"]],["history_0_valid",[[2127,2],[2127,37]],[[2127,22],[2127,37]],["MdcbRxPreamble"],["variable","wire"]],["history_0_ready",[[2128,2],[2128,37]],[[2128,22],[2128,37]],["MdcbRxPreamble"],["variable","wire"]],["history_0_payload_last",[[2129,2],[2129,44]],[[2129,22],[2129,44]],["MdcbRxPreamble"],["variable","wire"]],["history_0_payload_fragment",[[2130,2],[2130,48]],[[2130,22],[2130,48]],["MdcbRxPreamble"],["variable","wire"]],["history_1_valid",[[2131,2],[2131,37]],[[2131,22],[2131,37]],["MdcbRxPreamble"],["variable","wire"]],["history_1_ready",[[2132,2],[2132,37]],[[2132,22],[2132,37]],["MdcbRxPreamble"],["variable","wire"]],["history_1_payload_last",[[2133,2],[2133,44]],[[2133,22],[2133,44]],["MdcbRxPreamble"],["variable","wire"]],["history_1_payload_fragment",[[2134,2],[2134,48]],[[2134,22],[2134,48]],["MdcbRxPreamble"],["variable","wire"]],["_zz_history_0_valid",[[2135,2],[2135,41]],[[2135,22],[2135,41]],["MdcbRxPreamble"],["variable","wire"]],["_zz_history_0_ready",[[2136,2],[2136,41]],[[2136,22],[2136,41]],["MdcbRxPreamble"],["variable","wire"]],["_zz_history_0_payload_last",[[2137,2],[2137,48]],[[2137,22],[2137,48]],["MdcbRxPreamble"],["variable","wire"]],["_zz_history_0_payload_fragment",[[2138,2],[2138,52]],[[2138,22],[2138,52]],["MdcbRxPreamble"],["variable","wire"]],["_zz_history_1_valid",[[2139,2],[2139,41]],[[2139,22],[2139,41]],["MdcbRxPreamble"],["variable","reg"]],["_zz_history_1_ready",[[2140,2],[2140,41]],[[2140,22],[2140,41]],["MdcbRxPreamble"],["variable","reg"]],["_zz_history_1_payload_last",[[2141,2],[2141,48]],[[2141,22],[2141,48]],["MdcbRxPreamble"],["variable","reg"]],["_zz_history_1_payload_fragment",[[2142,2],[2142,52]],[[2142,22],[2142,52]],["MdcbRxPreamble"],["variable","reg"]],["historyDataCat",[[2143,2],[2143,36]],[[2143,22],[2143,36]],["MdcbRxPreamble"],["variable","wire"]],["hit",[[2144,2],[2144,25]],[[2144,22],[2144,25]],["MdcbRxPreamble"],["variable","wire"]],["inFrame",[[2145,2],[2145,29]],[[2145,22],[2145,29]],["MdcbRxPreamble"],["variable","reg"]],["when_MdcbRxPreamble_l26",[[2146,2],[2146,45]],[[2146,22],[2146,45]],["MdcbRxPreamble"],["variable","wire"]],["when_MdcbRxPreamble_l33",[[2147,2],[2147,45]],[[2147,22],[2147,45]],["MdcbRxPreamble"],["variable","wire"]]]]],[["IoFilter",[[2255,0],[2260,2]],[[2255,7],[2255,15]],[],["module"]],[[["io_in",[[2256,2],[2256,27]],[[2256,22],[2256,27]],["IoFilter"],["port","input"]],["io_out",[[2257,2],[2257,28]],[[2257,22],[2257,28]],["IoFilter"],["port","output"]],["clk",[[2258,2],[2258,25]],[[2258,22],[2258,25]],["IoFilter"],["port","input"]],["reset",[[2259,2],[2259,27]],[[2259,22],[2259,27]],["IoFilter"],["port","input"]],["io_in_buffercc_io_dataOut",[[2262,2],[2262,47]],[[2262,22],[2262,47]],["IoFilter"],["variable","wire"]],["timer_counter",[[2263,2],[2263,35]],[[2263,22],[2263,35]],["IoFilter"],["variable","reg"]],["timer_tick",[[2264,2],[2264,32]],[[2264,22],[2264,32]],["IoFilter"],["variable","wire"]],["sampler_ioSync",[[2265,2],[2265,36]],[[2265,22],[2265,36]],["IoFilter"],["variable","wire"]],["sampler_ioSamples_0",[[2266,2],[2266,41]],[[2266,22],[2266,41]],["IoFilter"],["variable","wire"]],["sampler_ioSamples_1",[[2267,2],[2267,41]],[[2267,22],[2267,41]],["IoFilter"],["variable","wire"]],["sampler_ioSamples_2",[[2268,2],[2268,41]],[[2268,22],[2268,41]],["IoFilter"],["variable","wire"]],["sampler_ioSamples_3",[[2269,2],[2269,41]],[[2269,22],[2269,41]],["IoFilter"],["variable","wire"]],["_zz_sampler_ioSamples_0",[[2270,2],[2270,45]],[[2270,22],[2270,45]],["IoFilter"],["variable","wire"]],["_zz_sampler_ioSamples_1",[[2271,2],[2271,45]],[[2271,22],[2271,45]],["IoFilter"],["variable","reg"]],["_zz_sampler_ioSamples_2",[[2272,2],[2272,45]],[[2272,22],[2272,45]],["IoFilter"],["variable","reg"]],["_zz_sampler_ioSamples_3",[[2273,2],[2273,45]],[[2273,22],[2273,45]],["IoFilter"],["variable","reg"]],["iosampleout",[[2274,2],[2274,33]],[[2274,22],[2274,33]],["IoFilter"],["variable","reg"]],["when_Mdcb_Ioin_Filter_l31",[[2275,2],[2275,47]],[[2275,22],[2275,47]],["IoFilter"],["variable","wire"]],["io_in_buffercc",[[2277,2],[2282,3]],[[2277,11],[2277,25]],["IoFilter"],["instance","BufferCC"]]]]],[["ZeroSensor",[[2336,0],[2341,2]],[[2336,7],[2336,17]],[],["module"]],[[["zerosensor_in",[[2337,2],[2337,35]],[[2337,22],[2337,35]],["ZeroSensor"],["port","input"]],["zerosensor_out",[[2338,2],[2338,36]],[[2338,22],[2338,36]],["ZeroSensor"],["port","output"]],["clk",[[2339,2],[2339,25]],[[2339,22],[2339,25]],["ZeroSensor"],["port","input"]],["reset",[[2340,2],[2340,27]],[[2340,22],[2340,27]],["ZeroSensor"],["port","input"]],["ZeroState_ZIDLE",[[2342,2],[2342,36]],[[2342,13],[2342,28]],["ZeroSensor"],["localparam"]],["ZeroState_ZWAIT",[[2343,2],[2343,36]],[[2343,13],[2343,28]],["ZeroSensor"],["localparam"]],["ZeroState_ZSTOP",[[2344,2],[2344,36]],[[2344,13],[2344,28]],["ZeroSensor"],["localparam"]],["_zz_counter_valueNext",[[2346,2],[2346,43]],[[2346,22],[2346,43]],["ZeroSensor"],["variable","wire"]],["_zz_counter_valueNext_1",[[2347,2],[2347,45]],[[2347,22],[2347,45]],["ZeroSensor"],["variable","wire"]],["counter_willIncrement",[[2348,2],[2348,43]],[[2348,22],[2348,43]],["ZeroSensor"],["variable","reg"]],["counter_willClear",[[2349,2],[2349,39]],[[2349,22],[2349,39]],["ZeroSensor"],["variable","reg"]],["counter_valueNext",[[2350,2],[2350,39]],[[2350,22],[2350,39]],["ZeroSensor"],["variable","reg"]],["counter_value",[[2351,2],[2351,35]],[[2351,22],[2351,35]],["ZeroSensor"],["variable","reg"]],["counter_willOverflowIfInc",[[2352,2],[2352,47]],[[2352,22],[2352,47]],["ZeroSensor"],["variable","wire"]],["counter_willOverflow",[[2353,2],[2353,42]],[[2353,22],[2353,42]],["ZeroSensor"],["variable","wire"]],["zerosensor_temp",[[2354,2],[2354,37]],[[2354,22],[2354,37]],["ZeroSensor"],["variable","reg"]],["stateMachine_state",[[2355,2],[2355,40]],[[2355,22],[2355,40]],["ZeroSensor"],["variable","reg"]],["zerosensor_in_regNext",[[2356,2],[2356,43]],[[2356,22],[2356,43]],["ZeroSensor"],["variable","reg"]],["when_Encoder_l37",[[2357,2],[2357,38]],[[2357,22],[2357,38]],["ZeroSensor"],["variable","wire"]],["stateMachine_state_string",[[2359,2],[2359,38]],[[2359,13],[2359,38]],["ZeroSensor"],["variable","reg"]]]]],[["Encoder_Clr",[[2453,0],[2458,2]],[[2453,7],[2453,18]],[],["module"]],[[["encoder_clr_in",[[2454,2],[2454,36]],[[2454,22],[2454,36]],["Encoder_Clr"],["port","input"]],["encoder_clr_out",[[2455,2],[2455,37]],[[2455,22],[2455,37]],["Encoder_Clr"],["port","output"]],["clk",[[2456,2],[2456,25]],[[2456,22],[2456,25]],["Encoder_Clr"],["port","input"]],["reset",[[2457,2],[2457,27]],[[2457,22],[2457,27]],["Encoder_Clr"],["port","input"]],["encoder_clr_out_1",[[2460,2],[2460,39]],[[2460,22],[2460,39]],["Encoder_Clr"],["variable","reg"]],["encoder_clr_in_regNext",[[2461,2],[2461,44]],[[2461,22],[2461,44]],["Encoder_Clr"],["variable","reg"]],["when_Encoder_Clr_l14",[[2462,2],[2462,42]],[[2462,22],[2462,42]],["Encoder_Clr"],["variable","wire"]],["encoder_clr_out_1_delay_1",[[2463,2],[2463,47]],[[2463,22],[2463,47]],["Encoder_Clr"],["variable","reg"]],["encoder_clr_out_1_delay_1_1",[[2464,2],[2464,49]],[[2464,22],[2464,49]],["Encoder_Clr"],["variable","reg"]],["encoder_clr_out_1_delay_2",[[2465,2],[2465,47]],[[2465,22],[2465,47]],["Encoder_Clr"],["variable","reg"]]]]],[["StreamFifo",[[2491,0],[2503,2]],[[2491,7],[2491,17]],[],["module"]],[[["io_push_valid",[[2492,2],[2492,35]],[[2492,22],[2492,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[2493,2],[2493,35]],[[2493,22],[2493,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[2494,2],[2494,37]],[[2494,22],[2494,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[2495,2],[2495,34]],[[2495,22],[2495,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[2496,2],[2496,34]],[[2496,22],[2496,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[2497,2],[2497,36]],[[2497,22],[2497,36]],["StreamFifo"],["port","output"]],["io_flush",[[2498,2],[2498,30]],[[2498,22],[2498,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[2499,2],[2499,34]],[[2499,22],[2499,34]],["StreamFifo"],["port","reg"]],["io_availability",[[2500,2],[2500,37]],[[2500,22],[2500,37]],["StreamFifo"],["port","reg"]],["clk",[[2501,2],[2501,25]],[[2501,22],[2501,25]],["StreamFifo"],["port","input"]],["reset",[[2502,2],[2502,27]],[[2502,22],[2502,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[2505,2],[2505,41]],[[2505,22],[2505,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[2506,2],[2506,49]],[[2506,22],[2506,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[2507,2],[2507,51]],[[2507,22],[2507,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[2508,2],[2508,48]],[[2508,22],[2508,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[2509,2],[2509,50]],[[2509,22],[2509,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[2510,2],[2510,40]],[[2510,22],[2510,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[2511,2],[2511,40]],[[2511,22],[2511,40]],["StreamFifo"],["variable","wire"]],["_zz_io_occupancy",[[2512,2],[2512,38]],[[2512,22],[2512,38]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[2513,2],[2513,41]],[[2513,22],[2513,41]],["StreamFifo"],["variable","wire"]],["_zz_io_availability_1",[[2514,2],[2514,43]],[[2514,22],[2514,43]],["StreamFifo"],["variable","wire"]],["_zz_io_availability_2",[[2515,2],[2515,43]],[[2515,22],[2515,43]],["StreamFifo"],["variable","wire"]],["_zz_1",[[2516,2],[2516,27]],[[2516,22],[2516,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[2517,2],[2517,49]],[[2517,22],[2517,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[2518,2],[2518,45]],[[2518,22],[2518,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[2519,2],[2519,45]],[[2519,22],[2519,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[2520,2],[2520,41]],[[2520,22],[2520,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[2521,2],[2521,53]],[[2521,22],[2521,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[2522,2],[2522,48]],[[2522,22],[2522,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[2523,2],[2523,48]],[[2523,22],[2523,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[2524,2],[2524,44]],[[2524,22],[2524,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[2525,2],[2525,44]],[[2525,22],[2525,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[2526,2],[2526,40]],[[2526,22],[2526,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[2527,2],[2527,52]],[[2527,22],[2527,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[2528,2],[2528,47]],[[2528,22],[2528,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[2529,2],[2529,36]],[[2529,22],[2529,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[2530,2],[2530,43]],[[2530,22],[2530,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[2531,2],[2531,35]],[[2531,22],[2531,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[2532,2],[2532,35]],[[2532,22],[2532,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[2533,2],[2533,33]],[[2533,22],[2533,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[2534,2],[2534,32]],[[2534,22],[2534,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[2535,2],[2535,38]],[[2535,22],[2535,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l946",[[2536,2],[2536,38]],[[2536,22],[2536,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[2537,2],[2537,34]],[[2537,22],[2537,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[2538,2],[2538,29]],[[2538,13],[2538,22]],["StreamFifo"],["variable","reg"]]]]],[["Timer",[[2670,0],[2678,2]],[[2670,7],[2670,12]],[],["module"]],[[["io_tick",[[2671,2],[2671,29]],[[2671,22],[2671,29]],["Timer"],["port","input"]],["io_clear",[[2672,2],[2672,30]],[[2672,22],[2672,30]],["Timer"],["port","input"]],["io_limit",[[2673,2],[2673,30]],[[2673,22],[2673,30]],["Timer"],["port","input"]],["io_full",[[2674,2],[2674,29]],[[2674,22],[2674,29]],["Timer"],["port","output"]],["io_value",[[2675,2],[2675,30]],[[2675,22],[2675,30]],["Timer"],["port","output"]],["clk",[[2676,2],[2676,25]],[[2676,22],[2676,25]],["Timer"],["port","input"]],["reset",[[2677,2],[2677,27]],[[2677,22],[2677,27]],["Timer"],["port","input"]],["_zz_counter",[[2680,2],[2680,33]],[[2680,22],[2680,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[2681,2],[2681,35]],[[2681,22],[2681,35]],["Timer"],["variable","wire"]],["counter",[[2682,2],[2682,29]],[[2682,22],[2682,29]],["Timer"],["variable","reg"]],["limitHit",[[2683,2],[2683,30]],[[2683,22],[2683,30]],["Timer"],["variable","wire"]],["inhibitFull",[[2684,2],[2684,33]],[[2684,22],[2684,33]],["Timer"],["variable","reg"]]]]],[["BufferCC",[[2762,0],[2767,2]],[[2762,7],[2762,15]],[],["module"]],[[["io_dataIn",[[2763,2],[2763,31]],[[2763,22],[2763,31]],["BufferCC"],["port","input"]],["io_dataOut",[[2764,2],[2764,32]],[[2764,22],[2764,32]],["BufferCC"],["port","output"]],["clk",[[2765,2],[2765,25]],[[2765,22],[2765,25]],["BufferCC"],["port","input"]],["reset",[[2766,2],[2766,27]],[[2766,22],[2766,27]],["BufferCC"],["port","input"]],["buffers_0",[[2769,27],[2769,56]],[[2769,47],[2769,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[2770,27],[2770,56]],[[2770,47],[2770,56]],["BufferCC"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Muli_Mem.v",[[[[["Muli_Mem",[[5,0],[19,2]],[[5,7],[5,15]],[],["module"]],[[["reads_addr",[[6,2],[6,32]],[[6,22],[6,32]],["Muli_Mem"],["port","input"]],["reads_dataOut",[[7,2],[7,35]],[[7,22],[7,35]],["Muli_Mem"],["port","output"]],["reads_en",[[8,2],[8,30]],[[8,22],[8,30]],["Muli_Mem"],["port","input"]],["writes_0_addr",[[9,2],[9,35]],[[9,22],[9,35]],["Muli_Mem"],["port","input"]],["writes_0_dataIn",[[10,2],[10,37]],[[10,22],[10,37]],["Muli_Mem"],["port","input"]],["writes_0_en",[[11,2],[11,33]],[[11,22],[11,33]],["Muli_Mem"],["port","input"]],["writes_0_we",[[12,2],[12,33]],[[12,22],[12,33]],["Muli_Mem"],["port","input"]],["writes_1_addr",[[13,2],[13,35]],[[13,22],[13,35]],["Muli_Mem"],["port","input"]],["writes_1_dataIn",[[14,2],[14,37]],[[14,22],[14,37]],["Muli_Mem"],["port","input"]],["writes_1_en",[[15,2],[15,33]],[[15,22],[15,33]],["Muli_Mem"],["port","input"]],["writes_1_we",[[16,2],[16,33]],[[16,22],[16,33]],["Muli_Mem"],["port","input"]],["clk",[[17,2],[17,25]],[[17,22],[17,25]],["Muli_Mem"],["port","input"]],["reset",[[18,2],[18,27]],[[18,22],[18,27]],["Muli_Mem"],["port","input"]],["_zz_rams_0_port1",[[20,2],[20,38]],[[20,22],[20,38]],["Muli_Mem"],["variable","wire"]],["_zz_rams_1_port1",[[21,2],[21,38]],[[21,22],[21,38]],["Muli_Mem"],["variable","wire"]],["_zz_rams_0_port",[[22,2],[22,37]],[[22,22],[22,37]],["Muli_Mem"],["variable","wire"]],["_zz_rams_0_port_1",[[23,2],[23,39]],[[23,22],[23,39]],["Muli_Mem"],["variable","wire"]],["_zz_rams_1_port",[[24,2],[24,37]],[[24,22],[24,37]],["Muli_Mem"],["variable","wire"]],["_zz_rams_1_port_1",[[25,2],[25,39]],[[25,22],[25,39]],["Muli_Mem"],["variable","wire"]],["datatemp",[[26,2],[26,30]],[[26,22],[26,30]],["Muli_Mem"],["variable","reg"]],["readport_0_addr",[[27,2],[27,37]],[[27,22],[27,37]],["Muli_Mem"],["variable","wire"]],["readport_0_dataOut",[[28,2],[28,40]],[[28,22],[28,40]],["Muli_Mem"],["variable","wire"]],["readport_0_en",[[29,2],[29,35]],[[29,22],[29,35]],["Muli_Mem"],["variable","wire"]],["readport_1_addr",[[30,2],[30,37]],[[30,22],[30,37]],["Muli_Mem"],["variable","wire"]],["readport_1_dataOut",[[31,2],[31,40]],[[31,22],[31,40]],["Muli_Mem"],["variable","wire"]],["readport_1_en",[[32,2],[32,35]],[[32,22],[32,35]],["Muli_Mem"],["variable","wire"]],["_zz_readport_0_dataOut",[[33,2],[33,44]],[[33,22],[33,44]],["Muli_Mem"],["variable","wire"]],["_zz_readport_1_dataOut",[[34,2],[34,44]],[[34,22],[34,44]],["Muli_Mem"],["variable","wire"]],["when_Mem_l41",[[35,2],[35,34]],[[35,22],[35,34]],["Muli_Mem"],["variable","wire"]],["when_Mem_l41_1",[[36,2],[36,36]],[[36,22],[36,36]],["Muli_Mem"],["variable","wire"]],["rams_0",[[37,56],[37,81]],[[37,67],[37,73]],["Muli_Mem"],["variable","reg"]],["rams_1",[[38,56],[38,81]],[[38,67],[38,73]],["Muli_Mem"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\ModusTop.v",[[[[["ModusTop",[[39,0],[48,2]],[[39,7],[39,15]],[],["module"]],[[["input_valid",[[40,2],[40,33]],[[40,22],[40,33]],["ModusTop"],["port","input"]],["input_ready",[[41,2],[41,33]],[[41,22],[41,33]],["ModusTop"],["port","output"]],["input_payload",[[42,2],[42,35]],[[42,22],[42,35]],["ModusTop"],["port","input"]],["reads_addr",[[43,2],[43,32]],[[43,22],[43,32]],["ModusTop"],["port","input"]],["reads_dataOut",[[44,2],[44,35]],[[44,22],[44,35]],["ModusTop"],["port","output"]],["reads_en",[[45,2],[45,30]],[[45,22],[45,30]],["ModusTop"],["port","input"]],["clk",[[46,2],[46,25]],[[46,22],[46,25]],["ModusTop"],["port","input"]],["reset",[[47,2],[47,27]],[[47,22],[47,27]],["ModusTop"],["port","input"]],["uartarea_uartctrl_stream_stream_out_ready",[[49,2],[49,63]],[[49,22],[49,63]],["ModusTop"],["variable","reg"]],["uartarea_uartctrl_stream_rxfiforead",[[50,2],[50,57]],[[50,22],[50,57]],["ModusTop"],["variable","reg"]],["_zz_uartarea_mem_port1",[[51,2],[51,44]],[[51,22],[51,44]],["ModusTop"],["variable","reg"]],["uartarea_decoderxstream_input_ready",[[52,2],[52,57]],[[52,22],[52,57]],["ModusTop"],["variable","wire"]],["uartarea_decoderxstream_output_valid",[[53,2],[53,58]],[[53,22],[53,58]],["ModusTop"],["variable","wire"]],["uartarea_decoderxstream_output_payload",[[54,2],[54,60]],[[54,22],[54,60]],["ModusTop"],["variable","wire"]],["uartarea_uartctrl_stream_stream_in_ready",[[55,2],[55,62]],[[55,22],[55,62]],["ModusTop"],["variable","wire"]],["uartarea_uartctrl_stream_stream_out_valid",[[56,2],[56,63]],[[56,22],[56,63]],["ModusTop"],["variable","wire"]],["uartarea_uartctrl_stream_stream_out_payload",[[57,2],[57,65]],[[57,22],[57,65]],["ModusTop"],["variable","wire"]],["uartarea_uartctrl_stream_uart_txd",[[58,2],[58,55]],[[58,22],[58,55]],["ModusTop"],["variable","wire"]],["uartarea_uartctrl_stream_rxint",[[59,2],[59,52]],[[59,22],[59,52]],["ModusTop"],["variable","wire"]],["uartarea_uartctrl_stream_rxfifooccupancy",[[60,2],[60,62]],[[60,22],[60,62]],["ModusTop"],["variable","wire"]],["uartarea_mem_addr",[[61,2],[61,39]],[[61,22],[61,39]],["ModusTop"],["variable","reg"]],["when_ModusTop_l44",[[62,2],[62,39]],[[62,22],[62,39]],["ModusTop"],["variable","wire"]],["uartarea_uartctrl_stream_stream_out_fire",[[63,2],[63,62]],[[63,22],[63,62]],["ModusTop"],["variable","wire"]],["uartarea_uartctrl_stream_stream_out_fire_1",[[64,2],[64,64]],[[64,22],[64,64]],["ModusTop"],["variable","wire"]],["uartarea_mem",[[65,28],[65,57]],[[65,38],[65,50]],["ModusTop"],["variable","reg"]],["uartarea_decoderxstream",[[82,2],[91,3]],[[82,17],[82,40]],["ModusTop"],["instance","DecodeRxStream"]],["uartarea_uartctrl_stream",[[92,2],[106,3]],[[92,18],[92,42]],["ModusTop"],["instance","uartctrl_stream"]]]]],[["uartctrl_stream",[[145,0],[159,2]],[[145,7],[145,22]],[],["module"]],[[["stream_in_valid",[[146,2],[146,37]],[[146,22],[146,37]],["uartctrl_stream"],["port","input"]],["stream_in_ready",[[147,2],[147,37]],[[147,22],[147,37]],["uartctrl_stream"],["port","output"]],["stream_in_payload",[[148,2],[148,39]],[[148,22],[148,39]],["uartctrl_stream"],["port","input"]],["stream_out_valid",[[149,2],[149,38]],[[149,22],[149,38]],["uartctrl_stream"],["port","output"]],["stream_out_ready",[[150,2],[150,38]],[[150,22],[150,38]],["uartctrl_stream"],["port","input"]],["stream_out_payload",[[151,2],[151,40]],[[151,22],[151,40]],["uartctrl_stream"],["port","output"]],["uart_txd",[[152,2],[152,30]],[[152,22],[152,30]],["uartctrl_stream"],["port","output"]],["uart_rxd",[[153,2],[153,30]],[[153,22],[153,30]],["uartctrl_stream"],["port","input"]],["rxint",[[154,2],[154,27]],[[154,22],[154,27]],["uartctrl_stream"],["port","output"]],["rxfiforead",[[155,2],[155,32]],[[155,22],[155,32]],["uartctrl_stream"],["port","input"]],["rxfifooccupancy",[[156,2],[156,37]],[[156,22],[156,37]],["uartctrl_stream"],["port","output"]],["clk",[[157,2],[157,25]],[[157,22],[157,25]],["uartctrl_stream"],["port","input"]],["reset",[[158,2],[158,27]],[[158,22],[158,27]],["uartctrl_stream"],["port","input"]],["uartCtrl_1_io_write_ready",[[160,2],[160,47]],[[160,22],[160,47]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_read_valid",[[161,2],[161,46]],[[161,22],[161,46]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_read_payload",[[162,2],[162,48]],[[162,22],[162,48]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_uart_txd",[[163,2],[163,44]],[[163,22],[163,44]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_readError",[[164,2],[164,45]],[[164,22],[164,45]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_readBreak",[[165,2],[165,45]],[[165,22],[165,45]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_push_ready",[[166,2],[166,42]],[[166,22],[166,42]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_pop_valid",[[167,2],[167,41]],[[167,22],[167,41]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_pop_payload",[[168,2],[168,43]],[[168,22],[168,43]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_occupancy",[[169,2],[169,41]],[[169,22],[169,41]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_availability",[[170,2],[170,44]],[[170,22],[170,44]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_push_ready",[[171,2],[171,42]],[[171,22],[171,42]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_pop_valid",[[172,2],[172,41]],[[172,22],[172,41]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_pop_payload",[[173,2],[173,43]],[[173,22],[173,43]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_occupancy",[[174,2],[174,41]],[[174,22],[174,41]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_availability",[[175,2],[175,44]],[[175,22],[175,44]],["uartctrl_stream"],["variable","wire"]],["_zz_counter_valueNext",[[176,2],[176,43]],[[176,22],[176,43]],["uartctrl_stream"],["variable","wire"]],["_zz_counter_valueNext_1",[[177,2],[177,45]],[[177,22],[177,45]],["uartctrl_stream"],["variable","wire"]],["nodatareceive",[[178,2],[178,35]],[[178,22],[178,35]],["uartctrl_stream"],["variable","reg"]],["counter_willIncrement",[[179,2],[179,43]],[[179,22],[179,43]],["uartctrl_stream"],["variable","reg"]],["counter_willClear",[[180,2],[180,39]],[[180,22],[180,39]],["uartctrl_stream"],["variable","reg"]],["counter_valueNext",[[181,2],[181,39]],[[181,22],[181,39]],["uartctrl_stream"],["variable","reg"]],["counter_value",[[182,2],[182,35]],[[182,22],[182,35]],["uartctrl_stream"],["variable","reg"]],["counter_willOverflowIfInc",[[183,2],[183,47]],[[183,22],[183,47]],["uartctrl_stream"],["variable","wire"]],["counter_willOverflow",[[184,2],[184,42]],[[184,22],[184,42]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_read_valid_regNext",[[185,2],[185,54]],[[185,22],[185,54]],["uartctrl_stream"],["variable","reg"]],["when_UartStream_l37",[[186,2],[186,41]],[[186,22],[186,41]],["uartctrl_stream"],["variable","wire"]],["when_UartStream_l41",[[187,2],[187,41]],[[187,22],[187,41]],["uartctrl_stream"],["variable","wire"]],["interrupt",[[188,2],[188,31]],[[188,22],[188,31]],["uartctrl_stream"],["variable","reg"]],["nodatareceive_regNext",[[189,2],[189,43]],[[189,22],[189,43]],["uartctrl_stream"],["variable","reg"]],["when_UartStream_l49",[[190,2],[190,41]],[[190,22],[190,41]],["uartctrl_stream"],["variable","wire"]],["when_UartStream_l51",[[191,2],[191,41]],[[191,22],[191,41]],["uartctrl_stream"],["variable","wire"]],["_zz_1",[[198,2],[198,13]],[[198,8],[198,13]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1",[[202,2],[220,3]],[[202,11],[202,21]],["uartctrl_stream"],["instance","UartCtrl"]],["txfifo",[[221,2],[233,3]],[[221,13],[221,19]],["uartctrl_stream"],["instance","StreamFifo"]],["rxfifo",[[234,2],[246,3]],[[234,13],[234,19]],["uartctrl_stream"],["instance","StreamFifo"]]],null,[[["zz_counter_willIncrement",[[192,2],[192,49]],[[192,12],[192,36]],["uartctrl_stream"],["function"]],[[["dummy",[[192,37],[192,48]],[[192,43],[192,48]],["uartctrl_stream","zz_counter_willIncrement"],["port","input"]]]]]]]],[["DecodeRxStream",[[312,0],[321,2]],[[312,7],[312,21]],[],["module"]],[[["input_valid",[[313,2],[313,33]],[[313,22],[313,33]],["DecodeRxStream"],["port","input"]],["input_ready",[[314,2],[314,33]],[[314,22],[314,33]],["DecodeRxStream"],["port","output"]],["input_payload",[[315,2],[315,35]],[[315,22],[315,35]],["DecodeRxStream"],["port","input"]],["output_valid",[[316,2],[316,34]],[[316,22],[316,34]],["DecodeRxStream"],["port","output"]],["output_ready",[[317,2],[317,34]],[[317,22],[317,34]],["DecodeRxStream"],["port","input"]],["output_payload",[[318,2],[318,36]],[[318,22],[318,36]],["DecodeRxStream"],["port","output"]],["clk",[[319,2],[319,25]],[[319,22],[319,25]],["DecodeRxStream"],["port","input"]],["reset",[[320,2],[320,27]],[[320,22],[320,27]],["DecodeRxStream"],["port","input"]],["_zz_when_FiberRxStream_l125",[[322,2],[322,49]],[[322,22],[322,49]],["DecodeRxStream"],["variable","wire"]],["rec_cnt",[[323,2],[323,29]],[[323,22],[323,29]],["DecodeRxStream"],["variable","reg"]],["length",[[324,2],[324,28]],[[324,22],[324,28]],["DecodeRxStream"],["variable","reg"]],["valid",[[325,2],[325,27]],[[325,22],[325,27]],["DecodeRxStream"],["variable","reg"]],["functioncode",[[326,2],[326,34]],[[326,22],[326,34]],["DecodeRxStream"],["variable","reg"]],["fsm_wantExit",[[327,2],[327,34]],[[327,22],[327,34]],["DecodeRxStream"],["variable","wire"]],["fsm_wantStart",[[328,2],[328,35]],[[328,22],[328,35]],["DecodeRxStream"],["variable","reg"]],["fsm_wantKill",[[329,2],[329,34]],[[329,22],[329,34]],["DecodeRxStream"],["variable","wire"]],["input_payload_regNext",[[330,2],[330,43]],[[330,22],[330,43]],["DecodeRxStream"],["variable","reg"]],["fsm_stateReg",[[331,2],[331,68]],[[331,56],[331,68]],["DecodeRxStream"],["variable","reg"]],["fsm_stateNext",[[332,2],[332,69]],[[332,56],[332,69]],["DecodeRxStream"],["variable","reg"]],["when_FiberRxStream_l64",[[333,2],[333,44]],[[333,22],[333,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l75",[[334,2],[334,44]],[[334,22],[334,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l87",[[335,2],[335,44]],[[335,22],[335,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l89",[[336,2],[336,44]],[[336,22],[336,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l102",[[337,2],[337,45]],[[337,22],[337,45]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l113",[[338,2],[338,45]],[[338,22],[338,45]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l125",[[339,2],[339,45]],[[339,22],[339,45]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l136",[[340,2],[340,45]],[[340,22],[340,45]],["DecodeRxStream"],["variable","wire"]],["fsm_stateReg_string",[[342,2],[342,33]],[[342,14],[342,33]],["DecodeRxStream"],["variable","reg"]],["fsm_stateNext_string",[[343,2],[343,34]],[[343,14],[343,34]],["DecodeRxStream"],["variable","reg"]]]]],[["StreamFifo",[[586,0],[598,2]],[[586,7],[586,17]],[],["module"]],[[["io_push_valid",[[587,2],[587,35]],[[587,22],[587,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[588,2],[588,35]],[[588,22],[588,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[589,2],[589,37]],[[589,22],[589,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[590,2],[590,34]],[[590,22],[590,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[591,2],[591,34]],[[591,22],[591,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[592,2],[592,36]],[[592,22],[592,36]],["StreamFifo"],["port","output"]],["io_flush",[[593,2],[593,30]],[[593,22],[593,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[594,2],[594,34]],[[594,22],[594,34]],["StreamFifo"],["port","output"]],["io_availability",[[595,2],[595,37]],[[595,22],[595,37]],["StreamFifo"],["port","output"]],["clk",[[596,2],[596,25]],[[596,22],[596,25]],["StreamFifo"],["port","input"]],["reset",[[597,2],[597,27]],[[597,22],[597,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[599,2],[599,41]],[[599,22],[599,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[600,2],[600,49]],[[600,22],[600,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[601,2],[601,51]],[[601,22],[601,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[602,2],[602,48]],[[602,22],[602,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[603,2],[603,50]],[[603,22],[603,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[604,2],[604,40]],[[604,22],[604,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[605,2],[605,40]],[[605,22],[605,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[606,2],[606,41]],[[606,22],[606,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[607,2],[607,27]],[[607,22],[607,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[608,2],[608,49]],[[608,22],[608,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[609,2],[609,45]],[[609,22],[609,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[610,2],[610,45]],[[610,22],[610,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[611,2],[611,41]],[[611,22],[611,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[612,2],[612,53]],[[612,22],[612,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[613,2],[613,48]],[[613,22],[613,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[614,2],[614,48]],[[614,22],[614,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[615,2],[615,44]],[[615,22],[615,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[616,2],[616,44]],[[616,22],[616,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[617,2],[617,40]],[[617,22],[617,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[618,2],[618,52]],[[618,22],[618,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[619,2],[619,47]],[[619,22],[619,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[620,2],[620,36]],[[620,22],[620,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[621,2],[621,43]],[[621,22],[621,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[622,2],[622,35]],[[622,22],[622,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[623,2],[623,35]],[[623,22],[623,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[624,2],[624,33]],[[624,22],[624,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[625,2],[625,32]],[[625,22],[625,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[626,2],[626,38]],[[626,22],[626,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l933",[[627,2],[627,38]],[[627,22],[627,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[628,2],[628,34]],[[628,22],[628,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[629,2],[629,28]],[[629,12],[629,21]],["StreamFifo"],["variable","reg"]]]]],[["UartCtrl",[[736,0],[754,2]],[[736,7],[736,15]],[],["module"]],[[["io_config_frame_dataLength",[[737,2],[737,48]],[[737,22],[737,48]],["UartCtrl"],["port","input"]],["io_config_frame_stop",[[738,2],[738,70]],[[738,50],[738,70]],["UartCtrl"],["port","input"]],["io_config_frame_parity",[[739,2],[739,74]],[[739,52],[739,74]],["UartCtrl"],["port","input"]],["io_config_clockDivider",[[740,2],[740,44]],[[740,22],[740,44]],["UartCtrl"],["port","input"]],["io_write_valid",[[741,2],[741,36]],[[741,22],[741,36]],["UartCtrl"],["port","input"]],["io_write_ready",[[742,2],[742,36]],[[742,22],[742,36]],["UartCtrl"],["port","reg"]],["io_write_payload",[[743,2],[743,38]],[[743,22],[743,38]],["UartCtrl"],["port","input"]],["io_read_valid",[[744,2],[744,35]],[[744,22],[744,35]],["UartCtrl"],["port","output"]],["io_read_ready",[[745,2],[745,35]],[[745,22],[745,35]],["UartCtrl"],["port","input"]],["io_read_payload",[[746,2],[746,37]],[[746,22],[746,37]],["UartCtrl"],["port","output"]],["io_uart_txd",[[747,2],[747,33]],[[747,22],[747,33]],["UartCtrl"],["port","output"]],["io_uart_rxd",[[748,2],[748,33]],[[748,22],[748,33]],["UartCtrl"],["port","input"]],["io_readError",[[749,2],[749,34]],[[749,22],[749,34]],["UartCtrl"],["port","output"]],["io_writeBreak",[[750,2],[750,35]],[[750,22],[750,35]],["UartCtrl"],["port","input"]],["io_readBreak",[[751,2],[751,34]],[[751,22],[751,34]],["UartCtrl"],["port","output"]],["clk",[[752,2],[752,25]],[[752,22],[752,25]],["UartCtrl"],["port","input"]],["reset",[[753,2],[753,27]],[[753,22],[753,27]],["UartCtrl"],["port","input"]],["tx_io_write_ready",[[755,2],[755,39]],[[755,22],[755,39]],["UartCtrl"],["variable","wire"]],["tx_io_txd",[[756,2],[756,31]],[[756,22],[756,31]],["UartCtrl"],["variable","wire"]],["rx_io_read_valid",[[757,2],[757,38]],[[757,22],[757,38]],["UartCtrl"],["variable","wire"]],["rx_io_read_payload",[[758,2],[758,40]],[[758,22],[758,40]],["UartCtrl"],["variable","wire"]],["rx_io_rts",[[759,2],[759,31]],[[759,22],[759,31]],["UartCtrl"],["variable","wire"]],["rx_io_error",[[760,2],[760,33]],[[760,22],[760,33]],["UartCtrl"],["variable","wire"]],["rx_io_break",[[761,2],[761,33]],[[761,22],[761,33]],["UartCtrl"],["variable","wire"]],["clockDivider_counter",[[762,2],[762,42]],[[762,22],[762,42]],["UartCtrl"],["variable","reg"]],["clockDivider_tick",[[763,2],[763,39]],[[763,22],[763,39]],["UartCtrl"],["variable","wire"]],["io_write_thrown_valid",[[764,2],[764,43]],[[764,22],[764,43]],["UartCtrl"],["variable","reg"]],["io_write_thrown_ready",[[765,2],[765,43]],[[765,22],[765,43]],["UartCtrl"],["variable","wire"]],["io_write_thrown_payload",[[766,2],[766,45]],[[766,22],[766,45]],["UartCtrl"],["variable","wire"]],["io_config_frame_stop_string",[[768,2],[768,40]],[[768,13],[768,40]],["UartCtrl"],["variable","reg"]],["io_config_frame_parity_string",[[769,2],[769,42]],[[769,13],[769,42]],["UartCtrl"],["variable","reg"]],["tx",[[773,2],[786,3]],[[773,13],[773,15]],["UartCtrl"],["instance","UartCtrlTx"]],["rx",[[787,2],[801,3]],[[787,13],[787,15]],["UartCtrl"],["instance","UartCtrlRx"]]]]],[["UartCtrlRx",[[856,0],[870,2]],[[856,7],[856,17]],[],["module"]],[[["io_configFrame_dataLength",[[857,2],[857,47]],[[857,22],[857,47]],["UartCtrlRx"],["port","input"]],["io_configFrame_stop",[[858,2],[858,69]],[[858,50],[858,69]],["UartCtrlRx"],["port","input"]],["io_configFrame_parity",[[859,2],[859,73]],[[859,52],[859,73]],["UartCtrlRx"],["port","input"]],["io_samplingTick",[[860,2],[860,37]],[[860,22],[860,37]],["UartCtrlRx"],["port","input"]],["io_read_valid",[[861,2],[861,35]],[[861,22],[861,35]],["UartCtrlRx"],["port","output"]],["io_read_ready",[[862,2],[862,35]],[[862,22],[862,35]],["UartCtrlRx"],["port","input"]],["io_read_payload",[[863,2],[863,37]],[[863,22],[863,37]],["UartCtrlRx"],["port","output"]],["io_rxd",[[864,2],[864,28]],[[864,22],[864,28]],["UartCtrlRx"],["port","input"]],["io_rts",[[865,2],[865,28]],[[865,22],[865,28]],["UartCtrlRx"],["port","output"]],["io_error",[[866,2],[866,30]],[[866,22],[866,30]],["UartCtrlRx"],["port","reg"]],["io_break",[[867,2],[867,30]],[[867,22],[867,30]],["UartCtrlRx"],["port","output"]],["clk",[[868,2],[868,25]],[[868,22],[868,25]],["UartCtrlRx"],["port","input"]],["reset",[[869,2],[869,27]],[[869,22],[869,27]],["UartCtrlRx"],["port","input"]],["io_rxd_buffercc_io_dataOut",[[871,2],[871,48]],[[871,22],[871,48]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value",[[872,2],[872,39]],[[872,22],[872,39]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_1",[[873,2],[873,41]],[[873,22],[873,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_2",[[874,2],[874,41]],[[874,22],[874,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_3",[[875,2],[875,41]],[[875,22],[875,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_4",[[876,2],[876,41]],[[876,22],[876,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_5",[[877,2],[877,41]],[[877,22],[877,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_6",[[878,2],[878,41]],[[878,22],[878,41]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139",[[879,2],[879,46]],[[879,22],[879,46]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139_1",[[880,2],[880,48]],[[880,22],[880,48]],["UartCtrlRx"],["variable","wire"]],["_zz_io_rts",[[881,2],[881,32]],[[881,22],[881,32]],["UartCtrlRx"],["variable","reg"]],["sampler_synchroniser",[[882,2],[882,42]],[[882,22],[882,42]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_0",[[883,2],[883,39]],[[883,22],[883,39]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_1",[[884,2],[884,39]],[[884,22],[884,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_2",[[885,2],[885,39]],[[885,22],[885,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_3",[[886,2],[886,39]],[[886,22],[886,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_4",[[887,2],[887,39]],[[887,22],[887,39]],["UartCtrlRx"],["variable","reg"]],["sampler_value",[[888,2],[888,35]],[[888,22],[888,35]],["UartCtrlRx"],["variable","reg"]],["sampler_tick",[[889,2],[889,34]],[[889,22],[889,34]],["UartCtrlRx"],["variable","reg"]],["bitTimer_counter",[[890,2],[890,38]],[[890,22],[890,38]],["UartCtrlRx"],["variable","reg"]],["bitTimer_tick",[[891,2],[891,35]],[[891,22],[891,35]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l43",[[892,2],[892,41]],[[892,22],[892,41]],["UartCtrlRx"],["variable","wire"]],["bitCounter_value",[[893,2],[893,38]],[[893,22],[893,38]],["UartCtrlRx"],["variable","reg"]],["break_counter",[[894,2],[894,35]],[[894,22],[894,35]],["UartCtrlRx"],["variable","reg"]],["break_valid",[[895,2],[895,33]],[[895,22],[895,33]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l69",[[896,2],[896,41]],[[896,22],[896,41]],["UartCtrlRx"],["variable","wire"]],["stateMachine_state",[[897,2],[897,71]],[[897,53],[897,71]],["UartCtrlRx"],["variable","reg"]],["stateMachine_parity",[[898,2],[898,41]],[[898,22],[898,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_shifter",[[899,2],[899,42]],[[899,22],[899,42]],["UartCtrlRx"],["variable","reg"]],["stateMachine_validReg",[[900,2],[900,43]],[[900,22],[900,43]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l93",[[901,2],[901,41]],[[901,22],[901,41]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l103",[[902,2],[902,42]],[[902,22],[902,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l111",[[903,2],[903,42]],[[903,22],[903,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l113",[[904,2],[904,42]],[[904,22],[904,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l125",[[905,2],[905,42]],[[905,22],[905,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l136",[[906,2],[906,42]],[[906,22],[906,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l139",[[907,2],[907,42]],[[907,22],[907,42]],["UartCtrlRx"],["variable","wire"]],["io_configFrame_stop_string",[[909,2],[909,39]],[[909,13],[909,39]],["UartCtrlRx"],["variable","reg"]],["io_configFrame_parity_string",[[910,2],[910,41]],[[910,13],[910,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_state_string",[[911,2],[911,38]],[[911,13],[911,38]],["UartCtrlRx"],["variable","reg"]],["io_rxd_buffercc",[[924,2],[929,3]],[[924,11],[924,26]],["UartCtrlRx"],["instance","BufferCC"]]]]],[["UartCtrlTx",[[1139,0],[1152,2]],[[1139,7],[1139,17]],[],["module"]],[[["io_configFrame_dataLength",[[1140,2],[1140,47]],[[1140,22],[1140,47]],["UartCtrlTx"],["port","input"]],["io_configFrame_stop",[[1141,2],[1141,69]],[[1141,50],[1141,69]],["UartCtrlTx"],["port","input"]],["io_configFrame_parity",[[1142,2],[1142,73]],[[1142,52],[1142,73]],["UartCtrlTx"],["port","input"]],["io_samplingTick",[[1143,2],[1143,37]],[[1143,22],[1143,37]],["UartCtrlTx"],["port","input"]],["io_write_valid",[[1144,2],[1144,36]],[[1144,22],[1144,36]],["UartCtrlTx"],["port","input"]],["io_write_ready",[[1145,2],[1145,36]],[[1145,22],[1145,36]],["UartCtrlTx"],["port","reg"]],["io_write_payload",[[1146,2],[1146,38]],[[1146,22],[1146,38]],["UartCtrlTx"],["port","input"]],["io_cts",[[1147,2],[1147,28]],[[1147,22],[1147,28]],["UartCtrlTx"],["port","input"]],["io_txd",[[1148,2],[1148,28]],[[1148,22],[1148,28]],["UartCtrlTx"],["port","output"]],["io_break",[[1149,2],[1149,30]],[[1149,22],[1149,30]],["UartCtrlTx"],["port","input"]],["clk",[[1150,2],[1150,25]],[[1150,22],[1150,25]],["UartCtrlTx"],["port","input"]],["reset",[[1151,2],[1151,27]],[[1151,22],[1151,27]],["UartCtrlTx"],["port","input"]],["_zz_clockDivider_counter_valueNext",[[1153,2],[1153,56]],[[1153,22],[1153,56]],["UartCtrlTx"],["variable","wire"]],["_zz_clockDivider_counter_valueNext_1",[[1154,2],[1154,58]],[[1154,22],[1154,58]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93",[[1155,2],[1155,45]],[[1155,22],[1155,45]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93_1",[[1156,2],[1156,47]],[[1156,22],[1156,47]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willIncrement",[[1157,2],[1157,56]],[[1157,22],[1157,56]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willClear",[[1158,2],[1158,52]],[[1158,22],[1158,52]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_valueNext",[[1159,2],[1159,52]],[[1159,22],[1159,52]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_value",[[1160,2],[1160,48]],[[1160,22],[1160,48]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willOverflowIfInc",[[1161,2],[1161,60]],[[1161,22],[1161,60]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willOverflow",[[1162,2],[1162,55]],[[1162,22],[1162,55]],["UartCtrlTx"],["variable","wire"]],["tickCounter_value",[[1163,2],[1163,39]],[[1163,22],[1163,39]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state",[[1164,2],[1164,71]],[[1164,53],[1164,71]],["UartCtrlTx"],["variable","reg"]],["stateMachine_parity",[[1165,2],[1165,41]],[[1165,22],[1165,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_txd",[[1166,2],[1166,38]],[[1166,22],[1166,38]],["UartCtrlTx"],["variable","reg"]],["when_UartCtrlTx_l58",[[1167,2],[1167,41]],[[1167,22],[1167,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l73",[[1168,2],[1168,41]],[[1168,22],[1168,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l76",[[1169,2],[1169,41]],[[1169,22],[1169,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l93",[[1170,2],[1170,41]],[[1170,22],[1170,41]],["UartCtrlTx"],["variable","wire"]],["_zz_io_txd",[[1171,2],[1171,32]],[[1171,22],[1171,32]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_stop_string",[[1173,2],[1173,39]],[[1173,13],[1173,39]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_parity_string",[[1174,2],[1174,41]],[[1174,13],[1174,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state_string",[[1175,2],[1175,38]],[[1175,13],[1175,38]],["UartCtrlTx"],["variable","reg"]]]]],[["BufferCC",[[1355,0],[1360,2]],[[1355,7],[1355,15]],[],["module"]],[[["io_dataIn",[[1356,2],[1356,31]],[[1356,22],[1356,31]],["BufferCC"],["port","input"]],["io_dataOut",[[1357,2],[1357,32]],[[1357,22],[1357,32]],["BufferCC"],["port","output"]],["clk",[[1358,2],[1358,25]],[[1358,22],[1358,25]],["BufferCC"],["port","input"]],["reset",[[1359,2],[1359,27]],[[1359,22],[1359,27]],["BufferCC"],["port","input"]],["buffers_0",[[1361,27],[1361,56]],[[1361,47],[1361,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[1362,27],[1362,56]],[[1362,47],[1362,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["fsm_enumDefinition_binary_sequential_type",[[4,0],[5,0]],[[4,8],[4,49]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_BOOT",[[5,0],[6,0]],[[5,8],[5,53]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_SlaveId",[[6,0],[7,0]],[[6,8],[6,56]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_FunctionCode",[[7,0],[8,0]],[[7,8],[7,61]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_GetAddress",[[8,0],[9,0]],[[8,8],[8,59]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_ReadLength_WriteOneData",[[9,0],[10,0]],[[9,8],[9,72]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_GetDataLength",[[10,0],[11,0]],[[10,8],[10,62]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_WriteMultiData",[[11,0],[12,0]],[[11,8],[11,63]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_GetCRC",[[12,0],[13,0]],[[12,8],[12,55]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_End",[[13,0],[15,0]],[[13,8],[13,52]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_type",[[15,0],[16,0]],[[15,8],[15,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_NONE",[[16,0],[17,0]],[[16,8],[16,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_EVEN",[[17,0],[18,0]],[[17,8],[17,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_ODD",[[18,0],[20,0]],[[18,8],[18,44]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_type",[[20,0],[21,0]],[[20,8],[20,43]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_ONE",[[21,0],[22,0]],[[21,8],[21,42]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_TWO",[[22,0],[24,0]],[[22,8],[22,42]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_type",[[24,0],[25,0]],[[24,8],[24,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_IDLE",[[25,0],[26,0]],[[25,8],[25,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_START",[[26,0],[27,0]],[[26,8],[26,47]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_DATA",[[27,0],[28,0]],[[27,8],[27,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_PARITY",[[28,0],[29,0]],[[28,8],[28,48]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_STOP",[[29,0],[31,0]],[[29,8],[29,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_type",[[31,0],[32,0]],[[31,8],[31,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_IDLE",[[32,0],[33,0]],[[32,8],[32,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_START",[[33,0],[34,0]],[[33,8],[33,47]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_DATA",[[34,0],[35,0]],[[34,8],[34,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_PARITY",[[35,0],[36,0]],[[35,8],[35,48]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_STOP",[[36,0],[39,0]],[[36,8],[36,46]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Noise_Filter.v",[[[[["Noise_Filter",[[5,0],[10,2]],[[5,7],[5,19]],[],["module"]],[[["data_in",[[6,2],[6,29]],[[6,22],[6,29]],["Noise_Filter"],["port","input"]],["data_out",[[7,2],[7,30]],[[7,22],[7,30]],["Noise_Filter"],["port","output"]],["clk",[[8,2],[8,25]],[[8,22],[8,25]],["Noise_Filter"],["port","input"]],["reset",[[9,2],[9,27]],[[9,22],[9,27]],["Noise_Filter"],["port","input"]],["data_delayed",[[12,2],[12,34]],[[12,22],[12,34]],["Noise_Filter"],["variable","reg"]],["temp",[[13,2],[13,26]],[[13,22],[13,26]],["Noise_Filter"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Rx_Checker.v",[[[[["Rx_Checker",[[6,0],[18,2]],[[6,7],[6,17]],[],["module"]],[[["io_input_valid",[[7,2],[7,36]],[[7,22],[7,36]],["Rx_Checker"],["port","input"]],["io_input_ready",[[8,2],[8,36]],[[8,22],[8,36]],["Rx_Checker"],["port","output"]],["io_input_payload_last",[[9,2],[9,43]],[[9,22],[9,43]],["Rx_Checker"],["port","input"]],["io_input_payload_fragment",[[10,2],[10,47]],[[10,22],[10,47]],["Rx_Checker"],["port","input"]],["io_output_valid",[[11,2],[11,37]],[[11,22],[11,37]],["Rx_Checker"],["port","output"]],["io_output_ready",[[12,2],[12,37]],[[12,22],[12,37]],["Rx_Checker"],["port","input"]],["io_output_payload_last",[[13,2],[13,44]],[[13,22],[13,44]],["Rx_Checker"],["port","output"]],["io_output_payload_fragment",[[14,2],[14,48]],[[14,22],[14,48]],["Rx_Checker"],["port","output"]],["io_error",[[15,2],[15,30]],[[15,22],[15,30]],["Rx_Checker"],["port","output"]],["clk",[[16,2],[16,25]],[[16,22],[16,25]],["Rx_Checker"],["port","input"]],["reset",[[17,2],[17,27]],[[17,22],[17,27]],["Rx_Checker"],["port","input"]],["crc_1_flush",[[19,2],[19,33]],[[19,22],[19,33]],["Rx_Checker"],["variable","wire"]],["crc_1_result",[[20,2],[20,34]],[[20,22],[20,34]],["Rx_Checker"],["variable","wire"]],["io_output_fire",[[21,2],[21,36]],[[21,22],[21,36]],["Rx_Checker"],["variable","wire"]],["crc_1",[[23,2],[30,3]],[[23,6],[23,11]],["Rx_Checker"],["instance","Crc"]]]]],[["Crc",[[41,0],[48,2]],[[41,7],[41,10]],[],["module"]],[[["flush",[[42,2],[42,27]],[[42,22],[42,27]],["Crc"],["port","input"]],["input_valid",[[43,2],[43,33]],[[43,22],[43,33]],["Crc"],["port","input"]],["input_payload",[[44,2],[44,35]],[[44,22],[44,35]],["Crc"],["port","input"]],["result",[[45,2],[45,28]],[[45,22],[45,28]],["Crc"],["port","output"]],["clk",[[46,2],[46,25]],[[46,22],[46,25]],["Crc"],["port","input"]],["reset",[[47,2],[47,27]],[[47,22],[47,27]],["Crc"],["port","input"]],["crc32_1_crc_o",[[49,2],[49,35]],[[49,22],[49,35]],["Crc"],["variable","wire"]],["crc_data",[[50,2],[50,30]],[[50,22],[50,30]],["Crc"],["variable","reg"]],["crc32_1",[[52,2],[56,3]],[[52,8],[52,15]],["Crc"],["instance","Crc32"]]]]],[["Crc32",[[74,0],[78,2]],[[74,7],[74,12]],[],["module"]],[[["crc_i",[[75,2],[75,27]],[[75,22],[75,27]],["Crc32"],["port","input"]],["data_i",[[76,2],[76,28]],[[76,22],[76,28]],["Crc32"],["port","input"]],["crc_o",[[77,2],[77,27]],[[77,22],[77,27]],["Crc32"],["port","reg"]],["_zz_crc_o",[[79,2],[79,31]],[[79,22],[79,31]],["Crc32"],["variable","wire"]],["_zz_crc_o_1",[[80,2],[80,33]],[[80,22],[80,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_2",[[81,2],[81,33]],[[81,22],[81,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_3",[[82,2],[82,33]],[[82,22],[82,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_4",[[83,2],[83,33]],[[83,22],[83,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_5",[[84,2],[84,33]],[[84,22],[84,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_6",[[85,2],[85,33]],[[85,22],[85,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_7",[[86,2],[86,33]],[[86,22],[86,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_8",[[87,2],[87,33]],[[87,22],[87,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_9",[[88,2],[88,33]],[[88,22],[88,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_10",[[89,2],[89,34]],[[89,22],[89,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_11",[[90,2],[90,34]],[[90,22],[90,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_12",[[91,2],[91,34]],[[91,22],[91,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_13",[[92,2],[92,34]],[[92,22],[92,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_14",[[93,2],[93,34]],[[93,22],[93,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_15",[[94,2],[94,34]],[[94,22],[94,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_16",[[95,2],[95,34]],[[95,22],[95,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_17",[[96,2],[96,34]],[[96,22],[96,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_18",[[97,2],[97,34]],[[97,22],[97,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_19",[[98,2],[98,34]],[[98,22],[98,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_20",[[99,2],[99,34]],[[99,22],[99,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_21",[[100,2],[100,34]],[[100,22],[100,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_22",[[101,2],[101,34]],[[101,22],[101,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_23",[[102,2],[102,34]],[[102,22],[102,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_24",[[103,2],[103,34]],[[103,22],[103,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_25",[[104,2],[104,34]],[[104,22],[104,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_26",[[105,2],[105,34]],[[105,22],[105,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_27",[[106,2],[106,34]],[[106,22],[106,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_28",[[107,2],[107,34]],[[107,22],[107,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_29",[[108,2],[108,34]],[[108,22],[108,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_30",[[109,2],[109,34]],[[109,22],[109,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_31",[[110,2],[110,34]],[[110,22],[110,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_32",[[111,2],[111,34]],[[111,22],[111,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_33",[[112,2],[112,34]],[[112,22],[112,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_34",[[113,2],[113,34]],[[113,22],[113,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_35",[[114,2],[114,34]],[[114,22],[114,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_36",[[115,2],[115,34]],[[115,22],[115,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_37",[[116,2],[116,34]],[[116,22],[116,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_38",[[117,2],[117,34]],[[117,22],[117,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_39",[[118,2],[118,34]],[[118,22],[118,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_40",[[119,2],[119,34]],[[119,22],[119,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_41",[[120,2],[120,34]],[[120,22],[120,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_42",[[121,2],[121,34]],[[121,22],[121,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_43",[[122,2],[122,34]],[[122,22],[122,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_44",[[123,2],[123,34]],[[123,22],[123,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_45",[[124,2],[124,34]],[[124,22],[124,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_46",[[125,2],[125,34]],[[125,22],[125,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_47",[[126,2],[126,34]],[[126,22],[126,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_48",[[127,2],[127,34]],[[127,22],[127,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_49",[[128,2],[128,34]],[[128,22],[128,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_50",[[129,2],[129,34]],[[129,22],[129,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_51",[[130,2],[130,34]],[[130,22],[130,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_52",[[131,2],[131,34]],[[131,22],[131,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_53",[[132,2],[132,34]],[[132,22],[132,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_54",[[133,2],[133,34]],[[133,22],[133,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_55",[[134,2],[134,34]],[[134,22],[134,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_56",[[135,2],[135,34]],[[135,22],[135,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_57",[[136,2],[136,34]],[[136,22],[136,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_58",[[137,2],[137,34]],[[137,22],[137,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_59",[[138,2],[138,34]],[[138,22],[138,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_60",[[139,2],[139,34]],[[139,22],[139,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_61",[[140,2],[140,34]],[[140,22],[140,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_62",[[141,2],[141,34]],[[141,22],[141,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_63",[[142,2],[142,34]],[[142,22],[142,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_64",[[143,2],[143,34]],[[143,22],[143,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_65",[[144,2],[144,34]],[[144,22],[144,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_66",[[145,2],[145,34]],[[145,22],[145,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_67",[[146,2],[146,34]],[[146,22],[146,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_68",[[147,2],[147,34]],[[147,22],[147,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_69",[[148,2],[148,34]],[[148,22],[148,34]],["Crc32"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Rx_Buffer_Adapt.v",[[[[["Rx_Buffer_Adapt",[[6,0],[21,2]],[[6,7],[6,22]],[],["module"]],[[["io_push_stream_valid",[[7,2],[7,42]],[[7,22],[7,42]],["Rx_Buffer_Adapt"],["port","input"]],["io_push_stream_ready",[[8,2],[8,42]],[[8,22],[8,42]],["Rx_Buffer_Adapt"],["port","output"]],["io_push_stream_payload_last",[[9,2],[9,49]],[[9,22],[9,49]],["Rx_Buffer_Adapt"],["port","input"]],["io_push_stream_payload_fragment",[[10,2],[10,53]],[[10,22],[10,53]],["Rx_Buffer_Adapt"],["port","input"]],["io_push_availability",[[11,2],[11,42]],[[11,22],[11,42]],["Rx_Buffer_Adapt"],["port","output"]],["io_pop_stream_valid",[[12,2],[12,41]],[[12,22],[12,41]],["Rx_Buffer_Adapt"],["port","reg"]],["io_pop_stream_ready",[[13,2],[13,41]],[[13,22],[13,41]],["Rx_Buffer_Adapt"],["port","input"]],["io_pop_stream_payload",[[14,2],[14,43]],[[14,22],[14,43]],["Rx_Buffer_Adapt"],["port","output"]],["io_pop_redo",[[15,2],[15,33]],[[15,22],[15,33]],["Rx_Buffer_Adapt"],["port","input"]],["io_pop_commit",[[16,2],[16,35]],[[16,22],[16,35]],["Rx_Buffer_Adapt"],["port","input"]],["pushclk_clk",[[17,2],[17,33]],[[17,22],[17,33]],["Rx_Buffer_Adapt"],["port","input"]],["pushclk_reset",[[18,2],[18,35]],[[18,22],[18,35]],["Rx_Buffer_Adapt"],["port","input"]],["popclk_clk",[[19,2],[19,32]],[[19,22],[19,32]],["Rx_Buffer_Adapt"],["port","input"]],["popclk_reset",[[20,2],[20,34]],[[20,22],[20,34]],["Rx_Buffer_Adapt"],["port","input"]],["fifo_io_pop_stream_ready",[[22,2],[22,46]],[[22,22],[22,46]],["Rx_Buffer_Adapt"],["variable","reg"]],["fifo_io_push_stream_ready",[[23,2],[23,47]],[[23,22],[23,47]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo_io_push_availability",[[24,2],[24,47]],[[24,22],[24,47]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo_io_pop_stream_valid",[[25,2],[25,46]],[[25,22],[25,46]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo_io_pop_stream_payload",[[26,2],[26,48]],[[26,22],[26,48]],["Rx_Buffer_Adapt"],["variable","wire"]],["_zz_io_pop_stream_payload",[[27,2],[27,47]],[[27,22],[27,47]],["Rx_Buffer_Adapt"],["variable","reg"]],["push_commit",[[28,2],[28,33]],[[28,22],[28,33]],["Rx_Buffer_Adapt"],["variable","reg"]],["pop_spliter",[[29,2],[29,33]],[[29,22],[29,33]],["Rx_Buffer_Adapt"],["variable","reg"]],["when_Rx_Crc_l281",[[30,2],[30,38]],[[30,22],[30,38]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo",[[32,2],[47,3]],[[32,27],[32,31]],["Rx_Buffer_Adapt"],["instance","MacTxManagedStreamFifoCc"]]]]],[["MacTxManagedStreamFifoCc",[[105,0],[120,2]],[[105,7],[105,31]],[],["module"]],[[["io_push_stream_valid",[[106,2],[106,42]],[[106,22],[106,42]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_stream_ready",[[107,2],[107,42]],[[107,22],[107,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_push_stream_payload",[[108,2],[108,44]],[[108,22],[108,44]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_commit",[[109,2],[109,36]],[[109,22],[109,36]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_availability",[[110,2],[110,42]],[[110,22],[110,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_valid",[[111,2],[111,41]],[[111,22],[111,41]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_ready",[[112,2],[112,41]],[[112,22],[112,41]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_stream_payload",[[113,2],[113,43]],[[113,22],[113,43]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_redo",[[114,2],[114,33]],[[114,22],[114,33]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_commit",[[115,2],[115,35]],[[115,22],[115,35]],["MacTxManagedStreamFifoCc"],["port","input"]],["pushclk_clk",[[116,2],[116,33]],[[116,22],[116,33]],["MacTxManagedStreamFifoCc"],["port","input"]],["pushclk_reset",[[117,2],[117,35]],[[117,22],[117,35]],["MacTxManagedStreamFifoCc"],["port","input"]],["popclk_clk",[[118,2],[118,32]],[[118,22],[118,32]],["MacTxManagedStreamFifoCc"],["port","input"]],["popclk_reset",[[119,2],[119,34]],[[119,22],[119,34]],["MacTxManagedStreamFifoCc"],["port","input"]],["_zz_ram_port1",[[121,2],[121,35]],[[121,22],[121,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush_io_input_ready",[[122,2],[122,46]],[[122,22],[122,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_valid",[[123,2],[123,47]],[[123,22],[123,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_payload",[[124,2],[124,49]],[[124,22],[124,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_input_ready",[[125,2],[125,46]],[[125,22],[125,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_valid",[[126,2],[126,47]],[[126,22],[126,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_payload",[[127,2],[127,49]],[[127,22],[127,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_ram_port",[[128,2],[128,34]],[[128,22],[128,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_io_push_availability",[[129,2],[129,46]],[[129,22],[129,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_1",[[130,2],[130,27]],[[130,22],[130,27]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_currentPtr",[[131,2],[131,37]],[[131,22],[131,37]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_oldPtr",[[132,2],[132,33]],[[132,22],[132,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_popPtr",[[133,2],[133,33]],[[133,22],[133,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["io_push_stream_fire",[[134,2],[134,41]],[[134,22],[134,41]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_currentPtr",[[135,2],[135,36]],[[135,22],[135,36]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_oldPtr",[[136,2],[136,32]],[[136,22],[136,32]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_pushPtr",[[137,2],[137,33]],[[137,22],[137,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_valid",[[138,2],[138,35]],[[138,22],[138,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_ready",[[139,2],[139,35]],[[139,22],[139,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_payload",[[140,2],[140,37]],[[140,22],[140,37]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["io_pop_stream_fire",[[141,2],[141,40]],[[141,22],[141,40]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_commitPtr",[[142,2],[142,35]],[[142,22],[142,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid",[[143,2],[143,45]],[[143,22],[143,45]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_pop_cmd_ready",[[144,2],[144,39]],[[144,22],[144,39]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_1",[[145,2],[145,47]],[[145,22],[145,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_2",[[146,2],[146,47]],[[146,22],[146,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_fire",[[147,2],[147,34]],[[147,22],[147,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["ram",[[148,2],[148,23]],[[148,13],[148,16]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush",[[164,2],[175,3]],[[164,19],[164,28]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle"]],["pushToPop",[[176,2],[187,3]],[[176,21],[176,30]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle_1"]]]]],[["StreamCCByToggle_1",[[275,0],[286,2]],[[275,7],[275,25]],[],["module"]],[[["io_input_valid",[[276,2],[276,36]],[[276,22],[276,36]],["StreamCCByToggle_1"],["port","input"]],["io_input_ready",[[277,2],[277,36]],[[277,22],[277,36]],["StreamCCByToggle_1"],["port","output"]],["io_input_payload",[[278,2],[278,38]],[[278,22],[278,38]],["StreamCCByToggle_1"],["port","input"]],["io_output_valid",[[279,2],[279,37]],[[279,22],[279,37]],["StreamCCByToggle_1"],["port","output"]],["io_output_ready",[[280,2],[280,37]],[[280,22],[280,37]],["StreamCCByToggle_1"],["port","input"]],["io_output_payload",[[281,2],[281,39]],[[281,22],[281,39]],["StreamCCByToggle_1"],["port","output"]],["pushclk_clk",[[282,2],[282,33]],[[282,22],[282,33]],["StreamCCByToggle_1"],["port","input"]],["pushclk_reset",[[283,2],[283,35]],[[283,22],[283,35]],["StreamCCByToggle_1"],["port","input"]],["popclk_clk",[[284,2],[284,32]],[[284,22],[284,32]],["StreamCCByToggle_1"],["port","input"]],["popclk_reset",[[285,2],[285,34]],[[285,22],[285,34]],["StreamCCByToggle_1"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[287,2],[287,54]],[[287,22],[287,54]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[288,2],[288,57]],[[288,22],[288,57]],["StreamCCByToggle_1"],["variable","wire"]],["outHitSignal",[[289,2],[289,34]],[[289,22],[289,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_hit",[[290,2],[290,34]],[[290,22],[290,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_accept",[[291,2],[291,37]],[[291,22],[291,37]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target",[[292,2],[292,37]],[[292,22],[292,37]],["StreamCCByToggle_1"],["variable","reg"]],["pushArea_data",[[293,2],[293,35]],[[293,22],[293,35]],["StreamCCByToggle_1"],["variable","reg"]],["io_input_fire",[[294,2],[294,35]],[[294,22],[294,35]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_valid",[[295,2],[295,42]],[[295,22],[295,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_ready",[[296,2],[296,42]],[[296,22],[296,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_payload",[[297,2],[297,44]],[[297,22],[297,44]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_target",[[298,2],[298,36]],[[298,22],[298,36]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_fire",[[299,2],[299,41]],[[299,22],[299,41]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_hit",[[300,2],[300,33]],[[300,22],[300,33]],["StreamCCByToggle_1"],["variable","reg"]],["outHitSignal_buffercc",[[302,2],[307,3]],[[302,13],[302,34]],["StreamCCByToggle_1"],["instance","BufferCC_1"]],["pushArea_target_buffercc",[[308,2],[313,3]],[[308,11],[308,35]],["StreamCCByToggle_1"],["instance","BufferCC"]]]]],[["StreamCCByToggle",[[353,0],[364,2]],[[353,7],[353,23]],[],["module"]],[[["io_input_valid",[[354,2],[354,36]],[[354,22],[354,36]],["StreamCCByToggle"],["port","input"]],["io_input_ready",[[355,2],[355,36]],[[355,22],[355,36]],["StreamCCByToggle"],["port","output"]],["io_input_payload",[[356,2],[356,38]],[[356,22],[356,38]],["StreamCCByToggle"],["port","input"]],["io_output_valid",[[357,2],[357,37]],[[357,22],[357,37]],["StreamCCByToggle"],["port","output"]],["io_output_ready",[[358,2],[358,37]],[[358,22],[358,37]],["StreamCCByToggle"],["port","input"]],["io_output_payload",[[359,2],[359,39]],[[359,22],[359,39]],["StreamCCByToggle"],["port","output"]],["popclk_clk",[[360,2],[360,32]],[[360,22],[360,32]],["StreamCCByToggle"],["port","input"]],["popclk_reset",[[361,2],[361,34]],[[361,22],[361,34]],["StreamCCByToggle"],["port","input"]],["pushclk_clk",[[362,2],[362,33]],[[362,22],[362,33]],["StreamCCByToggle"],["port","input"]],["pushclk_reset",[[363,2],[363,35]],[[363,22],[363,35]],["StreamCCByToggle"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[365,2],[365,54]],[[365,22],[365,54]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[366,2],[366,57]],[[366,22],[366,57]],["StreamCCByToggle"],["variable","wire"]],["outHitSignal",[[367,2],[367,34]],[[367,22],[367,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_hit",[[368,2],[368,34]],[[368,22],[368,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_accept",[[369,2],[369,37]],[[369,22],[369,37]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target",[[370,2],[370,37]],[[370,22],[370,37]],["StreamCCByToggle"],["variable","reg"]],["pushArea_data",[[371,2],[371,35]],[[371,22],[371,35]],["StreamCCByToggle"],["variable","reg"]],["io_input_fire",[[372,2],[372,35]],[[372,22],[372,35]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_valid",[[373,2],[373,42]],[[373,22],[373,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_ready",[[374,2],[374,42]],[[374,22],[374,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_payload",[[375,2],[375,44]],[[375,22],[375,44]],["StreamCCByToggle"],["variable","wire"]],["popArea_target",[[376,2],[376,36]],[[376,22],[376,36]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_fire",[[377,2],[377,41]],[[377,22],[377,41]],["StreamCCByToggle"],["variable","wire"]],["popArea_hit",[[378,2],[378,33]],[[378,22],[378,33]],["StreamCCByToggle"],["variable","reg"]],["outHitSignal_buffercc",[[380,2],[385,3]],[[380,11],[380,32]],["StreamCCByToggle"],["instance","BufferCC"]],["pushArea_target_buffercc",[[386,2],[391,3]],[[386,13],[386,37]],["StreamCCByToggle"],["instance","BufferCC_1"]]]]],[["BufferCC_1",[[435,0],[440,2]],[[435,7],[435,17]],[],["module"]],[[["io_dataIn",[[436,2],[436,31]],[[436,22],[436,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[437,2],[437,32]],[[437,22],[437,32]],["BufferCC_1"],["port","output"]],["pushclk_clk",[[438,2],[438,33]],[[438,22],[438,33]],["BufferCC_1"],["port","input"]],["pushclk_reset",[[439,2],[439,35]],[[439,22],[439,35]],["BufferCC_1"],["port","input"]],["buffers_0",[[441,27],[441,56]],[[441,47],[441,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[442,27],[442,56]],[[442,47],[442,56]],["BufferCC_1"],["variable","reg"]]]]],[["BufferCC",[[458,0],[463,2]],[[458,7],[458,15]],[],["module"]],[[["io_dataIn",[[459,2],[459,31]],[[459,22],[459,31]],["BufferCC"],["port","input"]],["io_dataOut",[[460,2],[460,32]],[[460,22],[460,32]],["BufferCC"],["port","output"]],["popclk_clk",[[461,2],[461,32]],[[461,22],[461,32]],["BufferCC"],["port","input"]],["popclk_reset",[[462,2],[462,34]],[[462,22],[462,34]],["BufferCC"],["port","input"]],["buffers_0",[[464,27],[464,56]],[[464,47],[464,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[465,27],[465,56]],[[465,47],[465,56]],["BufferCC"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Rx_Buffer.v",[[[[["Rx_Buffer",[[15,0],[30,2]],[[15,7],[15,16]],[],["module"]],[[["io_push_stream_valid",[[16,2],[16,42]],[[16,22],[16,42]],["Rx_Buffer"],["port","input"]],["io_push_stream_ready",[[17,2],[17,42]],[[17,22],[17,42]],["Rx_Buffer"],["port","output"]],["io_push_stream_payload_last",[[18,2],[18,49]],[[18,22],[18,49]],["Rx_Buffer"],["port","input"]],["io_push_stream_payload_fragment",[[19,2],[19,53]],[[19,22],[19,53]],["Rx_Buffer"],["port","input"]],["io_push_availability",[[20,2],[20,42]],[[20,22],[20,42]],["Rx_Buffer"],["port","output"]],["io_pop_stream_valid",[[21,2],[21,41]],[[21,22],[21,41]],["Rx_Buffer"],["port","reg"]],["io_pop_stream_ready",[[22,2],[22,41]],[[22,22],[22,41]],["Rx_Buffer"],["port","input"]],["io_pop_stream_payload",[[23,2],[23,43]],[[23,22],[23,43]],["Rx_Buffer"],["port","output"]],["io_pop_redo",[[24,2],[24,33]],[[24,22],[24,33]],["Rx_Buffer"],["port","input"]],["io_pop_commit",[[25,2],[25,35]],[[25,22],[25,35]],["Rx_Buffer"],["port","input"]],["pushclk_clk",[[26,2],[26,33]],[[26,22],[26,33]],["Rx_Buffer"],["port","input"]],["pushclk_reset",[[27,2],[27,35]],[[27,22],[27,35]],["Rx_Buffer"],["port","input"]],["popclk_clk",[[28,2],[28,32]],[[28,22],[28,32]],["Rx_Buffer"],["port","input"]],["popclk_reset",[[29,2],[29,34]],[[29,22],[29,34]],["Rx_Buffer"],["port","input"]],["fifo_io_pop_stream_ready",[[31,2],[31,46]],[[31,22],[31,46]],["Rx_Buffer"],["variable","reg"]],["fifo_io_push_stream_ready",[[32,2],[32,47]],[[32,22],[32,47]],["Rx_Buffer"],["variable","wire"]],["fifo_io_push_availability",[[33,2],[33,47]],[[33,22],[33,47]],["Rx_Buffer"],["variable","wire"]],["fifo_io_pop_stream_valid",[[34,2],[34,46]],[[34,22],[34,46]],["Rx_Buffer"],["variable","wire"]],["fifo_io_pop_stream_payload",[[35,2],[35,48]],[[35,22],[35,48]],["Rx_Buffer"],["variable","wire"]],["_zz_push_wordCountMinusOne",[[36,2],[36,48]],[[36,22],[36,48]],["Rx_Buffer"],["variable","wire"]],["_zz_push_length",[[37,2],[37,37]],[[37,22],[37,37]],["Rx_Buffer"],["variable","wire"]],["_zz_io_pop_stream_payload",[[38,2],[38,47]],[[38,22],[38,47]],["Rx_Buffer"],["variable","reg"]],["_zz_pop_length",[[39,2],[39,36]],[[39,22],[39,36]],["Rx_Buffer"],["variable","wire"]],["push_commit",[[40,2],[40,33]],[[40,22],[40,33]],["Rx_Buffer"],["variable","reg"]],["push_state_1",[[41,2],[41,60]],[[41,48],[41,60]],["Rx_Buffer"],["variable","reg"]],["push_length",[[42,2],[42,33]],[[42,22],[42,33]],["Rx_Buffer"],["variable","reg"]],["push_wordCountMinusOne",[[43,2],[43,44]],[[43,22],[43,44]],["Rx_Buffer"],["variable","wire"]],["push_wordCounter",[[44,2],[44,38]],[[44,22],[44,38]],["Rx_Buffer"],["variable","reg"]],["fifo_io_push_stream_fire",[[45,2],[45,46]],[[45,22],[45,46]],["Rx_Buffer"],["variable","wire"]],["io_push_stream_fire",[[46,2],[46,41]],[[46,22],[46,41]],["Rx_Buffer"],["variable","wire"]],["when_Rx_Crc_l272",[[47,2],[47,38]],[[47,22],[47,38]],["Rx_Buffer"],["variable","wire"]],["pop_state_1",[[48,2],[48,58]],[[48,47],[48,58]],["Rx_Buffer"],["variable","reg"]],["pop_length",[[49,2],[49,32]],[[49,22],[49,32]],["Rx_Buffer"],["variable","reg"]],["pop_lengthMinusOne",[[50,2],[50,40]],[[50,22],[50,40]],["Rx_Buffer"],["variable","wire"]],["pop_wordCounter",[[51,2],[51,37]],[[51,22],[51,37]],["Rx_Buffer"],["variable","reg"]],["pop_wordCountEndAt",[[52,2],[52,40]],[[52,22],[52,40]],["Rx_Buffer"],["variable","wire"]],["pop_spliterEndAt",[[53,2],[53,38]],[[53,22],[53,38]],["Rx_Buffer"],["variable","wire"]],["pop_spliter",[[54,2],[54,33]],[[54,22],[54,33]],["Rx_Buffer"],["variable","reg"]],["when_Rx_Crc_l316",[[55,2],[55,38]],[[55,22],[55,38]],["Rx_Buffer"],["variable","wire"]],["when_Rx_Crc_l320",[[56,2],[56,38]],[[56,22],[56,38]],["Rx_Buffer"],["variable","wire"]],["push_state_1_string",[[58,2],[58,32]],[[58,13],[58,32]],["Rx_Buffer"],["variable","reg"]],["pop_state_1_string",[[59,2],[59,31]],[[59,13],[59,31]],["Rx_Buffer"],["variable","reg"]],["fifo",[[66,2],[81,3]],[[66,27],[66,31]],["Rx_Buffer"],["instance","MacTxManagedStreamFifoCc"]]]]],[["MacTxManagedStreamFifoCc",[[254,0],[269,2]],[[254,7],[254,31]],[],["module"]],[[["io_push_stream_valid",[[255,2],[255,42]],[[255,22],[255,42]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_stream_ready",[[256,2],[256,42]],[[256,22],[256,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_push_stream_payload",[[257,2],[257,44]],[[257,22],[257,44]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_commit",[[258,2],[258,36]],[[258,22],[258,36]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_availability",[[259,2],[259,42]],[[259,22],[259,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_valid",[[260,2],[260,41]],[[260,22],[260,41]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_ready",[[261,2],[261,41]],[[261,22],[261,41]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_stream_payload",[[262,2],[262,43]],[[262,22],[262,43]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_redo",[[263,2],[263,33]],[[263,22],[263,33]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_commit",[[264,2],[264,35]],[[264,22],[264,35]],["MacTxManagedStreamFifoCc"],["port","input"]],["pushclk_clk",[[265,2],[265,33]],[[265,22],[265,33]],["MacTxManagedStreamFifoCc"],["port","input"]],["pushclk_reset",[[266,2],[266,35]],[[266,22],[266,35]],["MacTxManagedStreamFifoCc"],["port","input"]],["popclk_clk",[[267,2],[267,32]],[[267,22],[267,32]],["MacTxManagedStreamFifoCc"],["port","input"]],["popclk_reset",[[268,2],[268,34]],[[268,22],[268,34]],["MacTxManagedStreamFifoCc"],["port","input"]],["_zz_ram_port1",[[270,2],[270,35]],[[270,22],[270,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush_io_input_ready",[[271,2],[271,46]],[[271,22],[271,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_valid",[[272,2],[272,47]],[[272,22],[272,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_payload",[[273,2],[273,49]],[[273,22],[273,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_input_ready",[[274,2],[274,46]],[[274,22],[274,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_valid",[[275,2],[275,47]],[[275,22],[275,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_payload",[[276,2],[276,49]],[[276,22],[276,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_ram_port",[[277,2],[277,34]],[[277,22],[277,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_io_push_availability",[[278,2],[278,46]],[[278,22],[278,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_1",[[279,2],[279,27]],[[279,22],[279,27]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_currentPtr",[[280,2],[280,37]],[[280,22],[280,37]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_oldPtr",[[281,2],[281,33]],[[281,22],[281,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_popPtr",[[282,2],[282,33]],[[282,22],[282,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["io_push_stream_fire",[[283,2],[283,41]],[[283,22],[283,41]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_currentPtr",[[284,2],[284,36]],[[284,22],[284,36]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_oldPtr",[[285,2],[285,32]],[[285,22],[285,32]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_pushPtr",[[286,2],[286,33]],[[286,22],[286,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_valid",[[287,2],[287,35]],[[287,22],[287,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_ready",[[288,2],[288,35]],[[288,22],[288,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_payload",[[289,2],[289,37]],[[289,22],[289,37]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["io_pop_stream_fire",[[290,2],[290,40]],[[290,22],[290,40]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_commitPtr",[[291,2],[291,35]],[[291,22],[291,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid",[[292,2],[292,45]],[[292,22],[292,45]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_pop_cmd_ready",[[293,2],[293,39]],[[293,22],[293,39]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_1",[[294,2],[294,47]],[[294,22],[294,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_2",[[295,2],[295,47]],[[295,22],[295,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_fire",[[296,2],[296,34]],[[296,22],[296,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["ram",[[297,2],[297,23]],[[297,13],[297,16]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush",[[313,2],[324,3]],[[313,19],[313,28]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle"]],["pushToPop",[[325,2],[336,3]],[[325,21],[325,30]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle_1"]]]]],[["StreamCCByToggle_1",[[424,0],[435,2]],[[424,7],[424,25]],[],["module"]],[[["io_input_valid",[[425,2],[425,36]],[[425,22],[425,36]],["StreamCCByToggle_1"],["port","input"]],["io_input_ready",[[426,2],[426,36]],[[426,22],[426,36]],["StreamCCByToggle_1"],["port","output"]],["io_input_payload",[[427,2],[427,38]],[[427,22],[427,38]],["StreamCCByToggle_1"],["port","input"]],["io_output_valid",[[428,2],[428,37]],[[428,22],[428,37]],["StreamCCByToggle_1"],["port","output"]],["io_output_ready",[[429,2],[429,37]],[[429,22],[429,37]],["StreamCCByToggle_1"],["port","input"]],["io_output_payload",[[430,2],[430,39]],[[430,22],[430,39]],["StreamCCByToggle_1"],["port","output"]],["pushclk_clk",[[431,2],[431,33]],[[431,22],[431,33]],["StreamCCByToggle_1"],["port","input"]],["pushclk_reset",[[432,2],[432,35]],[[432,22],[432,35]],["StreamCCByToggle_1"],["port","input"]],["popclk_clk",[[433,2],[433,32]],[[433,22],[433,32]],["StreamCCByToggle_1"],["port","input"]],["popclk_reset",[[434,2],[434,34]],[[434,22],[434,34]],["StreamCCByToggle_1"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[436,2],[436,54]],[[436,22],[436,54]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[437,2],[437,57]],[[437,22],[437,57]],["StreamCCByToggle_1"],["variable","wire"]],["outHitSignal",[[438,2],[438,34]],[[438,22],[438,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_hit",[[439,2],[439,34]],[[439,22],[439,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_accept",[[440,2],[440,37]],[[440,22],[440,37]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target",[[441,2],[441,37]],[[441,22],[441,37]],["StreamCCByToggle_1"],["variable","reg"]],["pushArea_data",[[442,2],[442,35]],[[442,22],[442,35]],["StreamCCByToggle_1"],["variable","reg"]],["io_input_fire",[[443,2],[443,35]],[[443,22],[443,35]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_valid",[[444,2],[444,42]],[[444,22],[444,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_ready",[[445,2],[445,42]],[[445,22],[445,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_payload",[[446,2],[446,44]],[[446,22],[446,44]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_target",[[447,2],[447,36]],[[447,22],[447,36]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_fire",[[448,2],[448,41]],[[448,22],[448,41]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_hit",[[449,2],[449,33]],[[449,22],[449,33]],["StreamCCByToggle_1"],["variable","reg"]],["outHitSignal_buffercc",[[451,2],[456,3]],[[451,13],[451,34]],["StreamCCByToggle_1"],["instance","BufferCC_1"]],["pushArea_target_buffercc",[[457,2],[462,3]],[[457,11],[457,35]],["StreamCCByToggle_1"],["instance","BufferCC"]]]]],[["StreamCCByToggle",[[502,0],[513,2]],[[502,7],[502,23]],[],["module"]],[[["io_input_valid",[[503,2],[503,36]],[[503,22],[503,36]],["StreamCCByToggle"],["port","input"]],["io_input_ready",[[504,2],[504,36]],[[504,22],[504,36]],["StreamCCByToggle"],["port","output"]],["io_input_payload",[[505,2],[505,38]],[[505,22],[505,38]],["StreamCCByToggle"],["port","input"]],["io_output_valid",[[506,2],[506,37]],[[506,22],[506,37]],["StreamCCByToggle"],["port","output"]],["io_output_ready",[[507,2],[507,37]],[[507,22],[507,37]],["StreamCCByToggle"],["port","input"]],["io_output_payload",[[508,2],[508,39]],[[508,22],[508,39]],["StreamCCByToggle"],["port","output"]],["popclk_clk",[[509,2],[509,32]],[[509,22],[509,32]],["StreamCCByToggle"],["port","input"]],["popclk_reset",[[510,2],[510,34]],[[510,22],[510,34]],["StreamCCByToggle"],["port","input"]],["pushclk_clk",[[511,2],[511,33]],[[511,22],[511,33]],["StreamCCByToggle"],["port","input"]],["pushclk_reset",[[512,2],[512,35]],[[512,22],[512,35]],["StreamCCByToggle"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[514,2],[514,54]],[[514,22],[514,54]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[515,2],[515,57]],[[515,22],[515,57]],["StreamCCByToggle"],["variable","wire"]],["outHitSignal",[[516,2],[516,34]],[[516,22],[516,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_hit",[[517,2],[517,34]],[[517,22],[517,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_accept",[[518,2],[518,37]],[[518,22],[518,37]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target",[[519,2],[519,37]],[[519,22],[519,37]],["StreamCCByToggle"],["variable","reg"]],["pushArea_data",[[520,2],[520,35]],[[520,22],[520,35]],["StreamCCByToggle"],["variable","reg"]],["io_input_fire",[[521,2],[521,35]],[[521,22],[521,35]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_valid",[[522,2],[522,42]],[[522,22],[522,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_ready",[[523,2],[523,42]],[[523,22],[523,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_payload",[[524,2],[524,44]],[[524,22],[524,44]],["StreamCCByToggle"],["variable","wire"]],["popArea_target",[[525,2],[525,36]],[[525,22],[525,36]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_fire",[[526,2],[526,41]],[[526,22],[526,41]],["StreamCCByToggle"],["variable","wire"]],["popArea_hit",[[527,2],[527,33]],[[527,22],[527,33]],["StreamCCByToggle"],["variable","reg"]],["outHitSignal_buffercc",[[529,2],[534,3]],[[529,11],[529,32]],["StreamCCByToggle"],["instance","BufferCC"]],["pushArea_target_buffercc",[[535,2],[540,3]],[[535,13],[535,37]],["StreamCCByToggle"],["instance","BufferCC_1"]]]]],[["BufferCC_1",[[584,0],[589,2]],[[584,7],[584,17]],[],["module"]],[[["io_dataIn",[[585,2],[585,31]],[[585,22],[585,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[586,2],[586,32]],[[586,22],[586,32]],["BufferCC_1"],["port","output"]],["pushclk_clk",[[587,2],[587,33]],[[587,22],[587,33]],["BufferCC_1"],["port","input"]],["pushclk_reset",[[588,2],[588,35]],[[588,22],[588,35]],["BufferCC_1"],["port","input"]],["buffers_0",[[590,27],[590,56]],[[590,47],[590,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[591,27],[591,56]],[[591,47],[591,56]],["BufferCC_1"],["variable","reg"]]]]],[["BufferCC",[[607,0],[612,2]],[[607,7],[607,15]],[],["module"]],[[["io_dataIn",[[608,2],[608,31]],[[608,22],[608,31]],["BufferCC"],["port","input"]],["io_dataOut",[[609,2],[609,32]],[[609,22],[609,32]],["BufferCC"],["port","output"]],["popclk_clk",[[610,2],[610,32]],[[610,22],[610,32]],["BufferCC"],["port","input"]],["popclk_reset",[[611,2],[611,34]],[[611,22],[611,34]],["BufferCC"],["port","input"]],["buffers_0",[[613,27],[613,56]],[[613,47],[613,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[614,27],[614,56]],[[614,47],[614,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["push_State_binary_sequential_type",[[5,0],[6,0]],[[5,8],[5,41]],["source.systemverilog"],["macro"]],["push_State_binary_sequential_LENGTH",[[6,0],[7,0]],[[6,8],[6,43]],["source.systemverilog"],["macro"]],["push_State_binary_sequential_DATA",[[7,0],[9,0]],[[7,8],[7,41]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_type",[[9,0],[10,0]],[[9,8],[9,40]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_LENGTH",[[10,0],[11,0]],[[10,8],[10,42]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_DATA",[[11,0],[12,0]],[[11,8],[11,40]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_WAIT_1",[[12,0],[15,0]],[[12,8],[12,42]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Rx_Preamble.v",[[[[["Rx_Preamble",[[6,0],[17,2]],[[6,7],[6,18]],[],["module"]],[[["io_input_valid",[[7,2],[7,36]],[[7,22],[7,36]],["Rx_Preamble"],["port","input"]],["io_input_ready",[[8,2],[8,36]],[[8,22],[8,36]],["Rx_Preamble"],["port","output"]],["io_input_payload_last",[[9,2],[9,43]],[[9,22],[9,43]],["Rx_Preamble"],["port","input"]],["io_input_payload_fragment",[[10,2],[10,47]],[[10,22],[10,47]],["Rx_Preamble"],["port","input"]],["io_output_valid",[[11,2],[11,37]],[[11,22],[11,37]],["Rx_Preamble"],["port","reg"]],["io_output_ready",[[12,2],[12,37]],[[12,22],[12,37]],["Rx_Preamble"],["port","input"]],["io_output_payload_last",[[13,2],[13,44]],[[13,22],[13,44]],["Rx_Preamble"],["port","output"]],["io_output_payload_fragment",[[14,2],[14,48]],[[14,22],[14,48]],["Rx_Preamble"],["port","output"]],["clk",[[15,2],[15,25]],[[15,22],[15,25]],["Rx_Preamble"],["port","input"]],["reset",[[16,2],[16,27]],[[16,22],[16,27]],["Rx_Preamble"],["port","input"]],["startDelimiter",[[18,2],[18,36]],[[18,22],[18,36]],["Rx_Preamble"],["variable","wire"]],["io_input_fire",[[19,2],[19,35]],[[19,22],[19,35]],["Rx_Preamble"],["variable","wire"]],["history_0_valid",[[20,2],[20,37]],[[20,22],[20,37]],["Rx_Preamble"],["variable","wire"]],["history_0_ready",[[21,2],[21,37]],[[21,22],[21,37]],["Rx_Preamble"],["variable","wire"]],["history_0_payload_last",[[22,2],[22,44]],[[22,22],[22,44]],["Rx_Preamble"],["variable","wire"]],["history_0_payload_fragment",[[23,2],[23,48]],[[23,22],[23,48]],["Rx_Preamble"],["variable","wire"]],["history_1_valid",[[24,2],[24,37]],[[24,22],[24,37]],["Rx_Preamble"],["variable","wire"]],["history_1_ready",[[25,2],[25,37]],[[25,22],[25,37]],["Rx_Preamble"],["variable","wire"]],["history_1_payload_last",[[26,2],[26,44]],[[26,22],[26,44]],["Rx_Preamble"],["variable","wire"]],["history_1_payload_fragment",[[27,2],[27,48]],[[27,22],[27,48]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_valid",[[28,2],[28,41]],[[28,22],[28,41]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_ready",[[29,2],[29,41]],[[29,22],[29,41]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_payload_last",[[30,2],[30,48]],[[30,22],[30,48]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_payload_fragment",[[31,2],[31,52]],[[31,22],[31,52]],["Rx_Preamble"],["variable","wire"]],["_zz_history_1_valid",[[32,2],[32,41]],[[32,22],[32,41]],["Rx_Preamble"],["variable","reg"]],["_zz_history_1_ready",[[33,2],[33,41]],[[33,22],[33,41]],["Rx_Preamble"],["variable","reg"]],["_zz_history_1_payload_last",[[34,2],[34,48]],[[34,22],[34,48]],["Rx_Preamble"],["variable","reg"]],["_zz_history_1_payload_fragment",[[35,2],[35,52]],[[35,22],[35,52]],["Rx_Preamble"],["variable","reg"]],["historyDataCat",[[36,2],[36,36]],[[36,22],[36,36]],["Rx_Preamble"],["variable","wire"]],["hit",[[37,2],[37,25]],[[37,22],[37,25]],["Rx_Preamble"],["variable","wire"]],["inFrame",[[38,2],[38,29]],[[38,22],[38,29]],["Rx_Preamble"],["variable","reg"]],["when_Rx_Crc_l25",[[39,2],[39,37]],[[39,22],[39,37]],["Rx_Preamble"],["variable","wire"]],["when_Rx_Crc_l32",[[40,2],[40,37]],[[40,22],[40,37]],["Rx_Preamble"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\SrioRequest.v",[[[[["SrioRequest",[[15,0],[30,2]],[[15,7],[15,18]],[],["module"]],[[["ireq_valid",[[16,2],[16,32]],[[16,22],[16,32]],["SrioRequest"],["port","output"]],["ireq_ready",[[17,2],[17,32]],[[17,22],[17,32]],["SrioRequest"],["port","input"]],["ireq_payload_last",[[18,2],[18,39]],[[18,22],[18,39]],["SrioRequest"],["port","output"]],["ireq_payload_fragment",[[19,2],[19,43]],[[19,22],[19,43]],["SrioRequest"],["port","output"]],["user_addr",[[20,2],[20,31]],[[20,22],[20,31]],["SrioRequest"],["port","input"]],["user_ftype",[[21,2],[21,32]],[[21,22],[21,32]],["SrioRequest"],["port","input"]],["user_ttype",[[22,2],[22,32]],[[22,22],[22,32]],["SrioRequest"],["port","input"]],["user_size",[[23,2],[23,31]],[[23,22],[23,31]],["SrioRequest"],["port","input"]],["user_prio",[[24,2],[24,31]],[[24,22],[24,31]],["SrioRequest"],["port","input"]],["user_tid",[[25,2],[25,30]],[[25,22],[25,30]],["SrioRequest"],["port","input"]],["user_data",[[26,2],[26,31]],[[26,22],[26,31]],["SrioRequest"],["port","input"]],["send_start",[[27,2],[27,32]],[[27,22],[27,32]],["SrioRequest"],["port","input"]],["clk",[[28,2],[28,25]],[[28,22],[28,25]],["SrioRequest"],["port","input"]],["reset",[[29,2],[29,27]],[[29,22],[29,27]],["SrioRequest"],["port","input"]],["_zz_when_SrioRequest_l48",[[31,2],[31,46]],[[31,22],[31,46]],["SrioRequest"],["variable","wire"]],["_zz_when_SrioRequest_l48_1",[[32,2],[32,48]],[[32,22],[32,48]],["SrioRequest"],["variable","wire"]],["header_beat",[[33,2],[33,33]],[[33,22],[33,33]],["SrioRequest"],["variable","wire"]],["current_beat_cnt",[[34,2],[34,38]],[[34,22],[34,38]],["SrioRequest"],["variable","reg"]],["ireq_fire",[[35,2],[35,31]],[[35,22],[35,31]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l35",[[36,2],[36,42]],[[36,22],[36,42]],["SrioRequest"],["variable","wire"]],["ireq_fire_1",[[37,2],[37,33]],[[37,22],[37,33]],["SrioRequest"],["variable","wire"]],["number_of_data_beats",[[38,2],[38,42]],[[38,22],[38,42]],["SrioRequest"],["variable","wire"]],["ireq_tlast",[[39,2],[39,32]],[[39,22],[39,32]],["SrioRequest"],["variable","reg"]],["when_SrioRequest_l46",[[40,2],[40,42]],[[40,22],[40,42]],["SrioRequest"],["variable","wire"]],["ireq_fire_2",[[41,2],[41,33]],[[41,22],[41,33]],["SrioRequest"],["variable","wire"]],["ireq_fire_3",[[42,2],[42,33]],[[42,22],[42,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l48",[[43,2],[43,42]],[[43,22],[43,42]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l50",[[44,2],[44,42]],[[44,22],[44,42]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l52",[[45,2],[45,42]],[[45,22],[45,42]],["SrioRequest"],["variable","wire"]],["ireq_tdata",[[46,2],[46,32]],[[46,22],[46,32]],["SrioRequest"],["variable","reg"]],["ireq_fire_4",[[47,2],[47,33]],[[47,22],[47,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l62",[[48,2],[48,42]],[[48,22],[48,42]],["SrioRequest"],["variable","wire"]],["ireq_tvalid",[[49,2],[49,33]],[[49,22],[49,33]],["SrioRequest"],["variable","reg"]],["send_start_d",[[50,2],[50,34]],[[50,22],[50,34]],["SrioRequest"],["variable","reg"]],["ireq_fire_5",[[51,2],[51,33]],[[51,22],[51,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l71",[[52,2],[52,42]],[[52,22],[52,42]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l73",[[53,2],[53,42]],[[53,22],[53,42]],["SrioRequest"],["variable","wire"]]]]]],null,null,null,[["srio_ftype__type",[[5,0],[6,0]],[[5,8],[5,24]],["source.systemverilog"],["macro"]],["srio_ftype__NREAD",[[6,0],[7,0]],[[6,8],[6,25]],["source.systemverilog"],["macro"]],["srio_ftype__NWRITE",[[7,0],[8,0]],[[7,8],[7,26]],["source.systemverilog"],["macro"]],["srio_ftype__SWRITE",[[8,0],[9,0]],[[8,8],[8,26]],["source.systemverilog"],["macro"]],["srio_ftype__DOORB",[[9,0],[10,0]],[[9,8],[9,25]],["source.systemverilog"],["macro"]],["srio_ftype__MESSG",[[10,0],[11,0]],[[10,8],[10,25]],["source.systemverilog"],["macro"]],["srio_ftype__RESP",[[11,0],[12,0]],[[11,8],[11,24]],["source.systemverilog"],["macro"]],["srio_ftype__FTYPE9",[[12,0],[15,0]],[[12,8],[12,26]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Phpa_Test.v",[[[[["Phpa_Test",[[5,0],[55,2]],[[5,7],[5,16]],[],["module"]],[[["emif_emif_addr",[[6,2],[6,36]],[[6,22],[6,36]],["Phpa_Test"],["port","input"]],["emif_emif_data_read",[[7,2],[7,41]],[[7,22],[7,41]],["Phpa_Test"],["port","input"]],["emif_emif_data_write",[[8,2],[8,42]],[[8,22],[8,42]],["Phpa_Test"],["port","output"]],["emif_emif_data_writeEnable",[[9,2],[9,48]],[[9,22],[9,48]],["Phpa_Test"],["port","output"]],["emif_emif_cs",[[10,2],[10,34]],[[10,22],[10,34]],["Phpa_Test"],["port","input"]],["emif_emif_we",[[11,2],[11,34]],[[11,22],[11,34]],["Phpa_Test"],["port","input"]],["emif_emif_oe",[[12,2],[12,34]],[[12,22],[12,34]],["Phpa_Test"],["port","input"]],["ad5544_A_AD5544_CS",[[13,2],[13,40]],[[13,22],[13,40]],["Phpa_Test"],["port","output"]],["ad5544_A_AD5544_LDAC",[[14,2],[14,42]],[[14,22],[14,42]],["Phpa_Test"],["port","output"]],["ad5544_A_AD5544_MSB",[[15,2],[15,41]],[[15,22],[15,41]],["Phpa_Test"],["port","output"]],["ad5544_A_AD5544_RS",[[16,2],[16,40]],[[16,22],[16,40]],["Phpa_Test"],["port","output"]],["ad5544_A_AD5544_SCLK",[[17,2],[17,42]],[[17,22],[17,42]],["Phpa_Test"],["port","output"]],["ad5544_A_AD5544_SDIN",[[18,2],[18,42]],[[18,22],[18,42]],["Phpa_Test"],["port","output"]],["ad5544_B_AD5544_CS",[[19,2],[19,40]],[[19,22],[19,40]],["Phpa_Test"],["port","output"]],["ad5544_B_AD5544_LDAC",[[20,2],[20,42]],[[20,22],[20,42]],["Phpa_Test"],["port","output"]],["ad5544_B_AD5544_MSB",[[21,2],[21,41]],[[21,22],[21,41]],["Phpa_Test"],["port","output"]],["ad5544_B_AD5544_RS",[[22,2],[22,40]],[[22,22],[22,40]],["Phpa_Test"],["port","output"]],["ad5544_B_AD5544_SCLK",[[23,2],[23,42]],[[23,22],[23,42]],["Phpa_Test"],["port","output"]],["ad5544_B_AD5544_SDIN",[[24,2],[24,42]],[[24,22],[24,42]],["Phpa_Test"],["port","output"]],["ad5544_C_AD5544_CS",[[25,2],[25,40]],[[25,22],[25,40]],["Phpa_Test"],["port","output"]],["ad5544_C_AD5544_LDAC",[[26,2],[26,42]],[[26,22],[26,42]],["Phpa_Test"],["port","output"]],["ad5544_C_AD5544_MSB",[[27,2],[27,41]],[[27,22],[27,41]],["Phpa_Test"],["port","output"]],["ad5544_C_AD5544_RS",[[28,2],[28,40]],[[28,22],[28,40]],["Phpa_Test"],["port","output"]],["ad5544_C_AD5544_SCLK",[[29,2],[29,42]],[[29,22],[29,42]],["Phpa_Test"],["port","output"]],["ad5544_C_AD5544_SDIN",[[30,2],[30,42]],[[30,22],[30,42]],["Phpa_Test"],["port","output"]],["biss_c_enc_clk",[[31,2],[31,36]],[[31,22],[31,36]],["Phpa_Test"],["port","output"]],["biss_c_enc_data",[[32,2],[32,37]],[[32,22],[32,37]],["Phpa_Test"],["port","input"]],["ad7606_ad_data",[[33,2],[33,36]],[[33,22],[33,36]],["Phpa_Test"],["port","input"]],["ad7606_ad_busy",[[34,2],[34,36]],[[34,22],[34,36]],["Phpa_Test"],["port","input"]],["ad7606_first_data",[[35,2],[35,39]],[[35,22],[35,39]],["Phpa_Test"],["port","input"]],["ad7606_ad_os",[[36,2],[36,34]],[[36,22],[36,34]],["Phpa_Test"],["port","output"]],["ad7606_ad_cs",[[37,2],[37,34]],[[37,22],[37,34]],["Phpa_Test"],["port","output"]],["ad7606_ad_rd",[[38,2],[38,34]],[[38,22],[38,34]],["Phpa_Test"],["port","output"]],["ad7606_ad_reset",[[39,2],[39,37]],[[39,22],[39,37]],["Phpa_Test"],["port","output"]],["ad7606_ad_convsta",[[40,2],[40,39]],[[40,22],[40,39]],["Phpa_Test"],["port","output"]],["ad7606_ad_convstb",[[41,2],[41,39]],[[41,22],[41,39]],["Phpa_Test"],["port","output"]],["ad7606_ad_range",[[42,2],[42,37]],[[42,22],[42,37]],["Phpa_Test"],["port","output"]],["clk",[[43,2],[43,25]],[[43,22],[43,25]],["Phpa_Test"],["port","input"]],["reset",[[44,2],[44,27]],[[44,22],[44,27]],["Phpa_Test"],["port","input"]],["led",[[45,2],[45,25]],[[45,22],[45,25]],["Phpa_Test"],["port","output"]],["gtxuser_clk",[[46,2],[46,33]],[[46,22],[46,33]],["Phpa_Test"],["port","input"]],["axiw_valid",[[47,2],[47,32]],[[47,22],[47,32]],["Phpa_Test"],["port","output"]],["axiw_ready",[[48,2],[48,32]],[[48,22],[48,32]],["Phpa_Test"],["port","input"]],["axiw_payload_last",[[49,2],[49,39]],[[49,22],[49,39]],["Phpa_Test"],["port","output"]],["axiw_payload_fragment",[[50,2],[50,43]],[[50,22],[50,43]],["Phpa_Test"],["port","output"]],["axir_valid",[[51,2],[51,32]],[[51,22],[51,32]],["Phpa_Test"],["port","input"]],["axir_ready",[[52,2],[52,32]],[[52,22],[52,32]],["Phpa_Test"],["port","output"]],["axir_payload_last",[[53,2],[53,39]],[[53,22],[53,39]],["Phpa_Test"],["port","input"]],["axir_payload_fragment",[[54,2],[54,43]],[[54,22],[54,43]],["Phpa_Test"],["port","input"]],["area_apbtimer_apb_PADDR",[[57,2],[57,45]],[[57,22],[57,45]],["Phpa_Test"],["variable","wire"]],["area_ad5544_triger_apb_PADDR",[[58,2],[58,50]],[[58,22],[58,50]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_apb_PADDR",[[59,2],[59,50]],[[59,22],[59,50]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_ad5544_enable",[[60,2],[60,54]],[[60,22],[60,54]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_apb_PADDR",[[61,2],[61,50]],[[61,22],[61,50]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_ad5544_enable",[[62,2],[62,54]],[[62,22],[62,54]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_apb_PADDR",[[63,2],[63,50]],[[63,22],[63,50]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_ad5544_enable",[[64,2],[64,54]],[[64,22],[64,54]],["Phpa_Test"],["variable","wire"]],["area_biss_c_ctrl_apb_PADDR",[[65,2],[65,48]],[[65,22],[65,48]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_apb_PADDR",[[66,2],[66,48]],[[66,22],[66,48]],["Phpa_Test"],["variable","wire"]],["area_gtx_ctrl_apb_PADDR",[[67,2],[67,45]],[[67,22],[67,45]],["Phpa_Test"],["variable","wire"]],["area_emif_interface_emif_emif_data_write",[[68,2],[68,62]],[[68,22],[68,62]],["Phpa_Test"],["variable","wire"]],["area_emif_interface_emif_emif_data_writeEnable",[[69,2],[69,68]],[[69,22],[69,68]],["Phpa_Test"],["variable","wire"]],["area_emif_interface_apb_PADDR",[[70,2],[70,51]],[[70,22],[70,51]],["Phpa_Test"],["variable","wire"]],["area_emif_interface_apb_PSEL",[[71,2],[71,50]],[[71,22],[71,50]],["Phpa_Test"],["variable","wire"]],["area_emif_interface_apb_PENABLE",[[72,2],[72,53]],[[72,22],[72,53]],["Phpa_Test"],["variable","wire"]],["area_emif_interface_apb_PWRITE",[[73,2],[73,52]],[[73,22],[73,52]],["Phpa_Test"],["variable","wire"]],["area_emif_interface_apb_PWDATA",[[74,2],[74,52]],[[74,22],[74,52]],["Phpa_Test"],["variable","wire"]],["area_apbtimer_apb_PREADY",[[75,2],[75,46]],[[75,22],[75,46]],["Phpa_Test"],["variable","wire"]],["area_apbtimer_apb_PRDATA",[[76,2],[76,46]],[[76,22],[76,46]],["Phpa_Test"],["variable","wire"]],["area_apbtimer_apb_PSLVERROR",[[77,2],[77,49]],[[77,22],[77,49]],["Phpa_Test"],["variable","wire"]],["area_apbtimer_interrupt",[[78,2],[78,45]],[[78,22],[78,45]],["Phpa_Test"],["variable","wire"]],["area_ad5544_triger_apb_PREADY",[[79,2],[79,51]],[[79,22],[79,51]],["Phpa_Test"],["variable","wire"]],["area_ad5544_triger_apb_PRDATA",[[80,2],[80,51]],[[80,22],[80,51]],["Phpa_Test"],["variable","wire"]],["area_ad5544_triger_apb_PSLVERROR",[[81,2],[81,54]],[[81,22],[81,54]],["Phpa_Test"],["variable","wire"]],["area_ad5544_triger_ad5544_tri",[[82,2],[82,51]],[[82,22],[82,51]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_apb_PREADY",[[83,2],[83,51]],[[83,22],[83,51]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_apb_PRDATA",[[84,2],[84,51]],[[84,22],[84,51]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_apb_PSLVERROR",[[85,2],[85,54]],[[85,22],[85,54]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_ad5544Interface_AD5544_CS",[[86,2],[86,66]],[[86,22],[86,66]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_ad5544Interface_AD5544_LDAC",[[87,2],[87,68]],[[87,22],[87,68]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_ad5544Interface_AD5544_MSB",[[88,2],[88,67]],[[88,22],[88,67]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_ad5544Interface_AD5544_RS",[[89,2],[89,66]],[[89,22],[89,66]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_ad5544Interface_AD5544_SCLK",[[90,2],[90,68]],[[90,22],[90,68]],["Phpa_Test"],["variable","wire"]],["area_ad5544_A_Ctrl_ad5544Interface_AD5544_SDIN",[[91,2],[91,68]],[[91,22],[91,68]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_apb_PREADY",[[92,2],[92,51]],[[92,22],[92,51]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_apb_PRDATA",[[93,2],[93,51]],[[93,22],[93,51]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_apb_PSLVERROR",[[94,2],[94,54]],[[94,22],[94,54]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_ad5544Interface_AD5544_CS",[[95,2],[95,66]],[[95,22],[95,66]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_ad5544Interface_AD5544_LDAC",[[96,2],[96,68]],[[96,22],[96,68]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_ad5544Interface_AD5544_MSB",[[97,2],[97,67]],[[97,22],[97,67]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_ad5544Interface_AD5544_RS",[[98,2],[98,66]],[[98,22],[98,66]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_ad5544Interface_AD5544_SCLK",[[99,2],[99,68]],[[99,22],[99,68]],["Phpa_Test"],["variable","wire"]],["area_ad5544_B_Ctrl_ad5544Interface_AD5544_SDIN",[[100,2],[100,68]],[[100,22],[100,68]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_apb_PREADY",[[101,2],[101,51]],[[101,22],[101,51]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_apb_PRDATA",[[102,2],[102,51]],[[102,22],[102,51]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_apb_PSLVERROR",[[103,2],[103,54]],[[103,22],[103,54]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_ad5544Interface_AD5544_CS",[[104,2],[104,66]],[[104,22],[104,66]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_ad5544Interface_AD5544_LDAC",[[105,2],[105,68]],[[105,22],[105,68]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_ad5544Interface_AD5544_MSB",[[106,2],[106,67]],[[106,22],[106,67]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_ad5544Interface_AD5544_RS",[[107,2],[107,66]],[[107,22],[107,66]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_ad5544Interface_AD5544_SCLK",[[108,2],[108,68]],[[108,22],[108,68]],["Phpa_Test"],["variable","wire"]],["area_ad5544_C_Ctrl_ad5544Interface_AD5544_SDIN",[[109,2],[109,68]],[[109,22],[109,68]],["Phpa_Test"],["variable","wire"]],["area_biss_c_ctrl_apb_PREADY",[[110,2],[110,49]],[[110,22],[110,49]],["Phpa_Test"],["variable","wire"]],["area_biss_c_ctrl_apb_PRDATA",[[111,2],[111,49]],[[111,22],[111,49]],["Phpa_Test"],["variable","wire"]],["area_biss_c_ctrl_apb_PSLVERROR",[[112,2],[112,52]],[[112,22],[112,52]],["Phpa_Test"],["variable","wire"]],["area_biss_c_ctrl_bisscInterface_enc_clk",[[113,2],[113,61]],[[113,22],[113,61]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_apb_PREADY",[[114,2],[114,49]],[[114,22],[114,49]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_apb_PRDATA",[[115,2],[115,49]],[[115,22],[115,49]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_apb_PSLVERROR",[[116,2],[116,52]],[[116,22],[116,52]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_ad7606Interface_ad_os",[[117,2],[117,60]],[[117,22],[117,60]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_ad7606Interface_ad_cs",[[118,2],[118,60]],[[118,22],[118,60]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_ad7606Interface_ad_rd",[[119,2],[119,60]],[[119,22],[119,60]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_ad7606Interface_ad_reset",[[120,2],[120,63]],[[120,22],[120,63]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_ad7606Interface_ad_convsta",[[121,2],[121,65]],[[121,22],[121,65]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_ad7606Interface_ad_convstb",[[122,2],[122,65]],[[122,22],[122,65]],["Phpa_Test"],["variable","wire"]],["area_ad7606_ctrl_ad7606Interface_ad_range",[[123,2],[123,63]],[[123,22],[123,63]],["Phpa_Test"],["variable","wire"]],["area_gtx_ctrl_apb_PREADY",[[124,2],[124,46]],[[124,22],[124,46]],["Phpa_Test"],["variable","wire"]],["area_gtx_ctrl_apb_PRDATA",[[125,2],[125,46]],[[125,22],[125,46]],["Phpa_Test"],["variable","wire"]],["area_gtx_ctrl_axiw_valid",[[126,2],[126,46]],[[126,22],[126,46]],["Phpa_Test"],["variable","wire"]],["area_gtx_ctrl_axiw_payload_last",[[127,2],[127,53]],[[127,22],[127,53]],["Phpa_Test"],["variable","wire"]],["area_gtx_ctrl_axiw_payload_fragment",[[128,2],[128,57]],[[128,22],[128,57]],["Phpa_Test"],["variable","wire"]],["area_gtx_ctrl_axir_ready",[[129,2],[129,46]],[[129,22],[129,46]],["Phpa_Test"],["variable","wire"]],["apb_decoder_io_input_PREADY",[[130,2],[130,49]],[[130,22],[130,49]],["Phpa_Test"],["variable","wire"]],["apb_decoder_io_input_PRDATA",[[131,2],[131,49]],[[131,22],[131,49]],["Phpa_Test"],["variable","wire"]],["apb_decoder_io_input_PSLVERROR",[[132,2],[132,52]],[[132,22],[132,52]],["Phpa_Test"],["variable","wire"]],["apb_decoder_io_output_PADDR",[[133,2],[133,49]],[[133,22],[133,49]],["Phpa_Test"],["variable","wire"]],["apb_decoder_io_output_PSEL",[[134,2],[134,48]],[[134,22],[134,48]],["Phpa_Test"],["variable","wire"]],["apb_decoder_io_output_PENABLE",[[135,2],[135,51]],[[135,22],[135,51]],["Phpa_Test"],["variable","wire"]],["apb_decoder_io_output_PWRITE",[[136,2],[136,50]],[[136,22],[136,50]],["Phpa_Test"],["variable","wire"]],["apb_decoder_io_output_PWDATA",[[137,2],[137,50]],[[137,22],[137,50]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_input_PREADY",[[138,2],[138,50]],[[138,22],[138,50]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_input_PRDATA",[[139,2],[139,50]],[[139,22],[139,50]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_input_PSLVERROR",[[140,2],[140,53]],[[140,22],[140,53]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_0_PADDR",[[141,2],[141,53]],[[141,22],[141,53]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_0_PSEL",[[142,2],[142,52]],[[142,22],[142,52]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_0_PENABLE",[[143,2],[143,55]],[[143,22],[143,55]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_0_PWRITE",[[144,2],[144,54]],[[144,22],[144,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_0_PWDATA",[[145,2],[145,54]],[[145,22],[145,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_1_PADDR",[[146,2],[146,53]],[[146,22],[146,53]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_1_PSEL",[[147,2],[147,52]],[[147,22],[147,52]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_1_PENABLE",[[148,2],[148,55]],[[148,22],[148,55]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_1_PWRITE",[[149,2],[149,54]],[[149,22],[149,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_1_PWDATA",[[150,2],[150,54]],[[150,22],[150,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_2_PADDR",[[151,2],[151,53]],[[151,22],[151,53]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_2_PSEL",[[152,2],[152,52]],[[152,22],[152,52]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_2_PENABLE",[[153,2],[153,55]],[[153,22],[153,55]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_2_PWRITE",[[154,2],[154,54]],[[154,22],[154,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_2_PWDATA",[[155,2],[155,54]],[[155,22],[155,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_3_PADDR",[[156,2],[156,53]],[[156,22],[156,53]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_3_PSEL",[[157,2],[157,52]],[[157,22],[157,52]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_3_PENABLE",[[158,2],[158,55]],[[158,22],[158,55]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_3_PWRITE",[[159,2],[159,54]],[[159,22],[159,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_3_PWDATA",[[160,2],[160,54]],[[160,22],[160,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_4_PADDR",[[161,2],[161,53]],[[161,22],[161,53]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_4_PSEL",[[162,2],[162,52]],[[162,22],[162,52]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_4_PENABLE",[[163,2],[163,55]],[[163,22],[163,55]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_4_PWRITE",[[164,2],[164,54]],[[164,22],[164,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_4_PWDATA",[[165,2],[165,54]],[[165,22],[165,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_5_PADDR",[[166,2],[166,53]],[[166,22],[166,53]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_5_PSEL",[[167,2],[167,52]],[[167,22],[167,52]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_5_PENABLE",[[168,2],[168,55]],[[168,22],[168,55]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_5_PWRITE",[[169,2],[169,54]],[[169,22],[169,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_5_PWDATA",[[170,2],[170,54]],[[170,22],[170,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_6_PADDR",[[171,2],[171,53]],[[171,22],[171,53]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_6_PSEL",[[172,2],[172,52]],[[172,22],[172,52]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_6_PENABLE",[[173,2],[173,55]],[[173,22],[173,55]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_6_PWRITE",[[174,2],[174,54]],[[174,22],[174,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_6_PWDATA",[[175,2],[175,54]],[[175,22],[175,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_7_PADDR",[[176,2],[176,53]],[[176,22],[176,53]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_7_PSEL",[[177,2],[177,52]],[[177,22],[177,52]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_7_PENABLE",[[178,2],[178,55]],[[178,22],[178,55]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_7_PWRITE",[[179,2],[179,54]],[[179,22],[179,54]],["Phpa_Test"],["variable","wire"]],["apb3Router_1_io_outputs_7_PWDATA",[[180,2],[180,54]],[[180,22],[180,54]],["Phpa_Test"],["variable","wire"]],["_zz_area_counter_valueNext",[[181,2],[181,48]],[[181,22],[181,48]],["Phpa_Test"],["variable","wire"]],["_zz_area_counter_valueNext_1",[[182,2],[182,50]],[[182,22],[182,50]],["Phpa_Test"],["variable","wire"]],["area_interrupt_temp",[[183,2],[183,41]],[[183,22],[183,41]],["Phpa_Test"],["variable","reg"]],["area_apbtimer_interrupt_delay_1",[[184,2],[184,53]],[[184,22],[184,53]],["Phpa_Test"],["variable","reg"]],["area_apbtimer_interrupt_delay_1_1",[[185,2],[185,55]],[[185,22],[185,55]],["Phpa_Test"],["variable","reg"]],["area_apbtimer_interrupt_delay_2",[[186,2],[186,53]],[[186,22],[186,53]],["Phpa_Test"],["variable","reg"]],["area_apbtimer_interrupt_delay_1_2",[[187,2],[187,55]],[[187,22],[187,55]],["Phpa_Test"],["variable","reg"]],["area_apbtimer_interrupt_delay_2_1",[[188,2],[188,55]],[[188,22],[188,55]],["Phpa_Test"],["variable","reg"]],["area_apbtimer_interrupt_delay_3",[[189,2],[189,53]],[[189,22],[189,53]],["Phpa_Test"],["variable","reg"]],["area_ledtemp",[[190,2],[190,34]],[[190,22],[190,34]],["Phpa_Test"],["variable","reg"]],["area_counter_willIncrement",[[191,2],[191,48]],[[191,22],[191,48]],["Phpa_Test"],["variable","wire"]],["area_counter_willClear",[[192,2],[192,44]],[[192,22],[192,44]],["Phpa_Test"],["variable","reg"]],["area_counter_valueNext",[[193,2],[193,44]],[[193,22],[193,44]],["Phpa_Test"],["variable","reg"]],["area_counter_value",[[194,2],[194,40]],[[194,22],[194,40]],["Phpa_Test"],["variable","reg"]],["area_counter_willOverflowIfInc",[[195,2],[195,52]],[[195,22],[195,52]],["Phpa_Test"],["variable","wire"]],["area_counter_willOverflow",[[196,2],[196,47]],[[196,22],[196,47]],["Phpa_Test"],["variable","wire"]],["area_emif_interface",[[200,2],[218,3]],[[200,11],[200,30]],["Phpa_Test"],["instance","Emif_Apb"]],["area_apbtimer",[[219,2],[231,3]],[[219,11],[219,24]],["Phpa_Test"],["instance","ApbTimer"]],["area_ad5544_triger",[[232,2],[244,3]],[[232,16],[232,34]],["Phpa_Test"],["instance","AD5544_triger"]],["area_ad5544_A_Ctrl",[[245,2],[263,3]],[[245,9],[245,27]],["Phpa_Test"],["instance","AD5544"]],["area_ad5544_B_Ctrl",[[264,2],[282,3]],[[264,9],[264,27]],["Phpa_Test"],["instance","AD5544"]],["area_ad5544_C_Ctrl",[[283,2],[301,3]],[[283,9],[283,27]],["Phpa_Test"],["instance","AD5544"]],["area_biss_c_ctrl",[[302,2],[315,3]],[[302,9],[302,25]],["Phpa_Test"],["instance","Biss_C"]],["area_ad7606_ctrl",[[316,2],[337,3]],[[316,9],[316,25]],["Phpa_Test"],["instance","AD7606"]],["area_gtx_ctrl",[[338,2],[357,3]],[[338,11],[338,24]],["Phpa_Test"],["instance","Apb3_Gtx"]],["apb_decoder",[[358,2],[375,3]],[[358,14],[358,25]],["Phpa_Test"],["instance","Apb3Decoder"]],["apb3Router_1",[[376,2],[451,3]],[[376,13],[376,25]],["Phpa_Test"],["instance","Apb3Router"]]]]],[["Apb3Router",[[543,0],[618,2]],[[543,7],[543,17]],[],["module"]],[[["io_input_PADDR",[[544,2],[544,36]],[[544,22],[544,36]],["Apb3Router"],["port","input"]],["io_input_PSEL",[[545,2],[545,35]],[[545,22],[545,35]],["Apb3Router"],["port","input"]],["io_input_PENABLE",[[546,2],[546,38]],[[546,22],[546,38]],["Apb3Router"],["port","input"]],["io_input_PREADY",[[547,2],[547,37]],[[547,22],[547,37]],["Apb3Router"],["port","output"]],["io_input_PWRITE",[[548,2],[548,37]],[[548,22],[548,37]],["Apb3Router"],["port","input"]],["io_input_PWDATA",[[549,2],[549,37]],[[549,22],[549,37]],["Apb3Router"],["port","input"]],["io_input_PRDATA",[[550,2],[550,37]],[[550,22],[550,37]],["Apb3Router"],["port","output"]],["io_input_PSLVERROR",[[551,2],[551,40]],[[551,22],[551,40]],["Apb3Router"],["port","output"]],["io_outputs_0_PADDR",[[552,2],[552,40]],[[552,22],[552,40]],["Apb3Router"],["port","output"]],["io_outputs_0_PSEL",[[553,2],[553,39]],[[553,22],[553,39]],["Apb3Router"],["port","output"]],["io_outputs_0_PENABLE",[[554,2],[554,42]],[[554,22],[554,42]],["Apb3Router"],["port","output"]],["io_outputs_0_PREADY",[[555,2],[555,41]],[[555,22],[555,41]],["Apb3Router"],["port","input"]],["io_outputs_0_PWRITE",[[556,2],[556,41]],[[556,22],[556,41]],["Apb3Router"],["port","output"]],["io_outputs_0_PWDATA",[[557,2],[557,41]],[[557,22],[557,41]],["Apb3Router"],["port","output"]],["io_outputs_0_PRDATA",[[558,2],[558,41]],[[558,22],[558,41]],["Apb3Router"],["port","input"]],["io_outputs_0_PSLVERROR",[[559,2],[559,44]],[[559,22],[559,44]],["Apb3Router"],["port","input"]],["io_outputs_1_PADDR",[[560,2],[560,40]],[[560,22],[560,40]],["Apb3Router"],["port","output"]],["io_outputs_1_PSEL",[[561,2],[561,39]],[[561,22],[561,39]],["Apb3Router"],["port","output"]],["io_outputs_1_PENABLE",[[562,2],[562,42]],[[562,22],[562,42]],["Apb3Router"],["port","output"]],["io_outputs_1_PREADY",[[563,2],[563,41]],[[563,22],[563,41]],["Apb3Router"],["port","input"]],["io_outputs_1_PWRITE",[[564,2],[564,41]],[[564,22],[564,41]],["Apb3Router"],["port","output"]],["io_outputs_1_PWDATA",[[565,2],[565,41]],[[565,22],[565,41]],["Apb3Router"],["port","output"]],["io_outputs_1_PRDATA",[[566,2],[566,41]],[[566,22],[566,41]],["Apb3Router"],["port","input"]],["io_outputs_1_PSLVERROR",[[567,2],[567,44]],[[567,22],[567,44]],["Apb3Router"],["port","input"]],["io_outputs_2_PADDR",[[568,2],[568,40]],[[568,22],[568,40]],["Apb3Router"],["port","output"]],["io_outputs_2_PSEL",[[569,2],[569,39]],[[569,22],[569,39]],["Apb3Router"],["port","output"]],["io_outputs_2_PENABLE",[[570,2],[570,42]],[[570,22],[570,42]],["Apb3Router"],["port","output"]],["io_outputs_2_PREADY",[[571,2],[571,41]],[[571,22],[571,41]],["Apb3Router"],["port","input"]],["io_outputs_2_PWRITE",[[572,2],[572,41]],[[572,22],[572,41]],["Apb3Router"],["port","output"]],["io_outputs_2_PWDATA",[[573,2],[573,41]],[[573,22],[573,41]],["Apb3Router"],["port","output"]],["io_outputs_2_PRDATA",[[574,2],[574,41]],[[574,22],[574,41]],["Apb3Router"],["port","input"]],["io_outputs_2_PSLVERROR",[[575,2],[575,44]],[[575,22],[575,44]],["Apb3Router"],["port","input"]],["io_outputs_3_PADDR",[[576,2],[576,40]],[[576,22],[576,40]],["Apb3Router"],["port","output"]],["io_outputs_3_PSEL",[[577,2],[577,39]],[[577,22],[577,39]],["Apb3Router"],["port","output"]],["io_outputs_3_PENABLE",[[578,2],[578,42]],[[578,22],[578,42]],["Apb3Router"],["port","output"]],["io_outputs_3_PREADY",[[579,2],[579,41]],[[579,22],[579,41]],["Apb3Router"],["port","input"]],["io_outputs_3_PWRITE",[[580,2],[580,41]],[[580,22],[580,41]],["Apb3Router"],["port","output"]],["io_outputs_3_PWDATA",[[581,2],[581,41]],[[581,22],[581,41]],["Apb3Router"],["port","output"]],["io_outputs_3_PRDATA",[[582,2],[582,41]],[[582,22],[582,41]],["Apb3Router"],["port","input"]],["io_outputs_3_PSLVERROR",[[583,2],[583,44]],[[583,22],[583,44]],["Apb3Router"],["port","input"]],["io_outputs_4_PADDR",[[584,2],[584,40]],[[584,22],[584,40]],["Apb3Router"],["port","output"]],["io_outputs_4_PSEL",[[585,2],[585,39]],[[585,22],[585,39]],["Apb3Router"],["port","output"]],["io_outputs_4_PENABLE",[[586,2],[586,42]],[[586,22],[586,42]],["Apb3Router"],["port","output"]],["io_outputs_4_PREADY",[[587,2],[587,41]],[[587,22],[587,41]],["Apb3Router"],["port","input"]],["io_outputs_4_PWRITE",[[588,2],[588,41]],[[588,22],[588,41]],["Apb3Router"],["port","output"]],["io_outputs_4_PWDATA",[[589,2],[589,41]],[[589,22],[589,41]],["Apb3Router"],["port","output"]],["io_outputs_4_PRDATA",[[590,2],[590,41]],[[590,22],[590,41]],["Apb3Router"],["port","input"]],["io_outputs_4_PSLVERROR",[[591,2],[591,44]],[[591,22],[591,44]],["Apb3Router"],["port","input"]],["io_outputs_5_PADDR",[[592,2],[592,40]],[[592,22],[592,40]],["Apb3Router"],["port","output"]],["io_outputs_5_PSEL",[[593,2],[593,39]],[[593,22],[593,39]],["Apb3Router"],["port","output"]],["io_outputs_5_PENABLE",[[594,2],[594,42]],[[594,22],[594,42]],["Apb3Router"],["port","output"]],["io_outputs_5_PREADY",[[595,2],[595,41]],[[595,22],[595,41]],["Apb3Router"],["port","input"]],["io_outputs_5_PWRITE",[[596,2],[596,41]],[[596,22],[596,41]],["Apb3Router"],["port","output"]],["io_outputs_5_PWDATA",[[597,2],[597,41]],[[597,22],[597,41]],["Apb3Router"],["port","output"]],["io_outputs_5_PRDATA",[[598,2],[598,41]],[[598,22],[598,41]],["Apb3Router"],["port","input"]],["io_outputs_5_PSLVERROR",[[599,2],[599,44]],[[599,22],[599,44]],["Apb3Router"],["port","input"]],["io_outputs_6_PADDR",[[600,2],[600,40]],[[600,22],[600,40]],["Apb3Router"],["port","output"]],["io_outputs_6_PSEL",[[601,2],[601,39]],[[601,22],[601,39]],["Apb3Router"],["port","output"]],["io_outputs_6_PENABLE",[[602,2],[602,42]],[[602,22],[602,42]],["Apb3Router"],["port","output"]],["io_outputs_6_PREADY",[[603,2],[603,41]],[[603,22],[603,41]],["Apb3Router"],["port","input"]],["io_outputs_6_PWRITE",[[604,2],[604,41]],[[604,22],[604,41]],["Apb3Router"],["port","output"]],["io_outputs_6_PWDATA",[[605,2],[605,41]],[[605,22],[605,41]],["Apb3Router"],["port","output"]],["io_outputs_6_PRDATA",[[606,2],[606,41]],[[606,22],[606,41]],["Apb3Router"],["port","input"]],["io_outputs_6_PSLVERROR",[[607,2],[607,44]],[[607,22],[607,44]],["Apb3Router"],["port","input"]],["io_outputs_7_PADDR",[[608,2],[608,40]],[[608,22],[608,40]],["Apb3Router"],["port","output"]],["io_outputs_7_PSEL",[[609,2],[609,39]],[[609,22],[609,39]],["Apb3Router"],["port","output"]],["io_outputs_7_PENABLE",[[610,2],[610,42]],[[610,22],[610,42]],["Apb3Router"],["port","output"]],["io_outputs_7_PREADY",[[611,2],[611,41]],[[611,22],[611,41]],["Apb3Router"],["port","input"]],["io_outputs_7_PWRITE",[[612,2],[612,41]],[[612,22],[612,41]],["Apb3Router"],["port","output"]],["io_outputs_7_PWDATA",[[613,2],[613,41]],[[613,22],[613,41]],["Apb3Router"],["port","output"]],["io_outputs_7_PRDATA",[[614,2],[614,41]],[[614,22],[614,41]],["Apb3Router"],["port","input"]],["io_outputs_7_PSLVERROR",[[615,2],[615,44]],[[615,22],[615,44]],["Apb3Router"],["port","input"]],["clk",[[616,2],[616,25]],[[616,22],[616,25]],["Apb3Router"],["port","input"]],["reset",[[617,2],[617,27]],[[617,22],[617,27]],["Apb3Router"],["port","input"]],["_zz_io_input_PREADY",[[620,2],[620,41]],[[620,22],[620,41]],["Apb3Router"],["variable","reg"]],["_zz_io_input_PRDATA",[[621,2],[621,41]],[[621,22],[621,41]],["Apb3Router"],["variable","reg"]],["_zz_io_input_PSLVERROR",[[622,2],[622,44]],[[622,22],[622,44]],["Apb3Router"],["variable","reg"]],["_zz_selIndex",[[623,2],[623,34]],[[623,22],[623,34]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_1",[[624,2],[624,36]],[[624,22],[624,36]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_2",[[625,2],[625,36]],[[625,22],[625,36]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_3",[[626,2],[626,36]],[[626,22],[626,36]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_4",[[627,2],[627,36]],[[627,22],[627,36]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_5",[[628,2],[628,36]],[[628,22],[628,36]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_6",[[629,2],[629,36]],[[629,22],[629,36]],["Apb3Router"],["variable","wire"]],["selIndex",[[630,2],[630,30]],[[630,22],[630,30]],["Apb3Router"],["variable","reg"]]]]],[["Apb3Decoder",[[734,0],[751,2]],[[734,7],[734,18]],[],["module"]],[[["io_input_PADDR",[[735,2],[735,36]],[[735,22],[735,36]],["Apb3Decoder"],["port","input"]],["io_input_PSEL",[[736,2],[736,35]],[[736,22],[736,35]],["Apb3Decoder"],["port","input"]],["io_input_PENABLE",[[737,2],[737,38]],[[737,22],[737,38]],["Apb3Decoder"],["port","input"]],["io_input_PREADY",[[738,2],[738,37]],[[738,22],[738,37]],["Apb3Decoder"],["port","reg"]],["io_input_PWRITE",[[739,2],[739,37]],[[739,22],[739,37]],["Apb3Decoder"],["port","input"]],["io_input_PWDATA",[[740,2],[740,37]],[[740,22],[740,37]],["Apb3Decoder"],["port","input"]],["io_input_PRDATA",[[741,2],[741,37]],[[741,22],[741,37]],["Apb3Decoder"],["port","output"]],["io_input_PSLVERROR",[[742,2],[742,40]],[[742,22],[742,40]],["Apb3Decoder"],["port","reg"]],["io_output_PADDR",[[743,2],[743,37]],[[743,22],[743,37]],["Apb3Decoder"],["port","output"]],["io_output_PSEL",[[744,2],[744,36]],[[744,22],[744,36]],["Apb3Decoder"],["port","reg"]],["io_output_PENABLE",[[745,2],[745,39]],[[745,22],[745,39]],["Apb3Decoder"],["port","output"]],["io_output_PREADY",[[746,2],[746,38]],[[746,22],[746,38]],["Apb3Decoder"],["port","input"]],["io_output_PWRITE",[[747,2],[747,38]],[[747,22],[747,38]],["Apb3Decoder"],["port","output"]],["io_output_PWDATA",[[748,2],[748,38]],[[748,22],[748,38]],["Apb3Decoder"],["port","output"]],["io_output_PRDATA",[[749,2],[749,38]],[[749,22],[749,38]],["Apb3Decoder"],["port","input"]],["io_output_PSLVERROR",[[750,2],[750,41]],[[750,22],[750,41]],["Apb3Decoder"],["port","input"]],["when_Apb3Decoder_l88",[[753,2],[753,42]],[[753,22],[753,42]],["Apb3Decoder"],["variable","wire"]]]]],[["Apb3_Gtx",[[789,0],[808,2]],[[789,7],[789,15]],[],["module"]],[[["apb_PADDR",[[790,2],[790,31]],[[790,22],[790,31]],["Apb3_Gtx"],["port","input"]],["apb_PSEL",[[791,2],[791,30]],[[791,22],[791,30]],["Apb3_Gtx"],["port","input"]],["apb_PENABLE",[[792,2],[792,33]],[[792,22],[792,33]],["Apb3_Gtx"],["port","input"]],["apb_PREADY",[[793,2],[793,32]],[[793,22],[793,32]],["Apb3_Gtx"],["port","output"]],["apb_PWRITE",[[794,2],[794,32]],[[794,22],[794,32]],["Apb3_Gtx"],["port","input"]],["apb_PWDATA",[[795,2],[795,32]],[[795,22],[795,32]],["Apb3_Gtx"],["port","input"]],["apb_PRDATA",[[796,2],[796,32]],[[796,22],[796,32]],["Apb3_Gtx"],["port","reg"]],["axiw_valid",[[797,2],[797,32]],[[797,22],[797,32]],["Apb3_Gtx"],["port","output"]],["axiw_ready",[[798,2],[798,32]],[[798,22],[798,32]],["Apb3_Gtx"],["port","input"]],["axiw_payload_last",[[799,2],[799,39]],[[799,22],[799,39]],["Apb3_Gtx"],["port","output"]],["axiw_payload_fragment",[[800,2],[800,43]],[[800,22],[800,43]],["Apb3_Gtx"],["port","output"]],["axir_valid",[[801,2],[801,32]],[[801,22],[801,32]],["Apb3_Gtx"],["port","input"]],["axir_ready",[[802,2],[802,32]],[[802,22],[802,32]],["Apb3_Gtx"],["port","output"]],["axir_payload_last",[[803,2],[803,39]],[[803,22],[803,39]],["Apb3_Gtx"],["port","input"]],["axir_payload_fragment",[[804,2],[804,43]],[[804,22],[804,43]],["Apb3_Gtx"],["port","input"]],["reset",[[805,2],[805,27]],[[805,22],[805,27]],["Apb3_Gtx"],["port","input"]],["clk",[[806,2],[806,25]],[[806,22],[806,25]],["Apb3_Gtx"],["port","input"]],["gtxuser_clk",[[807,2],[807,33]],[[807,22],[807,33]],["Apb3_Gtx"],["port","input"]],["axictrl_axictrl_rx_stream_ready",[[810,2],[810,53]],[[810,22],[810,53]],["Apb3_Gtx"],["variable","reg"]],["axictrl_axictrl_tx_stream_payload",[[811,2],[811,55]],[[811,22],[811,55]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axiw_valid",[[812,2],[812,40]],[[812,22],[812,40]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axiw_payload_last",[[813,2],[813,47]],[[813,22],[813,47]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axiw_payload_fragment",[[814,2],[814,51]],[[814,22],[814,51]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axir_ready",[[815,2],[815,40]],[[815,22],[815,40]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_rx_stream_valid",[[816,2],[816,53]],[[816,22],[816,53]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_rx_stream_payload",[[817,2],[817,55]],[[817,22],[817,55]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_rx_popOccupancy",[[818,2],[818,53]],[[818,22],[818,53]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_tx_stream_ready",[[819,2],[819,53]],[[819,22],[819,53]],["Apb3_Gtx"],["variable","wire"]],["busCtrl_askWrite",[[820,2],[820,38]],[[820,22],[820,38]],["Apb3_Gtx"],["variable","wire"]],["busCtrl_askRead",[[821,2],[821,37]],[[821,22],[821,37]],["Apb3_Gtx"],["variable","wire"]],["busCtrl_doWrite",[[822,2],[822,37]],[[822,22],[822,37]],["Apb3_Gtx"],["variable","wire"]],["busCtrl_doRead",[[823,2],[823,36]],[[823,22],[823,36]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_tx_flush_driver",[[824,2],[824,53]],[[824,22],[824,53]],["Apb3_Gtx"],["variable","reg"]],["axictrl_axictrl_rx_flush_driver",[[825,2],[825,53]],[[825,22],[825,53]],["Apb3_Gtx"],["variable","reg"]],["_zz_axictrl_tx_stream_valid",[[826,2],[826,49]],[[826,22],[826,49]],["Apb3_Gtx"],["variable","reg"]],["axictrl",[[828,2],[849,3]],[[828,6],[828,13]],["Apb3_Gtx"],["instance","Gtx"]]]]],[["AD7606",[[927,0],[948,2]],[[927,7],[927,13]],[],["module"]],[[["apb_PADDR",[[928,2],[928,31]],[[928,22],[928,31]],["AD7606"],["port","input"]],["apb_PSEL",[[929,2],[929,30]],[[929,22],[929,30]],["AD7606"],["port","input"]],["apb_PENABLE",[[930,2],[930,33]],[[930,22],[930,33]],["AD7606"],["port","input"]],["apb_PREADY",[[931,2],[931,32]],[[931,22],[931,32]],["AD7606"],["port","output"]],["apb_PWRITE",[[932,2],[932,32]],[[932,22],[932,32]],["AD7606"],["port","input"]],["apb_PWDATA",[[933,2],[933,32]],[[933,22],[933,32]],["AD7606"],["port","input"]],["apb_PRDATA",[[934,2],[934,32]],[[934,22],[934,32]],["AD7606"],["port","reg"]],["apb_PSLVERROR",[[935,2],[935,35]],[[935,22],[935,35]],["AD7606"],["port","output"]],["ad7606Interface_ad_data",[[936,2],[936,45]],[[936,22],[936,45]],["AD7606"],["port","input"]],["ad7606Interface_ad_busy",[[937,2],[937,45]],[[937,22],[937,45]],["AD7606"],["port","input"]],["ad7606Interface_first_data",[[938,2],[938,48]],[[938,22],[938,48]],["AD7606"],["port","input"]],["ad7606Interface_ad_os",[[939,2],[939,43]],[[939,22],[939,43]],["AD7606"],["port","output"]],["ad7606Interface_ad_cs",[[940,2],[940,43]],[[940,22],[940,43]],["AD7606"],["port","output"]],["ad7606Interface_ad_rd",[[941,2],[941,43]],[[941,22],[941,43]],["AD7606"],["port","output"]],["ad7606Interface_ad_reset",[[942,2],[942,46]],[[942,22],[942,46]],["AD7606"],["port","output"]],["ad7606Interface_ad_convsta",[[943,2],[943,48]],[[943,22],[943,48]],["AD7606"],["port","output"]],["ad7606Interface_ad_convstb",[[944,2],[944,48]],[[944,22],[944,48]],["AD7606"],["port","output"]],["ad7606Interface_ad_range",[[945,2],[945,46]],[[945,22],[945,46]],["AD7606"],["port","output"]],["clk",[[946,2],[946,25]],[[946,22],[946,25]],["AD7606"],["port","input"]],["reset",[[947,2],[947,27]],[[947,22],[947,27]],["AD7606"],["port","input"]],["area_ad7606_ctrl_ad_os",[[950,2],[950,44]],[[950,22],[950,44]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_cs",[[951,2],[951,44]],[[951,22],[951,44]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_rd",[[952,2],[952,44]],[[952,22],[952,44]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_reset",[[953,2],[953,47]],[[953,22],[953,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_convsta",[[954,2],[954,49]],[[954,22],[954,49]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_convstb",[[955,2],[955,49]],[[955,22],[955,49]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_range",[[956,2],[956,47]],[[956,22],[956,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_ch1_o",[[957,2],[957,47]],[[957,22],[957,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_ch2_o",[[958,2],[958,47]],[[958,22],[958,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_ch3_o",[[959,2],[959,47]],[[959,22],[959,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_ch4_o",[[960,2],[960,47]],[[960,22],[960,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_ch5_o",[[961,2],[961,47]],[[961,22],[961,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_ch6_o",[[962,2],[962,47]],[[962,22],[962,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_ch7_o",[[963,2],[963,47]],[[963,22],[963,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_ch8_o",[[964,2],[964,47]],[[964,22],[964,47]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl_ad_data_valid_o",[[965,2],[965,54]],[[965,22],[965,54]],["AD7606"],["variable","wire"]],["area_data_temp_1",[[966,2],[966,38]],[[966,22],[966,38]],["AD7606"],["variable","reg"]],["area_data_temp_2",[[967,2],[967,38]],[[967,22],[967,38]],["AD7606"],["variable","reg"]],["area_data_temp_3",[[968,2],[968,38]],[[968,22],[968,38]],["AD7606"],["variable","reg"]],["area_data_temp_4",[[969,2],[969,38]],[[969,22],[969,38]],["AD7606"],["variable","reg"]],["area_data_temp_5",[[970,2],[970,38]],[[970,22],[970,38]],["AD7606"],["variable","reg"]],["area_data_temp_6",[[971,2],[971,38]],[[971,22],[971,38]],["AD7606"],["variable","reg"]],["area_data_temp_7",[[972,2],[972,38]],[[972,22],[972,38]],["AD7606"],["variable","reg"]],["area_data_temp_8",[[973,2],[973,38]],[[973,22],[973,38]],["AD7606"],["variable","reg"]],["area_ctrl_askWrite",[[974,2],[974,40]],[[974,22],[974,40]],["AD7606"],["variable","wire"]],["area_ctrl_askRead",[[975,2],[975,39]],[[975,22],[975,39]],["AD7606"],["variable","wire"]],["area_ctrl_doWrite",[[976,2],[976,39]],[[976,22],[976,39]],["AD7606"],["variable","wire"]],["area_ctrl_doRead",[[977,2],[977,38]],[[977,22],[977,38]],["AD7606"],["variable","wire"]],["area_ad7606_ctrl",[[979,2],[1002,3]],[[979,14],[979,30]],["AD7606"],["instance","AD7606_DATA"]]]]],[["Biss_C",[[1075,0],[1088,2]],[[1075,7],[1075,13]],[],["module"]],[[["apb_PADDR",[[1076,2],[1076,31]],[[1076,22],[1076,31]],["Biss_C"],["port","input"]],["apb_PSEL",[[1077,2],[1077,30]],[[1077,22],[1077,30]],["Biss_C"],["port","input"]],["apb_PENABLE",[[1078,2],[1078,33]],[[1078,22],[1078,33]],["Biss_C"],["port","input"]],["apb_PREADY",[[1079,2],[1079,32]],[[1079,22],[1079,32]],["Biss_C"],["port","output"]],["apb_PWRITE",[[1080,2],[1080,32]],[[1080,22],[1080,32]],["Biss_C"],["port","input"]],["apb_PWDATA",[[1081,2],[1081,32]],[[1081,22],[1081,32]],["Biss_C"],["port","input"]],["apb_PRDATA",[[1082,2],[1082,32]],[[1082,22],[1082,32]],["Biss_C"],["port","reg"]],["apb_PSLVERROR",[[1083,2],[1083,35]],[[1083,22],[1083,35]],["Biss_C"],["port","output"]],["bisscInterface_enc_clk",[[1084,2],[1084,44]],[[1084,22],[1084,44]],["Biss_C"],["port","output"]],["bisscInterface_enc_data",[[1085,2],[1085,45]],[[1085,22],[1085,45]],["Biss_C"],["port","input"]],["clk",[[1086,2],[1086,25]],[[1086,22],[1086,25]],["Biss_C"],["port","input"]],["reset",[[1087,2],[1087,27]],[[1087,22],[1087,27]],["Biss_C"],["port","input"]],["area_bissc_ctrl_enc_clk",[[1090,2],[1090,45]],[[1090,22],[1090,45]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_enc_position_all",[[1091,2],[1091,54]],[[1091,22],[1091,54]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_enc_position_out",[[1092,2],[1092,54]],[[1092,22],[1092,54]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_erro_flag",[[1093,2],[1093,47]],[[1093,22],[1093,47]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_warn_flag",[[1094,2],[1094,47]],[[1094,22],[1094,47]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_crc_flag",[[1095,2],[1095,46]],[[1095,22],[1095,46]],["Biss_C"],["variable","wire"]],["_zz_area_bissc_status_reg",[[1096,2],[1096,47]],[[1096,22],[1096,47]],["Biss_C"],["variable","wire"]],["_zz_apb_PRDATA",[[1097,2],[1097,36]],[[1097,22],[1097,36]],["Biss_C"],["variable","wire"]],["_zz_apb_PRDATA_1",[[1098,2],[1098,38]],[[1098,22],[1098,38]],["Biss_C"],["variable","wire"]],["area_ctrl_askWrite",[[1099,2],[1099,40]],[[1099,22],[1099,40]],["Biss_C"],["variable","wire"]],["area_ctrl_askRead",[[1100,2],[1100,39]],[[1100,22],[1100,39]],["Biss_C"],["variable","wire"]],["area_ctrl_doWrite",[[1101,2],[1101,39]],[[1101,22],[1101,39]],["Biss_C"],["variable","wire"]],["area_ctrl_doRead",[[1102,2],[1102,38]],[[1102,22],[1102,38]],["Biss_C"],["variable","wire"]],["area_bissc_pos_reg",[[1103,2],[1103,40]],[[1103,22],[1103,40]],["Biss_C"],["variable","reg"]],["area_bissc_status_reg",[[1104,2],[1104,43]],[[1104,22],[1104,43]],["Biss_C"],["variable","reg"]],["area_bissc_ctrl",[[1109,2],[1120,3]],[[1109,16],[1109,31]],["Biss_C"],["instance","BISS_Position"]]]]],[["AD5544",[[1162,0],[1180,2]],[[1162,7],[1162,13]],[],["module"]],[[["apb_PADDR",[[1163,2],[1163,31]],[[1163,22],[1163,31]],["AD5544"],["port","input"]],["apb_PSEL",[[1164,2],[1164,30]],[[1164,22],[1164,30]],["AD5544"],["port","input"]],["apb_PENABLE",[[1165,2],[1165,33]],[[1165,22],[1165,33]],["AD5544"],["port","input"]],["apb_PREADY",[[1166,2],[1166,32]],[[1166,22],[1166,32]],["AD5544"],["port","output"]],["apb_PWRITE",[[1167,2],[1167,32]],[[1167,22],[1167,32]],["AD5544"],["port","input"]],["apb_PWDATA",[[1168,2],[1168,32]],[[1168,22],[1168,32]],["AD5544"],["port","input"]],["apb_PRDATA",[[1169,2],[1169,32]],[[1169,22],[1169,32]],["AD5544"],["port","reg"]],["apb_PSLVERROR",[[1170,2],[1170,35]],[[1170,22],[1170,35]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_CS",[[1171,2],[1171,47]],[[1171,22],[1171,47]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_LDAC",[[1172,2],[1172,49]],[[1172,22],[1172,49]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_MSB",[[1173,2],[1173,48]],[[1173,22],[1173,48]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_RS",[[1174,2],[1174,47]],[[1174,22],[1174,47]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_SCLK",[[1175,2],[1175,49]],[[1175,22],[1175,49]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_SDIN",[[1176,2],[1176,49]],[[1176,22],[1176,49]],["AD5544"],["port","output"]],["clk",[[1177,2],[1177,25]],[[1177,22],[1177,25]],["AD5544"],["port","input"]],["reset",[[1178,2],[1178,27]],[[1178,22],[1178,27]],["AD5544"],["port","input"]],["ad5544_enable",[[1179,2],[1179,35]],[[1179,22],[1179,35]],["AD5544"],["port","input"]],["area_ad5544_ctrl_AD5544_CS",[[1182,2],[1182,48]],[[1182,22],[1182,48]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_LDAC",[[1183,2],[1183,50]],[[1183,22],[1183,50]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_MSB",[[1184,2],[1184,49]],[[1184,22],[1184,49]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_RS",[[1185,2],[1185,48]],[[1185,22],[1185,48]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_SCLK",[[1186,2],[1186,50]],[[1186,22],[1186,50]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_SDIN",[[1187,2],[1187,50]],[[1187,22],[1187,50]],["AD5544"],["variable","wire"]],["area_ctrl_askWrite",[[1188,2],[1188,40]],[[1188,22],[1188,40]],["AD5544"],["variable","wire"]],["area_ctrl_askRead",[[1189,2],[1189,39]],[[1189,22],[1189,39]],["AD5544"],["variable","wire"]],["area_ctrl_doWrite",[[1190,2],[1190,39]],[[1190,22],[1190,39]],["AD5544"],["variable","wire"]],["area_ctrl_doRead",[[1191,2],[1191,38]],[[1191,22],[1191,38]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_DATA_IN1_driver",[[1192,2],[1192,61]],[[1192,22],[1192,61]],["AD5544"],["variable","reg"]],["area_ad5544_ctrl_AD5544_DATA_IN2_driver",[[1193,2],[1193,61]],[[1193,22],[1193,61]],["AD5544"],["variable","reg"]],["area_ad5544_ctrl_AD5544_DATA_IN3_driver",[[1194,2],[1194,61]],[[1194,22],[1194,61]],["AD5544"],["variable","reg"]],["area_ad5544_ctrl_AD5544_DATA_IN4_driver",[[1195,2],[1195,61]],[[1195,22],[1195,61]],["AD5544"],["variable","reg"]],["area_ad5544_ctrl",[[1197,2],[1211,3]],[[1197,13],[1197,29]],["AD5544"],["instance","dac_ad5544"]]]]],[["AD5544_triger",[[1274,0],[1286,2]],[[1274,7],[1274,20]],[],["module"]],[[["apb_PADDR",[[1275,2],[1275,31]],[[1275,22],[1275,31]],["AD5544_triger"],["port","input"]],["apb_PSEL",[[1276,2],[1276,30]],[[1276,22],[1276,30]],["AD5544_triger"],["port","input"]],["apb_PENABLE",[[1277,2],[1277,33]],[[1277,22],[1277,33]],["AD5544_triger"],["port","input"]],["apb_PREADY",[[1278,2],[1278,32]],[[1278,22],[1278,32]],["AD5544_triger"],["port","output"]],["apb_PWRITE",[[1279,2],[1279,32]],[[1279,22],[1279,32]],["AD5544_triger"],["port","input"]],["apb_PWDATA",[[1280,2],[1280,32]],[[1280,22],[1280,32]],["AD5544_triger"],["port","input"]],["apb_PRDATA",[[1281,2],[1281,32]],[[1281,22],[1281,32]],["AD5544_triger"],["port","reg"]],["apb_PSLVERROR",[[1282,2],[1282,35]],[[1282,22],[1282,35]],["AD5544_triger"],["port","output"]],["ad5544_tri",[[1283,2],[1283,32]],[[1283,22],[1283,32]],["AD5544_triger"],["port","output"]],["clk",[[1284,2],[1284,25]],[[1284,22],[1284,25]],["AD5544_triger"],["port","input"]],["reset",[[1285,2],[1285,27]],[[1285,22],[1285,27]],["AD5544_triger"],["port","input"]],["area_temp",[[1288,2],[1288,31]],[[1288,22],[1288,31]],["AD5544_triger"],["variable","reg"]],["area_ctrl_askWrite",[[1289,2],[1289,40]],[[1289,22],[1289,40]],["AD5544_triger"],["variable","wire"]],["area_ctrl_askRead",[[1290,2],[1290,39]],[[1290,22],[1290,39]],["AD5544_triger"],["variable","wire"]],["area_ctrl_doWrite",[[1291,2],[1291,39]],[[1291,22],[1291,39]],["AD5544_triger"],["variable","wire"]],["area_ctrl_doRead",[[1292,2],[1292,38]],[[1292,22],[1292,38]],["AD5544_triger"],["variable","wire"]],["when_AD5544_l91",[[1293,2],[1293,37]],[[1293,22],[1293,37]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_1",[[1294,2],[1294,39]],[[1294,22],[1294,39]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_1_1",[[1295,2],[1295,41]],[[1295,22],[1295,41]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_2",[[1296,2],[1296,39]],[[1296,22],[1296,39]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_1_2",[[1297,2],[1297,41]],[[1297,22],[1297,41]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_2_1",[[1298,2],[1298,41]],[[1298,22],[1298,41]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_3",[[1299,2],[1299,39]],[[1299,22],[1299,39]],["AD5544_triger"],["variable","reg"]]]]],[["ApbTimer",[[1356,0],[1368,2]],[[1356,7],[1356,15]],[],["module"]],[[["apb_PADDR",[[1357,2],[1357,31]],[[1357,22],[1357,31]],["ApbTimer"],["port","input"]],["apb_PSEL",[[1358,2],[1358,30]],[[1358,22],[1358,30]],["ApbTimer"],["port","input"]],["apb_PENABLE",[[1359,2],[1359,33]],[[1359,22],[1359,33]],["ApbTimer"],["port","input"]],["apb_PREADY",[[1360,2],[1360,32]],[[1360,22],[1360,32]],["ApbTimer"],["port","output"]],["apb_PWRITE",[[1361,2],[1361,32]],[[1361,22],[1361,32]],["ApbTimer"],["port","input"]],["apb_PWDATA",[[1362,2],[1362,32]],[[1362,22],[1362,32]],["ApbTimer"],["port","input"]],["apb_PRDATA",[[1363,2],[1363,32]],[[1363,22],[1363,32]],["ApbTimer"],["port","reg"]],["apb_PSLVERROR",[[1364,2],[1364,35]],[[1364,22],[1364,35]],["ApbTimer"],["port","output"]],["interrupt",[[1365,2],[1365,31]],[[1365,22],[1365,31]],["ApbTimer"],["port","output"]],["clk",[[1366,2],[1366,25]],[[1366,22],[1366,25]],["ApbTimer"],["port","input"]],["reset",[[1367,2],[1367,27]],[[1367,22],[1367,27]],["ApbTimer"],["port","input"]],["area_timerA_io_clear",[[1370,2],[1370,42]],[[1370,22],[1370,42]],["ApbTimer"],["variable","reg"]],["area_timerA_io_full",[[1371,2],[1371,41]],[[1371,22],[1371,41]],["ApbTimer"],["variable","wire"]],["area_timerA_io_value",[[1372,2],[1372,42]],[[1372,22],[1372,42]],["ApbTimer"],["variable","wire"]],["area_busCtrl_askWrite",[[1373,2],[1373,43]],[[1373,22],[1373,43]],["ApbTimer"],["variable","wire"]],["area_busCtrl_askRead",[[1374,2],[1374,42]],[[1374,22],[1374,42]],["ApbTimer"],["variable","wire"]],["area_busCtrl_doWrite",[[1375,2],[1375,42]],[[1375,22],[1375,42]],["ApbTimer"],["variable","wire"]],["area_busCtrl_doRead",[[1376,2],[1376,41]],[[1376,22],[1376,41]],["ApbTimer"],["variable","wire"]],["_zz_io_tick",[[1377,2],[1377,33]],[[1377,22],[1377,33]],["ApbTimer"],["variable","reg"]],["area_timerA_io_limit_driver",[[1378,2],[1378,49]],[[1378,22],[1378,49]],["ApbTimer"],["variable","reg"]],["when_ApbTimer_l38",[[1379,2],[1379,39]],[[1379,22],[1379,39]],["ApbTimer"],["variable","wire"]],["area_timerA",[[1381,2],[1389,3]],[[1381,8],[1381,19]],["ApbTimer"],["instance","Timer"]]]]],[["Emif_Apb",[[1437,0],[1455,2]],[[1437,7],[1437,15]],[],["module"]],[[["emif_emif_addr",[[1438,2],[1438,62]],[[1438,48],[1438,62]],["Emif_Apb"],["port","input"]],["emif_emif_data_read",[[1439,2],[1439,67]],[[1439,48],[1439,67]],["Emif_Apb"],["port","input"]],["emif_emif_data_write",[[1440,2],[1440,68]],[[1440,48],[1440,68]],["Emif_Apb"],["port","output"]],["emif_emif_data_writeEnable",[[1441,2],[1441,74]],[[1441,48],[1441,74]],["Emif_Apb"],["port","output"]],["emif_emif_cs",[[1442,2],[1442,60]],[[1442,48],[1442,60]],["Emif_Apb"],["port","input"]],["emif_emif_we",[[1443,2],[1443,60]],[[1443,48],[1443,60]],["Emif_Apb"],["port","input"]],["emif_emif_oe",[[1444,2],[1444,60]],[[1444,48],[1444,60]],["Emif_Apb"],["port","input"]],["apb_PADDR",[[1445,2],[1445,57]],[[1445,48],[1445,57]],["Emif_Apb"],["port","output"]],["apb_PSEL",[[1446,2],[1446,56]],[[1446,48],[1446,56]],["Emif_Apb"],["port","output"]],["apb_PENABLE",[[1447,2],[1447,59]],[[1447,48],[1447,59]],["Emif_Apb"],["port","output"]],["apb_PREADY",[[1448,2],[1448,58]],[[1448,48],[1448,58]],["Emif_Apb"],["port","input"]],["apb_PWRITE",[[1449,2],[1449,58]],[[1449,48],[1449,58]],["Emif_Apb"],["port","output"]],["apb_PWDATA",[[1450,2],[1450,58]],[[1450,48],[1450,58]],["Emif_Apb"],["port","output"]],["apb_PRDATA",[[1451,2],[1451,58]],[[1451,48],[1451,58]],["Emif_Apb"],["port","input"]],["apb_PSLVERROR",[[1452,2],[1452,61]],[[1452,48],[1452,61]],["Emif_Apb"],["port","input"]],["clk",[[1453,2],[1453,25]],[[1453,22],[1453,25]],["Emif_Apb"],["port","input"]],["reset",[[1454,2],[1454,27]],[[1454,22],[1454,27]],["Emif_Apb"],["port","input"]],["_zz_apb_PADDR",[[1457,2],[1457,35]],[[1457,22],[1457,35]],["Emif_Apb"],["variable","wire"]],["penable",[[1458,2],[1458,29]],[[1458,22],[1458,29]],["Emif_Apb"],["variable","reg"]],["penable_regNext",[[1459,2],[1459,37]],[[1459,22],[1459,37]],["Emif_Apb"],["variable","reg"]],["rd_data_temp",[[1460,28],[1460,60]],[[1460,48],[1460,60]],["Emif_Apb"],["variable","reg"]]]]],[["Gtx",[[1490,0],[1511,2]],[[1490,7],[1490,10]],[],["module"]],[[["axiw_valid",[[1491,2],[1491,32]],[[1491,22],[1491,32]],["Gtx"],["port","output"]],["axiw_ready",[[1492,2],[1492,32]],[[1492,22],[1492,32]],["Gtx"],["port","input"]],["axiw_payload_last",[[1493,2],[1493,39]],[[1493,22],[1493,39]],["Gtx"],["port","output"]],["axiw_payload_fragment",[[1494,2],[1494,43]],[[1494,22],[1494,43]],["Gtx"],["port","output"]],["axir_valid",[[1495,2],[1495,32]],[[1495,22],[1495,32]],["Gtx"],["port","input"]],["axir_ready",[[1496,2],[1496,32]],[[1496,22],[1496,32]],["Gtx"],["port","output"]],["axir_payload_last",[[1497,2],[1497,39]],[[1497,22],[1497,39]],["Gtx"],["port","input"]],["axir_payload_fragment",[[1498,2],[1498,43]],[[1498,22],[1498,43]],["Gtx"],["port","input"]],["axictrl_rx_stream_valid",[[1499,2],[1499,45]],[[1499,22],[1499,45]],["Gtx"],["port","output"]],["axictrl_rx_stream_ready",[[1500,2],[1500,45]],[[1500,22],[1500,45]],["Gtx"],["port","input"]],["axictrl_rx_stream_payload",[[1501,2],[1501,47]],[[1501,22],[1501,47]],["Gtx"],["port","output"]],["axictrl_rx_flush",[[1502,2],[1502,38]],[[1502,22],[1502,38]],["Gtx"],["port","input"]],["axictrl_rx_popOccupancy",[[1503,2],[1503,45]],[[1503,22],[1503,45]],["Gtx"],["port","output"]],["axictrl_tx_stream_valid",[[1504,2],[1504,45]],[[1504,22],[1504,45]],["Gtx"],["port","input"]],["axictrl_tx_stream_ready",[[1505,2],[1505,45]],[[1505,22],[1505,45]],["Gtx"],["port","output"]],["axictrl_tx_stream_payload",[[1506,2],[1506,47]],[[1506,22],[1506,47]],["Gtx"],["port","input"]],["axictrl_tx_flush",[[1507,2],[1507,38]],[[1507,22],[1507,38]],["Gtx"],["port","input"]],["reset",[[1508,2],[1508,27]],[[1508,22],[1508,27]],["Gtx"],["port","input"]],["gtxuser_clk",[[1509,2],[1509,33]],[[1509,22],[1509,33]],["Gtx"],["port","input"]],["clk",[[1510,2],[1510,25]],[[1510,22],[1510,25]],["Gtx"],["port","input"]],["bufferCC_14_io_dataOut",[[1513,2],[1513,44]],[[1513,22],[1513,44]],["Gtx"],["variable","wire"]],["bufferCC_15_io_dataOut",[[1514,2],[1514,44]],[[1514,22],[1514,44]],["Gtx"],["variable","wire"]],["txFrontend_stream_adapt_push_stream_ready",[[1515,2],[1515,63]],[[1515,22],[1515,63]],["Gtx"],["variable","wire"]],["txFrontend_stream_adapt_pop_stream_valid",[[1516,2],[1516,62]],[[1516,22],[1516,62]],["Gtx"],["variable","wire"]],["txFrontend_stream_adapt_pop_stream_payload",[[1517,2],[1517,64]],[[1517,22],[1517,64]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_push_stream_ready",[[1518,2],[1518,60]],[[1518,22],[1518,60]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_push_availability",[[1519,2],[1519,60]],[[1519,22],[1519,60]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_pop_stream_valid",[[1520,2],[1520,59]],[[1520,22],[1520,59]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_pop_stream_payload_last",[[1521,2],[1521,66]],[[1521,22],[1521,66]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_pop_stream_payload_fragment",[[1522,2],[1522,70]],[[1522,22],[1522,70]],["Gtx"],["variable","wire"]],["txBackend_crc_input_ready",[[1523,2],[1523,47]],[[1523,22],[1523,47]],["Gtx"],["variable","wire"]],["txBackend_crc_output_valid",[[1524,2],[1524,48]],[[1524,22],[1524,48]],["Gtx"],["variable","wire"]],["txBackend_crc_output_payload_last",[[1525,2],[1525,55]],[[1525,22],[1525,55]],["Gtx"],["variable","wire"]],["txBackend_crc_output_payload_fragment",[[1526,2],[1526,59]],[[1526,22],[1526,59]],["Gtx"],["variable","wire"]],["txBackend_header_input_ready",[[1527,2],[1527,50]],[[1527,22],[1527,50]],["Gtx"],["variable","wire"]],["txBackend_header_output_valid",[[1528,2],[1528,51]],[[1528,22],[1528,51]],["Gtx"],["variable","wire"]],["txBackend_header_output_payload_last",[[1529,2],[1529,58]],[[1529,22],[1529,58]],["Gtx"],["variable","wire"]],["txBackend_header_output_payload_fragment",[[1530,2],[1530,62]],[[1530,22],[1530,62]],["Gtx"],["variable","wire"]],["rxFrontend_preamble_io_input_ready",[[1531,2],[1531,56]],[[1531,22],[1531,56]],["Gtx"],["variable","wire"]],["rxFrontend_preamble_io_output_valid",[[1532,2],[1532,57]],[[1532,22],[1532,57]],["Gtx"],["variable","wire"]],["rxFrontend_preamble_io_output_payload_last",[[1533,2],[1533,64]],[[1533,22],[1533,64]],["Gtx"],["variable","wire"]],["rxFrontend_preamble_io_output_payload_fragment",[[1534,2],[1534,68]],[[1534,22],[1534,68]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_input_ready",[[1535,2],[1535,55]],[[1535,22],[1535,55]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_output_valid",[[1536,2],[1536,56]],[[1536,22],[1536,56]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_output_payload_last",[[1537,2],[1537,63]],[[1537,22],[1537,63]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_output_payload_fragment",[[1538,2],[1538,67]],[[1538,22],[1538,67]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_error",[[1539,2],[1539,49]],[[1539,22],[1539,49]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_io_push_stream_ready",[[1540,2],[1540,60]],[[1540,22],[1540,60]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_io_pop_stream_valid",[[1541,2],[1541,59]],[[1541,22],[1541,59]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_io_pop_stream_payload",[[1542,2],[1542,61]],[[1542,22],[1542,61]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_push_ready",[[1543,2],[1543,56]],[[1543,22],[1543,56]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_pop_valid",[[1544,2],[1544,55]],[[1544,22],[1544,55]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_pop_payload",[[1545,2],[1545,57]],[[1545,22],[1545,57]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_pushOccupancy",[[1546,2],[1546,59]],[[1546,22],[1546,59]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_popOccupancy",[[1547,2],[1547,58]],[[1547,22],[1547,58]],["Gtx"],["variable","wire"]],["_zz_1",[[1548,2],[1548,27]],[[1548,22],[1548,27]],["Gtx"],["variable","wire"]],["rxReset",[[1549,2],[1549,29]],[[1549,22],[1549,29]],["Gtx"],["variable","wire"]],["_zz_2",[[1550,2],[1550,27]],[[1550,22],[1550,27]],["Gtx"],["variable","wire"]],["txReset",[[1551,2],[1551,29]],[[1551,22],[1551,29]],["Gtx"],["variable","wire"]],["txBackend_header_output_fire",[[1552,2],[1552,50]],[[1552,22],[1552,50]],["Gtx"],["variable","wire"]],["_zz_io_pop_commit",[[1553,2],[1553,39]],[[1553,22],[1553,39]],["Gtx"],["variable","reg"]],["bufferCC_14",[[1555,2],[1560,3]],[[1555,14],[1555,25]],["Gtx"],["instance","BufferCC_12"]],["bufferCC_15",[[1561,2],[1566,3]],[[1561,14],[1561,25]],["Gtx"],["instance","BufferCC_12"]],["txFrontend_stream_adapt",[[1567,2],[1577,3]],[[1567,18],[1567,41]],["Gtx"],["instance","Tx_Buffer_Adapt"]],["txFrontend_buffer",[[1578,2],[1594,3]],[[1578,12],[1578,29]],["Gtx"],["instance","Tx_Buffer"]],["txBackend_crc",[[1595,2],[1606,3]],[[1595,9],[1595,22]],["Gtx"],["instance","Tx_Crc"]],["txBackend_header",[[1607,2],[1618,3]],[[1607,12],[1607,28]],["Gtx"],["instance","Tx_Header"]],["rxFrontend_preamble",[[1619,2],[1630,3]],[[1619,14],[1619,33]],["Gtx"],["instance","Rx_Preamble"]],["rxFrontend_checker",[[1631,2],[1643,3]],[[1631,13],[1631,31]],["Gtx"],["instance","Rx_Checker"]],["rxFrontend_buffer",[[1644,2],[1654,3]],[[1644,18],[1644,35]],["Gtx"],["instance","Rx_Buffer_Adapt"]],["rxFrontend_buffer_CC",[[1655,2],[1669,3]],[[1655,17],[1655,37]],["Gtx"],["instance","StreamFifoCC_1"]]]]],[["Timer",[[1694,0],[1702,2]],[[1694,7],[1694,12]],[],["module"]],[[["io_tick",[[1695,2],[1695,29]],[[1695,22],[1695,29]],["Timer"],["port","input"]],["io_clear",[[1696,2],[1696,30]],[[1696,22],[1696,30]],["Timer"],["port","input"]],["io_limit",[[1697,2],[1697,30]],[[1697,22],[1697,30]],["Timer"],["port","input"]],["io_full",[[1698,2],[1698,29]],[[1698,22],[1698,29]],["Timer"],["port","output"]],["io_value",[[1699,2],[1699,30]],[[1699,22],[1699,30]],["Timer"],["port","output"]],["clk",[[1700,2],[1700,25]],[[1700,22],[1700,25]],["Timer"],["port","input"]],["reset",[[1701,2],[1701,27]],[[1701,22],[1701,27]],["Timer"],["port","input"]],["_zz_counter",[[1704,2],[1704,33]],[[1704,22],[1704,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[1705,2],[1705,35]],[[1705,22],[1705,35]],["Timer"],["variable","wire"]],["counter",[[1706,2],[1706,29]],[[1706,22],[1706,29]],["Timer"],["variable","reg"]],["limitHit",[[1707,2],[1707,30]],[[1707,22],[1707,30]],["Timer"],["variable","wire"]],["inhibitFull",[[1708,2],[1708,33]],[[1708,22],[1708,33]],["Timer"],["variable","reg"]]]]],[["StreamFifoCC_1",[[1740,0],[1754,2]],[[1740,7],[1740,21]],[],["module"]],[[["io_push_valid",[[1741,2],[1741,35]],[[1741,22],[1741,35]],["StreamFifoCC_1"],["port","input"]],["io_push_ready",[[1742,2],[1742,35]],[[1742,22],[1742,35]],["StreamFifoCC_1"],["port","output"]],["io_push_payload",[[1743,2],[1743,37]],[[1743,22],[1743,37]],["StreamFifoCC_1"],["port","input"]],["io_pop_valid",[[1744,2],[1744,34]],[[1744,22],[1744,34]],["StreamFifoCC_1"],["port","output"]],["io_pop_ready",[[1745,2],[1745,34]],[[1745,22],[1745,34]],["StreamFifoCC_1"],["port","input"]],["io_pop_payload",[[1746,2],[1746,36]],[[1746,22],[1746,36]],["StreamFifoCC_1"],["port","output"]],["io_pushOccupancy",[[1747,2],[1747,38]],[[1747,22],[1747,38]],["StreamFifoCC_1"],["port","output"]],["io_popOccupancy",[[1748,2],[1748,37]],[[1748,22],[1748,37]],["StreamFifoCC_1"],["port","output"]],["gtxuser_clk",[[1749,2],[1749,33]],[[1749,22],[1749,33]],["StreamFifoCC_1"],["port","input"]],["rxReset",[[1750,2],[1750,29]],[[1750,22],[1750,29]],["StreamFifoCC_1"],["port","input"]],["clk",[[1751,2],[1751,25]],[[1751,22],[1751,25]],["StreamFifoCC_1"],["port","input"]],["reset",[[1752,2],[1752,27]],[[1752,22],[1752,27]],["StreamFifoCC_1"],["port","input"]],["axictrl_rx_flush",[[1753,2],[1753,38]],[[1753,22],[1753,38]],["StreamFifoCC_1"],["port","input"]],["_zz_ram_port1",[[1756,2],[1756,35]],[[1756,22],[1756,35]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[1757,2],[1757,55]],[[1757,22],[1757,55]],["StreamFifoCC_1"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[1758,2],[1758,55]],[[1758,22],[1758,55]],["StreamFifoCC_1"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[1759,2],[1759,44]],[[1759,22],[1759,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port",[[1760,2],[1760,34]],[[1760,22],[1760,34]],["StreamFifoCC_1"],["variable","wire"]],["_zz_popCC_popPtrGray",[[1761,2],[1761,42]],[[1761,22],[1761,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port_1",[[1762,2],[1762,36]],[[1762,22],[1762,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port_2",[[1763,2],[1763,36]],[[1763,22],[1763,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload_1",[[1764,2],[1764,42]],[[1764,22],[1764,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload_2",[[1765,2],[1765,42]],[[1765,22],[1765,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_1",[[1766,2],[1766,27]],[[1766,22],[1766,27]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray",[[1767,2],[1767,35]],[[1767,22],[1767,35]],["StreamFifoCC_1"],["variable","wire"]],["pushToPopGray",[[1768,2],[1768,35]],[[1768,22],[1768,35]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_pushPtr",[[1769,2],[1769,36]],[[1769,22],[1769,36]],["StreamFifoCC_1"],["variable","reg"]],["pushCC_pushPtrPlus",[[1770,2],[1770,40]],[[1770,22],[1770,40]],["StreamFifoCC_1"],["variable","wire"]],["io_push_fire",[[1771,2],[1771,34]],[[1771,22],[1771,34]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_pushPtrGray",[[1772,2],[1772,40]],[[1772,22],[1772,40]],["StreamFifoCC_1"],["variable","reg"]],["pushCC_popPtrGray",[[1773,2],[1773,39]],[[1773,22],[1773,39]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_full",[[1774,2],[1774,33]],[[1774,22],[1774,33]],["StreamFifoCC_1"],["variable","wire"]],["io_push_fire_1",[[1775,2],[1775,36]],[[1775,22],[1775,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy",[[1776,2],[1776,42]],[[1776,22],[1776,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[1777,2],[1777,44]],[[1777,22],[1777,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[1778,2],[1778,44]],[[1778,22],[1778,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[1779,2],[1779,44]],[[1779,22],[1779,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[1780,2],[1780,44]],[[1780,22],[1780,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_5",[[1781,2],[1781,44]],[[1781,22],[1781,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_6",[[1782,2],[1782,44]],[[1782,22],[1782,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_7",[[1783,2],[1783,44]],[[1783,22],[1783,44]],["StreamFifoCC_1"],["variable","wire"]],["popCC_popPtr",[[1784,2],[1784,34]],[[1784,22],[1784,34]],["StreamFifoCC_1"],["variable","reg"]],["popCC_popPtrPlus",[[1785,2],[1785,38]],[[1785,22],[1785,38]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire",[[1786,2],[1786,33]],[[1786,22],[1786,33]],["StreamFifoCC_1"],["variable","wire"]],["popCC_popPtrGray",[[1787,2],[1787,38]],[[1787,22],[1787,38]],["StreamFifoCC_1"],["variable","reg"]],["popCC_pushPtrGray",[[1788,2],[1788,39]],[[1788,22],[1788,39]],["StreamFifoCC_1"],["variable","wire"]],["popCC_empty",[[1789,2],[1789,33]],[[1789,22],[1789,33]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire_1",[[1790,2],[1790,35]],[[1790,22],[1790,35]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload",[[1791,2],[1791,40]],[[1791,22],[1791,40]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire_2",[[1792,2],[1792,35]],[[1792,22],[1792,35]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy",[[1793,2],[1793,41]],[[1793,22],[1793,41]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_1",[[1794,2],[1794,43]],[[1794,22],[1794,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_2",[[1795,2],[1795,43]],[[1795,22],[1795,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_3",[[1796,2],[1796,43]],[[1796,22],[1796,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_4",[[1797,2],[1797,43]],[[1797,22],[1797,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_5",[[1798,2],[1798,43]],[[1798,22],[1798,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_6",[[1799,2],[1799,43]],[[1799,22],[1799,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_7",[[1800,2],[1800,43]],[[1800,22],[1800,43]],["StreamFifoCC_1"],["variable","wire"]],["ram",[[1801,2],[1801,24]],[[1801,13],[1801,16]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray_buffercc",[[1820,2],[1825,3]],[[1820,14],[1820,36]],["StreamFifoCC_1"],["instance","BufferCC_10"]],["pushToPopGray_buffercc",[[1826,2],[1832,3]],[[1826,14],[1826,36]],["StreamFifoCC_1"],["instance","BufferCC_11"]]]]],[["Rx_Buffer_Adapt",[[1911,0],[1921,2]],[[1911,7],[1911,22]],[],["module"]],[[["io_push_stream_valid",[[1912,2],[1912,42]],[[1912,22],[1912,42]],["Rx_Buffer_Adapt"],["port","input"]],["io_push_stream_ready",[[1913,2],[1913,42]],[[1913,22],[1913,42]],["Rx_Buffer_Adapt"],["port","output"]],["io_push_stream_payload_last",[[1914,2],[1914,49]],[[1914,22],[1914,49]],["Rx_Buffer_Adapt"],["port","input"]],["io_push_stream_payload_fragment",[[1915,2],[1915,53]],[[1915,22],[1915,53]],["Rx_Buffer_Adapt"],["port","input"]],["io_pop_stream_valid",[[1916,2],[1916,41]],[[1916,22],[1916,41]],["Rx_Buffer_Adapt"],["port","reg"]],["io_pop_stream_ready",[[1917,2],[1917,41]],[[1917,22],[1917,41]],["Rx_Buffer_Adapt"],["port","input"]],["io_pop_stream_payload",[[1918,2],[1918,43]],[[1918,22],[1918,43]],["Rx_Buffer_Adapt"],["port","output"]],["gtxuser_clk",[[1919,2],[1919,33]],[[1919,22],[1919,33]],["Rx_Buffer_Adapt"],["port","input"]],["rxReset",[[1920,2],[1920,29]],[[1920,22],[1920,29]],["Rx_Buffer_Adapt"],["port","input"]],["fifo_io_pop_stream_ready",[[1923,2],[1923,46]],[[1923,22],[1923,46]],["Rx_Buffer_Adapt"],["variable","reg"]],["fifo_io_push_stream_ready",[[1924,2],[1924,47]],[[1924,22],[1924,47]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo_io_push_availability",[[1925,2],[1925,47]],[[1925,22],[1925,47]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo_io_pop_stream_valid",[[1926,2],[1926,46]],[[1926,22],[1926,46]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo_io_pop_stream_payload",[[1927,2],[1927,48]],[[1927,22],[1927,48]],["Rx_Buffer_Adapt"],["variable","wire"]],["_zz_io_pop_stream_payload",[[1928,2],[1928,47]],[[1928,22],[1928,47]],["Rx_Buffer_Adapt"],["variable","reg"]],["push_commit",[[1929,2],[1929,33]],[[1929,22],[1929,33]],["Rx_Buffer_Adapt"],["variable","reg"]],["pop_spliter",[[1930,2],[1930,33]],[[1930,22],[1930,33]],["Rx_Buffer_Adapt"],["variable","reg"]],["when_Rx_Crc_l272",[[1931,2],[1931,38]],[[1931,22],[1931,38]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo",[[1933,2],[1946,3]],[[1933,29],[1933,33]],["Rx_Buffer_Adapt"],["instance","MacTxManagedStreamFifoCc_1"]]]]],[["Rx_Checker",[[2001,0],[2013,2]],[[2001,7],[2001,17]],[],["module"]],[[["io_input_valid",[[2002,2],[2002,36]],[[2002,22],[2002,36]],["Rx_Checker"],["port","input"]],["io_input_ready",[[2003,2],[2003,36]],[[2003,22],[2003,36]],["Rx_Checker"],["port","output"]],["io_input_payload_last",[[2004,2],[2004,43]],[[2004,22],[2004,43]],["Rx_Checker"],["port","input"]],["io_input_payload_fragment",[[2005,2],[2005,47]],[[2005,22],[2005,47]],["Rx_Checker"],["port","input"]],["io_output_valid",[[2006,2],[2006,37]],[[2006,22],[2006,37]],["Rx_Checker"],["port","output"]],["io_output_ready",[[2007,2],[2007,37]],[[2007,22],[2007,37]],["Rx_Checker"],["port","input"]],["io_output_payload_last",[[2008,2],[2008,44]],[[2008,22],[2008,44]],["Rx_Checker"],["port","output"]],["io_output_payload_fragment",[[2009,2],[2009,48]],[[2009,22],[2009,48]],["Rx_Checker"],["port","output"]],["io_error",[[2010,2],[2010,30]],[[2010,22],[2010,30]],["Rx_Checker"],["port","output"]],["gtxuser_clk",[[2011,2],[2011,33]],[[2011,22],[2011,33]],["Rx_Checker"],["port","input"]],["rxReset",[[2012,2],[2012,29]],[[2012,22],[2012,29]],["Rx_Checker"],["port","input"]],["crc_2_flush",[[2015,2],[2015,33]],[[2015,22],[2015,33]],["Rx_Checker"],["variable","wire"]],["crc_2_result",[[2016,2],[2016,34]],[[2016,22],[2016,34]],["Rx_Checker"],["variable","wire"]],["io_output_fire",[[2017,2],[2017,36]],[[2017,22],[2017,36]],["Rx_Checker"],["variable","wire"]],["crc_2",[[2019,2],[2026,3]],[[2019,8],[2019,13]],["Rx_Checker"],["instance","Crc_1"]]]]],[["Rx_Preamble",[[2037,0],[2048,2]],[[2037,7],[2037,18]],[],["module"]],[[["io_input_valid",[[2038,2],[2038,36]],[[2038,22],[2038,36]],["Rx_Preamble"],["port","input"]],["io_input_ready",[[2039,2],[2039,36]],[[2039,22],[2039,36]],["Rx_Preamble"],["port","output"]],["io_input_payload_last",[[2040,2],[2040,43]],[[2040,22],[2040,43]],["Rx_Preamble"],["port","input"]],["io_input_payload_fragment",[[2041,2],[2041,47]],[[2041,22],[2041,47]],["Rx_Preamble"],["port","input"]],["io_output_valid",[[2042,2],[2042,37]],[[2042,22],[2042,37]],["Rx_Preamble"],["port","reg"]],["io_output_ready",[[2043,2],[2043,37]],[[2043,22],[2043,37]],["Rx_Preamble"],["port","input"]],["io_output_payload_last",[[2044,2],[2044,44]],[[2044,22],[2044,44]],["Rx_Preamble"],["port","output"]],["io_output_payload_fragment",[[2045,2],[2045,48]],[[2045,22],[2045,48]],["Rx_Preamble"],["port","output"]],["gtxuser_clk",[[2046,2],[2046,33]],[[2046,22],[2046,33]],["Rx_Preamble"],["port","input"]],["rxReset",[[2047,2],[2047,29]],[[2047,22],[2047,29]],["Rx_Preamble"],["port","input"]],["startDelimiter",[[2050,2],[2050,36]],[[2050,22],[2050,36]],["Rx_Preamble"],["variable","wire"]],["io_input_fire",[[2051,2],[2051,35]],[[2051,22],[2051,35]],["Rx_Preamble"],["variable","wire"]],["history_0_valid",[[2052,2],[2052,37]],[[2052,22],[2052,37]],["Rx_Preamble"],["variable","wire"]],["history_0_ready",[[2053,2],[2053,37]],[[2053,22],[2053,37]],["Rx_Preamble"],["variable","wire"]],["history_0_payload_last",[[2054,2],[2054,44]],[[2054,22],[2054,44]],["Rx_Preamble"],["variable","wire"]],["history_0_payload_fragment",[[2055,2],[2055,48]],[[2055,22],[2055,48]],["Rx_Preamble"],["variable","wire"]],["history_1_valid",[[2056,2],[2056,37]],[[2056,22],[2056,37]],["Rx_Preamble"],["variable","wire"]],["history_1_ready",[[2057,2],[2057,37]],[[2057,22],[2057,37]],["Rx_Preamble"],["variable","wire"]],["history_1_payload_last",[[2058,2],[2058,44]],[[2058,22],[2058,44]],["Rx_Preamble"],["variable","wire"]],["history_1_payload_fragment",[[2059,2],[2059,48]],[[2059,22],[2059,48]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_valid",[[2060,2],[2060,41]],[[2060,22],[2060,41]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_ready",[[2061,2],[2061,41]],[[2061,22],[2061,41]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_payload_last",[[2062,2],[2062,48]],[[2062,22],[2062,48]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_payload_fragment",[[2063,2],[2063,52]],[[2063,22],[2063,52]],["Rx_Preamble"],["variable","wire"]],["_zz_history_1_valid",[[2064,2],[2064,41]],[[2064,22],[2064,41]],["Rx_Preamble"],["variable","reg"]],["_zz_history_1_ready",[[2065,2],[2065,41]],[[2065,22],[2065,41]],["Rx_Preamble"],["variable","reg"]],["_zz_history_1_payload_last",[[2066,2],[2066,48]],[[2066,22],[2066,48]],["Rx_Preamble"],["variable","reg"]],["_zz_history_1_payload_fragment",[[2067,2],[2067,52]],[[2067,22],[2067,52]],["Rx_Preamble"],["variable","reg"]],["historyDataCat",[[2068,2],[2068,36]],[[2068,22],[2068,36]],["Rx_Preamble"],["variable","wire"]],["hit",[[2069,2],[2069,25]],[[2069,22],[2069,25]],["Rx_Preamble"],["variable","wire"]],["inFrame",[[2070,2],[2070,29]],[[2070,22],[2070,29]],["Rx_Preamble"],["variable","reg"]],["when_Rx_Crc_l27",[[2071,2],[2071,37]],[[2071,22],[2071,37]],["Rx_Preamble"],["variable","wire"]],["when_Rx_Crc_l34",[[2072,2],[2072,37]],[[2072,22],[2072,37]],["Rx_Preamble"],["variable","wire"]]]]],[["Tx_Header",[[2134,0],[2145,2]],[[2134,7],[2134,16]],[],["module"]],[[["input_valid",[[2135,2],[2135,33]],[[2135,22],[2135,33]],["Tx_Header"],["port","input"]],["input_ready",[[2136,2],[2136,33]],[[2136,22],[2136,33]],["Tx_Header"],["port","reg"]],["input_payload_last",[[2137,2],[2137,40]],[[2137,22],[2137,40]],["Tx_Header"],["port","input"]],["input_payload_fragment",[[2138,2],[2138,44]],[[2138,22],[2138,44]],["Tx_Header"],["port","input"]],["output_valid",[[2139,2],[2139,34]],[[2139,22],[2139,34]],["Tx_Header"],["port","output"]],["output_ready",[[2140,2],[2140,34]],[[2140,22],[2140,34]],["Tx_Header"],["port","input"]],["output_payload_last",[[2141,2],[2141,41]],[[2141,22],[2141,41]],["Tx_Header"],["port","reg"]],["output_payload_fragment",[[2142,2],[2142,45]],[[2142,22],[2142,45]],["Tx_Header"],["port","reg"]],["gtxuser_clk",[[2143,2],[2143,33]],[[2143,22],[2143,33]],["Tx_Header"],["port","input"]],["txReset",[[2144,2],[2144,29]],[[2144,22],[2144,29]],["Tx_Header"],["port","input"]],["_zz_output_payload_fragment",[[2147,2],[2147,49]],[[2147,22],[2147,49]],["Tx_Header"],["variable","reg"]],["_zz_output_payload_fragment_1",[[2148,2],[2148,51]],[[2148,22],[2148,51]],["Tx_Header"],["variable","wire"]],["header",[[2149,2],[2149,28]],[[2149,22],[2149,28]],["Tx_Header"],["variable","wire"]],["state",[[2150,2],[2150,27]],[[2150,22],[2150,27]],["Tx_Header"],["variable","reg"]],["when_Tx_Crc_l183",[[2151,2],[2151,38]],[[2151,22],[2151,38]],["Tx_Header"],["variable","wire"]],["output_fire",[[2152,2],[2152,33]],[[2152,22],[2152,33]],["Tx_Header"],["variable","wire"]],["input_fire",[[2153,2],[2153,32]],[[2153,22],[2153,32]],["Tx_Header"],["variable","wire"]],["when_Tx_Crc_l192",[[2154,2],[2154,38]],[[2154,22],[2154,38]],["Tx_Header"],["variable","wire"]]]]],[["Tx_Crc",[[2214,0],[2225,2]],[[2214,7],[2214,13]],[],["module"]],[[["input_valid",[[2215,2],[2215,33]],[[2215,22],[2215,33]],["Tx_Crc"],["port","input"]],["input_ready",[[2216,2],[2216,33]],[[2216,22],[2216,33]],["Tx_Crc"],["port","reg"]],["input_payload_last",[[2217,2],[2217,40]],[[2217,22],[2217,40]],["Tx_Crc"],["port","input"]],["input_payload_fragment",[[2218,2],[2218,44]],[[2218,22],[2218,44]],["Tx_Crc"],["port","input"]],["output_valid",[[2219,2],[2219,34]],[[2219,22],[2219,34]],["Tx_Crc"],["port","reg"]],["output_ready",[[2220,2],[2220,34]],[[2220,22],[2220,34]],["Tx_Crc"],["port","input"]],["output_payload_last",[[2221,2],[2221,41]],[[2221,22],[2221,41]],["Tx_Crc"],["port","reg"]],["output_payload_fragment",[[2222,2],[2222,45]],[[2222,22],[2222,45]],["Tx_Crc"],["port","reg"]],["gtxuser_clk",[[2223,2],[2223,33]],[[2223,22],[2223,33]],["Tx_Crc"],["port","input"]],["txReset",[[2224,2],[2224,29]],[[2224,22],[2224,29]],["Tx_Crc"],["port","input"]],["crc_2_flush",[[2227,2],[2227,33]],[[2227,22],[2227,33]],["Tx_Crc"],["variable","wire"]],["crc_2_result",[[2228,2],[2228,34]],[[2228,22],[2228,34]],["Tx_Crc"],["variable","wire"]],["emitCrc",[[2229,2],[2229,29]],[[2229,22],[2229,29]],["Tx_Crc"],["variable","reg"]],["input_fire",[[2230,2],[2230,32]],[[2230,22],[2230,32]],["Tx_Crc"],["variable","wire"]],["when_Tx_Crc_l151",[[2231,2],[2231,38]],[[2231,22],[2231,38]],["Tx_Crc"],["variable","wire"]],["output_fire",[[2232,2],[2232,33]],[[2232,22],[2232,33]],["Tx_Crc"],["variable","wire"]],["when_Tx_Crc_l151_1",[[2233,2],[2233,40]],[[2233,22],[2233,40]],["Tx_Crc"],["variable","wire"]],["input_fire_1",[[2234,2],[2234,34]],[[2234,22],[2234,34]],["Tx_Crc"],["variable","wire"]],["output_fire_1",[[2235,2],[2235,35]],[[2235,22],[2235,35]],["Tx_Crc"],["variable","wire"]],["when_Tx_Crc_l157",[[2236,2],[2236,38]],[[2236,22],[2236,38]],["Tx_Crc"],["variable","wire"]],["crc_2",[[2238,2],[2245,3]],[[2238,6],[2238,11]],["Tx_Crc"],["instance","Crc"]]]]],[["Tx_Buffer",[[2304,0],[2320,2]],[[2304,7],[2304,16]],[],["module"]],[[["io_push_stream_valid",[[2305,2],[2305,42]],[[2305,22],[2305,42]],["Tx_Buffer"],["port","input"]],["io_push_stream_ready",[[2306,2],[2306,42]],[[2306,22],[2306,42]],["Tx_Buffer"],["port","output"]],["io_push_stream_payload",[[2307,2],[2307,44]],[[2307,22],[2307,44]],["Tx_Buffer"],["port","input"]],["io_push_availability",[[2308,2],[2308,42]],[[2308,22],[2308,42]],["Tx_Buffer"],["port","output"]],["io_pop_stream_valid",[[2309,2],[2309,41]],[[2309,22],[2309,41]],["Tx_Buffer"],["port","reg"]],["io_pop_stream_ready",[[2310,2],[2310,41]],[[2310,22],[2310,41]],["Tx_Buffer"],["port","input"]],["io_pop_stream_payload_last",[[2311,2],[2311,48]],[[2311,22],[2311,48]],["Tx_Buffer"],["port","reg"]],["io_pop_stream_payload_fragment",[[2312,2],[2312,52]],[[2312,22],[2312,52]],["Tx_Buffer"],["port","output"]],["io_pop_redo",[[2313,2],[2313,33]],[[2313,22],[2313,33]],["Tx_Buffer"],["port","input"]],["io_pop_commit",[[2314,2],[2314,35]],[[2314,22],[2314,35]],["Tx_Buffer"],["port","input"]],["clk",[[2315,2],[2315,25]],[[2315,22],[2315,25]],["Tx_Buffer"],["port","input"]],["reset",[[2316,2],[2316,27]],[[2316,22],[2316,27]],["Tx_Buffer"],["port","input"]],["axictrl_tx_flush",[[2317,2],[2317,38]],[[2317,22],[2317,38]],["Tx_Buffer"],["port","input"]],["gtxuser_clk",[[2318,2],[2318,33]],[[2318,22],[2318,33]],["Tx_Buffer"],["port","input"]],["txReset",[[2319,2],[2319,29]],[[2319,22],[2319,29]],["Tx_Buffer"],["port","input"]],["push_State_LENGTH",[[2321,2],[2321,38]],[[2321,13],[2321,30]],["Tx_Buffer"],["localparam"]],["push_State_DATA",[[2322,2],[2322,36]],[[2322,13],[2322,28]],["Tx_Buffer"],["localparam"]],["pop_State_LENGTH",[[2323,2],[2323,37]],[[2323,13],[2323,29]],["Tx_Buffer"],["localparam"]],["pop_State_DATA",[[2324,2],[2324,35]],[[2324,13],[2324,27]],["Tx_Buffer"],["localparam"]],["pop_State_WAIT_1",[[2325,2],[2325,37]],[[2325,13],[2325,29]],["Tx_Buffer"],["localparam"]],["fifo_io_pop_stream_ready",[[2327,2],[2327,46]],[[2327,22],[2327,46]],["Tx_Buffer"],["variable","reg"]],["fifo_io_push_stream_ready",[[2328,2],[2328,47]],[[2328,22],[2328,47]],["Tx_Buffer"],["variable","wire"]],["fifo_io_push_availability",[[2329,2],[2329,47]],[[2329,22],[2329,47]],["Tx_Buffer"],["variable","wire"]],["fifo_io_pop_stream_valid",[[2330,2],[2330,46]],[[2330,22],[2330,46]],["Tx_Buffer"],["variable","wire"]],["fifo_io_pop_stream_payload",[[2331,2],[2331,48]],[[2331,22],[2331,48]],["Tx_Buffer"],["variable","wire"]],["_zz_push_wordCountMinusOne",[[2332,2],[2332,48]],[[2332,22],[2332,48]],["Tx_Buffer"],["variable","wire"]],["_zz_push_length",[[2333,2],[2333,37]],[[2333,22],[2333,37]],["Tx_Buffer"],["variable","wire"]],["_zz_pop_length",[[2334,2],[2334,36]],[[2334,22],[2334,36]],["Tx_Buffer"],["variable","wire"]],["push_commit",[[2335,2],[2335,33]],[[2335,22],[2335,33]],["Tx_Buffer"],["variable","reg"]],["push_state_1",[[2336,2],[2336,34]],[[2336,22],[2336,34]],["Tx_Buffer"],["variable","reg"]],["push_length",[[2337,2],[2337,33]],[[2337,22],[2337,33]],["Tx_Buffer"],["variable","reg"]],["push_wordCountMinusOne",[[2338,2],[2338,44]],[[2338,22],[2338,44]],["Tx_Buffer"],["variable","wire"]],["push_wordCounter",[[2339,2],[2339,38]],[[2339,22],[2339,38]],["Tx_Buffer"],["variable","reg"]],["fifo_io_push_stream_fire",[[2340,2],[2340,46]],[[2340,22],[2340,46]],["Tx_Buffer"],["variable","wire"]],["io_push_stream_fire",[[2341,2],[2341,41]],[[2341,22],[2341,41]],["Tx_Buffer"],["variable","wire"]],["when_Tx_Crc_l66",[[2342,2],[2342,37]],[[2342,22],[2342,37]],["Tx_Buffer"],["variable","wire"]],["pop_state_1",[[2343,2],[2343,33]],[[2343,22],[2343,33]],["Tx_Buffer"],["variable","reg"]],["pop_length",[[2344,2],[2344,32]],[[2344,22],[2344,32]],["Tx_Buffer"],["variable","reg"]],["pop_lengthMinusOne",[[2345,2],[2345,40]],[[2345,22],[2345,40]],["Tx_Buffer"],["variable","wire"]],["pop_wordCounter",[[2346,2],[2346,37]],[[2346,22],[2346,37]],["Tx_Buffer"],["variable","reg"]],["pop_wordCountEndAt",[[2347,2],[2347,40]],[[2347,22],[2347,40]],["Tx_Buffer"],["variable","wire"]],["when_Tx_Crc_l105",[[2348,2],[2348,38]],[[2348,22],[2348,38]],["Tx_Buffer"],["variable","wire"]],["push_state_1_string",[[2350,2],[2350,32]],[[2350,13],[2350,32]],["Tx_Buffer"],["variable","reg"]],["pop_state_1_string",[[2351,2],[2351,31]],[[2351,13],[2351,31]],["Tx_Buffer"],["variable","reg"]],["fifo",[[2358,2],[2374,3]],[[2358,27],[2358,31]],["Tx_Buffer"],["instance","MacTxManagedStreamFifoCc"]]]]],[["Tx_Buffer_Adapt",[[2546,0],[2556,2]],[[2546,7],[2546,22]],[],["module"]],[[["push_stream_valid",[[2547,2],[2547,39]],[[2547,22],[2547,39]],["Tx_Buffer_Adapt"],["port","input"]],["push_stream_ready",[[2548,2],[2548,39]],[[2548,22],[2548,39]],["Tx_Buffer_Adapt"],["port","output"]],["push_stream_payload",[[2549,2],[2549,41]],[[2549,22],[2549,41]],["Tx_Buffer_Adapt"],["port","input"]],["pop_stream_valid",[[2550,2],[2550,38]],[[2550,22],[2550,38]],["Tx_Buffer_Adapt"],["port","output"]],["pop_stream_ready",[[2551,2],[2551,38]],[[2551,22],[2551,38]],["Tx_Buffer_Adapt"],["port","input"]],["pop_stream_payload",[[2552,2],[2552,40]],[[2552,22],[2552,40]],["Tx_Buffer_Adapt"],["port","output"]],["clk",[[2553,2],[2553,25]],[[2553,22],[2553,25]],["Tx_Buffer_Adapt"],["port","input"]],["reset",[[2554,2],[2554,27]],[[2554,22],[2554,27]],["Tx_Buffer_Adapt"],["port","input"]],["axictrl_tx_flush",[[2555,2],[2555,38]],[[2555,22],[2555,38]],["Tx_Buffer_Adapt"],["port","input"]],["area_fifo_io_push_valid",[[2558,2],[2558,45]],[[2558,22],[2558,45]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_push_payload",[[2559,2],[2559,47]],[[2559,22],[2559,47]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_push_ready",[[2560,2],[2560,45]],[[2560,22],[2560,45]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_pop_valid",[[2561,2],[2561,44]],[[2561,22],[2561,44]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_pop_payload",[[2562,2],[2562,46]],[[2562,22],[2562,46]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_pushOccupancy",[[2563,2],[2563,48]],[[2563,22],[2563,48]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_popOccupancy",[[2564,2],[2564,47]],[[2564,22],[2564,47]],["Tx_Buffer_Adapt"],["variable","wire"]],["push_stream_fire",[[2565,2],[2565,38]],[[2565,22],[2565,38]],["Tx_Buffer_Adapt"],["variable","wire"]],["_zz_push_stream_ready",[[2566,2],[2566,43]],[[2566,22],[2566,43]],["Tx_Buffer_Adapt"],["variable","reg"]],["_zz_push_stream_ready_1",[[2567,2],[2567,45]],[[2567,22],[2567,45]],["Tx_Buffer_Adapt"],["variable","reg"]],["_zz_push_stream_ready_2",[[2568,2],[2568,45]],[[2568,22],[2568,45]],["Tx_Buffer_Adapt"],["variable","reg"]],["_zz_push_stream_ready_3",[[2569,2],[2569,45]],[[2569,22],[2569,45]],["Tx_Buffer_Adapt"],["variable","wire"]],["_zz_io_push_payload",[[2570,2],[2570,41]],[[2570,22],[2570,41]],["Tx_Buffer_Adapt"],["variable","reg"]],["push_stream_fire_1",[[2571,2],[2571,40]],[[2571,22],[2571,40]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo",[[2573,2],[2585,3]],[[2573,15],[2573,24]],["Tx_Buffer_Adapt"],["instance","StreamFifoCC"]]]]],[["BufferCC_12",[[2631,0],[2636,2]],[[2631,7],[2631,18]],[],["module"]],[[["io_dataIn",[[2632,2],[2632,31]],[[2632,22],[2632,31]],["BufferCC_12"],["port","input"]],["io_dataOut",[[2633,2],[2633,32]],[[2633,22],[2633,32]],["BufferCC_12"],["port","output"]],["gtxuser_clk",[[2634,2],[2634,33]],[[2634,22],[2634,33]],["BufferCC_12"],["port","input"]],["_zz_1",[[2635,2],[2635,27]],[[2635,22],[2635,27]],["BufferCC_12"],["port","input"]],["buffers_0",[[2638,27],[2638,56]],[[2638,47],[2638,56]],["BufferCC_12"],["variable","reg"]],["buffers_1",[[2639,27],[2639,56]],[[2639,47],[2639,56]],["BufferCC_12"],["variable","reg"]]]]],[["BufferCC_11",[[2655,0],[2661,2]],[[2655,7],[2655,18]],[],["module"]],[[["io_dataIn",[[2656,2],[2656,31]],[[2656,22],[2656,31]],["BufferCC_11"],["port","input"]],["io_dataOut",[[2657,2],[2657,32]],[[2657,22],[2657,32]],["BufferCC_11"],["port","output"]],["clk",[[2658,2],[2658,25]],[[2658,22],[2658,25]],["BufferCC_11"],["port","input"]],["reset",[[2659,2],[2659,27]],[[2659,22],[2659,27]],["BufferCC_11"],["port","input"]],["axictrl_rx_flush",[[2660,2],[2660,38]],[[2660,22],[2660,38]],["BufferCC_11"],["port","input"]],["buffers_0",[[2663,27],[2663,56]],[[2663,47],[2663,56]],["BufferCC_11"],["variable","reg"]],["buffers_1",[[2664,27],[2664,56]],[[2664,47],[2664,56]],["BufferCC_11"],["variable","reg"]]]]],[["BufferCC_10",[[2685,0],[2690,2]],[[2685,7],[2685,18]],[],["module"]],[[["io_dataIn",[[2686,2],[2686,31]],[[2686,22],[2686,31]],["BufferCC_10"],["port","input"]],["io_dataOut",[[2687,2],[2687,32]],[[2687,22],[2687,32]],["BufferCC_10"],["port","output"]],["gtxuser_clk",[[2688,2],[2688,33]],[[2688,22],[2688,33]],["BufferCC_10"],["port","input"]],["rxReset",[[2689,2],[2689,29]],[[2689,22],[2689,29]],["BufferCC_10"],["port","input"]],["buffers_0",[[2692,27],[2692,56]],[[2692,47],[2692,56]],["BufferCC_10"],["variable","reg"]],["buffers_1",[[2693,27],[2693,56]],[[2693,47],[2693,56]],["BufferCC_10"],["variable","reg"]]]]],[["MacTxManagedStreamFifoCc_1",[[2709,0],[2722,2]],[[2709,7],[2709,33]],[],["module"]],[[["io_push_stream_valid",[[2710,2],[2710,42]],[[2710,22],[2710,42]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_push_stream_ready",[[2711,2],[2711,42]],[[2711,22],[2711,42]],["MacTxManagedStreamFifoCc_1"],["port","output"]],["io_push_stream_payload",[[2712,2],[2712,44]],[[2712,22],[2712,44]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_push_commit",[[2713,2],[2713,36]],[[2713,22],[2713,36]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_push_availability",[[2714,2],[2714,42]],[[2714,22],[2714,42]],["MacTxManagedStreamFifoCc_1"],["port","output"]],["io_pop_stream_valid",[[2715,2],[2715,41]],[[2715,22],[2715,41]],["MacTxManagedStreamFifoCc_1"],["port","output"]],["io_pop_stream_ready",[[2716,2],[2716,41]],[[2716,22],[2716,41]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_pop_stream_payload",[[2717,2],[2717,43]],[[2717,22],[2717,43]],["MacTxManagedStreamFifoCc_1"],["port","output"]],["io_pop_redo",[[2718,2],[2718,33]],[[2718,22],[2718,33]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_pop_commit",[[2719,2],[2719,35]],[[2719,22],[2719,35]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["gtxuser_clk",[[2720,2],[2720,33]],[[2720,22],[2720,33]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["rxReset",[[2721,2],[2721,29]],[[2721,22],[2721,29]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["_zz_ram_port1",[[2724,2],[2724,35]],[[2724,22],[2724,35]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["popToPush_io_input_ready",[[2725,2],[2725,46]],[[2725,22],[2725,46]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["popToPush_io_output_valid",[[2726,2],[2726,47]],[[2726,22],[2726,47]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["popToPush_io_output_payload",[[2727,2],[2727,49]],[[2727,22],[2727,49]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pushToPop_io_input_ready",[[2728,2],[2728,46]],[[2728,22],[2728,46]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pushToPop_io_output_valid",[[2729,2],[2729,47]],[[2729,22],[2729,47]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pushToPop_io_output_payload",[[2730,2],[2730,49]],[[2730,22],[2730,49]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["_zz_ram_port",[[2731,2],[2731,34]],[[2731,22],[2731,34]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["_zz_io_push_availability",[[2732,2],[2732,46]],[[2732,22],[2732,46]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["_zz_1",[[2733,2],[2733,27]],[[2733,22],[2733,27]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["push_currentPtr",[[2734,2],[2734,37]],[[2734,22],[2734,37]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["push_oldPtr",[[2735,2],[2735,33]],[[2735,22],[2735,33]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["push_popPtr",[[2736,2],[2736,33]],[[2736,22],[2736,33]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["io_push_stream_fire",[[2737,2],[2737,41]],[[2737,22],[2737,41]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pop_currentPtr",[[2738,2],[2738,36]],[[2738,22],[2738,36]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["pop_oldPtr",[[2739,2],[2739,32]],[[2739,22],[2739,32]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["pop_pushPtr",[[2740,2],[2740,33]],[[2740,22],[2740,33]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["pop_cmd_valid",[[2741,2],[2741,35]],[[2741,22],[2741,35]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pop_cmd_ready",[[2742,2],[2742,35]],[[2742,22],[2742,35]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pop_cmd_payload",[[2743,2],[2743,37]],[[2743,22],[2743,37]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["io_pop_stream_fire",[[2744,2],[2744,40]],[[2744,22],[2744,40]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pop_commitPtr",[[2745,2],[2745,35]],[[2745,22],[2745,35]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["_zz_io_pop_stream_valid",[[2746,2],[2746,45]],[[2746,22],[2746,45]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["_zz_pop_cmd_ready",[[2747,2],[2747,39]],[[2747,22],[2747,39]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["_zz_io_pop_stream_valid_1",[[2748,2],[2748,47]],[[2748,22],[2748,47]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["_zz_io_pop_stream_valid_2",[[2749,2],[2749,47]],[[2749,22],[2749,47]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["pop_cmd_fire",[[2750,2],[2750,34]],[[2750,22],[2750,34]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["ram",[[2751,2],[2751,23]],[[2751,13],[2751,16]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["popToPush",[[2767,2],[2776,3]],[[2767,21],[2767,30]],["MacTxManagedStreamFifoCc_1"],["instance","StreamCCByToggle_2"]],["pushToPop",[[2777,2],[2786,3]],[[2777,21],[2777,30]],["MacTxManagedStreamFifoCc_1"],["instance","StreamCCByToggle_2"]]]]],[["Crc_1",[[2868,0],[2875,2]],[[2868,7],[2868,12]],[],["module"]],[[["flush",[[2869,2],[2869,27]],[[2869,22],[2869,27]],["Crc_1"],["port","input"]],["input_valid",[[2870,2],[2870,33]],[[2870,22],[2870,33]],["Crc_1"],["port","input"]],["input_payload",[[2871,2],[2871,35]],[[2871,22],[2871,35]],["Crc_1"],["port","input"]],["result",[[2872,2],[2872,28]],[[2872,22],[2872,28]],["Crc_1"],["port","output"]],["gtxuser_clk",[[2873,2],[2873,33]],[[2873,22],[2873,33]],["Crc_1"],["port","input"]],["rxReset",[[2874,2],[2874,29]],[[2874,22],[2874,29]],["Crc_1"],["port","input"]],["crc32_2_crc_o",[[2877,2],[2877,35]],[[2877,22],[2877,35]],["Crc_1"],["variable","wire"]],["crc_data",[[2878,2],[2878,30]],[[2878,22],[2878,30]],["Crc_1"],["variable","reg"]],["crc32_2",[[2880,2],[2884,3]],[[2880,8],[2880,15]],["Crc_1"],["instance","Crc32"]]]]],[["Crc",[[2902,0],[2909,2]],[[2902,7],[2902,10]],[],["module"]],[[["flush",[[2903,2],[2903,27]],[[2903,22],[2903,27]],["Crc"],["port","input"]],["input_valid",[[2904,2],[2904,33]],[[2904,22],[2904,33]],["Crc"],["port","input"]],["input_payload",[[2905,2],[2905,35]],[[2905,22],[2905,35]],["Crc"],["port","input"]],["result",[[2906,2],[2906,28]],[[2906,22],[2906,28]],["Crc"],["port","output"]],["gtxuser_clk",[[2907,2],[2907,33]],[[2907,22],[2907,33]],["Crc"],["port","input"]],["txReset",[[2908,2],[2908,29]],[[2908,22],[2908,29]],["Crc"],["port","input"]],["crc32_2_crc_o",[[2911,2],[2911,35]],[[2911,22],[2911,35]],["Crc"],["variable","wire"]],["crc_data",[[2912,2],[2912,30]],[[2912,22],[2912,30]],["Crc"],["variable","reg"]],["crc32_2",[[2914,2],[2918,3]],[[2914,8],[2914,15]],["Crc"],["instance","Crc32"]]]]],[["MacTxManagedStreamFifoCc",[[2936,0],[2952,2]],[[2936,7],[2936,31]],[],["module"]],[[["io_push_stream_valid",[[2937,2],[2937,42]],[[2937,22],[2937,42]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_stream_ready",[[2938,2],[2938,42]],[[2938,22],[2938,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_push_stream_payload",[[2939,2],[2939,44]],[[2939,22],[2939,44]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_commit",[[2940,2],[2940,36]],[[2940,22],[2940,36]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_availability",[[2941,2],[2941,42]],[[2941,22],[2941,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_valid",[[2942,2],[2942,41]],[[2942,22],[2942,41]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_ready",[[2943,2],[2943,41]],[[2943,22],[2943,41]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_stream_payload",[[2944,2],[2944,43]],[[2944,22],[2944,43]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_redo",[[2945,2],[2945,33]],[[2945,22],[2945,33]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_commit",[[2946,2],[2946,35]],[[2946,22],[2946,35]],["MacTxManagedStreamFifoCc"],["port","input"]],["clk",[[2947,2],[2947,25]],[[2947,22],[2947,25]],["MacTxManagedStreamFifoCc"],["port","input"]],["reset",[[2948,2],[2948,27]],[[2948,22],[2948,27]],["MacTxManagedStreamFifoCc"],["port","input"]],["axictrl_tx_flush",[[2949,2],[2949,38]],[[2949,22],[2949,38]],["MacTxManagedStreamFifoCc"],["port","input"]],["gtxuser_clk",[[2950,2],[2950,33]],[[2950,22],[2950,33]],["MacTxManagedStreamFifoCc"],["port","input"]],["txReset",[[2951,2],[2951,29]],[[2951,22],[2951,29]],["MacTxManagedStreamFifoCc"],["port","input"]],["_zz_ram_port1",[[2954,2],[2954,35]],[[2954,22],[2954,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush_io_input_ready",[[2955,2],[2955,46]],[[2955,22],[2955,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_valid",[[2956,2],[2956,47]],[[2956,22],[2956,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_payload",[[2957,2],[2957,49]],[[2957,22],[2957,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_input_ready",[[2958,2],[2958,46]],[[2958,22],[2958,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_valid",[[2959,2],[2959,47]],[[2959,22],[2959,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_payload",[[2960,2],[2960,49]],[[2960,22],[2960,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_ram_port",[[2961,2],[2961,34]],[[2961,22],[2961,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_io_push_availability",[[2962,2],[2962,46]],[[2962,22],[2962,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_1",[[2963,2],[2963,27]],[[2963,22],[2963,27]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_currentPtr",[[2964,2],[2964,37]],[[2964,22],[2964,37]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_oldPtr",[[2965,2],[2965,33]],[[2965,22],[2965,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_popPtr",[[2966,2],[2966,33]],[[2966,22],[2966,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["io_push_stream_fire",[[2967,2],[2967,41]],[[2967,22],[2967,41]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_currentPtr",[[2968,2],[2968,36]],[[2968,22],[2968,36]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_oldPtr",[[2969,2],[2969,32]],[[2969,22],[2969,32]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_pushPtr",[[2970,2],[2970,33]],[[2970,22],[2970,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_valid",[[2971,2],[2971,35]],[[2971,22],[2971,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_ready",[[2972,2],[2972,35]],[[2972,22],[2972,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_payload",[[2973,2],[2973,37]],[[2973,22],[2973,37]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["io_pop_stream_fire",[[2974,2],[2974,40]],[[2974,22],[2974,40]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_commitPtr",[[2975,2],[2975,35]],[[2975,22],[2975,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid",[[2976,2],[2976,45]],[[2976,22],[2976,45]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_pop_cmd_ready",[[2977,2],[2977,39]],[[2977,22],[2977,39]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_1",[[2978,2],[2978,47]],[[2978,22],[2978,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_2",[[2979,2],[2979,47]],[[2979,22],[2979,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_fire",[[2980,2],[2980,34]],[[2980,22],[2980,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["ram",[[2981,2],[2981,23]],[[2981,13],[2981,16]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush",[[2997,2],[3009,3]],[[2997,19],[2997,28]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle"]],["pushToPop",[[3010,2],[3022,3]],[[3010,21],[3010,30]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle_1"]]]]],[["StreamFifoCC",[[3116,0],[3128,2]],[[3116,7],[3116,19]],[],["module"]],[[["io_push_valid",[[3117,2],[3117,35]],[[3117,22],[3117,35]],["StreamFifoCC"],["port","input"]],["io_push_ready",[[3118,2],[3118,35]],[[3118,22],[3118,35]],["StreamFifoCC"],["port","output"]],["io_push_payload",[[3119,2],[3119,37]],[[3119,22],[3119,37]],["StreamFifoCC"],["port","input"]],["io_pop_valid",[[3120,2],[3120,34]],[[3120,22],[3120,34]],["StreamFifoCC"],["port","output"]],["io_pop_ready",[[3121,2],[3121,34]],[[3121,22],[3121,34]],["StreamFifoCC"],["port","input"]],["io_pop_payload",[[3122,2],[3122,36]],[[3122,22],[3122,36]],["StreamFifoCC"],["port","output"]],["io_pushOccupancy",[[3123,2],[3123,38]],[[3123,22],[3123,38]],["StreamFifoCC"],["port","output"]],["io_popOccupancy",[[3124,2],[3124,37]],[[3124,22],[3124,37]],["StreamFifoCC"],["port","output"]],["clk",[[3125,2],[3125,25]],[[3125,22],[3125,25]],["StreamFifoCC"],["port","input"]],["reset",[[3126,2],[3126,27]],[[3126,22],[3126,27]],["StreamFifoCC"],["port","input"]],["axictrl_tx_flush",[[3127,2],[3127,38]],[[3127,22],[3127,38]],["StreamFifoCC"],["port","input"]],["_zz_ram_port1",[[3130,2],[3130,35]],[[3130,22],[3130,35]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[3131,2],[3131,55]],[[3131,22],[3131,55]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[3132,2],[3132,55]],[[3132,22],[3132,55]],["StreamFifoCC"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[3133,2],[3133,44]],[[3133,22],[3133,44]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port",[[3134,2],[3134,34]],[[3134,22],[3134,34]],["StreamFifoCC"],["variable","wire"]],["_zz_popCC_popPtrGray",[[3135,2],[3135,42]],[[3135,22],[3135,42]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_1",[[3136,2],[3136,36]],[[3136,22],[3136,36]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_2",[[3137,2],[3137,36]],[[3137,22],[3137,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_1",[[3138,2],[3138,42]],[[3138,22],[3138,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_2",[[3139,2],[3139,42]],[[3139,22],[3139,42]],["StreamFifoCC"],["variable","wire"]],["_zz_1",[[3140,2],[3140,27]],[[3140,22],[3140,27]],["StreamFifoCC"],["variable","reg"]],["popToPushGray",[[3141,2],[3141,35]],[[3141,22],[3141,35]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray",[[3142,2],[3142,35]],[[3142,22],[3142,35]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtr",[[3143,2],[3143,36]],[[3143,22],[3143,36]],["StreamFifoCC"],["variable","reg"]],["pushCC_pushPtrPlus",[[3144,2],[3144,40]],[[3144,22],[3144,40]],["StreamFifoCC"],["variable","wire"]],["io_push_fire",[[3145,2],[3145,34]],[[3145,22],[3145,34]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtrGray",[[3146,2],[3146,40]],[[3146,22],[3146,40]],["StreamFifoCC"],["variable","reg"]],["pushCC_popPtrGray",[[3147,2],[3147,39]],[[3147,22],[3147,39]],["StreamFifoCC"],["variable","wire"]],["pushCC_full",[[3148,2],[3148,33]],[[3148,22],[3148,33]],["StreamFifoCC"],["variable","wire"]],["io_push_fire_1",[[3149,2],[3149,36]],[[3149,22],[3149,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy",[[3150,2],[3150,42]],[[3150,22],[3150,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[3151,2],[3151,44]],[[3151,22],[3151,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[3152,2],[3152,44]],[[3152,22],[3152,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[3153,2],[3153,44]],[[3153,22],[3153,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[3154,2],[3154,44]],[[3154,22],[3154,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_5",[[3155,2],[3155,44]],[[3155,22],[3155,44]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtr",[[3156,2],[3156,34]],[[3156,22],[3156,34]],["StreamFifoCC"],["variable","reg"]],["popCC_popPtrPlus",[[3157,2],[3157,38]],[[3157,22],[3157,38]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire",[[3158,2],[3158,33]],[[3158,22],[3158,33]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtrGray",[[3159,2],[3159,38]],[[3159,22],[3159,38]],["StreamFifoCC"],["variable","reg"]],["popCC_pushPtrGray",[[3160,2],[3160,39]],[[3160,22],[3160,39]],["StreamFifoCC"],["variable","wire"]],["popCC_empty",[[3161,2],[3161,33]],[[3161,22],[3161,33]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_1",[[3162,2],[3162,35]],[[3162,22],[3162,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload",[[3163,2],[3163,40]],[[3163,22],[3163,40]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_2",[[3164,2],[3164,35]],[[3164,22],[3164,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy",[[3165,2],[3165,41]],[[3165,22],[3165,41]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_1",[[3166,2],[3166,43]],[[3166,22],[3166,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_2",[[3167,2],[3167,43]],[[3167,22],[3167,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_3",[[3168,2],[3168,43]],[[3168,22],[3168,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_4",[[3169,2],[3169,43]],[[3169,22],[3169,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_5",[[3170,2],[3170,43]],[[3170,22],[3170,43]],["StreamFifoCC"],["variable","wire"]],["ram",[[3171,2],[3171,23]],[[3171,13],[3171,16]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc",[[3190,2],[3196,3]],[[3190,13],[3190,35]],["StreamFifoCC"],["instance","BufferCC_8"]],["pushToPopGray_buffercc",[[3197,2],[3203,3]],[[3197,13],[3197,35]],["StreamFifoCC"],["instance","BufferCC_8"]]]]],[["StreamCCByToggle_2",[[3276,0],[3285,2]],[[3276,7],[3276,25]],[],["module"]],[[["io_input_valid",[[3277,2],[3277,36]],[[3277,22],[3277,36]],["StreamCCByToggle_2"],["port","input"]],["io_input_ready",[[3278,2],[3278,36]],[[3278,22],[3278,36]],["StreamCCByToggle_2"],["port","output"]],["io_input_payload",[[3279,2],[3279,38]],[[3279,22],[3279,38]],["StreamCCByToggle_2"],["port","input"]],["io_output_valid",[[3280,2],[3280,37]],[[3280,22],[3280,37]],["StreamCCByToggle_2"],["port","output"]],["io_output_ready",[[3281,2],[3281,37]],[[3281,22],[3281,37]],["StreamCCByToggle_2"],["port","input"]],["io_output_payload",[[3282,2],[3282,39]],[[3282,22],[3282,39]],["StreamCCByToggle_2"],["port","output"]],["gtxuser_clk",[[3283,2],[3283,33]],[[3283,22],[3283,33]],["StreamCCByToggle_2"],["port","input"]],["rxReset",[[3284,2],[3284,29]],[[3284,22],[3284,29]],["StreamCCByToggle_2"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[3287,2],[3287,54]],[[3287,22],[3287,54]],["StreamCCByToggle_2"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[3288,2],[3288,57]],[[3288,22],[3288,57]],["StreamCCByToggle_2"],["variable","wire"]],["outHitSignal",[[3289,2],[3289,34]],[[3289,22],[3289,34]],["StreamCCByToggle_2"],["variable","wire"]],["pushArea_hit",[[3290,2],[3290,34]],[[3290,22],[3290,34]],["StreamCCByToggle_2"],["variable","wire"]],["pushArea_accept",[[3291,2],[3291,37]],[[3291,22],[3291,37]],["StreamCCByToggle_2"],["variable","wire"]],["pushArea_target",[[3292,2],[3292,37]],[[3292,22],[3292,37]],["StreamCCByToggle_2"],["variable","reg"]],["pushArea_data",[[3293,2],[3293,35]],[[3293,22],[3293,35]],["StreamCCByToggle_2"],["variable","reg"]],["io_input_fire",[[3294,2],[3294,35]],[[3294,22],[3294,35]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_stream_valid",[[3295,2],[3295,42]],[[3295,22],[3295,42]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_stream_ready",[[3296,2],[3296,42]],[[3296,22],[3296,42]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_stream_payload",[[3297,2],[3297,44]],[[3297,22],[3297,44]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_target",[[3298,2],[3298,36]],[[3298,22],[3298,36]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_stream_fire",[[3299,2],[3299,41]],[[3299,22],[3299,41]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_hit",[[3300,2],[3300,33]],[[3300,22],[3300,33]],["StreamCCByToggle_2"],["variable","reg"]],["outHitSignal_buffercc",[[3302,2],[3307,3]],[[3302,13],[3302,34]],["StreamCCByToggle_2"],["instance","BufferCC_4"]],["pushArea_target_buffercc",[[3308,2],[3313,3]],[[3308,13],[3308,37]],["StreamCCByToggle_2"],["instance","BufferCC_4"]]]]],[["Crc32",[[3349,0],[3353,2]],[[3349,7],[3349,12]],[],["module"]],[[["crc_i",[[3350,2],[3350,27]],[[3350,22],[3350,27]],["Crc32"],["port","input"]],["data_i",[[3351,2],[3351,28]],[[3351,22],[3351,28]],["Crc32"],["port","input"]],["crc_o",[[3352,2],[3352,27]],[[3352,22],[3352,27]],["Crc32"],["port","reg"]],["_zz_crc_o",[[3355,2],[3355,31]],[[3355,22],[3355,31]],["Crc32"],["variable","wire"]],["_zz_crc_o_1",[[3356,2],[3356,33]],[[3356,22],[3356,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_2",[[3357,2],[3357,33]],[[3357,22],[3357,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_3",[[3358,2],[3358,33]],[[3358,22],[3358,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_4",[[3359,2],[3359,33]],[[3359,22],[3359,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_5",[[3360,2],[3360,33]],[[3360,22],[3360,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_6",[[3361,2],[3361,33]],[[3361,22],[3361,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_7",[[3362,2],[3362,33]],[[3362,22],[3362,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_8",[[3363,2],[3363,33]],[[3363,22],[3363,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_9",[[3364,2],[3364,33]],[[3364,22],[3364,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_10",[[3365,2],[3365,34]],[[3365,22],[3365,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_11",[[3366,2],[3366,34]],[[3366,22],[3366,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_12",[[3367,2],[3367,34]],[[3367,22],[3367,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_13",[[3368,2],[3368,34]],[[3368,22],[3368,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_14",[[3369,2],[3369,34]],[[3369,22],[3369,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_15",[[3370,2],[3370,34]],[[3370,22],[3370,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_16",[[3371,2],[3371,34]],[[3371,22],[3371,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_17",[[3372,2],[3372,34]],[[3372,22],[3372,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_18",[[3373,2],[3373,34]],[[3373,22],[3373,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_19",[[3374,2],[3374,34]],[[3374,22],[3374,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_20",[[3375,2],[3375,34]],[[3375,22],[3375,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_21",[[3376,2],[3376,34]],[[3376,22],[3376,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_22",[[3377,2],[3377,34]],[[3377,22],[3377,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_23",[[3378,2],[3378,34]],[[3378,22],[3378,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_24",[[3379,2],[3379,34]],[[3379,22],[3379,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_25",[[3380,2],[3380,34]],[[3380,22],[3380,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_26",[[3381,2],[3381,34]],[[3381,22],[3381,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_27",[[3382,2],[3382,34]],[[3382,22],[3382,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_28",[[3383,2],[3383,34]],[[3383,22],[3383,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_29",[[3384,2],[3384,34]],[[3384,22],[3384,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_30",[[3385,2],[3385,34]],[[3385,22],[3385,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_31",[[3386,2],[3386,34]],[[3386,22],[3386,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_32",[[3387,2],[3387,34]],[[3387,22],[3387,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_33",[[3388,2],[3388,34]],[[3388,22],[3388,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_34",[[3389,2],[3389,34]],[[3389,22],[3389,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_35",[[3390,2],[3390,34]],[[3390,22],[3390,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_36",[[3391,2],[3391,34]],[[3391,22],[3391,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_37",[[3392,2],[3392,34]],[[3392,22],[3392,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_38",[[3393,2],[3393,34]],[[3393,22],[3393,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_39",[[3394,2],[3394,34]],[[3394,22],[3394,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_40",[[3395,2],[3395,34]],[[3395,22],[3395,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_41",[[3396,2],[3396,34]],[[3396,22],[3396,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_42",[[3397,2],[3397,34]],[[3397,22],[3397,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_43",[[3398,2],[3398,34]],[[3398,22],[3398,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_44",[[3399,2],[3399,34]],[[3399,22],[3399,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_45",[[3400,2],[3400,34]],[[3400,22],[3400,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_46",[[3401,2],[3401,34]],[[3401,22],[3401,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_47",[[3402,2],[3402,34]],[[3402,22],[3402,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_48",[[3403,2],[3403,34]],[[3403,22],[3403,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_49",[[3404,2],[3404,34]],[[3404,22],[3404,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_50",[[3405,2],[3405,34]],[[3405,22],[3405,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_51",[[3406,2],[3406,34]],[[3406,22],[3406,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_52",[[3407,2],[3407,34]],[[3407,22],[3407,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_53",[[3408,2],[3408,34]],[[3408,22],[3408,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_54",[[3409,2],[3409,34]],[[3409,22],[3409,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_55",[[3410,2],[3410,34]],[[3410,22],[3410,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_56",[[3411,2],[3411,34]],[[3411,22],[3411,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_57",[[3412,2],[3412,34]],[[3412,22],[3412,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_58",[[3413,2],[3413,34]],[[3413,22],[3413,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_59",[[3414,2],[3414,34]],[[3414,22],[3414,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_60",[[3415,2],[3415,34]],[[3415,22],[3415,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_61",[[3416,2],[3416,34]],[[3416,22],[3416,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_62",[[3417,2],[3417,34]],[[3417,22],[3417,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_63",[[3418,2],[3418,34]],[[3418,22],[3418,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_64",[[3419,2],[3419,34]],[[3419,22],[3419,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_65",[[3420,2],[3420,34]],[[3420,22],[3420,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_66",[[3421,2],[3421,34]],[[3421,22],[3421,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_67",[[3422,2],[3422,34]],[[3422,22],[3422,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_68",[[3423,2],[3423,34]],[[3423,22],[3423,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_69",[[3424,2],[3424,34]],[[3424,22],[3424,34]],["Crc32"],["variable","wire"]]]]],[["StreamCCByToggle_1",[[3534,0],[3546,2]],[[3534,7],[3534,25]],[],["module"]],[[["io_input_valid",[[3535,2],[3535,36]],[[3535,22],[3535,36]],["StreamCCByToggle_1"],["port","input"]],["io_input_ready",[[3536,2],[3536,36]],[[3536,22],[3536,36]],["StreamCCByToggle_1"],["port","output"]],["io_input_payload",[[3537,2],[3537,38]],[[3537,22],[3537,38]],["StreamCCByToggle_1"],["port","input"]],["io_output_valid",[[3538,2],[3538,37]],[[3538,22],[3538,37]],["StreamCCByToggle_1"],["port","output"]],["io_output_ready",[[3539,2],[3539,37]],[[3539,22],[3539,37]],["StreamCCByToggle_1"],["port","input"]],["io_output_payload",[[3540,2],[3540,39]],[[3540,22],[3540,39]],["StreamCCByToggle_1"],["port","output"]],["clk",[[3541,2],[3541,25]],[[3541,22],[3541,25]],["StreamCCByToggle_1"],["port","input"]],["reset",[[3542,2],[3542,27]],[[3542,22],[3542,27]],["StreamCCByToggle_1"],["port","input"]],["axictrl_tx_flush",[[3543,2],[3543,38]],[[3543,22],[3543,38]],["StreamCCByToggle_1"],["port","input"]],["gtxuser_clk",[[3544,2],[3544,33]],[[3544,22],[3544,33]],["StreamCCByToggle_1"],["port","input"]],["txReset",[[3545,2],[3545,29]],[[3545,22],[3545,29]],["StreamCCByToggle_1"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[3548,2],[3548,54]],[[3548,22],[3548,54]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[3549,2],[3549,57]],[[3549,22],[3549,57]],["StreamCCByToggle_1"],["variable","wire"]],["outHitSignal",[[3550,2],[3550,34]],[[3550,22],[3550,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_hit",[[3551,2],[3551,34]],[[3551,22],[3551,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_accept",[[3552,2],[3552,37]],[[3552,22],[3552,37]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target",[[3553,2],[3553,37]],[[3553,22],[3553,37]],["StreamCCByToggle_1"],["variable","reg"]],["pushArea_data",[[3554,2],[3554,35]],[[3554,22],[3554,35]],["StreamCCByToggle_1"],["variable","reg"]],["io_input_fire",[[3555,2],[3555,35]],[[3555,22],[3555,35]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_valid",[[3556,2],[3556,42]],[[3556,22],[3556,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_ready",[[3557,2],[3557,42]],[[3557,22],[3557,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_payload",[[3558,2],[3558,44]],[[3558,22],[3558,44]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_target",[[3559,2],[3559,36]],[[3559,22],[3559,36]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_fire",[[3560,2],[3560,41]],[[3560,22],[3560,41]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_hit",[[3561,2],[3561,33]],[[3561,22],[3561,33]],["StreamCCByToggle_1"],["variable","reg"]],["outHitSignal_buffercc",[[3563,2],[3569,3]],[[3563,13],[3563,34]],["StreamCCByToggle_1"],["instance","BufferCC_1"]],["pushArea_target_buffercc",[[3570,2],[3575,3]],[[3570,11],[3570,35]],["StreamCCByToggle_1"],["instance","BufferCC"]]]]],[["StreamCCByToggle",[[3620,0],[3632,2]],[[3620,7],[3620,23]],[],["module"]],[[["io_input_valid",[[3621,2],[3621,36]],[[3621,22],[3621,36]],["StreamCCByToggle"],["port","input"]],["io_input_ready",[[3622,2],[3622,36]],[[3622,22],[3622,36]],["StreamCCByToggle"],["port","output"]],["io_input_payload",[[3623,2],[3623,38]],[[3623,22],[3623,38]],["StreamCCByToggle"],["port","input"]],["io_output_valid",[[3624,2],[3624,37]],[[3624,22],[3624,37]],["StreamCCByToggle"],["port","output"]],["io_output_ready",[[3625,2],[3625,37]],[[3625,22],[3625,37]],["StreamCCByToggle"],["port","input"]],["io_output_payload",[[3626,2],[3626,39]],[[3626,22],[3626,39]],["StreamCCByToggle"],["port","output"]],["gtxuser_clk",[[3627,2],[3627,33]],[[3627,22],[3627,33]],["StreamCCByToggle"],["port","input"]],["txReset",[[3628,2],[3628,29]],[[3628,22],[3628,29]],["StreamCCByToggle"],["port","input"]],["clk",[[3629,2],[3629,25]],[[3629,22],[3629,25]],["StreamCCByToggle"],["port","input"]],["reset",[[3630,2],[3630,27]],[[3630,22],[3630,27]],["StreamCCByToggle"],["port","input"]],["axictrl_tx_flush",[[3631,2],[3631,38]],[[3631,22],[3631,38]],["StreamCCByToggle"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[3634,2],[3634,54]],[[3634,22],[3634,54]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[3635,2],[3635,57]],[[3635,22],[3635,57]],["StreamCCByToggle"],["variable","wire"]],["outHitSignal",[[3636,2],[3636,34]],[[3636,22],[3636,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_hit",[[3637,2],[3637,34]],[[3637,22],[3637,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_accept",[[3638,2],[3638,37]],[[3638,22],[3638,37]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target",[[3639,2],[3639,37]],[[3639,22],[3639,37]],["StreamCCByToggle"],["variable","reg"]],["pushArea_data",[[3640,2],[3640,35]],[[3640,22],[3640,35]],["StreamCCByToggle"],["variable","reg"]],["io_input_fire",[[3641,2],[3641,35]],[[3641,22],[3641,35]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_valid",[[3642,2],[3642,42]],[[3642,22],[3642,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_ready",[[3643,2],[3643,42]],[[3643,22],[3643,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_payload",[[3644,2],[3644,44]],[[3644,22],[3644,44]],["StreamCCByToggle"],["variable","wire"]],["popArea_target",[[3645,2],[3645,36]],[[3645,22],[3645,36]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_fire",[[3646,2],[3646,41]],[[3646,22],[3646,41]],["StreamCCByToggle"],["variable","wire"]],["popArea_hit",[[3647,2],[3647,33]],[[3647,22],[3647,33]],["StreamCCByToggle"],["variable","reg"]],["outHitSignal_buffercc",[[3649,2],[3654,3]],[[3649,11],[3649,32]],["StreamCCByToggle"],["instance","BufferCC"]],["pushArea_target_buffercc",[[3655,2],[3661,3]],[[3655,13],[3655,37]],["StreamCCByToggle"],["instance","BufferCC_1"]]]]],[["BufferCC_8",[[3707,0],[3713,2]],[[3707,7],[3707,17]],[],["module"]],[[["io_dataIn",[[3708,2],[3708,31]],[[3708,22],[3708,31]],["BufferCC_8"],["port","input"]],["io_dataOut",[[3709,2],[3709,32]],[[3709,22],[3709,32]],["BufferCC_8"],["port","output"]],["clk",[[3710,2],[3710,25]],[[3710,22],[3710,25]],["BufferCC_8"],["port","input"]],["reset",[[3711,2],[3711,27]],[[3711,22],[3711,27]],["BufferCC_8"],["port","input"]],["axictrl_tx_flush",[[3712,2],[3712,38]],[[3712,22],[3712,38]],["BufferCC_8"],["port","input"]],["buffers_0",[[3715,27],[3715,56]],[[3715,47],[3715,56]],["BufferCC_8"],["variable","reg"]],["buffers_1",[[3716,27],[3716,56]],[[3716,47],[3716,56]],["BufferCC_8"],["variable","reg"]]]]],[["BufferCC_4",[[3743,0],[3748,2]],[[3743,7],[3743,17]],[],["module"]],[[["io_dataIn",[[3744,2],[3744,31]],[[3744,22],[3744,31]],["BufferCC_4"],["port","input"]],["io_dataOut",[[3745,2],[3745,32]],[[3745,22],[3745,32]],["BufferCC_4"],["port","output"]],["gtxuser_clk",[[3746,2],[3746,33]],[[3746,22],[3746,33]],["BufferCC_4"],["port","input"]],["rxReset",[[3747,2],[3747,29]],[[3747,22],[3747,29]],["BufferCC_4"],["port","input"]],["buffers_0",[[3750,27],[3750,56]],[[3750,47],[3750,56]],["BufferCC_4"],["variable","reg"]],["buffers_1",[[3751,27],[3751,56]],[[3751,47],[3751,56]],["BufferCC_4"],["variable","reg"]]]]],[["BufferCC_1",[[3771,0],[3777,2]],[[3771,7],[3771,17]],[],["module"]],[[["io_dataIn",[[3772,2],[3772,31]],[[3772,22],[3772,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[3773,2],[3773,32]],[[3773,22],[3773,32]],["BufferCC_1"],["port","output"]],["clk",[[3774,2],[3774,25]],[[3774,22],[3774,25]],["BufferCC_1"],["port","input"]],["reset",[[3775,2],[3775,27]],[[3775,22],[3775,27]],["BufferCC_1"],["port","input"]],["axictrl_tx_flush",[[3776,2],[3776,38]],[[3776,22],[3776,38]],["BufferCC_1"],["port","input"]],["buffers_0",[[3779,27],[3779,56]],[[3779,47],[3779,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[3780,27],[3780,56]],[[3780,47],[3780,56]],["BufferCC_1"],["variable","reg"]]]]],[["BufferCC",[[3801,0],[3806,2]],[[3801,7],[3801,15]],[],["module"]],[[["io_dataIn",[[3802,2],[3802,31]],[[3802,22],[3802,31]],["BufferCC"],["port","input"]],["io_dataOut",[[3803,2],[3803,32]],[[3803,22],[3803,32]],["BufferCC"],["port","output"]],["gtxuser_clk",[[3804,2],[3804,33]],[[3804,22],[3804,33]],["BufferCC"],["port","input"]],["txReset",[[3805,2],[3805,29]],[[3805,22],[3805,29]],["BufferCC"],["port","input"]],["buffers_0",[[3808,27],[3808,56]],[[3808,47],[3808,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[3809,27],[3809,56]],[[3809,47],[3809,56]],["BufferCC"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\CYP1401\\AD7606_DATA.v",[[[[["AD7606_DATA",[[24,0],[48,2]],[[24,7],[24,18]],[],["module"]],[[["clk",[[25,4],[25,50]],[[25,47],[25,50]],["AD7606_DATA"],["port","wire"]],["reset",[[26,1],[26,52]],[[26,47],[26,52]],["AD7606_DATA"],["port","wire"]],["sample_en",[[27,4],[27,59]],[[27,50],[27,59]],["AD7606_DATA"],["port","wire"]],["ad_data",[[29,1],[29,50]],[[29,43],[29,50]],["AD7606_DATA"],["port","wire"]],["ad_busy",[[30,1],[30,51]],[[30,44],[30,51]],["AD7606_DATA"],["port","wire"]],["first_data",[[31,4],[31,57]],[[31,47],[31,57]],["AD7606_DATA"],["port","wire"]],["ad_os",[[32,1],[32,47]],[[32,42],[32,47]],["AD7606_DATA"],["port","wire"]],["ad_cs",[[33,1],[33,49]],[[33,44],[33,49]],["AD7606_DATA"],["port","reg"]],["ad_rd",[[34,1],[34,48]],[[34,43],[34,48]],["AD7606_DATA"],["port","reg"]],["ad_reset",[[35,1],[35,52]],[[35,44],[35,52]],["AD7606_DATA"],["port","reg"]],["ad_convsta",[[36,1],[36,54]],[[36,44],[36,54]],["AD7606_DATA"],["port","reg"]],["ad_convstb",[[37,1],[37,54]],[[37,44],[37,54]],["AD7606_DATA"],["port","reg"]],["ad_range",[[38,1],[38,55]],[[38,47],[38,55]],["AD7606_DATA"],["port","wire"]],["ad_ch1_o",[[39,1],[39,55]],[[39,47],[39,55]],["AD7606_DATA"],["port","reg"]],["ad_ch2_o",[[40,1],[40,55]],[[40,47],[40,55]],["AD7606_DATA"],["port","reg"]],["ad_ch3_o",[[41,1],[41,55]],[[41,47],[41,55]],["AD7606_DATA"],["port","reg"]],["ad_ch4_o",[[42,1],[42,55]],[[42,47],[42,55]],["AD7606_DATA"],["port","reg"]],["ad_ch5_o",[[43,1],[43,55]],[[43,47],[43,55]],["AD7606_DATA"],["port","reg"]],["ad_ch6_o",[[44,1],[44,55]],[[44,47],[44,55]],["AD7606_DATA"],["port","reg"]],["ad_ch7_o",[[45,1],[45,55]],[[45,47],[45,55]],["AD7606_DATA"],["port","reg"]],["ad_ch8_o",[[46,1],[46,55]],[[46,47],[46,55]],["AD7606_DATA"],["port","reg"]],["ad_data_valid_o",[[47,1],[47,62]],[[47,47],[47,62]],["AD7606_DATA"],["port","reg"]],["cnt",[[51,0],[51,13]],[[51,10],[51,13]],["AD7606_DATA"],["variable","reg"]],["i",[[52,0],[52,11]],[[52,10],[52,11]],["AD7606_DATA"],["variable","reg"]],["cnt5us",[[53,0],[53,17]],[[53,11],[53,17]],["AD7606_DATA"],["variable","reg"]],["ad_state",[[54,0],[54,18]],[[54,10],[54,18]],["AD7606_DATA"],["variable","reg"]],["clk_out",[[59,0],[59,15]],[[59,8],[59,15]],["AD7606_DATA"],["variable","reg"]],["clk_dvidecnt",[[61,0],[61,21]],[[61,9],[61,21]],["AD7606_DATA"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\CYP1401\\BISS_Position.v",[[[[["BISS_Position",[[20,0],[33,7]],[[20,7],[20,20]],[],["module"]],[[["clk",[[34,24],[34,27]],[[34,24],[34,27]],["BISS_Position"],["port"]],["reset",[[23,5],[23,10]],[[23,5],[23,10]],["BISS_Position"],["port","clk"]],["enc_data",[[24,5],[24,13]],[[24,5],[24,13]],["BISS_Position"],["port","reset"]],["sample_en",[[25,5],[25,14]],[[25,5],[25,14]],["BISS_Position"],["port","enc_data"]],["enc_clk",[[27,5],[27,12]],[[27,5],[27,12]],["BISS_Position"],["port","sample_en"]],["enc_position_all",[[28,5],[28,21]],[[28,5],[28,21]],["BISS_Position"],["port","enc_clk"]],["enc_position_out",[[29,5],[29,21]],[[29,5],[29,21]],["BISS_Position"],["port","enc_position_all"]],["erro_flag",[[30,5],[30,14]],[[30,5],[30,14]],["BISS_Position"],["port","enc_position_out"]],["warn_flag",[[31,5],[31,14]],[[31,5],[31,14]],["BISS_Position"],["port","erro_flag"]],["crc_flag",[[32,5],[32,13]],[[32,5],[32,13]],["BISS_Position"],["port","warn_flag"]],["reset",[[35,24],[35,29]],[[35,24],[35,29]],["BISS_Position"],["port"]],["enc_data",[[36,24],[36,32]],[[36,24],[36,32]],["BISS_Position"],["port"]],["sample_en",[[37,24],[37,33]],[[37,24],[37,33]],["BISS_Position"],["port"]],["erro_flag",[[39,25],[39,34]],[[39,25],[39,34]],["BISS_Position"],["port"]],["warn_flag",[[40,25],[40,34]],[[40,25],[40,34]],["BISS_Position"],["port"]],["crc_flag",[[41,25],[41,33]],[[41,25],[41,33]],["BISS_Position"],["port"]],["enc_clk",[[42,25],[42,32]],[[42,25],[42,32]],["BISS_Position"],["port"]],["enc_position_out",[[43,25],[43,41]],[[43,25],[43,41]],["BISS_Position"],["port"]],["enc_position_all",[[44,25],[44,41]],[[44,25],[44,41]],["BISS_Position"],["port"]],["enc_position_all",[[46,0],[46,27]],[[46,11],[46,27]],["BISS_Position"],["variable","reg"]],["erro_flag",[[47,0],[47,15]],[[47,6],[47,15]],["BISS_Position"],["variable","reg"]],["warn_flag",[[47,0],[48,12]],[[48,3],[48,12]],["BISS_Position"],["variable","erro_flag"]],["crc_flag",[[49,0],[49,18]],[[49,10],[49,18]],["BISS_Position"],["variable","reg"]],["enc_position_temp",[[50,0],[50,28]],[[50,11],[50,28]],["BISS_Position"],["variable","reg"]],["enc_position_out",[[51,0],[51,27]],[[51,11],[51,27]],["BISS_Position"],["variable","reg"]],["enc_clk",[[52,0],[52,13]],[[52,6],[52,13]],["BISS_Position"],["variable","reg"]],["CNT",[[53,0],[53,14]],[[53,11],[53,14]],["BISS_Position"],["variable","reg"]],["DATA_CNT",[[53,0],[54,11]],[[54,3],[54,11]],["BISS_Position"],["variable","CNT"]],["start_flag",[[55,0],[55,20]],[[55,10],[55,20]],["BISS_Position"],["variable","reg"]],["Next_State",[[56,0],[56,20]],[[56,10],[56,20]],["BISS_Position"],["variable","reg"]],["Curr_State",[[56,0],[57,13]],[[57,3],[57,13]],["BISS_Position"],["variable","Next_State"]],["RESET",[[60,0],[60,34]],[[60,12],[60,17]],["BISS_Position"],["localparam"]],["MA_H",[[61,0],[61,33]],[[61,12],[61,16]],["BISS_Position"],["localparam"]],["WAIT",[[62,0],[62,33]],[[62,12],[62,16]],["BISS_Position"],["localparam"]],["MA_START",[[63,0],[63,36]],[[63,12],[63,20]],["BISS_Position"],["localparam"]],["MA_SCLK_H",[[64,0],[64,36]],[[64,12],[64,21]],["BISS_Position"],["localparam"]],["Finish",[[65,0],[65,35]],[[65,12],[65,18]],["BISS_Position"],["localparam"]],["clk_out",[[67,0],[67,15]],[[67,8],[67,15]],["BISS_Position"],["variable","reg"]],["clk_dvidecnt",[[69,0],[69,21]],[[69,9],[69,21]],["BISS_Position"],["variable","reg"]],["ENC_SLO_1reg",[[86,0],[86,18]],[[86,6],[86,18]],["BISS_Position"],["variable","reg"]],["ENC_SLO_2reg",[[86,0],[87,15]],[[87,3],[87,15]],["BISS_Position"],["variable","ENC_SLO_1reg"]],["ENC_SLO_negedge",[[94,0],[94,20]],[[94,5],[94,20]],["BISS_Position"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\CYP1401\\dac_ad5544.v",[[[[["dac_ad5544",[[20,0],[38,7]],[[20,7],[20,17]],[],["module"]],[[["clk",[[39,8],[39,11]],[[39,8],[39,11]],["dac_ad5544"],["port"]],["reset",[[23,5],[23,10]],[[23,5],[23,10]],["dac_ad5544"],["port","clk"]],["ad5544_trig",[[24,5],[24,16]],[[24,5],[24,16]],["dac_ad5544"],["port","reset"]],["AD5544_DATA_IN1",[[25,5],[25,20]],[[25,5],[25,20]],["dac_ad5544"],["port","ad5544_trig"]],["AD5544_DATA_IN2",[[42,28],[43,19]],[[43,4],[43,19]],["dac_ad5544"],["port","AD5544_DATA_IN1"]],["AD5544_DATA_IN3",[[43,19],[44,19]],[[44,4],[44,19]],["dac_ad5544"],["port","AD5544_DATA_IN2"]],["AD5544_DATA_IN4",[[44,19],[45,19]],[[45,4],[45,19]],["dac_ad5544"],["port","AD5544_DATA_IN3"]],["AD5544_CS",[[31,5],[31,14]],[[31,5],[31,14]],["dac_ad5544"],["port","AD5544_DATA_IN4"]],["AD5544_LDAC",[[47,21],[48,15]],[[48,4],[48,15]],["dac_ad5544"],["port","AD5544_CS"]],["AD5544_MSB",[[33,5],[33,15]],[[33,5],[33,15]],["dac_ad5544"],["port","AD5544_LDAC"]],["AD5544_RS",[[34,5],[34,14]],[[34,5],[34,14]],["dac_ad5544"],["port","AD5544_MSB"]],["AD5544_SCLK",[[49,13],[50,15]],[[50,4],[50,15]],["dac_ad5544"],["port","AD5544_RS"]],["AD5544_SDIN",[[50,15],[51,15]],[[51,4],[51,15]],["dac_ad5544"],["port","AD5544_SCLK"]],["reset",[[40,8],[40,13]],[[40,8],[40,13]],["dac_ad5544"],["port"]],["ad5544_trig",[[41,8],[41,19]],[[41,8],[41,19]],["dac_ad5544"],["port"]],["AD5544_DATA_IN1",[[42,6],[42,28]],[[42,13],[42,28]],["dac_ad5544"],["port"]],["AD5544_CS",[[47,7],[47,21]],[[47,12],[47,21]],["dac_ad5544"],["port","reg"]],["AD5544_RS",[[48,15],[49,13]],[[49,4],[49,13]],["dac_ad5544"],["port","AD5544_LDAC"]],["AD5544_MSB",[[52,7],[52,22]],[[52,12],[52,22]],["dac_ad5544"],["port","wire"]],["cnt",[[54,0],[54,14]],[[54,11],[54,14]],["dac_ad5544"],["variable","reg"]],["AD5544_SDIN_reg",[[55,0],[55,27]],[[55,12],[55,27]],["dac_ad5544"],["variable","reg"]],["channel",[[57,0],[57,18]],[[57,11],[57,18]],["dac_ad5544"],["variable","reg"]],["curr_state",[[58,0],[58,21]],[[58,11],[58,21]],["dac_ad5544"],["variable","reg"]],["next_state",[[58,0],[59,14]],[[59,4],[59,14]],["dac_ad5544"],["variable","curr_state"]],["RESET",[[61,0],[67,25]],[[61,17],[61,22]],["dac_ad5544"],["localparam"]],["DATA_CH1",[[69,0],[69,20]],[[69,12],[69,20]],["dac_ad5544"],["variable","wire"]],["DATA_CH2",[[70,0],[70,20]],[[70,12],[70,20]],["dac_ad5544"],["variable","wire"]],["DATA_CH3",[[71,0],[71,20]],[[71,12],[71,20]],["dac_ad5544"],["variable","wire"]],["DATA_CH4",[[72,0],[72,20]],[[72,12],[72,20]],["dac_ad5544"],["variable","wire"]],["clk_out",[[81,0],[81,15]],[[81,8],[81,15]],["dac_ad5544"],["variable","reg"]],["clk_dvidecnt",[[83,0],[83,21]],[[83,9],[83,21]],["dac_ad5544"],["variable","reg"]],["ad5544_trig_reg1",[[100,0],[100,21]],[[100,5],[100,21]],["dac_ad5544"],["variable","reg"]],["ad5544_trig_reg2",[[100,0],[101,18]],[[101,2],[101,18]],["dac_ad5544"],["variable","ad5544_trig_reg1"]],["ad5544_trig_posedge",[[112,0],[112,24]],[[112,5],[112,24]],["dac_ad5544"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\CYP1401\\dff_9.v",[[[[["dff_9",[[18,0],[24,2]],[[18,7],[18,12]],[],["module"]],[[["RXST0_in",[[19,1],[19,9]],[[19,1],[19,9]],["dff_9"],["port"]],["RXCLK",[[20,1],[20,6]],[[20,1],[20,6]],["dff_9"],["port","RXST0_in"]],["RXD_in",[[21,1],[21,7]],[[21,1],[21,7]],["dff_9"],["port","RXCLK"]],["RXST0_out",[[22,1],[22,10]],[[22,1],[22,10]],["dff_9"],["port","RXD_in"]],["RXD_out",[[23,1],[23,8]],[[23,1],[23,8]],["dff_9"],["port","RXST0_out"]],["RXST0_in",[[27,6],[27,19]],[[27,11],[27,19]],["dff_9"],["port","wire"]],["RXCLK",[[28,6],[28,16]],[[28,11],[28,16]],["dff_9"],["port","wire"]],["RXD_in",[[29,6],[29,23]],[[29,17],[29,23]],["dff_9"],["port","wire"]],["RXST0_out",[[30,7],[30,21]],[[30,12],[30,21]],["dff_9"],["port","wire"]],["RXD_out",[[31,7],[31,25]],[[31,18],[31,25]],["dff_9"],["port","wire"]],["d_in",[[33,0],[33,15]],[[33,11],[33,15]],["dff_9"],["variable","wire"]],["d_out",[[34,0],[34,15]],[[34,10],[34,15]],["dff_9"],["variable","reg"]],["SYNTHESIZED_WIRE_0",[[35,0],[35,23]],[[35,5],[35,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_1",[[36,0],[36,23]],[[36,5],[36,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_2",[[37,0],[37,23]],[[37,5],[37,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_3",[[38,0],[38,23]],[[38,5],[38,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_4",[[39,0],[39,23]],[[39,5],[39,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_5",[[40,0],[40,23]],[[40,5],[40,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_6",[[41,0],[41,23]],[[41,5],[41,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_7",[[42,0],[42,23]],[[42,5],[42,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_8",[[43,0],[43,23]],[[43,5],[43,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_9",[[44,0],[44,23]],[[44,5],[44,23]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_10",[[45,0],[45,24]],[[45,5],[45,24]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_11",[[46,0],[46,24]],[[46,5],[46,24]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_12",[[47,0],[47,24]],[[47,5],[47,24]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_13",[[48,0],[48,24]],[[48,5],[48,24]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_14",[[49,0],[49,24]],[[49,5],[49,24]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_15",[[50,0],[50,24]],[[50,5],[50,24]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_16",[[51,0],[51,24]],[[51,5],[51,24]],["dff_9"],["variable","wire"]],["SYNTHESIZED_WIRE_17",[[52,0],[52,24]],[[52,5],[52,24]],["dff_9"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\CYP1401\\encoder.v",[[[[["noise_filter",[[20,0],[23,2]],[[20,7],[20,19]],[],["module"]],[[["clk",[[25,6],[25,9]],[[25,6],[25,9]],["noise_filter"],["port"]],["ch",[[22,5],[22,7]],[[22,5],[22,7]],["noise_filter"],["port","clk"]],["ch_flt",[[22,8],[22,14]],[[22,8],[22,14]],["noise_filter"],["port","ch"]],["ch",[[26,6],[26,8]],[[26,6],[26,8]],["noise_filter"],["port"]],["ch_flt",[[27,7],[27,13]],[[27,7],[27,13]],["noise_filter"],["port"]],["ch_buf",[[28,0],[28,10]],[[28,4],[28,10]],["noise_filter"],["variable","reg"]],["dff1",[[35,0],[35,8]],[[35,4],[35,8]],["noise_filter"],["variable","reg"]],["dff2",[[35,0],[35,13]],[[35,9],[35,13]],["noise_filter"],["variable","dff1"]],["dff3",[[35,0],[35,18]],[[35,14],[35,18]],["noise_filter"],["variable","dff2"]],["dff4",[[35,0],[35,23]],[[35,19],[35,23]],["noise_filter"],["variable","dff3"]],["dffj",[[36,0],[36,9]],[[36,5],[36,9]],["noise_filter"],["variable","wire"]],["dffk",[[36,0],[36,14]],[[36,10],[36,14]],["noise_filter"],["variable","dffj"]],["ch_flt",[[37,0],[37,10]],[[37,4],[37,10]],["noise_filter"],["variable","reg"]]]]],[["encoder",[[78,0],[93,2]],[[78,7],[78,14]],[],["module"]],[[["clk80m",[[96,24],[96,30]],[[96,24],[96,30]],["encoder"],["port"]],["resetn",[[81,3],[81,9]],[[81,3],[81,9]],["encoder"],["port","clk80m"]],["enc_rstn",[[82,3],[82,11]],[[82,3],[82,11]],["encoder"],["port","resetn"]],["enca",[[83,3],[83,7]],[[83,3],[83,7]],["encoder"],["port","enc_rstn"]],["encb",[[84,3],[84,7]],[[84,3],[84,7]],["encoder"],["port","enca"]],["encx",[[85,3],[85,7]],[[85,3],[85,7]],["encoder"],["port","encb"]],["encoder_position_out",[[87,3],[87,23]],[[87,3],[87,23]],["encoder"],["port","encx"]],["enc_udn",[[88,3],[88,10]],[[88,3],[88,10]],["encoder"],["port","encoder_position_out"]],["enc_cas",[[89,3],[89,10]],[[89,3],[89,10]],["encoder"],["port","enc_udn"]],["count_enable",[[90,3],[90,15]],[[90,3],[90,15]],["encoder"],["port","enc_cas"]],["count_direction",[[91,3],[91,18]],[[91,3],[91,18]],["encoder"],["port","count_enable"]],["clk160m",[[92,3],[92,10]],[[92,3],[92,10]],["encoder"],["port","count_direction"]],["resetn",[[97,24],[97,30]],[[97,24],[97,30]],["encoder"],["port"]],["enc_rstn",[[98,24],[98,32]],[[98,24],[98,32]],["encoder"],["port"]],["enca",[[99,24],[99,28]],[[99,24],[99,28]],["encoder"],["port"]],["encb",[[100,24],[100,28]],[[100,24],[100,28]],["encoder"],["port"]],["encx",[[101,24],[101,28]],[[101,24],[101,28]],["encoder"],["port"]],["clk160m",[[102,24],[102,31]],[[102,24],[102,31]],["encoder"],["port"]],["encoder_position_out",[[104,25],[104,52]],[[104,32],[104,52]],["encoder"],["port"]],["enc_udn",[[105,25],[105,32]],[[105,25],[105,32]],["encoder"],["port"]],["enc_cas",[[106,25],[106,32]],[[106,25],[106,32]],["encoder"],["port"]],["count_enable",[[108,25],[108,37]],[[108,25],[108,37]],["encoder"],["port"]],["count_direction",[[109,25],[109,40]],[[109,25],[109,40]],["encoder"],["port"]],["enc_udn",[[111,0],[111,11]],[[111,4],[111,11]],["encoder"],["variable","reg"]],["enca_flt_delayed",[[112,0],[112,20]],[[112,4],[112,20]],["encoder"],["variable","reg"]],["encb_flt_delayed",[[112,0],[112,38]],[[112,22],[112,38]],["encoder"],["variable","enca_flt_delayed"]],["enca_flt",[[114,0],[114,13]],[[114,5],[114,13]],["encoder"],["variable","wire"]],["encb_flt",[[114,0],[114,22]],[[114,14],[114,22]],["encoder"],["variable","enca_flt"]],["encx_flt",[[114,0],[114,31]],[[114,23],[114,31]],["encoder"],["variable","encb_flt"]],["enc_cas",[[115,0],[115,12]],[[115,5],[115,12]],["encoder"],["variable","wire"]],["e1",[[119,0],[119,58]],[[119,13],[119,15]],["encoder"],["instance","noise_filter"]],["e2",[[120,0],[120,58]],[[120,13],[120,15]],["encoder"],["instance","noise_filter"]],["enca_flt_buf",[[121,0],[121,16]],[[121,4],[121,16]],["encoder"],["variable","reg"]],["encb_flt_buf",[[121,0],[121,29]],[[121,17],[121,29]],["encoder"],["variable","enca_flt_buf"]],["count_enable",[[132,0],[132,16]],[[132,4],[132,16]],["encoder"],["variable","reg"]],["count_direction",[[132,0],[132,32]],[[132,17],[132,32]],["encoder"],["variable","count_enable"]],["encoder_position_out",[[134,0],[134,31]],[[134,11],[134,31]],["encoder"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\CYP1401\\GSSL_RX_Receiver.v",[[[[["GSSL_RX_Receiver",[[0,0],[30,3]],[[0,7],[0,23]],[],["module"]],[[["GSSL_RXCLK",[[32,9],[32,19]],[[32,9],[32,19]],["GSSL_RX_Receiver"],["port"]],["rst_in",[[4,2],[4,8]],[[4,2],[4,8]],["GSSL_RX_Receiver"],["port","GSSL_RXCLK"]],["CHS_CTRL",[[5,2],[5,10]],[[5,2],[5,10]],["GSSL_RX_Receiver"],["port","rst_in"]],["decode_k",[[7,2],[7,10]],[[7,2],[7,10]],["GSSL_RX_Receiver"],["port","CHS_CTRL"]],["decode_data",[[8,2],[8,13]],[[8,2],[8,13]],["GSSL_RX_Receiver"],["port","decode_k"]],["rx_dpram_data",[[11,2],[11,15]],[[11,2],[11,15]],["GSSL_RX_Receiver"],["port","decode_data"]],["rx_dpram_waddress",[[12,2],[12,19]],[[12,2],[12,19]],["GSSL_RX_Receiver"],["port","rx_dpram_data"]],["rx_dpram_wr",[[13,2],[13,13]],[[13,2],[13,13]],["GSSL_RX_Receiver"],["port","rx_dpram_waddress"]],["rx_frame_head_data",[[15,2],[15,20]],[[15,2],[15,20]],["GSSL_RX_Receiver"],["port","rx_dpram_wr"]],["rx_atc_status_data",[[16,2],[16,20]],[[16,2],[16,20]],["GSSL_RX_Receiver"],["port","rx_frame_head_data"]],["rx_ttc_trigger",[[18,2],[18,16]],[[18,2],[18,16]],["GSSL_RX_Receiver"],["port","rx_atc_status_data"]],["rx_atc_trigger",[[19,2],[19,16]],[[19,2],[19,16]],["GSSL_RX_Receiver"],["port","rx_ttc_trigger"]],["rx_frame_busy",[[21,2],[21,15]],[[21,2],[21,15]],["GSSL_RX_Receiver"],["port","rx_atc_trigger"]],["rx_frame_done",[[22,2],[22,15]],[[22,2],[22,15]],["GSSL_RX_Receiver"],["port","rx_frame_busy"]],["rx_frame_len_err",[[24,2],[24,18]],[[24,2],[24,18]],["GSSL_RX_Receiver"],["port","rx_frame_done"]],["rx_frame_chs_err",[[25,2],[25,18]],[[25,2],[25,18]],["GSSL_RX_Receiver"],["port","rx_frame_len_err"]],["rx_frame_scd_err",[[26,2],[26,18]],[[26,2],[26,18]],["GSSL_RX_Receiver"],["port","rx_frame_chs_err"]],["rx_state_debug",[[29,2],[29,16]],[[29,2],[29,16]],["GSSL_RX_Receiver"],["port","rx_frame_scd_err"]],["rst_in",[[33,9],[33,15]],[[33,9],[33,15]],["GSSL_RX_Receiver"],["port"]],["CHS_CTRL",[[34,9],[34,17]],[[34,9],[34,17]],["GSSL_RX_Receiver"],["port"]],["decode_k",[[36,9],[36,17]],[[36,9],[36,17]],["GSSL_RX_Receiver"],["port"]],["decode_data",[[37,7],[37,24]],[[37,13],[37,24]],["GSSL_RX_Receiver"],["port"]],["rx_dpram_data",[[39,8],[39,28]],[[39,15],[39,28]],["GSSL_RX_Receiver"],["port"]],["rx_dpram_waddress",[[40,8],[40,31]],[[40,14],[40,31]],["GSSL_RX_Receiver"],["port"]],["rx_dpram_wr",[[41,10],[41,21]],[[41,10],[41,21]],["GSSL_RX_Receiver"],["port"]],["rx_frame_head_data",[[43,8],[43,33]],[[43,15],[43,33]],["GSSL_RX_Receiver"],["port"]],["rx_atc_status_data",[[44,8],[44,32]],[[44,14],[44,32]],["GSSL_RX_Receiver"],["port"]],["rx_ttc_trigger",[[46,10],[46,24]],[[46,10],[46,24]],["GSSL_RX_Receiver"],["port"]],["rx_atc_trigger",[[47,10],[47,24]],[[47,10],[47,24]],["GSSL_RX_Receiver"],["port"]],["rx_frame_busy",[[49,10],[49,23]],[[49,10],[49,23]],["GSSL_RX_Receiver"],["port"]],["rx_frame_done",[[50,10],[50,23]],[[50,10],[50,23]],["GSSL_RX_Receiver"],["port"]],["rx_frame_len_err",[[52,10],[52,26]],[[52,10],[52,26]],["GSSL_RX_Receiver"],["port"]],["rx_frame_chs_err",[[53,10],[53,26]],[[53,10],[53,26]],["GSSL_RX_Receiver"],["port"]],["rx_frame_scd_err",[[54,10],[54,26]],[[54,10],[54,26]],["GSSL_RX_Receiver"],["port"]],["rx_state_debug",[[56,8],[56,28]],[[56,14],[56,28]],["GSSL_RX_Receiver"],["port"]],["rx_dpram_data",[[58,1],[58,26]],[[58,13],[58,26]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_dpram_waddress",[[59,1],[59,29]],[[59,12],[59,29]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_dpram_wr",[[60,1],[60,19]],[[60,8],[60,19]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_dpram_wr_b",[[60,1],[61,18]],[[61,5],[61,18]],["GSSL_RX_Receiver"],["variable","rx_dpram_wr"]],["rx_frame_head_data",[[63,1],[63,31]],[[63,13],[63,31]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_atc_status_data",[[64,1],[64,30]],[[64,12],[64,30]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_ttc_trigger",[[66,1],[66,22]],[[66,8],[66,22]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_atc_trigger",[[67,1],[67,22]],[[67,8],[67,22]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_frame_busy",[[69,1],[69,21]],[[69,8],[69,21]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_frame_done",[[70,1],[70,21]],[[70,8],[70,21]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_frame_len_err",[[72,1],[72,24]],[[72,8],[72,24]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_frame_chs_err",[[73,1],[73,24]],[[73,8],[73,24]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_frame_scd_err",[[74,1],[74,24]],[[74,8],[74,24]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_state",[[76,1],[76,20]],[[76,12],[76,20]],["GSSL_RX_Receiver"],["variable","reg"]],["next_state",[[77,1],[77,22]],[[77,12],[77,22]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_word_reg",[[79,1],[79,24]],[[79,13],[79,24]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_byte_chs",[[80,1],[80,23]],[[80,12],[80,23]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_byte_chs_n",[[81,1],[81,25]],[[81,12],[81,25]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_frame_head_flag",[[82,1],[82,26]],[[82,8],[82,26]],["GSSL_RX_Receiver"],["variable","reg"]],["rx_word_counter",[[83,1],[83,27]],[[83,12],[83,27]],["GSSL_RX_Receiver"],["variable","reg"]],["SOF",[[85,1],[85,30]],[[85,11],[85,14]],["GSSL_RX_Receiver"],["parameter"]],["EOF",[[86,1],[86,30]],[[86,11],[86,14]],["GSSL_RX_Receiver"],["parameter"]],["TTC",[[87,1],[87,30]],[[87,11],[87,14]],["GSSL_RX_Receiver"],["parameter"]],["SYNC",[[88,1],[88,30]],[[88,11],[88,15]],["GSSL_RX_Receiver"],["parameter"]],["ATC",[[89,1],[89,30]],[[89,11],[89,14]],["GSSL_RX_Receiver"],["parameter"]],["RX_IDLE",[[91,1],[91,27]],[[91,11],[91,18]],["GSSL_RX_Receiver"],["parameter"]],["RX_STATUS",[[92,1],[92,28]],[[92,11],[92,20]],["GSSL_RX_Receiver"],["parameter"]],["RX_BYTE_0",[[93,1],[93,28]],[[93,11],[93,20]],["GSSL_RX_Receiver"],["parameter"]],["RX_BYTE_1",[[94,1],[94,28]],[[94,11],[94,20]],["GSSL_RX_Receiver"],["parameter"]],["RX_BYTE_2",[[95,1],[95,28]],[[95,11],[95,20]],["GSSL_RX_Receiver"],["parameter"]],["RX_BYTE_3",[[96,1],[96,28]],[[96,11],[96,20]],["GSSL_RX_Receiver"],["parameter"]],["RX_BYTE_CHS",[[97,1],[97,30]],[[97,11],[97,22]],["GSSL_RX_Receiver"],["parameter"]],["RX_SYNC",[[98,1],[98,27]],[[98,11],[98,18]],["GSSL_RX_Receiver"],["parameter"]],["RX_EOF",[[99,1],[99,26]],[[99,11],[99,17]],["GSSL_RX_Receiver"],["parameter"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\CYP1401\\GSSL_TX_Transmitter.v",[[[[["GSSL_TX_Transmitter",[[0,0],[27,3]],[[0,7],[0,26]],[],["module"]],[[["GSSL_REFCLK",[[29,9],[29,20]],[[29,9],[29,20]],["GSSL_TX_Transmitter"],["port"]],["rst_in",[[4,2],[4,8]],[[4,2],[4,8]],["GSSL_TX_Transmitter"],["port","GSSL_REFCLK"]],["CHS_CTRL",[[5,2],[5,10]],[[5,2],[5,10]],["GSSL_TX_Transmitter"],["port","rst_in"]],["tx_ttc_trigger",[[7,2],[7,16]],[[7,2],[7,16]],["GSSL_TX_Transmitter"],["port","CHS_CTRL"]],["tx_atc_trigger",[[8,2],[8,16]],[[8,2],[8,16]],["GSSL_TX_Transmitter"],["port","tx_ttc_trigger"]],["tx_data_trigger",[[9,2],[9,17]],[[9,2],[9,17]],["GSSL_TX_Transmitter"],["port","tx_atc_trigger"]],["tx_frame_head_data",[[11,2],[11,20]],[[11,2],[11,20]],["GSSL_TX_Transmitter"],["port","tx_data_trigger"]],["tx_dpram_q",[[12,2],[12,12]],[[12,2],[12,12]],["GSSL_TX_Transmitter"],["port","tx_frame_head_data"]],["tx_atc_status_data",[[13,2],[13,20]],[[13,2],[13,20]],["GSSL_TX_Transmitter"],["port","tx_dpram_q"]],["tx_dpram_raddress",[[16,2],[16,19]],[[16,2],[16,19]],["GSSL_TX_Transmitter"],["port","tx_atc_status_data"]],["encode_k",[[18,2],[18,10]],[[18,2],[18,10]],["GSSL_TX_Transmitter"],["port","tx_dpram_raddress"]],["encode_data",[[19,2],[19,13]],[[19,2],[19,13]],["GSSL_TX_Transmitter"],["port","encode_k"]],["tx_frame_busy",[[21,2],[21,15]],[[21,2],[21,15]],["GSSL_TX_Transmitter"],["port","encode_data"]],["tx_frame_done",[[22,2],[22,15]],[[22,2],[22,15]],["GSSL_TX_Transmitter"],["port","tx_frame_busy"]],["tx_dpram_rd",[[23,2],[23,13]],[[23,2],[23,13]],["GSSL_TX_Transmitter"],["port","tx_frame_done"]],["tx_state_debug",[[26,2],[26,16]],[[26,2],[26,16]],["GSSL_TX_Transmitter"],["port","tx_dpram_rd"]],["rst_in",[[30,9],[30,15]],[[30,9],[30,15]],["GSSL_TX_Transmitter"],["port"]],["CHS_CTRL",[[31,9],[31,17]],[[31,9],[31,17]],["GSSL_TX_Transmitter"],["port"]],["tx_ttc_trigger",[[32,9],[32,23]],[[32,9],[32,23]],["GSSL_TX_Transmitter"],["port"]],["tx_atc_trigger",[[33,9],[33,23]],[[33,9],[33,23]],["GSSL_TX_Transmitter"],["port"]],["tx_data_trigger",[[34,9],[34,24]],[[34,9],[34,24]],["GSSL_TX_Transmitter"],["port"]],["tx_frame_head_data",[[35,7],[35,32]],[[35,14],[35,32]],["GSSL_TX_Transmitter"],["port"]],["tx_dpram_q",[[36,7],[36,24]],[[36,14],[36,24]],["GSSL_TX_Transmitter"],["port"]],["tx_atc_status_data",[[37,7],[37,31]],[[37,13],[37,31]],["GSSL_TX_Transmitter"],["port"]],["tx_dpram_raddress",[[39,8],[39,31]],[[39,14],[39,31]],["GSSL_TX_Transmitter"],["port"]],["encode_k",[[40,10],[40,18]],[[40,10],[40,18]],["GSSL_TX_Transmitter"],["port"]],["encode_data",[[41,8],[41,25]],[[41,14],[41,25]],["GSSL_TX_Transmitter"],["port"]],["tx_frame_busy",[[42,10],[42,23]],[[42,10],[42,23]],["GSSL_TX_Transmitter"],["port"]],["tx_frame_done",[[43,10],[43,23]],[[43,10],[43,23]],["GSSL_TX_Transmitter"],["port"]],["tx_dpram_rd",[[44,10],[44,21]],[[44,10],[44,21]],["GSSL_TX_Transmitter"],["port"]],["tx_state_debug",[[46,8],[46,28]],[[46,14],[46,28]],["GSSL_TX_Transmitter"],["port"]],["tx_dpram_raddress",[[48,1],[48,29]],[[48,12],[48,29]],["GSSL_TX_Transmitter"],["variable","reg"]],["encode_k",[[49,1],[49,16]],[[49,8],[49,16]],["GSSL_TX_Transmitter"],["variable","reg"]],["encode_data",[[50,1],[50,23]],[[50,12],[50,23]],["GSSL_TX_Transmitter"],["variable","reg"]],["tx_frame_busy",[[51,1],[51,21]],[[51,8],[51,21]],["GSSL_TX_Transmitter"],["variable","reg"]],["tx_frame_done",[[52,1],[52,21]],[[52,8],[52,21]],["GSSL_TX_Transmitter"],["variable","reg"]],["tx_dpram_rd",[[53,1],[53,19]],[[53,8],[53,19]],["GSSL_TX_Transmitter"],["variable","reg"]],["tx_state",[[55,1],[55,20]],[[55,12],[55,20]],["GSSL_TX_Transmitter"],["variable","reg"]],["next_state",[[56,1],[56,22]],[[56,12],[56,22]],["GSSL_TX_Transmitter"],["variable","reg"]],["tx_word_reg",[[57,1],[57,24]],[[57,13],[57,24]],["GSSL_TX_Transmitter"],["variable","reg"]],["tx_byte_chs",[[58,1],[58,23]],[[58,12],[58,23]],["GSSL_TX_Transmitter"],["variable","reg"]],["tx_byte_chs_n",[[59,1],[59,25]],[[59,12],[59,25]],["GSSL_TX_Transmitter"],["variable","reg"]],["tx_word_counter",[[60,1],[60,27]],[[60,12],[60,27]],["GSSL_TX_Transmitter"],["variable","reg"]],["SOF",[[62,1],[62,30]],[[62,11],[62,14]],["GSSL_TX_Transmitter"],["parameter"]],["EOF",[[63,1],[63,30]],[[63,11],[63,14]],["GSSL_TX_Transmitter"],["parameter"]],["TTC",[[64,1],[64,30]],[[64,11],[64,14]],["GSSL_TX_Transmitter"],["parameter"]],["SYNC",[[65,1],[65,30]],[[65,11],[65,15]],["GSSL_TX_Transmitter"],["parameter"]],["ATC",[[66,1],[66,30]],[[66,11],[66,14]],["GSSL_TX_Transmitter"],["parameter"]],["TX_IDLE",[[68,1],[68,27]],[[68,11],[68,18]],["GSSL_TX_Transmitter"],["parameter"]],["TX_TTC",[[69,1],[69,26]],[[69,11],[69,17]],["GSSL_TX_Transmitter"],["parameter"]],["TX_ATC",[[70,1],[70,26]],[[70,11],[70,17]],["GSSL_TX_Transmitter"],["parameter"]],["TX_STATUS",[[71,1],[71,28]],[[71,11],[71,20]],["GSSL_TX_Transmitter"],["parameter"]],["TX_SOF",[[72,1],[72,26]],[[72,11],[72,17]],["GSSL_TX_Transmitter"],["parameter"]],["TX_BYTE_0",[[73,1],[73,28]],[[73,11],[73,20]],["GSSL_TX_Transmitter"],["parameter"]],["TX_BYTE_1",[[74,1],[74,28]],[[74,11],[74,20]],["GSSL_TX_Transmitter"],["parameter"]],["TX_BYTE_2",[[75,1],[75,28]],[[75,11],[75,20]],["GSSL_TX_Transmitter"],["parameter"]],["TX_BYTE_3",[[76,1],[76,28]],[[76,11],[76,20]],["GSSL_TX_Transmitter"],["parameter"]],["TX_BYTE_CHS",[[77,1],[77,30]],[[77,11],[77,22]],["GSSL_TX_Transmitter"],["parameter"]],["TX_SYNC",[[78,1],[78,27]],[[78,11],[78,18]],["GSSL_TX_Transmitter"],["parameter"]],["TX_EOF",[[79,1],[79,26]],[[79,11],[79,17]],["GSSL_TX_Transmitter"],["parameter"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\CYP1401\\gtp_rx.v",[[[[["gtp_rx",[[20,0],[38,3]],[[20,7],[20,13]],[],["module"]],[[["log_clk",[[21,2],[21,47]],[[21,40],[21,47]],["gtp_rx"],["port","wire"]],["log_rst_q",[[22,2],[22,51]],[[22,42],[22,51]],["gtp_rx"],["port","wire"]],["m_axi_rx_tdata",[[24,2],[24,56]],[[24,42],[24,56]],["gtp_rx"],["port","wire"]],["m_axi_rx_tvalid",[[25,2],[25,57]],[[25,42],[25,57]],["gtp_rx"],["port","wire"]],["m_axi_rx_tlast",[[26,2],[26,56]],[[26,42],[26,56]],["gtp_rx"],["port","wire"]],["gtp_rx_done",[[28,2],[28,53]],[[28,42],[28,53]],["gtp_rx"],["port","reg"]],["gtp_rx_trigger",[[29,2],[29,56]],[[29,42],[29,56]],["gtp_rx"],["port","reg"]],["packet_data_addr",[[31,2],[31,58]],[[31,42],[31,58]],["gtp_rx"],["port","reg"]],["packet_data_wr",[[32,2],[32,56]],[[32,42],[32,56]],["gtp_rx"],["port","wire"]],["gtx_id",[[34,2],[34,48]],[[34,42],[34,48]],["gtp_rx"],["port","wire"]],["gtx_rd_id",[[35,2],[35,51]],[[35,42],[35,51]],["gtp_rx"],["port","reg"]],["gtx_id_error",[[36,2],[36,54]],[[36,42],[36,54]],["gtp_rx"],["port","reg"]],["packet_data_head",[[37,2],[37,58]],[[37,42],[37,58]],["gtp_rx"],["port","reg"]],["IDLE",[[40,0],[40,34]],[[40,12],[40,16]],["gtp_rx"],["localparam"]],["RX_GTXID",[[41,0],[41,34]],[[41,12],[41,20]],["gtp_rx"],["localparam"]],["RX_HEAD",[[42,0],[42,34]],[[42,12],[42,19]],["gtp_rx"],["localparam"]],["RX_DATA",[[43,0],[43,34]],[[43,12],[43,19]],["gtp_rx"],["localparam"]],["RX_TRIGGER",[[44,0],[44,34]],[[44,12],[44,22]],["gtp_rx"],["localparam"]],["current_state",[[46,0],[46,22]],[[46,9],[46,22]],["gtp_rx"],["variable","reg"]],["next_state",[[47,0],[47,19]],[[47,9],[47,19]],["gtp_rx"],["variable","reg"]],["rec_data_num",[[48,0],[48,21]],[[48,9],[48,21]],["gtp_rx"],["variable","reg"]],["crc_rddata",[[49,0],[49,20]],[[49,10],[49,20]],["gtp_rx"],["variable","reg"]],["crc_data",[[50,0],[50,18]],[[50,10],[50,18]],["gtp_rx"],["variable","reg"]],["store_length",[[53,0],[53,21]],[[53,9],[53,21]],["gtp_rx"],["variable","reg"]],["store_head",[[54,0],[54,19]],[[54,9],[54,19]],["gtp_rx"],["variable","reg"]],["packet_data_wr_temp",[[56,0],[56,23]],[[56,4],[56,23]],["gtp_rx"],["variable","reg"]],["rec_data_tcnt",[[134,0],[134,24]],[[134,11],[134,24]],["gtp_rx"],["variable","wire"]]],null,[[["nextCRC32_D32",[[218,1],[218,31]],[[218,17],[218,30]],["gtp_rx"],["function"]],[]]]]]]],null,0]],["d:\\SCALA\\SRIO\\CYP1401\\gtp_tx.v",[[[[["gtp_tx",[[20,0],[39,2]],[[20,7],[20,13]],[],["module"]],[[["log_rst_q",[[21,1],[21,47]],[[21,38],[21,47]],["gtp_tx"],["port","wire"]],["log_clk",[[22,1],[22,45]],[[22,38],[22,45]],["gtp_tx"],["port","wire"]],["s_axi_tx_tdata",[[24,1],[24,54]],[[24,40],[24,54]],["gtp_tx"],["port","reg"]],["s_axi_tx_tkeep",[[25,1],[25,54]],[[25,40],[25,54]],["gtp_tx"],["port","wire"]],["s_axi_tx_tlast",[[26,1],[26,53]],[[26,39],[26,53]],["gtp_tx"],["port","wire"]],["s_axi_tx_tvalid",[[27,1],[27,54]],[[27,39],[27,54]],["gtp_tx"],["port","wire"]],["s_axi_tx_tready",[[28,1],[28,53]],[[28,38],[28,53]],["gtp_tx"],["port","wire"]],["tx_packet_gtxid",[[30,1],[30,57]],[[30,42],[30,57]],["gtp_tx"],["port","wire"]],["tx_packet_head",[[31,2],[31,56]],[[31,42],[31,56]],["gtp_tx"],["port","wire"]],["tx_packet_req",[[32,1],[32,55]],[[32,42],[32,55]],["gtp_tx"],["port","wire"]],["tx_packet_trigger",[[33,1],[33,59]],[[33,42],[33,59]],["gtp_tx"],["port","wire"]],["crc_data",[[34,1],[34,50]],[[34,42],[34,50]],["gtp_tx"],["port","reg"]],["tx_packet_addra",[[36,2],[36,58]],[[36,43],[36,58]],["gtp_tx"],["port","wire"]],["tx_packet_data",[[37,2],[37,57]],[[37,43],[37,57]],["gtp_tx"],["port","wire"]],["tx_packet_rden",[[38,2],[38,57]],[[38,43],[38,57]],["gtp_tx"],["port","wire"]],["IDLE",[[46,1],[46,44]],[[46,12],[46,16]],["gtp_tx"],["localparam"]],["TX_HEAD",[[47,1],[47,44]],[[47,12],[47,19]],["gtp_tx"],["localparam"]],["TX_GTXID",[[48,1],[48,44]],[[48,12],[48,20]],["gtp_tx"],["localparam"]],["TX_LENGTH",[[49,1],[49,44]],[[49,12],[49,21]],["gtp_tx"],["localparam"]],["TX_DATA",[[50,1],[50,44]],[[50,12],[50,19]],["gtp_tx"],["localparam"]],["TX_CHECK",[[53,1],[53,44]],[[53,13],[53,21]],["gtp_tx"],["localparam"]],["TX_END",[[54,1],[54,44]],[[54,13],[54,19]],["gtp_tx"],["localparam"]],["TX_TRIGGER",[[55,1],[55,44]],[[55,13],[55,23]],["gtp_tx"],["localparam"]],["TX_TRIGGER_END",[[56,1],[56,44]],[[56,13],[56,27]],["gtp_tx"],["localparam"]],["current_state",[[58,1],[58,23]],[[58,10],[58,23]],["gtp_tx"],["variable","reg"]],["next_state",[[59,1],[59,20]],[[59,10],[59,20]],["gtp_tx"],["variable","reg"]],["ireq_advance_condition",[[61,1],[61,66]],[[61,6],[61,28]],["gtp_tx"],["variable","wire"]],["current_beat_cnt",[[63,1],[63,29]],[[63,13],[63,29]],["gtp_tx"],["variable","reg"]],["tx_byte_cnt",[[113,0],[113,21]],[[113,10],[113,21]],["gtp_tx"],["variable","wire"]],["tx_addr_temp",[[153,0],[153,21]],[[153,9],[153,21]],["gtp_tx"],["variable","reg"]]],null,[[["nextCRC32_D32",[[185,1],[185,31]],[[185,17],[185,30]],["gtp_tx"],["function"]],[]]]]]]],null,0]],["d:\\SCALA\\SRIO\\gtp_tx.v",[[[[["gtp_tx",[[6,0],[22,2]],[[6,7],[6,13]],[],["module"]],[[["log_rst_q",[[7,2],[7,31]],[[7,22],[7,31]],["gtp_tx"],["port","input"]],["log_clk",[[8,2],[8,29]],[[8,22],[8,29]],["gtp_tx"],["port","input"]],["s_axi_tx_tdata",[[9,2],[9,36]],[[9,22],[9,36]],["gtp_tx"],["port","output"]],["s_axi_tx_tkeep",[[10,2],[10,36]],[[10,22],[10,36]],["gtp_tx"],["port","output"]],["s_axi_tx_tlast",[[11,2],[11,36]],[[11,22],[11,36]],["gtp_tx"],["port","output"]],["s_axi_tx_tvalid",[[12,2],[12,37]],[[12,22],[12,37]],["gtp_tx"],["port","output"]],["s_axi_tx_tready",[[13,2],[13,37]],[[13,22],[13,37]],["gtp_tx"],["port","input"]],["tx_packet_gtxid",[[14,2],[14,37]],[[14,22],[14,37]],["gtp_tx"],["port","input"]],["tx_packet_head",[[15,2],[15,36]],[[15,22],[15,36]],["gtp_tx"],["port","input"]],["tx_packet_req",[[16,2],[16,35]],[[16,22],[16,35]],["gtp_tx"],["port","input"]],["tx_packet_trigger",[[17,2],[17,39]],[[17,22],[17,39]],["gtp_tx"],["port","input"]],["crc_data",[[18,2],[18,30]],[[18,22],[18,30]],["gtp_tx"],["port","output"]],["tx_packet_addra",[[19,2],[19,37]],[[19,22],[19,37]],["gtp_tx"],["port","output"]],["tx_packet_data",[[20,2],[20,36]],[[20,22],[20,36]],["gtp_tx"],["port","input"]],["tx_packet_rden",[[21,2],[21,36]],[[21,22],[21,36]],["gtp_tx"],["port","output"]],["INIT",[[23,2],[23,25]],[[23,13],[23,17]],["gtp_tx"],["localparam"]],["UPDATE",[[24,2],[24,27]],[[24,13],[24,19]],["gtp_tx"],["localparam"]],["BOOT",[[25,2],[25,25]],[[25,13],[25,17]],["gtp_tx"],["localparam"]],["Wait_Start",[[26,2],[26,31]],[[26,13],[26,23]],["gtp_tx"],["localparam"]],["Send_Head",[[27,2],[27,30]],[[27,13],[27,22]],["gtp_tx"],["localparam"]],["Send_Id",[[28,2],[28,28]],[[28,13],[28,20]],["gtp_tx"],["localparam"]],["Send_Length",[[29,2],[29,32]],[[29,13],[29,24]],["gtp_tx"],["localparam"]],["Send_Data",[[30,2],[30,30]],[[30,13],[30,22]],["gtp_tx"],["localparam"]],["Send_Crc",[[31,2],[31,29]],[[31,13],[31,21]],["gtp_tx"],["localparam"]],["Send_End",[[32,2],[32,29]],[[32,13],[32,21]],["gtp_tx"],["localparam"]],["tx_area_crc32_io_cmd_payload_mode",[[34,2],[34,55]],[[34,22],[34,55]],["gtp_tx"],["variable","reg"]],["tx_area_crc32_io_crc",[[35,2],[35,42]],[[35,22],[35,42]],["gtp_tx"],["variable","wire"]],["tx_area_crc32_io_nextcrc",[[36,2],[36,46]],[[36,22],[36,46]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_push_ready",[[37,2],[37,54]],[[37,22],[37,54]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_pop_valid",[[38,2],[38,53]],[[38,22],[38,53]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_pop_payload",[[39,2],[39,55]],[[39,22],[39,55]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_occupancy",[[40,2],[40,53]],[[40,22],[40,53]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_availability",[[41,2],[41,56]],[[41,22],[41,56]],["gtp_tx"],["variable","wire"]],["_zz_when_gtp_tx_l95",[[42,2],[42,41]],[[42,22],[42,41]],["gtp_tx"],["variable","wire"]],["tx_area_valid",[[43,2],[43,35]],[[43,22],[43,35]],["gtp_tx"],["variable","reg"]],["tx_area_last",[[44,2],[44,34]],[[44,22],[44,34]],["gtp_tx"],["variable","reg"]],["tx_area_data",[[45,2],[45,34]],[[45,22],[45,34]],["gtp_tx"],["variable","reg"]],["tx_area_rd_addr",[[46,2],[46,37]],[[46,22],[46,37]],["gtp_tx"],["variable","reg"]],["tx_area_rd_rden",[[47,2],[47,37]],[[47,22],[47,37]],["gtp_tx"],["variable","reg"]],["tx_area_length",[[48,2],[48,36]],[[48,22],[48,36]],["gtp_tx"],["variable","reg"]],["tx_area_mode",[[49,2],[49,34]],[[49,22],[49,34]],["gtp_tx"],["variable","reg"]],["when_gtp_tx_l41",[[50,2],[50,37]],[[50,22],[50,37]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_wantExit",[[51,2],[51,42]],[[51,22],[51,42]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_wantStart",[[52,2],[52,43]],[[52,22],[52,43]],["gtp_tx"],["variable","reg"]],["tx_area_fsm_wantKill",[[53,2],[53,42]],[[53,22],[53,42]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_stateReg",[[54,2],[54,42]],[[54,22],[54,42]],["gtp_tx"],["variable","reg"]],["tx_area_fsm_stateNext",[[55,2],[55,43]],[[55,22],[55,43]],["gtp_tx"],["variable","reg"]],["when_gtp_tx_l70",[[56,2],[56,37]],[[56,22],[56,37]],["gtp_tx"],["variable","wire"]],["when_gtp_tx_l73",[[57,2],[57,37]],[[57,22],[57,37]],["gtp_tx"],["variable","wire"]],["when_gtp_tx_l95",[[58,2],[58,37]],[[58,22],[58,37]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_stateReg_string",[[60,2],[60,40]],[[60,13],[60,40]],["gtp_tx"],["variable","reg"]],["tx_area_fsm_stateNext_string",[[61,2],[61,41]],[[61,13],[61,41]],["gtp_tx"],["variable","reg"]],["tx_area_crc32",[[66,2],[74,3]],[[66,19],[66,32]],["gtp_tx"],["instance","CRCCombinational"]],["tx_area_streamfifo",[[75,2],[87,3]],[[75,13],[75,31]],["gtp_tx"],["instance","StreamFifo"]]]]],[["StreamFifo",[[272,0],[284,2]],[[272,7],[272,17]],[],["module"]],[[["io_push_valid",[[273,2],[273,35]],[[273,22],[273,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[274,2],[274,35]],[[274,22],[274,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[275,2],[275,37]],[[275,22],[275,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[276,2],[276,34]],[[276,22],[276,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[277,2],[277,34]],[[277,22],[277,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[278,2],[278,36]],[[278,22],[278,36]],["StreamFifo"],["port","output"]],["io_flush",[[279,2],[279,30]],[[279,22],[279,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[280,2],[280,34]],[[280,22],[280,34]],["StreamFifo"],["port","output"]],["io_availability",[[281,2],[281,37]],[[281,22],[281,37]],["StreamFifo"],["port","output"]],["log_clk",[[282,2],[282,29]],[[282,22],[282,29]],["StreamFifo"],["port","input"]],["log_rst_q",[[283,2],[283,31]],[[283,22],[283,31]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[286,2],[286,41]],[[286,22],[286,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[287,2],[287,49]],[[287,22],[287,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[288,2],[288,51]],[[288,22],[288,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[289,2],[289,48]],[[289,22],[289,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[290,2],[290,50]],[[290,22],[290,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[291,2],[291,40]],[[291,22],[291,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[292,2],[292,40]],[[292,22],[292,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[293,2],[293,41]],[[293,22],[293,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[294,2],[294,27]],[[294,22],[294,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[295,2],[295,49]],[[295,22],[295,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[296,2],[296,45]],[[296,22],[296,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[297,2],[297,45]],[[297,22],[297,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[298,2],[298,41]],[[298,22],[298,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[299,2],[299,53]],[[299,22],[299,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[300,2],[300,48]],[[300,22],[300,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[301,2],[301,48]],[[301,22],[301,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[302,2],[302,44]],[[302,22],[302,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[303,2],[303,44]],[[303,22],[303,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[304,2],[304,40]],[[304,22],[304,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[305,2],[305,52]],[[305,22],[305,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[306,2],[306,47]],[[306,22],[306,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[307,2],[307,36]],[[307,22],[307,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[308,2],[308,43]],[[308,22],[308,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[309,2],[309,35]],[[309,22],[309,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[310,2],[310,35]],[[310,22],[310,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[311,2],[311,33]],[[311,22],[311,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[312,2],[312,32]],[[312,22],[312,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[313,2],[313,38]],[[313,22],[313,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l946",[[314,2],[314,38]],[[314,22],[314,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[315,2],[315,34]],[[315,22],[315,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[316,28],[316,55]],[[316,39],[316,48]],["StreamFifo"],["variable","reg"]]]]],[["CRCCombinational",[[423,0],[431,2]],[[423,7],[423,23]],[],["module"]],[[["io_cmd_valid",[[424,2],[424,34]],[[424,22],[424,34]],["CRCCombinational"],["port","input"]],["io_cmd_payload_mode",[[425,2],[425,41]],[[425,22],[425,41]],["CRCCombinational"],["port","input"]],["io_cmd_payload_data",[[426,2],[426,41]],[[426,22],[426,41]],["CRCCombinational"],["port","input"]],["io_crc",[[427,2],[427,28]],[[427,22],[427,28]],["CRCCombinational"],["port","output"]],["io_nextcrc",[[428,2],[428,32]],[[428,22],[428,32]],["CRCCombinational"],["port","output"]],["log_clk",[[429,2],[429,29]],[[429,22],[429,29]],["CRCCombinational"],["port","input"]],["log_rst_q",[[430,2],[430,31]],[[430,22],[430,31]],["CRCCombinational"],["port","input"]],["INIT",[[432,2],[432,25]],[[432,13],[432,17]],["CRCCombinational"],["localparam"]],["UPDATE",[[433,2],[433,27]],[[433,13],[433,19]],["CRCCombinational"],["localparam"]],["_zz_next_crc",[[435,2],[435,34]],[[435,22],[435,34]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_1",[[436,2],[436,36]],[[436,22],[436,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_2",[[437,2],[437,36]],[[437,22],[437,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_3",[[438,2],[438,36]],[[438,22],[438,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_4",[[439,2],[439,36]],[[439,22],[439,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_5",[[440,2],[440,36]],[[440,22],[440,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_6",[[441,2],[441,36]],[[441,22],[441,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_7",[[442,2],[442,36]],[[442,22],[442,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_8",[[443,2],[443,36]],[[443,22],[443,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_9",[[444,2],[444,36]],[[444,22],[444,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_10",[[445,2],[445,37]],[[445,22],[445,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_11",[[446,2],[446,37]],[[446,22],[446,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_12",[[447,2],[447,37]],[[447,22],[447,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_13",[[448,2],[448,37]],[[448,22],[448,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_14",[[449,2],[449,37]],[[449,22],[449,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_15",[[450,2],[450,37]],[[450,22],[450,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_16",[[451,2],[451,37]],[[451,22],[451,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_17",[[452,2],[452,37]],[[452,22],[452,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_18",[[453,2],[453,37]],[[453,22],[453,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_19",[[454,2],[454,37]],[[454,22],[454,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_20",[[455,2],[455,37]],[[455,22],[455,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_21",[[456,2],[456,37]],[[456,22],[456,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_22",[[457,2],[457,37]],[[457,22],[457,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_23",[[458,2],[458,37]],[[458,22],[458,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_24",[[459,2],[459,37]],[[459,22],[459,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_25",[[460,2],[460,37]],[[460,22],[460,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_26",[[461,2],[461,37]],[[461,22],[461,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_27",[[462,2],[462,37]],[[462,22],[462,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_28",[[463,2],[463,37]],[[463,22],[463,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_29",[[464,2],[464,37]],[[464,22],[464,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_30",[[465,2],[465,37]],[[465,22],[465,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_31",[[466,2],[466,37]],[[466,22],[466,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_32",[[467,2],[467,37]],[[467,22],[467,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_33",[[468,2],[468,37]],[[468,22],[468,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_34",[[469,2],[469,37]],[[469,22],[469,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_35",[[470,2],[470,37]],[[470,22],[470,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_36",[[471,2],[471,37]],[[471,22],[471,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_37",[[472,2],[472,37]],[[472,22],[472,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_38",[[473,2],[473,37]],[[473,22],[473,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_39",[[474,2],[474,37]],[[474,22],[474,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_40",[[475,2],[475,37]],[[475,22],[475,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_41",[[476,2],[476,37]],[[476,22],[476,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_42",[[477,2],[477,37]],[[477,22],[477,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_43",[[478,2],[478,37]],[[478,22],[478,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_44",[[479,2],[479,37]],[[479,22],[479,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_45",[[480,2],[480,37]],[[480,22],[480,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_46",[[481,2],[481,37]],[[481,22],[481,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_47",[[482,2],[482,37]],[[482,22],[482,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_48",[[483,2],[483,37]],[[483,22],[483,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_49",[[484,2],[484,37]],[[484,22],[484,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_50",[[485,2],[485,37]],[[485,22],[485,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_51",[[486,2],[486,37]],[[486,22],[486,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_52",[[487,2],[487,37]],[[487,22],[487,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_53",[[488,2],[488,37]],[[488,22],[488,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_54",[[489,2],[489,37]],[[489,22],[489,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_55",[[490,2],[490,37]],[[490,22],[490,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_56",[[491,2],[491,37]],[[491,22],[491,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_57",[[492,2],[492,37]],[[492,22],[492,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_58",[[493,2],[493,37]],[[493,22],[493,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_59",[[494,2],[494,37]],[[494,22],[494,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_60",[[495,2],[495,37]],[[495,22],[495,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_61",[[496,2],[496,37]],[[496,22],[496,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_62",[[497,2],[497,37]],[[497,22],[497,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_63",[[498,2],[498,37]],[[498,22],[498,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_64",[[499,2],[499,37]],[[499,22],[499,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_65",[[500,2],[500,37]],[[500,22],[500,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_66",[[501,2],[501,37]],[[501,22],[501,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_67",[[502,2],[502,37]],[[502,22],[502,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_68",[[503,2],[503,37]],[[503,22],[503,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_69",[[504,2],[504,37]],[[504,22],[504,37]],["CRCCombinational"],["variable","wire"]],["crc_reg",[[505,2],[505,29]],[[505,22],[505,29]],["CRCCombinational"],["variable","reg"]],["next_crc",[[506,2],[506,30]],[[506,22],[506,30]],["CRCCombinational"],["variable","reg"]],["when_CRCCombinational_l86",[[507,2],[507,47]],[[507,22],[507,47]],["CRCCombinational"],["variable","wire"]],["when_CRCCombinational_l91",[[508,2],[508,47]],[[508,22],[508,47]],["CRCCombinational"],["variable","wire"]],["io_cmd_payload_mode_string",[[510,2],[510,39]],[[510,13],[510,39]],["CRCCombinational"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\simWorkspace\\AD7606_B\\rtl\\AD7606_B.v",[[[[["AD7606_B",[[6,0],[28,2]],[[6,7],[6,15]],[],["module"]],[[["ad_port_data",[[7,2],[7,34]],[[7,22],[7,34]],["AD7606_B"],["port","input"]],["ad_port_busy",[[8,2],[8,34]],[[8,22],[8,34]],["AD7606_B"],["port","input"]],["ad_port_frstdata",[[9,2],[9,38]],[[9,22],[9,38]],["AD7606_B"],["port","input"]],["ad_port_os",[[10,2],[10,32]],[[10,22],[10,32]],["AD7606_B"],["port","output"]],["ad_port_cs",[[11,2],[11,32]],[[11,22],[11,32]],["AD7606_B"],["port","output"]],["ad_port_rd",[[12,2],[12,32]],[[12,22],[12,32]],["AD7606_B"],["port","output"]],["ad_port_reset",[[13,2],[13,35]],[[13,22],[13,35]],["AD7606_B"],["port","output"]],["ad_port_convst",[[14,2],[14,36]],[[14,22],[14,36]],["AD7606_B"],["port","output"]],["ad_port_range",[[15,2],[15,35]],[[15,22],[15,35]],["AD7606_B"],["port","output"]],["ad_port_wr",[[16,2],[16,32]],[[16,22],[16,32]],["AD7606_B"],["port","output"]],["sample_en",[[17,2],[17,31]],[[17,22],[17,31]],["AD7606_B"],["port","input"]],["sample_data_0",[[18,2],[18,35]],[[18,22],[18,35]],["AD7606_B"],["port","output"]],["sample_data_1",[[19,2],[19,35]],[[19,22],[19,35]],["AD7606_B"],["port","output"]],["sample_data_2",[[20,2],[20,35]],[[20,22],[20,35]],["AD7606_B"],["port","output"]],["sample_data_3",[[21,2],[21,35]],[[21,22],[21,35]],["AD7606_B"],["port","output"]],["sample_data_4",[[22,2],[22,35]],[[22,22],[22,35]],["AD7606_B"],["port","output"]],["sample_data_5",[[23,2],[23,35]],[[23,22],[23,35]],["AD7606_B"],["port","output"]],["sample_data_6",[[24,2],[24,35]],[[24,22],[24,35]],["AD7606_B"],["port","output"]],["sample_data_7",[[25,2],[25,35]],[[25,22],[25,35]],["AD7606_B"],["port","output"]],["clk",[[26,2],[26,25]],[[26,22],[26,25]],["AD7606_B"],["port","input"]],["reset",[[27,2],[27,27]],[[27,22],[27,27]],["AD7606_B"],["port","input"]],["sample_area_fsm_enumDef_BOOT",[[29,2],[29,49]],[[29,13],[29,41]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Wait_Start",[[30,2],[30,55]],[[30,13],[30,47]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Convst_State",[[31,2],[31,57]],[[31,13],[31,49]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Wait_Busy",[[32,2],[32,54]],[[32,13],[32,46]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_CsRd_State",[[33,2],[33,55]],[[33,13],[33,47]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Wait_Frstdata",[[34,2],[34,58]],[[34,13],[34,50]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Rd_Data_Low",[[35,2],[35,56]],[[35,13],[35,48]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Rd_Data_High",[[36,2],[36,57]],[[36,13],[36,49]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Wait_Dummy",[[37,2],[37,55]],[[37,13],[37,47]],["AD7606_B"],["localparam"]],["_zz__zz_1",[[39,2],[39,31]],[[39,22],[39,31]],["AD7606_B"],["variable","wire"]],["_zz__zz_2",[[40,2],[40,31]],[[40,22],[40,31]],["AD7606_B"],["variable","wire"]],["sample_clk",[[41,2],[41,32]],[[41,22],[41,32]],["AD7606_B"],["variable","reg"]],["timer_counter",[[42,2],[42,35]],[[42,22],[42,35]],["AD7606_B"],["variable","reg"]],["timer_reset",[[43,2],[43,33]],[[43,22],[43,33]],["AD7606_B"],["variable","reg"]],["timer_sample_clkToogleHit",[[44,2],[44,47]],[[44,22],[44,47]],["AD7606_B"],["variable","wire"]],["sample_area_cs",[[45,2],[45,36]],[[45,22],[45,36]],["AD7606_B"],["variable","reg"]],["sample_area_rd",[[46,2],[46,36]],[[46,22],[46,36]],["AD7606_B"],["variable","reg"]],["sample_area_convst",[[47,2],[47,40]],[[47,22],[47,40]],["AD7606_B"],["variable","reg"]],["sample_area_counter",[[48,2],[48,41]],[[48,22],[48,41]],["AD7606_B"],["variable","reg"]],["sample_area_data_0",[[49,2],[49,40]],[[49,22],[49,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_1",[[50,2],[50,40]],[[50,22],[50,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_2",[[51,2],[51,40]],[[51,22],[51,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_3",[[52,2],[52,40]],[[52,22],[52,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_4",[[53,2],[53,40]],[[53,22],[53,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_5",[[54,2],[54,40]],[[54,22],[54,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_6",[[55,2],[55,40]],[[55,22],[55,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_7",[[56,2],[56,40]],[[56,22],[56,40]],["AD7606_B"],["variable","reg"]],["sample_area_i",[[57,2],[57,35]],[[57,22],[57,35]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_wantExit",[[58,2],[58,46]],[[58,22],[58,46]],["AD7606_B"],["variable","wire"]],["sample_area_fsm_wantStart",[[59,2],[59,47]],[[59,22],[59,47]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_wantKill",[[60,2],[60,46]],[[60,22],[60,46]],["AD7606_B"],["variable","wire"]],["sample_area_fsm_stateReg",[[61,2],[61,46]],[[61,22],[61,46]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_stateNext",[[62,2],[62,47]],[[62,22],[62,47]],["AD7606_B"],["variable","reg"]],["when_AD7606_B_l69",[[63,2],[63,39]],[[63,22],[63,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l71",[[64,2],[64,39]],[[64,22],[64,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l73",[[65,2],[65,39]],[[65,22],[65,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l81",[[66,2],[66,39]],[[66,22],[66,39]],["AD7606_B"],["variable","wire"]],["_zz_1",[[67,2],[67,27]],[[67,22],[67,27]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l112",[[68,2],[68,40]],[[68,22],[68,40]],["AD7606_B"],["variable","wire"]],["_zz_2",[[69,2],[69,27]],[[69,22],[69,27]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l126",[[70,2],[70,40]],[[70,22],[70,40]],["AD7606_B"],["variable","wire"]],["sample_area_fsm_stateReg_string",[[72,2],[72,45]],[[72,14],[72,45]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_stateNext_string",[[73,2],[73,46]],[[73,14],[73,46]],["AD7606_B"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\simWorkspace\\GTP_TEST\\rtl\\GTP_TEST.v",[[[[["GTP_TEST",[[6,0],[13,2]],[[6,7],[6,15]],[],["module"]],[[["log_rst_q",[[7,2],[7,31]],[[7,22],[7,31]],["GTP_TEST"],["port","input"]],["log_clk",[[8,2],[8,29]],[[8,22],[8,29]],["GTP_TEST"],["port","input"]],["s_axi_tx_tdata",[[9,2],[9,36]],[[9,22],[9,36]],["GTP_TEST"],["port","output"]],["s_axi_tx_tlast",[[10,2],[10,36]],[[10,22],[10,36]],["GTP_TEST"],["port","output"]],["s_axi_tx_tvalid",[[11,2],[11,37]],[[11,22],[11,37]],["GTP_TEST"],["port","output"]],["s_axi_tx_tready",[[12,2],[12,37]],[[12,22],[12,37]],["GTP_TEST"],["port","input"]],["gtx_area_timer_B_io_clear",[[15,2],[15,47]],[[15,22],[15,47]],["GTP_TEST"],["variable","reg"]],["gtx_area_gtxtest_tx_packet_req",[[16,2],[16,52]],[[16,22],[16,52]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_tx_packet_data",[[17,2],[17,53]],[[17,22],[17,53]],["GTP_TEST"],["variable","wire"]],["_zz_gtx_area_mem_port0",[[18,2],[18,44]],[[18,22],[18,44]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full",[[19,2],[19,46]],[[19,22],[19,46]],["GTP_TEST"],["variable","wire"]],["gtx_area_timer_B_io_value",[[20,2],[20,47]],[[20,22],[20,47]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_s_axi_tx_tdata",[[21,2],[21,53]],[[21,22],[21,53]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_s_axi_tx_tkeep",[[22,2],[22,53]],[[22,22],[22,53]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_s_axi_tx_tlast",[[23,2],[23,53]],[[23,22],[23,53]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_s_axi_tx_tvalid",[[24,2],[24,54]],[[24,22],[24,54]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_crc_data",[[25,2],[25,47]],[[25,22],[25,47]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_tx_packet_addra",[[26,2],[26,54]],[[26,22],[26,54]],["GTP_TEST"],["variable","wire"]],["gtx_area_gtxtest_tx_packet_rden",[[27,2],[27,53]],[[27,22],[27,53]],["GTP_TEST"],["variable","wire"]],["when_GTX_TEST_l45",[[28,2],[28,39]],[[28,22],[28,39]],["GTP_TEST"],["variable","wire"]],["gtx_area_timer_B_io_full_delay_1",[[29,2],[29,54]],[[29,22],[29,54]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_1_1",[[30,2],[30,56]],[[30,22],[30,56]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_2",[[31,2],[31,54]],[[31,22],[31,54]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_1_2",[[32,2],[32,56]],[[32,22],[32,56]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_2_1",[[33,2],[33,56]],[[33,22],[33,56]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B_io_full_delay_3",[[34,2],[34,54]],[[34,22],[34,54]],["GTP_TEST"],["variable","reg"]],["_zz_tx_packet_data",[[35,2],[35,40]],[[35,22],[35,40]],["GTP_TEST"],["variable","wire"]],["_zz_tx_packet_data_1",[[36,2],[36,42]],[[36,22],[36,42]],["GTP_TEST"],["variable","wire"]],["gtx_area_mem",[[37,28],[37,59]],[[37,39],[37,51]],["GTP_TEST"],["variable","reg"]],["gtx_area_timer_B",[[48,2],[56,3]],[[48,8],[48,24]],["GTP_TEST"],["instance","Timer"]],["gtx_area_gtxtest",[[57,2],[73,3]],[[57,9],[57,25]],["GTP_TEST"],["instance","gtp_tx"]]]]],[["gtp_tx",[[102,0],[118,2]],[[102,7],[102,13]],[],["module"]],[[["log_rst_q",[[103,2],[103,31]],[[103,22],[103,31]],["gtp_tx"],["port","input"]],["log_clk",[[104,2],[104,29]],[[104,22],[104,29]],["gtp_tx"],["port","input"]],["s_axi_tx_tdata",[[105,2],[105,36]],[[105,22],[105,36]],["gtp_tx"],["port","output"]],["s_axi_tx_tkeep",[[106,2],[106,36]],[[106,22],[106,36]],["gtp_tx"],["port","output"]],["s_axi_tx_tlast",[[107,2],[107,36]],[[107,22],[107,36]],["gtp_tx"],["port","output"]],["s_axi_tx_tvalid",[[108,2],[108,37]],[[108,22],[108,37]],["gtp_tx"],["port","output"]],["s_axi_tx_tready",[[109,2],[109,37]],[[109,22],[109,37]],["gtp_tx"],["port","input"]],["tx_packet_gtxid",[[110,2],[110,37]],[[110,22],[110,37]],["gtp_tx"],["port","input"]],["tx_packet_head",[[111,2],[111,36]],[[111,22],[111,36]],["gtp_tx"],["port","input"]],["tx_packet_req",[[112,2],[112,35]],[[112,22],[112,35]],["gtp_tx"],["port","input"]],["tx_packet_trigger",[[113,2],[113,39]],[[113,22],[113,39]],["gtp_tx"],["port","input"]],["crc_data",[[114,2],[114,30]],[[114,22],[114,30]],["gtp_tx"],["port","output"]],["tx_packet_addra",[[115,2],[115,37]],[[115,22],[115,37]],["gtp_tx"],["port","output"]],["tx_packet_data",[[116,2],[116,36]],[[116,22],[116,36]],["gtp_tx"],["port","input"]],["tx_packet_rden",[[117,2],[117,36]],[[117,22],[117,36]],["gtp_tx"],["port","output"]],["CRCCombinationalCmdMode_INIT",[[119,2],[119,49]],[[119,13],[119,41]],["gtp_tx"],["localparam"]],["CRCCombinationalCmdMode_UPDATE",[[120,2],[120,51]],[[120,13],[120,43]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_BOOT",[[121,2],[121,45]],[[121,13],[121,37]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Wait_Start",[[122,2],[122,51]],[[122,13],[122,43]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Head",[[123,2],[123,50]],[[123,13],[123,42]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Id",[[124,2],[124,48]],[[124,13],[124,40]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Length",[[125,2],[125,52]],[[125,13],[125,44]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Data",[[126,2],[126,50]],[[126,13],[126,42]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_Crc",[[127,2],[127,49]],[[127,13],[127,41]],["gtp_tx"],["localparam"]],["tx_area_fsm_enumDef_Send_End",[[128,2],[128,49]],[[128,13],[128,41]],["gtp_tx"],["localparam"]],["tx_area_crc32_io_cmd_payload_mode",[[130,2],[130,55]],[[130,22],[130,55]],["gtp_tx"],["variable","reg"]],["tx_area_crc32_io_crc",[[131,2],[131,42]],[[131,22],[131,42]],["gtp_tx"],["variable","wire"]],["tx_area_crc32_io_nextcrc",[[132,2],[132,46]],[[132,22],[132,46]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_push_ready",[[133,2],[133,54]],[[133,22],[133,54]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_pop_valid",[[134,2],[134,53]],[[134,22],[134,53]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_pop_payload",[[135,2],[135,55]],[[135,22],[135,55]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_occupancy",[[136,2],[136,53]],[[136,22],[136,53]],["gtp_tx"],["variable","wire"]],["tx_area_streamfifo_io_availability",[[137,2],[137,56]],[[137,22],[137,56]],["gtp_tx"],["variable","wire"]],["_zz_when_gtp_tx_l95",[[138,2],[138,41]],[[138,22],[138,41]],["gtp_tx"],["variable","wire"]],["tx_area_valid",[[139,2],[139,35]],[[139,22],[139,35]],["gtp_tx"],["variable","reg"]],["tx_area_last",[[140,2],[140,34]],[[140,22],[140,34]],["gtp_tx"],["variable","reg"]],["tx_area_data",[[141,2],[141,34]],[[141,22],[141,34]],["gtp_tx"],["variable","reg"]],["tx_area_rd_addr",[[142,2],[142,37]],[[142,22],[142,37]],["gtp_tx"],["variable","reg"]],["tx_area_rd_rden",[[143,2],[143,37]],[[143,22],[143,37]],["gtp_tx"],["variable","reg"]],["tx_area_length",[[144,2],[144,36]],[[144,22],[144,36]],["gtp_tx"],["variable","reg"]],["tx_area_mode",[[145,2],[145,34]],[[145,22],[145,34]],["gtp_tx"],["variable","reg"]],["when_gtp_tx_l41",[[146,2],[146,37]],[[146,22],[146,37]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_wantExit",[[147,2],[147,42]],[[147,22],[147,42]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_wantStart",[[148,2],[148,43]],[[148,22],[148,43]],["gtp_tx"],["variable","reg"]],["tx_area_fsm_wantKill",[[149,2],[149,42]],[[149,22],[149,42]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_stateReg",[[150,2],[150,42]],[[150,22],[150,42]],["gtp_tx"],["variable","reg"]],["tx_area_fsm_stateNext",[[151,2],[151,43]],[[151,22],[151,43]],["gtp_tx"],["variable","reg"]],["when_gtp_tx_l70",[[152,2],[152,37]],[[152,22],[152,37]],["gtp_tx"],["variable","wire"]],["when_gtp_tx_l73",[[153,2],[153,37]],[[153,22],[153,37]],["gtp_tx"],["variable","wire"]],["when_gtp_tx_l95",[[154,2],[154,37]],[[154,22],[154,37]],["gtp_tx"],["variable","wire"]],["tx_area_fsm_stateReg_string",[[156,2],[156,40]],[[156,13],[156,40]],["gtp_tx"],["variable","reg"]],["tx_area_fsm_stateNext_string",[[157,2],[157,41]],[[157,13],[157,41]],["gtp_tx"],["variable","reg"]],["tx_area_crc32",[[162,2],[170,3]],[[162,19],[162,32]],["gtp_tx"],["instance","CRCCombinational"]],["tx_area_streamfifo",[[171,2],[183,3]],[[171,13],[171,31]],["gtp_tx"],["instance","StreamFifo"]]]]],[["Timer",[[368,0],[376,2]],[[368,7],[368,12]],[],["module"]],[[["io_tick",[[369,2],[369,29]],[[369,22],[369,29]],["Timer"],["port","input"]],["io_clear",[[370,2],[370,30]],[[370,22],[370,30]],["Timer"],["port","input"]],["io_limit",[[371,2],[371,30]],[[371,22],[371,30]],["Timer"],["port","input"]],["io_full",[[372,2],[372,29]],[[372,22],[372,29]],["Timer"],["port","output"]],["io_value",[[373,2],[373,30]],[[373,22],[373,30]],["Timer"],["port","output"]],["log_clk",[[374,2],[374,29]],[[374,22],[374,29]],["Timer"],["port","input"]],["log_rst_q",[[375,2],[375,31]],[[375,22],[375,31]],["Timer"],["port","input"]],["_zz_counter",[[378,2],[378,33]],[[378,22],[378,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[379,2],[379,35]],[[379,22],[379,35]],["Timer"],["variable","wire"]],["counter",[[380,2],[380,29]],[[380,22],[380,29]],["Timer"],["variable","reg"]],["limitHit",[[381,2],[381,30]],[[381,22],[381,30]],["Timer"],["variable","wire"]],["inhibitFull",[[382,2],[382,33]],[[382,22],[382,33]],["Timer"],["variable","reg"]]]]],[["StreamFifo",[[414,0],[426,2]],[[414,7],[414,17]],[],["module"]],[[["io_push_valid",[[415,2],[415,35]],[[415,22],[415,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[416,2],[416,35]],[[416,22],[416,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[417,2],[417,37]],[[417,22],[417,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[418,2],[418,34]],[[418,22],[418,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[419,2],[419,34]],[[419,22],[419,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[420,2],[420,36]],[[420,22],[420,36]],["StreamFifo"],["port","output"]],["io_flush",[[421,2],[421,30]],[[421,22],[421,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[422,2],[422,34]],[[422,22],[422,34]],["StreamFifo"],["port","output"]],["io_availability",[[423,2],[423,37]],[[423,22],[423,37]],["StreamFifo"],["port","output"]],["log_clk",[[424,2],[424,29]],[[424,22],[424,29]],["StreamFifo"],["port","input"]],["log_rst_q",[[425,2],[425,31]],[[425,22],[425,31]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[428,2],[428,41]],[[428,22],[428,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[429,2],[429,49]],[[429,22],[429,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[430,2],[430,51]],[[430,22],[430,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[431,2],[431,48]],[[431,22],[431,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[432,2],[432,50]],[[432,22],[432,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[433,2],[433,40]],[[433,22],[433,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[434,2],[434,40]],[[434,22],[434,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[435,2],[435,41]],[[435,22],[435,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[436,2],[436,27]],[[436,22],[436,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[437,2],[437,49]],[[437,22],[437,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[438,2],[438,45]],[[438,22],[438,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[439,2],[439,45]],[[439,22],[439,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[440,2],[440,41]],[[440,22],[440,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[441,2],[441,53]],[[441,22],[441,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[442,2],[442,48]],[[442,22],[442,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[443,2],[443,48]],[[443,22],[443,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[444,2],[444,44]],[[444,22],[444,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[445,2],[445,44]],[[445,22],[445,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[446,2],[446,40]],[[446,22],[446,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[447,2],[447,52]],[[447,22],[447,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[448,2],[448,47]],[[448,22],[448,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[449,2],[449,36]],[[449,22],[449,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[450,2],[450,43]],[[450,22],[450,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[451,2],[451,35]],[[451,22],[451,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[452,2],[452,35]],[[452,22],[452,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[453,2],[453,33]],[[453,22],[453,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[454,2],[454,32]],[[454,22],[454,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[455,2],[455,38]],[[455,22],[455,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l946",[[456,2],[456,38]],[[456,22],[456,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[457,2],[457,34]],[[457,22],[457,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[458,28],[458,55]],[[458,39],[458,48]],["StreamFifo"],["variable","reg"]]]]],[["CRCCombinational",[[565,0],[573,2]],[[565,7],[565,23]],[],["module"]],[[["io_cmd_valid",[[566,2],[566,34]],[[566,22],[566,34]],["CRCCombinational"],["port","input"]],["io_cmd_payload_mode",[[567,2],[567,41]],[[567,22],[567,41]],["CRCCombinational"],["port","input"]],["io_cmd_payload_data",[[568,2],[568,41]],[[568,22],[568,41]],["CRCCombinational"],["port","input"]],["io_crc",[[569,2],[569,28]],[[569,22],[569,28]],["CRCCombinational"],["port","output"]],["io_nextcrc",[[570,2],[570,32]],[[570,22],[570,32]],["CRCCombinational"],["port","output"]],["log_clk",[[571,2],[571,29]],[[571,22],[571,29]],["CRCCombinational"],["port","input"]],["log_rst_q",[[572,2],[572,31]],[[572,22],[572,31]],["CRCCombinational"],["port","input"]],["CRCCombinationalCmdMode_INIT",[[574,2],[574,49]],[[574,13],[574,41]],["CRCCombinational"],["localparam"]],["CRCCombinationalCmdMode_UPDATE",[[575,2],[575,51]],[[575,13],[575,43]],["CRCCombinational"],["localparam"]],["_zz_next_crc",[[577,2],[577,34]],[[577,22],[577,34]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_1",[[578,2],[578,36]],[[578,22],[578,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_2",[[579,2],[579,36]],[[579,22],[579,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_3",[[580,2],[580,36]],[[580,22],[580,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_4",[[581,2],[581,36]],[[581,22],[581,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_5",[[582,2],[582,36]],[[582,22],[582,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_6",[[583,2],[583,36]],[[583,22],[583,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_7",[[584,2],[584,36]],[[584,22],[584,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_8",[[585,2],[585,36]],[[585,22],[585,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_9",[[586,2],[586,36]],[[586,22],[586,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_10",[[587,2],[587,37]],[[587,22],[587,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_11",[[588,2],[588,37]],[[588,22],[588,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_12",[[589,2],[589,37]],[[589,22],[589,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_13",[[590,2],[590,37]],[[590,22],[590,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_14",[[591,2],[591,37]],[[591,22],[591,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_15",[[592,2],[592,37]],[[592,22],[592,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_16",[[593,2],[593,37]],[[593,22],[593,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_17",[[594,2],[594,37]],[[594,22],[594,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_18",[[595,2],[595,37]],[[595,22],[595,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_19",[[596,2],[596,37]],[[596,22],[596,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_20",[[597,2],[597,37]],[[597,22],[597,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_21",[[598,2],[598,37]],[[598,22],[598,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_22",[[599,2],[599,37]],[[599,22],[599,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_23",[[600,2],[600,37]],[[600,22],[600,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_24",[[601,2],[601,37]],[[601,22],[601,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_25",[[602,2],[602,37]],[[602,22],[602,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_26",[[603,2],[603,37]],[[603,22],[603,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_27",[[604,2],[604,37]],[[604,22],[604,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_28",[[605,2],[605,37]],[[605,22],[605,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_29",[[606,2],[606,37]],[[606,22],[606,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_30",[[607,2],[607,37]],[[607,22],[607,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_31",[[608,2],[608,37]],[[608,22],[608,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_32",[[609,2],[609,37]],[[609,22],[609,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_33",[[610,2],[610,37]],[[610,22],[610,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_34",[[611,2],[611,37]],[[611,22],[611,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_35",[[612,2],[612,37]],[[612,22],[612,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_36",[[613,2],[613,37]],[[613,22],[613,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_37",[[614,2],[614,37]],[[614,22],[614,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_38",[[615,2],[615,37]],[[615,22],[615,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_39",[[616,2],[616,37]],[[616,22],[616,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_40",[[617,2],[617,37]],[[617,22],[617,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_41",[[618,2],[618,37]],[[618,22],[618,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_42",[[619,2],[619,37]],[[619,22],[619,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_43",[[620,2],[620,37]],[[620,22],[620,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_44",[[621,2],[621,37]],[[621,22],[621,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_45",[[622,2],[622,37]],[[622,22],[622,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_46",[[623,2],[623,37]],[[623,22],[623,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_47",[[624,2],[624,37]],[[624,22],[624,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_48",[[625,2],[625,37]],[[625,22],[625,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_49",[[626,2],[626,37]],[[626,22],[626,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_50",[[627,2],[627,37]],[[627,22],[627,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_51",[[628,2],[628,37]],[[628,22],[628,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_52",[[629,2],[629,37]],[[629,22],[629,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_53",[[630,2],[630,37]],[[630,22],[630,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_54",[[631,2],[631,37]],[[631,22],[631,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_55",[[632,2],[632,37]],[[632,22],[632,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_56",[[633,2],[633,37]],[[633,22],[633,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_57",[[634,2],[634,37]],[[634,22],[634,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_58",[[635,2],[635,37]],[[635,22],[635,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_59",[[636,2],[636,37]],[[636,22],[636,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_60",[[637,2],[637,37]],[[637,22],[637,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_61",[[638,2],[638,37]],[[638,22],[638,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_62",[[639,2],[639,37]],[[639,22],[639,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_63",[[640,2],[640,37]],[[640,22],[640,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_64",[[641,2],[641,37]],[[641,22],[641,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_65",[[642,2],[642,37]],[[642,22],[642,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_66",[[643,2],[643,37]],[[643,22],[643,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_67",[[644,2],[644,37]],[[644,22],[644,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_68",[[645,2],[645,37]],[[645,22],[645,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_69",[[646,2],[646,37]],[[646,22],[646,37]],["CRCCombinational"],["variable","wire"]],["crc_reg",[[647,2],[647,29]],[[647,22],[647,29]],["CRCCombinational"],["variable","reg"]],["next_crc",[[648,2],[648,30]],[[648,22],[648,30]],["CRCCombinational"],["variable","reg"]],["when_CRCCombinational_l86",[[649,2],[649,47]],[[649,22],[649,47]],["CRCCombinational"],["variable","wire"]],["when_CRCCombinational_l91",[[650,2],[650,47]],[[650,22],[650,47]],["CRCCombinational"],["variable","wire"]],["io_cmd_payload_mode_string",[[652,2],[652,39]],[[652,13],[652,39]],["CRCCombinational"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\AD7606_B.v",[[[[["AD7606_B",[[6,0],[28,2]],[[6,7],[6,15]],[],["module"]],[[["ad_port_data",[[7,2],[7,34]],[[7,22],[7,34]],["AD7606_B"],["port","input"]],["ad_port_busy",[[8,2],[8,34]],[[8,22],[8,34]],["AD7606_B"],["port","input"]],["ad_port_frstdata",[[9,2],[9,38]],[[9,22],[9,38]],["AD7606_B"],["port","input"]],["ad_port_os",[[10,2],[10,32]],[[10,22],[10,32]],["AD7606_B"],["port","output"]],["ad_port_cs",[[11,2],[11,32]],[[11,22],[11,32]],["AD7606_B"],["port","output"]],["ad_port_rd",[[12,2],[12,32]],[[12,22],[12,32]],["AD7606_B"],["port","output"]],["ad_port_reset",[[13,2],[13,35]],[[13,22],[13,35]],["AD7606_B"],["port","output"]],["ad_port_convst",[[14,2],[14,36]],[[14,22],[14,36]],["AD7606_B"],["port","output"]],["ad_port_range",[[15,2],[15,35]],[[15,22],[15,35]],["AD7606_B"],["port","output"]],["ad_port_wr",[[16,2],[16,32]],[[16,22],[16,32]],["AD7606_B"],["port","output"]],["sample_en",[[17,2],[17,31]],[[17,22],[17,31]],["AD7606_B"],["port","input"]],["sample_data_0",[[18,2],[18,35]],[[18,22],[18,35]],["AD7606_B"],["port","output"]],["sample_data_1",[[19,2],[19,35]],[[19,22],[19,35]],["AD7606_B"],["port","output"]],["sample_data_2",[[20,2],[20,35]],[[20,22],[20,35]],["AD7606_B"],["port","output"]],["sample_data_3",[[21,2],[21,35]],[[21,22],[21,35]],["AD7606_B"],["port","output"]],["sample_data_4",[[22,2],[22,35]],[[22,22],[22,35]],["AD7606_B"],["port","output"]],["sample_data_5",[[23,2],[23,35]],[[23,22],[23,35]],["AD7606_B"],["port","output"]],["sample_data_6",[[24,2],[24,35]],[[24,22],[24,35]],["AD7606_B"],["port","output"]],["sample_data_7",[[25,2],[25,35]],[[25,22],[25,35]],["AD7606_B"],["port","output"]],["clk",[[26,2],[26,25]],[[26,22],[26,25]],["AD7606_B"],["port","input"]],["reset",[[27,2],[27,27]],[[27,22],[27,27]],["AD7606_B"],["port","input"]],["sample_area_fsm_enumDef_BOOT",[[29,2],[29,49]],[[29,13],[29,41]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Wait_Start",[[30,2],[30,55]],[[30,13],[30,47]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Convst_State",[[31,2],[31,57]],[[31,13],[31,49]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Wait_Busy",[[32,2],[32,54]],[[32,13],[32,46]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_CsRd_State",[[33,2],[33,55]],[[33,13],[33,47]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Wait_Frstdata",[[34,2],[34,58]],[[34,13],[34,50]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Rd_Data_Low",[[35,2],[35,56]],[[35,13],[35,48]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Rd_Data_High",[[36,2],[36,57]],[[36,13],[36,49]],["AD7606_B"],["localparam"]],["sample_area_fsm_enumDef_Wait_Dummy",[[37,2],[37,55]],[[37,13],[37,47]],["AD7606_B"],["localparam"]],["_zz__zz_1",[[39,2],[39,31]],[[39,22],[39,31]],["AD7606_B"],["variable","wire"]],["_zz__zz_2",[[40,2],[40,31]],[[40,22],[40,31]],["AD7606_B"],["variable","wire"]],["sample_clk",[[41,2],[41,32]],[[41,22],[41,32]],["AD7606_B"],["variable","reg"]],["timer_counter",[[42,2],[42,35]],[[42,22],[42,35]],["AD7606_B"],["variable","reg"]],["timer_reset",[[43,2],[43,33]],[[43,22],[43,33]],["AD7606_B"],["variable","reg"]],["timer_sample_clkToogleHit",[[44,2],[44,47]],[[44,22],[44,47]],["AD7606_B"],["variable","wire"]],["sample_area_cs",[[45,2],[45,36]],[[45,22],[45,36]],["AD7606_B"],["variable","reg"]],["sample_area_rd",[[46,2],[46,36]],[[46,22],[46,36]],["AD7606_B"],["variable","reg"]],["sample_area_convst",[[47,2],[47,40]],[[47,22],[47,40]],["AD7606_B"],["variable","reg"]],["sample_area_counter",[[48,2],[48,41]],[[48,22],[48,41]],["AD7606_B"],["variable","reg"]],["sample_area_data_0",[[49,2],[49,40]],[[49,22],[49,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_1",[[50,2],[50,40]],[[50,22],[50,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_2",[[51,2],[51,40]],[[51,22],[51,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_3",[[52,2],[52,40]],[[52,22],[52,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_4",[[53,2],[53,40]],[[53,22],[53,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_5",[[54,2],[54,40]],[[54,22],[54,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_6",[[55,2],[55,40]],[[55,22],[55,40]],["AD7606_B"],["variable","reg"]],["sample_area_data_7",[[56,2],[56,40]],[[56,22],[56,40]],["AD7606_B"],["variable","reg"]],["sample_area_i",[[57,2],[57,35]],[[57,22],[57,35]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_wantExit",[[58,2],[58,46]],[[58,22],[58,46]],["AD7606_B"],["variable","wire"]],["sample_area_fsm_wantStart",[[59,2],[59,47]],[[59,22],[59,47]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_wantKill",[[60,2],[60,46]],[[60,22],[60,46]],["AD7606_B"],["variable","wire"]],["sample_area_fsm_stateReg",[[61,2],[61,46]],[[61,22],[61,46]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_stateNext",[[62,2],[62,47]],[[62,22],[62,47]],["AD7606_B"],["variable","reg"]],["when_AD7606_B_l69",[[63,2],[63,39]],[[63,22],[63,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l71",[[64,2],[64,39]],[[64,22],[64,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l73",[[65,2],[65,39]],[[65,22],[65,39]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l81",[[66,2],[66,39]],[[66,22],[66,39]],["AD7606_B"],["variable","wire"]],["_zz_1",[[67,2],[67,27]],[[67,22],[67,27]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l112",[[68,2],[68,40]],[[68,22],[68,40]],["AD7606_B"],["variable","wire"]],["_zz_2",[[69,2],[69,27]],[[69,22],[69,27]],["AD7606_B"],["variable","wire"]],["when_AD7606_B_l126",[[70,2],[70,40]],[[70,22],[70,40]],["AD7606_B"],["variable","wire"]],["sample_area_fsm_stateReg_string",[[72,2],[72,45]],[[72,14],[72,45]],["AD7606_B"],["variable","reg"]],["sample_area_fsm_stateNext_string",[[73,2],[73,46]],[[73,14],[73,46]],["AD7606_B"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Apb3_Gtx.v",[[[[["Apb3_Gtx",[[15,0],[27,2]],[[15,7],[15,15]],[],["module"]],[[["apb_PADDR",[[16,2],[16,31]],[[16,22],[16,31]],["Apb3_Gtx"],["port","input"]],["apb_PSEL",[[17,2],[17,30]],[[17,22],[17,30]],["Apb3_Gtx"],["port","input"]],["apb_PENABLE",[[18,2],[18,33]],[[18,22],[18,33]],["Apb3_Gtx"],["port","input"]],["apb_PREADY",[[19,2],[19,32]],[[19,22],[19,32]],["Apb3_Gtx"],["port","output"]],["apb_PWRITE",[[20,2],[20,32]],[[20,22],[20,32]],["Apb3_Gtx"],["port","input"]],["apb_PWDATA",[[21,2],[21,32]],[[21,22],[21,32]],["Apb3_Gtx"],["port","input"]],["apb_PRDATA",[[22,2],[22,32]],[[22,22],[22,32]],["Apb3_Gtx"],["port","reg"]],["axiclk",[[23,2],[23,28]],[[23,22],[23,28]],["Apb3_Gtx"],["port","input"]],["axireset",[[24,2],[24,30]],[[24,22],[24,30]],["Apb3_Gtx"],["port","input"]],["reset",[[25,2],[25,27]],[[25,22],[25,27]],["Apb3_Gtx"],["port","input"]],["clk",[[26,2],[26,25]],[[26,22],[26,25]],["Apb3_Gtx"],["port","input"]],["axictrl_axictrl_rx_stream_ready",[[28,2],[28,53]],[[28,22],[28,53]],["Apb3_Gtx"],["variable","reg"]],["axictrl_axictrl_tx_stream_payload",[[29,2],[29,55]],[[29,22],[29,55]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axiw_valid",[[30,2],[30,40]],[[30,22],[30,40]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axiw_payload_last",[[31,2],[31,47]],[[31,22],[31,47]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axiw_payload_fragment",[[32,2],[32,51]],[[32,22],[32,51]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axir_ready",[[33,2],[33,40]],[[33,22],[33,40]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_rx_stream_valid",[[34,2],[34,53]],[[34,22],[34,53]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_rx_stream_payload",[[35,2],[35,55]],[[35,22],[35,55]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_rx_popOccupancy",[[36,2],[36,53]],[[36,22],[36,53]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_tx_stream_ready",[[37,2],[37,53]],[[37,22],[37,53]],["Apb3_Gtx"],["variable","wire"]],["busCtrl_askWrite",[[38,2],[38,38]],[[38,22],[38,38]],["Apb3_Gtx"],["variable","wire"]],["busCtrl_askRead",[[39,2],[39,37]],[[39,22],[39,37]],["Apb3_Gtx"],["variable","wire"]],["busCtrl_doWrite",[[40,2],[40,37]],[[40,22],[40,37]],["Apb3_Gtx"],["variable","wire"]],["busCtrl_doRead",[[41,2],[41,36]],[[41,22],[41,36]],["Apb3_Gtx"],["variable","wire"]],["axictrl_axictrl_tx_flush_driver",[[42,2],[42,53]],[[42,22],[42,53]],["Apb3_Gtx"],["variable","reg"]],["axictrl_axictrl_rx_flush_driver",[[43,2],[43,53]],[[43,22],[43,53]],["Apb3_Gtx"],["variable","reg"]],["_zz_axictrl_tx_stream_valid",[[44,2],[44,49]],[[44,22],[44,49]],["Apb3_Gtx"],["variable","reg"]],["axictrl",[[46,2],[67,3]],[[46,6],[46,13]],["Apb3_Gtx"],["instance","Gtx"]]]]],[["Gtx",[[141,0],[162,2]],[[141,7],[141,10]],[],["module"]],[[["axiw_valid",[[142,2],[142,32]],[[142,22],[142,32]],["Gtx"],["port","output"]],["axiw_ready",[[143,2],[143,32]],[[143,22],[143,32]],["Gtx"],["port","input"]],["axiw_payload_last",[[144,2],[144,39]],[[144,22],[144,39]],["Gtx"],["port","output"]],["axiw_payload_fragment",[[145,2],[145,43]],[[145,22],[145,43]],["Gtx"],["port","output"]],["axir_valid",[[146,2],[146,32]],[[146,22],[146,32]],["Gtx"],["port","input"]],["axir_ready",[[147,2],[147,32]],[[147,22],[147,32]],["Gtx"],["port","output"]],["axir_payload_last",[[148,2],[148,39]],[[148,22],[148,39]],["Gtx"],["port","input"]],["axir_payload_fragment",[[149,2],[149,43]],[[149,22],[149,43]],["Gtx"],["port","input"]],["axictrl_rx_stream_valid",[[150,2],[150,45]],[[150,22],[150,45]],["Gtx"],["port","output"]],["axictrl_rx_stream_ready",[[151,2],[151,45]],[[151,22],[151,45]],["Gtx"],["port","input"]],["axictrl_rx_stream_payload",[[152,2],[152,47]],[[152,22],[152,47]],["Gtx"],["port","output"]],["axictrl_rx_flush",[[153,2],[153,38]],[[153,22],[153,38]],["Gtx"],["port","input"]],["axictrl_rx_popOccupancy",[[154,2],[154,45]],[[154,22],[154,45]],["Gtx"],["port","output"]],["axictrl_tx_stream_valid",[[155,2],[155,45]],[[155,22],[155,45]],["Gtx"],["port","input"]],["axictrl_tx_stream_ready",[[156,2],[156,45]],[[156,22],[156,45]],["Gtx"],["port","output"]],["axictrl_tx_stream_payload",[[157,2],[157,47]],[[157,22],[157,47]],["Gtx"],["port","input"]],["axictrl_tx_flush",[[158,2],[158,38]],[[158,22],[158,38]],["Gtx"],["port","input"]],["reset",[[159,2],[159,27]],[[159,22],[159,27]],["Gtx"],["port","input"]],["axiclk",[[160,2],[160,28]],[[160,22],[160,28]],["Gtx"],["port","input"]],["clk",[[161,2],[161,25]],[[161,22],[161,25]],["Gtx"],["port","input"]],["bufferCC_14_io_dataOut",[[163,2],[163,44]],[[163,22],[163,44]],["Gtx"],["variable","wire"]],["bufferCC_15_io_dataOut",[[164,2],[164,44]],[[164,22],[164,44]],["Gtx"],["variable","wire"]],["txFrontend_stream_adapt_push_stream_ready",[[165,2],[165,63]],[[165,22],[165,63]],["Gtx"],["variable","wire"]],["txFrontend_stream_adapt_pop_stream_valid",[[166,2],[166,62]],[[166,22],[166,62]],["Gtx"],["variable","wire"]],["txFrontend_stream_adapt_pop_stream_payload",[[167,2],[167,64]],[[167,22],[167,64]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_push_stream_ready",[[168,2],[168,60]],[[168,22],[168,60]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_push_availability",[[169,2],[169,60]],[[169,22],[169,60]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_pop_stream_valid",[[170,2],[170,59]],[[170,22],[170,59]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_pop_stream_payload_last",[[171,2],[171,66]],[[171,22],[171,66]],["Gtx"],["variable","wire"]],["txFrontend_buffer_io_pop_stream_payload_fragment",[[172,2],[172,70]],[[172,22],[172,70]],["Gtx"],["variable","wire"]],["txBackend_crc_input_ready",[[173,2],[173,47]],[[173,22],[173,47]],["Gtx"],["variable","wire"]],["txBackend_crc_output_valid",[[174,2],[174,48]],[[174,22],[174,48]],["Gtx"],["variable","wire"]],["txBackend_crc_output_payload_last",[[175,2],[175,55]],[[175,22],[175,55]],["Gtx"],["variable","wire"]],["txBackend_crc_output_payload_fragment",[[176,2],[176,59]],[[176,22],[176,59]],["Gtx"],["variable","wire"]],["txBackend_header_input_ready",[[177,2],[177,50]],[[177,22],[177,50]],["Gtx"],["variable","wire"]],["txBackend_header_output_valid",[[178,2],[178,51]],[[178,22],[178,51]],["Gtx"],["variable","wire"]],["txBackend_header_output_payload_last",[[179,2],[179,58]],[[179,22],[179,58]],["Gtx"],["variable","wire"]],["txBackend_header_output_payload_fragment",[[180,2],[180,62]],[[180,22],[180,62]],["Gtx"],["variable","wire"]],["rxFrontend_preamble_io_input_ready",[[181,2],[181,56]],[[181,22],[181,56]],["Gtx"],["variable","wire"]],["rxFrontend_preamble_io_output_valid",[[182,2],[182,57]],[[182,22],[182,57]],["Gtx"],["variable","wire"]],["rxFrontend_preamble_io_output_payload_last",[[183,2],[183,64]],[[183,22],[183,64]],["Gtx"],["variable","wire"]],["rxFrontend_preamble_io_output_payload_fragment",[[184,2],[184,68]],[[184,22],[184,68]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_input_ready",[[185,2],[185,55]],[[185,22],[185,55]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_output_valid",[[186,2],[186,56]],[[186,22],[186,56]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_output_payload_last",[[187,2],[187,63]],[[187,22],[187,63]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_output_payload_fragment",[[188,2],[188,67]],[[188,22],[188,67]],["Gtx"],["variable","wire"]],["rxFrontend_checker_io_error",[[189,2],[189,49]],[[189,22],[189,49]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_io_push_stream_ready",[[190,2],[190,60]],[[190,22],[190,60]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_io_pop_stream_valid",[[191,2],[191,59]],[[191,22],[191,59]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_io_pop_stream_payload",[[192,2],[192,61]],[[192,22],[192,61]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_push_ready",[[193,2],[193,56]],[[193,22],[193,56]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_pop_valid",[[194,2],[194,55]],[[194,22],[194,55]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_pop_payload",[[195,2],[195,57]],[[195,22],[195,57]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_pushOccupancy",[[196,2],[196,59]],[[196,22],[196,59]],["Gtx"],["variable","wire"]],["rxFrontend_buffer_CC_io_popOccupancy",[[197,2],[197,58]],[[197,22],[197,58]],["Gtx"],["variable","wire"]],["_zz_1",[[198,2],[198,27]],[[198,22],[198,27]],["Gtx"],["variable","wire"]],["rxReset",[[199,2],[199,29]],[[199,22],[199,29]],["Gtx"],["variable","wire"]],["_zz_2",[[200,2],[200,27]],[[200,22],[200,27]],["Gtx"],["variable","wire"]],["txReset",[[201,2],[201,29]],[[201,22],[201,29]],["Gtx"],["variable","wire"]],["txBackend_header_output_fire",[[202,2],[202,50]],[[202,22],[202,50]],["Gtx"],["variable","wire"]],["_zz_io_pop_commit",[[203,2],[203,39]],[[203,22],[203,39]],["Gtx"],["variable","reg"]],["bufferCC_14",[[205,2],[210,3]],[[205,14],[205,25]],["Gtx"],["instance","BufferCC_12"]],["bufferCC_15",[[211,2],[216,3]],[[211,14],[211,25]],["Gtx"],["instance","BufferCC_12"]],["txFrontend_stream_adapt",[[217,2],[227,3]],[[217,18],[217,41]],["Gtx"],["instance","Tx_Buffer_Adapt"]],["txFrontend_buffer",[[228,2],[244,3]],[[228,12],[228,29]],["Gtx"],["instance","Tx_Buffer"]],["txBackend_crc",[[245,2],[256,3]],[[245,9],[245,22]],["Gtx"],["instance","Tx_Crc"]],["txBackend_header",[[257,2],[268,3]],[[257,12],[257,28]],["Gtx"],["instance","Tx_Header"]],["rxFrontend_preamble",[[269,2],[280,3]],[[269,14],[269,33]],["Gtx"],["instance","Rx_Preamble"]],["rxFrontend_checker",[[281,2],[293,3]],[[281,13],[281,31]],["Gtx"],["instance","Rx_Checker"]],["rxFrontend_buffer",[[294,2],[304,3]],[[294,18],[294,35]],["Gtx"],["instance","Rx_Buffer_Adapt"]],["rxFrontend_buffer_CC",[[305,2],[319,3]],[[305,17],[305,37]],["Gtx"],["instance","StreamFifoCC_1"]]]]],[["StreamFifoCC_1",[[344,0],[358,2]],[[344,7],[344,21]],[],["module"]],[[["io_push_valid",[[345,2],[345,35]],[[345,22],[345,35]],["StreamFifoCC_1"],["port","input"]],["io_push_ready",[[346,2],[346,35]],[[346,22],[346,35]],["StreamFifoCC_1"],["port","output"]],["io_push_payload",[[347,2],[347,37]],[[347,22],[347,37]],["StreamFifoCC_1"],["port","input"]],["io_pop_valid",[[348,2],[348,34]],[[348,22],[348,34]],["StreamFifoCC_1"],["port","output"]],["io_pop_ready",[[349,2],[349,34]],[[349,22],[349,34]],["StreamFifoCC_1"],["port","input"]],["io_pop_payload",[[350,2],[350,36]],[[350,22],[350,36]],["StreamFifoCC_1"],["port","output"]],["io_pushOccupancy",[[351,2],[351,38]],[[351,22],[351,38]],["StreamFifoCC_1"],["port","output"]],["io_popOccupancy",[[352,2],[352,37]],[[352,22],[352,37]],["StreamFifoCC_1"],["port","output"]],["axiclk",[[353,2],[353,28]],[[353,22],[353,28]],["StreamFifoCC_1"],["port","input"]],["rxReset",[[354,2],[354,29]],[[354,22],[354,29]],["StreamFifoCC_1"],["port","input"]],["clk",[[355,2],[355,25]],[[355,22],[355,25]],["StreamFifoCC_1"],["port","input"]],["reset",[[356,2],[356,27]],[[356,22],[356,27]],["StreamFifoCC_1"],["port","input"]],["axictrl_rx_flush",[[357,2],[357,38]],[[357,22],[357,38]],["StreamFifoCC_1"],["port","input"]],["_zz_ram_port1",[[359,2],[359,35]],[[359,22],[359,35]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[360,2],[360,55]],[[360,22],[360,55]],["StreamFifoCC_1"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[361,2],[361,55]],[[361,22],[361,55]],["StreamFifoCC_1"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[362,2],[362,44]],[[362,22],[362,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port",[[363,2],[363,34]],[[363,22],[363,34]],["StreamFifoCC_1"],["variable","wire"]],["_zz_popCC_popPtrGray",[[364,2],[364,42]],[[364,22],[364,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port_1",[[365,2],[365,36]],[[365,22],[365,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port_2",[[366,2],[366,36]],[[366,22],[366,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload_1",[[367,2],[367,42]],[[367,22],[367,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload_2",[[368,2],[368,42]],[[368,22],[368,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_1",[[369,2],[369,27]],[[369,22],[369,27]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray",[[370,2],[370,35]],[[370,22],[370,35]],["StreamFifoCC_1"],["variable","wire"]],["pushToPopGray",[[371,2],[371,35]],[[371,22],[371,35]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_pushPtr",[[372,2],[372,36]],[[372,22],[372,36]],["StreamFifoCC_1"],["variable","reg"]],["pushCC_pushPtrPlus",[[373,2],[373,40]],[[373,22],[373,40]],["StreamFifoCC_1"],["variable","wire"]],["io_push_fire",[[374,2],[374,34]],[[374,22],[374,34]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_pushPtrGray",[[375,2],[375,40]],[[375,22],[375,40]],["StreamFifoCC_1"],["variable","reg"]],["pushCC_popPtrGray",[[376,2],[376,39]],[[376,22],[376,39]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_full",[[377,2],[377,33]],[[377,22],[377,33]],["StreamFifoCC_1"],["variable","wire"]],["io_push_fire_1",[[378,2],[378,36]],[[378,22],[378,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy",[[379,2],[379,42]],[[379,22],[379,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[380,2],[380,44]],[[380,22],[380,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[381,2],[381,44]],[[381,22],[381,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[382,2],[382,44]],[[382,22],[382,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[383,2],[383,44]],[[383,22],[383,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_5",[[384,2],[384,44]],[[384,22],[384,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_6",[[385,2],[385,44]],[[385,22],[385,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_7",[[386,2],[386,44]],[[386,22],[386,44]],["StreamFifoCC_1"],["variable","wire"]],["popCC_popPtr",[[387,2],[387,34]],[[387,22],[387,34]],["StreamFifoCC_1"],["variable","reg"]],["popCC_popPtrPlus",[[388,2],[388,38]],[[388,22],[388,38]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire",[[389,2],[389,33]],[[389,22],[389,33]],["StreamFifoCC_1"],["variable","wire"]],["popCC_popPtrGray",[[390,2],[390,38]],[[390,22],[390,38]],["StreamFifoCC_1"],["variable","reg"]],["popCC_pushPtrGray",[[391,2],[391,39]],[[391,22],[391,39]],["StreamFifoCC_1"],["variable","wire"]],["popCC_empty",[[392,2],[392,33]],[[392,22],[392,33]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire_1",[[393,2],[393,35]],[[393,22],[393,35]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload",[[394,2],[394,40]],[[394,22],[394,40]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire_2",[[395,2],[395,35]],[[395,22],[395,35]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy",[[396,2],[396,41]],[[396,22],[396,41]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_1",[[397,2],[397,43]],[[397,22],[397,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_2",[[398,2],[398,43]],[[398,22],[398,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_3",[[399,2],[399,43]],[[399,22],[399,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_4",[[400,2],[400,43]],[[400,22],[400,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_5",[[401,2],[401,43]],[[401,22],[401,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_6",[[402,2],[402,43]],[[402,22],[402,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_7",[[403,2],[403,43]],[[403,22],[403,43]],["StreamFifoCC_1"],["variable","wire"]],["ram",[[404,2],[404,24]],[[404,13],[404,16]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray_buffercc",[[423,2],[428,3]],[[423,14],[423,36]],["StreamFifoCC_1"],["instance","BufferCC_10"]],["pushToPopGray_buffercc",[[429,2],[435,3]],[[429,14],[429,36]],["StreamFifoCC_1"],["instance","BufferCC_11"]]]]],[["Rx_Buffer_Adapt",[[514,0],[524,2]],[[514,7],[514,22]],[],["module"]],[[["io_push_stream_valid",[[515,2],[515,42]],[[515,22],[515,42]],["Rx_Buffer_Adapt"],["port","input"]],["io_push_stream_ready",[[516,2],[516,42]],[[516,22],[516,42]],["Rx_Buffer_Adapt"],["port","output"]],["io_push_stream_payload_last",[[517,2],[517,49]],[[517,22],[517,49]],["Rx_Buffer_Adapt"],["port","input"]],["io_push_stream_payload_fragment",[[518,2],[518,53]],[[518,22],[518,53]],["Rx_Buffer_Adapt"],["port","input"]],["io_pop_stream_valid",[[519,2],[519,41]],[[519,22],[519,41]],["Rx_Buffer_Adapt"],["port","reg"]],["io_pop_stream_ready",[[520,2],[520,41]],[[520,22],[520,41]],["Rx_Buffer_Adapt"],["port","input"]],["io_pop_stream_payload",[[521,2],[521,43]],[[521,22],[521,43]],["Rx_Buffer_Adapt"],["port","output"]],["axiclk",[[522,2],[522,28]],[[522,22],[522,28]],["Rx_Buffer_Adapt"],["port","input"]],["rxReset",[[523,2],[523,29]],[[523,22],[523,29]],["Rx_Buffer_Adapt"],["port","input"]],["fifo_io_pop_stream_ready",[[525,2],[525,46]],[[525,22],[525,46]],["Rx_Buffer_Adapt"],["variable","reg"]],["fifo_io_push_stream_ready",[[526,2],[526,47]],[[526,22],[526,47]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo_io_push_availability",[[527,2],[527,47]],[[527,22],[527,47]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo_io_pop_stream_valid",[[528,2],[528,46]],[[528,22],[528,46]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo_io_pop_stream_payload",[[529,2],[529,48]],[[529,22],[529,48]],["Rx_Buffer_Adapt"],["variable","wire"]],["_zz_io_pop_stream_payload",[[530,2],[530,47]],[[530,22],[530,47]],["Rx_Buffer_Adapt"],["variable","reg"]],["push_commit",[[531,2],[531,33]],[[531,22],[531,33]],["Rx_Buffer_Adapt"],["variable","reg"]],["pop_spliter",[[532,2],[532,33]],[[532,22],[532,33]],["Rx_Buffer_Adapt"],["variable","reg"]],["when_Rx_Crc_l271",[[533,2],[533,38]],[[533,22],[533,38]],["Rx_Buffer_Adapt"],["variable","wire"]],["fifo",[[535,2],[548,3]],[[535,29],[535,33]],["Rx_Buffer_Adapt"],["instance","MacTxManagedStreamFifoCc_1"]]]]],[["Rx_Checker",[[603,0],[615,2]],[[603,7],[603,17]],[],["module"]],[[["io_input_valid",[[604,2],[604,36]],[[604,22],[604,36]],["Rx_Checker"],["port","input"]],["io_input_ready",[[605,2],[605,36]],[[605,22],[605,36]],["Rx_Checker"],["port","output"]],["io_input_payload_last",[[606,2],[606,43]],[[606,22],[606,43]],["Rx_Checker"],["port","input"]],["io_input_payload_fragment",[[607,2],[607,47]],[[607,22],[607,47]],["Rx_Checker"],["port","input"]],["io_output_valid",[[608,2],[608,37]],[[608,22],[608,37]],["Rx_Checker"],["port","output"]],["io_output_ready",[[609,2],[609,37]],[[609,22],[609,37]],["Rx_Checker"],["port","input"]],["io_output_payload_last",[[610,2],[610,44]],[[610,22],[610,44]],["Rx_Checker"],["port","output"]],["io_output_payload_fragment",[[611,2],[611,48]],[[611,22],[611,48]],["Rx_Checker"],["port","output"]],["io_error",[[612,2],[612,30]],[[612,22],[612,30]],["Rx_Checker"],["port","output"]],["axiclk",[[613,2],[613,28]],[[613,22],[613,28]],["Rx_Checker"],["port","input"]],["rxReset",[[614,2],[614,29]],[[614,22],[614,29]],["Rx_Checker"],["port","input"]],["crc_2_flush",[[616,2],[616,33]],[[616,22],[616,33]],["Rx_Checker"],["variable","wire"]],["crc_2_result",[[617,2],[617,34]],[[617,22],[617,34]],["Rx_Checker"],["variable","wire"]],["io_output_fire",[[618,2],[618,36]],[[618,22],[618,36]],["Rx_Checker"],["variable","wire"]],["crc_2",[[620,2],[627,3]],[[620,8],[620,13]],["Rx_Checker"],["instance","Crc_1"]]]]],[["Rx_Preamble",[[638,0],[649,2]],[[638,7],[638,18]],[],["module"]],[[["io_input_valid",[[639,2],[639,36]],[[639,22],[639,36]],["Rx_Preamble"],["port","input"]],["io_input_ready",[[640,2],[640,36]],[[640,22],[640,36]],["Rx_Preamble"],["port","output"]],["io_input_payload_last",[[641,2],[641,43]],[[641,22],[641,43]],["Rx_Preamble"],["port","input"]],["io_input_payload_fragment",[[642,2],[642,47]],[[642,22],[642,47]],["Rx_Preamble"],["port","input"]],["io_output_valid",[[643,2],[643,37]],[[643,22],[643,37]],["Rx_Preamble"],["port","reg"]],["io_output_ready",[[644,2],[644,37]],[[644,22],[644,37]],["Rx_Preamble"],["port","input"]],["io_output_payload_last",[[645,2],[645,44]],[[645,22],[645,44]],["Rx_Preamble"],["port","output"]],["io_output_payload_fragment",[[646,2],[646,48]],[[646,22],[646,48]],["Rx_Preamble"],["port","output"]],["axiclk",[[647,2],[647,28]],[[647,22],[647,28]],["Rx_Preamble"],["port","input"]],["rxReset",[[648,2],[648,29]],[[648,22],[648,29]],["Rx_Preamble"],["port","input"]],["startDelimiter",[[650,2],[650,36]],[[650,22],[650,36]],["Rx_Preamble"],["variable","wire"]],["io_input_fire",[[651,2],[651,35]],[[651,22],[651,35]],["Rx_Preamble"],["variable","wire"]],["history_0_valid",[[652,2],[652,37]],[[652,22],[652,37]],["Rx_Preamble"],["variable","wire"]],["history_0_ready",[[653,2],[653,37]],[[653,22],[653,37]],["Rx_Preamble"],["variable","wire"]],["history_0_payload_last",[[654,2],[654,44]],[[654,22],[654,44]],["Rx_Preamble"],["variable","wire"]],["history_0_payload_fragment",[[655,2],[655,48]],[[655,22],[655,48]],["Rx_Preamble"],["variable","wire"]],["history_1_valid",[[656,2],[656,37]],[[656,22],[656,37]],["Rx_Preamble"],["variable","wire"]],["history_1_ready",[[657,2],[657,37]],[[657,22],[657,37]],["Rx_Preamble"],["variable","wire"]],["history_1_payload_last",[[658,2],[658,44]],[[658,22],[658,44]],["Rx_Preamble"],["variable","wire"]],["history_1_payload_fragment",[[659,2],[659,48]],[[659,22],[659,48]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_valid",[[660,2],[660,41]],[[660,22],[660,41]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_ready",[[661,2],[661,41]],[[661,22],[661,41]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_payload_last",[[662,2],[662,48]],[[662,22],[662,48]],["Rx_Preamble"],["variable","wire"]],["_zz_history_0_payload_fragment",[[663,2],[663,52]],[[663,22],[663,52]],["Rx_Preamble"],["variable","wire"]],["_zz_history_1_valid",[[664,2],[664,41]],[[664,22],[664,41]],["Rx_Preamble"],["variable","reg"]],["_zz_history_1_ready",[[665,2],[665,41]],[[665,22],[665,41]],["Rx_Preamble"],["variable","reg"]],["_zz_history_1_payload_last",[[666,2],[666,48]],[[666,22],[666,48]],["Rx_Preamble"],["variable","reg"]],["_zz_history_1_payload_fragment",[[667,2],[667,52]],[[667,22],[667,52]],["Rx_Preamble"],["variable","reg"]],["historyDataCat",[[668,2],[668,36]],[[668,22],[668,36]],["Rx_Preamble"],["variable","wire"]],["hit",[[669,2],[669,25]],[[669,22],[669,25]],["Rx_Preamble"],["variable","wire"]],["inFrame",[[670,2],[670,29]],[[670,22],[670,29]],["Rx_Preamble"],["variable","reg"]],["when_Rx_Crc_l26",[[671,2],[671,37]],[[671,22],[671,37]],["Rx_Preamble"],["variable","wire"]],["when_Rx_Crc_l33",[[672,2],[672,37]],[[672,22],[672,37]],["Rx_Preamble"],["variable","wire"]]]]],[["Tx_Header",[[734,0],[745,2]],[[734,7],[734,16]],[],["module"]],[[["input_valid",[[735,2],[735,33]],[[735,22],[735,33]],["Tx_Header"],["port","input"]],["input_ready",[[736,2],[736,33]],[[736,22],[736,33]],["Tx_Header"],["port","reg"]],["input_payload_last",[[737,2],[737,40]],[[737,22],[737,40]],["Tx_Header"],["port","input"]],["input_payload_fragment",[[738,2],[738,44]],[[738,22],[738,44]],["Tx_Header"],["port","input"]],["output_valid",[[739,2],[739,34]],[[739,22],[739,34]],["Tx_Header"],["port","output"]],["output_ready",[[740,2],[740,34]],[[740,22],[740,34]],["Tx_Header"],["port","input"]],["output_payload_last",[[741,2],[741,41]],[[741,22],[741,41]],["Tx_Header"],["port","reg"]],["output_payload_fragment",[[742,2],[742,45]],[[742,22],[742,45]],["Tx_Header"],["port","reg"]],["axiclk",[[743,2],[743,28]],[[743,22],[743,28]],["Tx_Header"],["port","input"]],["txReset",[[744,2],[744,29]],[[744,22],[744,29]],["Tx_Header"],["port","input"]],["_zz_output_payload_fragment",[[746,2],[746,49]],[[746,22],[746,49]],["Tx_Header"],["variable","reg"]],["_zz_output_payload_fragment_1",[[747,2],[747,51]],[[747,22],[747,51]],["Tx_Header"],["variable","wire"]],["header",[[748,2],[748,28]],[[748,22],[748,28]],["Tx_Header"],["variable","wire"]],["state",[[749,2],[749,27]],[[749,22],[749,27]],["Tx_Header"],["variable","reg"]],["when_Tx_Crc_l183",[[750,2],[750,38]],[[750,22],[750,38]],["Tx_Header"],["variable","wire"]],["output_fire",[[751,2],[751,33]],[[751,22],[751,33]],["Tx_Header"],["variable","wire"]],["input_fire",[[752,2],[752,32]],[[752,22],[752,32]],["Tx_Header"],["variable","wire"]],["when_Tx_Crc_l192",[[753,2],[753,38]],[[753,22],[753,38]],["Tx_Header"],["variable","wire"]]]]],[["Tx_Crc",[[813,0],[824,2]],[[813,7],[813,13]],[],["module"]],[[["input_valid",[[814,2],[814,33]],[[814,22],[814,33]],["Tx_Crc"],["port","input"]],["input_ready",[[815,2],[815,33]],[[815,22],[815,33]],["Tx_Crc"],["port","reg"]],["input_payload_last",[[816,2],[816,40]],[[816,22],[816,40]],["Tx_Crc"],["port","input"]],["input_payload_fragment",[[817,2],[817,44]],[[817,22],[817,44]],["Tx_Crc"],["port","input"]],["output_valid",[[818,2],[818,34]],[[818,22],[818,34]],["Tx_Crc"],["port","reg"]],["output_ready",[[819,2],[819,34]],[[819,22],[819,34]],["Tx_Crc"],["port","input"]],["output_payload_last",[[820,2],[820,41]],[[820,22],[820,41]],["Tx_Crc"],["port","reg"]],["output_payload_fragment",[[821,2],[821,45]],[[821,22],[821,45]],["Tx_Crc"],["port","reg"]],["axiclk",[[822,2],[822,28]],[[822,22],[822,28]],["Tx_Crc"],["port","input"]],["txReset",[[823,2],[823,29]],[[823,22],[823,29]],["Tx_Crc"],["port","input"]],["crc_2_flush",[[825,2],[825,33]],[[825,22],[825,33]],["Tx_Crc"],["variable","wire"]],["crc_2_result",[[826,2],[826,34]],[[826,22],[826,34]],["Tx_Crc"],["variable","wire"]],["emitCrc",[[827,2],[827,29]],[[827,22],[827,29]],["Tx_Crc"],["variable","reg"]],["input_fire",[[828,2],[828,32]],[[828,22],[828,32]],["Tx_Crc"],["variable","wire"]],["when_Tx_Crc_l151",[[829,2],[829,38]],[[829,22],[829,38]],["Tx_Crc"],["variable","wire"]],["output_fire",[[830,2],[830,33]],[[830,22],[830,33]],["Tx_Crc"],["variable","wire"]],["when_Tx_Crc_l151_1",[[831,2],[831,40]],[[831,22],[831,40]],["Tx_Crc"],["variable","wire"]],["input_fire_1",[[832,2],[832,34]],[[832,22],[832,34]],["Tx_Crc"],["variable","wire"]],["output_fire_1",[[833,2],[833,35]],[[833,22],[833,35]],["Tx_Crc"],["variable","wire"]],["when_Tx_Crc_l157",[[834,2],[834,38]],[[834,22],[834,38]],["Tx_Crc"],["variable","wire"]],["crc_2",[[836,2],[843,3]],[[836,6],[836,11]],["Tx_Crc"],["instance","Crc"]]]]],[["Tx_Buffer",[[902,0],[918,2]],[[902,7],[902,16]],[],["module"]],[[["io_push_stream_valid",[[903,2],[903,42]],[[903,22],[903,42]],["Tx_Buffer"],["port","input"]],["io_push_stream_ready",[[904,2],[904,42]],[[904,22],[904,42]],["Tx_Buffer"],["port","output"]],["io_push_stream_payload",[[905,2],[905,44]],[[905,22],[905,44]],["Tx_Buffer"],["port","input"]],["io_push_availability",[[906,2],[906,42]],[[906,22],[906,42]],["Tx_Buffer"],["port","output"]],["io_pop_stream_valid",[[907,2],[907,41]],[[907,22],[907,41]],["Tx_Buffer"],["port","reg"]],["io_pop_stream_ready",[[908,2],[908,41]],[[908,22],[908,41]],["Tx_Buffer"],["port","input"]],["io_pop_stream_payload_last",[[909,2],[909,48]],[[909,22],[909,48]],["Tx_Buffer"],["port","reg"]],["io_pop_stream_payload_fragment",[[910,2],[910,52]],[[910,22],[910,52]],["Tx_Buffer"],["port","output"]],["io_pop_redo",[[911,2],[911,33]],[[911,22],[911,33]],["Tx_Buffer"],["port","input"]],["io_pop_commit",[[912,2],[912,35]],[[912,22],[912,35]],["Tx_Buffer"],["port","input"]],["clk",[[913,2],[913,25]],[[913,22],[913,25]],["Tx_Buffer"],["port","input"]],["reset",[[914,2],[914,27]],[[914,22],[914,27]],["Tx_Buffer"],["port","input"]],["axictrl_tx_flush",[[915,2],[915,38]],[[915,22],[915,38]],["Tx_Buffer"],["port","input"]],["axiclk",[[916,2],[916,28]],[[916,22],[916,28]],["Tx_Buffer"],["port","input"]],["txReset",[[917,2],[917,29]],[[917,22],[917,29]],["Tx_Buffer"],["port","input"]],["fifo_io_pop_stream_ready",[[919,2],[919,46]],[[919,22],[919,46]],["Tx_Buffer"],["variable","reg"]],["fifo_io_push_stream_ready",[[920,2],[920,47]],[[920,22],[920,47]],["Tx_Buffer"],["variable","wire"]],["fifo_io_push_availability",[[921,2],[921,47]],[[921,22],[921,47]],["Tx_Buffer"],["variable","wire"]],["fifo_io_pop_stream_valid",[[922,2],[922,46]],[[922,22],[922,46]],["Tx_Buffer"],["variable","wire"]],["fifo_io_pop_stream_payload",[[923,2],[923,48]],[[923,22],[923,48]],["Tx_Buffer"],["variable","wire"]],["_zz_push_wordCountMinusOne",[[924,2],[924,48]],[[924,22],[924,48]],["Tx_Buffer"],["variable","wire"]],["_zz_push_length",[[925,2],[925,37]],[[925,22],[925,37]],["Tx_Buffer"],["variable","wire"]],["_zz_pop_length",[[926,2],[926,36]],[[926,22],[926,36]],["Tx_Buffer"],["variable","wire"]],["push_commit",[[927,2],[927,33]],[[927,22],[927,33]],["Tx_Buffer"],["variable","reg"]],["push_state_1",[[928,2],[928,60]],[[928,48],[928,60]],["Tx_Buffer"],["variable","reg"]],["push_length",[[929,2],[929,33]],[[929,22],[929,33]],["Tx_Buffer"],["variable","reg"]],["push_wordCountMinusOne",[[930,2],[930,44]],[[930,22],[930,44]],["Tx_Buffer"],["variable","wire"]],["push_wordCounter",[[931,2],[931,38]],[[931,22],[931,38]],["Tx_Buffer"],["variable","reg"]],["fifo_io_push_stream_fire",[[932,2],[932,46]],[[932,22],[932,46]],["Tx_Buffer"],["variable","wire"]],["io_push_stream_fire",[[933,2],[933,41]],[[933,22],[933,41]],["Tx_Buffer"],["variable","wire"]],["when_Tx_Crc_l66",[[934,2],[934,37]],[[934,22],[934,37]],["Tx_Buffer"],["variable","wire"]],["pop_state_1",[[935,2],[935,58]],[[935,47],[935,58]],["Tx_Buffer"],["variable","reg"]],["pop_length",[[936,2],[936,32]],[[936,22],[936,32]],["Tx_Buffer"],["variable","reg"]],["pop_lengthMinusOne",[[937,2],[937,40]],[[937,22],[937,40]],["Tx_Buffer"],["variable","wire"]],["pop_wordCounter",[[938,2],[938,37]],[[938,22],[938,37]],["Tx_Buffer"],["variable","reg"]],["pop_wordCountEndAt",[[939,2],[939,40]],[[939,22],[939,40]],["Tx_Buffer"],["variable","wire"]],["when_Tx_Crc_l105",[[940,2],[940,38]],[[940,22],[940,38]],["Tx_Buffer"],["variable","wire"]],["push_state_1_string",[[942,2],[942,32]],[[942,13],[942,32]],["Tx_Buffer"],["variable","reg"]],["pop_state_1_string",[[943,2],[943,31]],[[943,13],[943,31]],["Tx_Buffer"],["variable","reg"]],["fifo",[[950,2],[966,3]],[[950,27],[950,31]],["Tx_Buffer"],["instance","MacTxManagedStreamFifoCc"]]]]],[["Tx_Buffer_Adapt",[[1138,0],[1148,2]],[[1138,7],[1138,22]],[],["module"]],[[["push_stream_valid",[[1139,2],[1139,39]],[[1139,22],[1139,39]],["Tx_Buffer_Adapt"],["port","input"]],["push_stream_ready",[[1140,2],[1140,39]],[[1140,22],[1140,39]],["Tx_Buffer_Adapt"],["port","output"]],["push_stream_payload",[[1141,2],[1141,41]],[[1141,22],[1141,41]],["Tx_Buffer_Adapt"],["port","input"]],["pop_stream_valid",[[1142,2],[1142,38]],[[1142,22],[1142,38]],["Tx_Buffer_Adapt"],["port","output"]],["pop_stream_ready",[[1143,2],[1143,38]],[[1143,22],[1143,38]],["Tx_Buffer_Adapt"],["port","input"]],["pop_stream_payload",[[1144,2],[1144,40]],[[1144,22],[1144,40]],["Tx_Buffer_Adapt"],["port","output"]],["clk",[[1145,2],[1145,25]],[[1145,22],[1145,25]],["Tx_Buffer_Adapt"],["port","input"]],["reset",[[1146,2],[1146,27]],[[1146,22],[1146,27]],["Tx_Buffer_Adapt"],["port","input"]],["axictrl_tx_flush",[[1147,2],[1147,38]],[[1147,22],[1147,38]],["Tx_Buffer_Adapt"],["port","input"]],["area_fifo_io_push_valid",[[1149,2],[1149,45]],[[1149,22],[1149,45]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_push_payload",[[1150,2],[1150,47]],[[1150,22],[1150,47]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_push_ready",[[1151,2],[1151,45]],[[1151,22],[1151,45]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_pop_valid",[[1152,2],[1152,44]],[[1152,22],[1152,44]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_pop_payload",[[1153,2],[1153,46]],[[1153,22],[1153,46]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_pushOccupancy",[[1154,2],[1154,48]],[[1154,22],[1154,48]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_popOccupancy",[[1155,2],[1155,47]],[[1155,22],[1155,47]],["Tx_Buffer_Adapt"],["variable","wire"]],["push_stream_fire",[[1156,2],[1156,38]],[[1156,22],[1156,38]],["Tx_Buffer_Adapt"],["variable","wire"]],["_zz_push_stream_ready",[[1157,2],[1157,43]],[[1157,22],[1157,43]],["Tx_Buffer_Adapt"],["variable","reg"]],["_zz_push_stream_ready_1",[[1158,2],[1158,45]],[[1158,22],[1158,45]],["Tx_Buffer_Adapt"],["variable","reg"]],["_zz_push_stream_ready_2",[[1159,2],[1159,45]],[[1159,22],[1159,45]],["Tx_Buffer_Adapt"],["variable","reg"]],["_zz_push_stream_ready_3",[[1160,2],[1160,45]],[[1160,22],[1160,45]],["Tx_Buffer_Adapt"],["variable","wire"]],["_zz_io_push_payload",[[1161,2],[1161,41]],[[1161,22],[1161,41]],["Tx_Buffer_Adapt"],["variable","reg"]],["push_stream_fire_1",[[1162,2],[1162,40]],[[1162,22],[1162,40]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo",[[1164,2],[1176,3]],[[1164,15],[1164,24]],["Tx_Buffer_Adapt"],["instance","StreamFifoCC"]]]]],[["BufferCC_12",[[1222,0],[1227,2]],[[1222,7],[1222,18]],[],["module"]],[[["io_dataIn",[[1223,2],[1223,31]],[[1223,22],[1223,31]],["BufferCC_12"],["port","input"]],["io_dataOut",[[1224,2],[1224,32]],[[1224,22],[1224,32]],["BufferCC_12"],["port","output"]],["axiclk",[[1225,2],[1225,28]],[[1225,22],[1225,28]],["BufferCC_12"],["port","input"]],["_zz_1",[[1226,2],[1226,27]],[[1226,22],[1226,27]],["BufferCC_12"],["port","input"]],["buffers_0",[[1228,27],[1228,56]],[[1228,47],[1228,56]],["BufferCC_12"],["variable","reg"]],["buffers_1",[[1229,27],[1229,56]],[[1229,47],[1229,56]],["BufferCC_12"],["variable","reg"]]]]],[["BufferCC_11",[[1245,0],[1251,2]],[[1245,7],[1245,18]],[],["module"]],[[["io_dataIn",[[1246,2],[1246,31]],[[1246,22],[1246,31]],["BufferCC_11"],["port","input"]],["io_dataOut",[[1247,2],[1247,32]],[[1247,22],[1247,32]],["BufferCC_11"],["port","output"]],["clk",[[1248,2],[1248,25]],[[1248,22],[1248,25]],["BufferCC_11"],["port","input"]],["reset",[[1249,2],[1249,27]],[[1249,22],[1249,27]],["BufferCC_11"],["port","input"]],["axictrl_rx_flush",[[1250,2],[1250,38]],[[1250,22],[1250,38]],["BufferCC_11"],["port","input"]],["buffers_0",[[1252,27],[1252,56]],[[1252,47],[1252,56]],["BufferCC_11"],["variable","reg"]],["buffers_1",[[1253,27],[1253,56]],[[1253,47],[1253,56]],["BufferCC_11"],["variable","reg"]]]]],[["BufferCC_10",[[1274,0],[1279,2]],[[1274,7],[1274,18]],[],["module"]],[[["io_dataIn",[[1275,2],[1275,31]],[[1275,22],[1275,31]],["BufferCC_10"],["port","input"]],["io_dataOut",[[1276,2],[1276,32]],[[1276,22],[1276,32]],["BufferCC_10"],["port","output"]],["axiclk",[[1277,2],[1277,28]],[[1277,22],[1277,28]],["BufferCC_10"],["port","input"]],["rxReset",[[1278,2],[1278,29]],[[1278,22],[1278,29]],["BufferCC_10"],["port","input"]],["buffers_0",[[1280,27],[1280,56]],[[1280,47],[1280,56]],["BufferCC_10"],["variable","reg"]],["buffers_1",[[1281,27],[1281,56]],[[1281,47],[1281,56]],["BufferCC_10"],["variable","reg"]]]]],[["MacTxManagedStreamFifoCc_1",[[1297,0],[1310,2]],[[1297,7],[1297,33]],[],["module"]],[[["io_push_stream_valid",[[1298,2],[1298,42]],[[1298,22],[1298,42]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_push_stream_ready",[[1299,2],[1299,42]],[[1299,22],[1299,42]],["MacTxManagedStreamFifoCc_1"],["port","output"]],["io_push_stream_payload",[[1300,2],[1300,44]],[[1300,22],[1300,44]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_push_commit",[[1301,2],[1301,36]],[[1301,22],[1301,36]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_push_availability",[[1302,2],[1302,42]],[[1302,22],[1302,42]],["MacTxManagedStreamFifoCc_1"],["port","output"]],["io_pop_stream_valid",[[1303,2],[1303,41]],[[1303,22],[1303,41]],["MacTxManagedStreamFifoCc_1"],["port","output"]],["io_pop_stream_ready",[[1304,2],[1304,41]],[[1304,22],[1304,41]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_pop_stream_payload",[[1305,2],[1305,43]],[[1305,22],[1305,43]],["MacTxManagedStreamFifoCc_1"],["port","output"]],["io_pop_redo",[[1306,2],[1306,33]],[[1306,22],[1306,33]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["io_pop_commit",[[1307,2],[1307,35]],[[1307,22],[1307,35]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["axiclk",[[1308,2],[1308,28]],[[1308,22],[1308,28]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["rxReset",[[1309,2],[1309,29]],[[1309,22],[1309,29]],["MacTxManagedStreamFifoCc_1"],["port","input"]],["_zz_ram_port1",[[1311,2],[1311,35]],[[1311,22],[1311,35]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["popToPush_io_input_ready",[[1312,2],[1312,46]],[[1312,22],[1312,46]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["popToPush_io_output_valid",[[1313,2],[1313,47]],[[1313,22],[1313,47]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["popToPush_io_output_payload",[[1314,2],[1314,49]],[[1314,22],[1314,49]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pushToPop_io_input_ready",[[1315,2],[1315,46]],[[1315,22],[1315,46]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pushToPop_io_output_valid",[[1316,2],[1316,47]],[[1316,22],[1316,47]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pushToPop_io_output_payload",[[1317,2],[1317,49]],[[1317,22],[1317,49]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["_zz_ram_port",[[1318,2],[1318,34]],[[1318,22],[1318,34]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["_zz_io_push_availability",[[1319,2],[1319,46]],[[1319,22],[1319,46]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["_zz_1",[[1320,2],[1320,27]],[[1320,22],[1320,27]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["push_currentPtr",[[1321,2],[1321,37]],[[1321,22],[1321,37]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["push_oldPtr",[[1322,2],[1322,33]],[[1322,22],[1322,33]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["push_popPtr",[[1323,2],[1323,33]],[[1323,22],[1323,33]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["io_push_stream_fire",[[1324,2],[1324,41]],[[1324,22],[1324,41]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pop_currentPtr",[[1325,2],[1325,36]],[[1325,22],[1325,36]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["pop_oldPtr",[[1326,2],[1326,32]],[[1326,22],[1326,32]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["pop_pushPtr",[[1327,2],[1327,33]],[[1327,22],[1327,33]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["pop_cmd_valid",[[1328,2],[1328,35]],[[1328,22],[1328,35]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pop_cmd_ready",[[1329,2],[1329,35]],[[1329,22],[1329,35]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pop_cmd_payload",[[1330,2],[1330,37]],[[1330,22],[1330,37]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["io_pop_stream_fire",[[1331,2],[1331,40]],[[1331,22],[1331,40]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["pop_commitPtr",[[1332,2],[1332,35]],[[1332,22],[1332,35]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["_zz_io_pop_stream_valid",[[1333,2],[1333,45]],[[1333,22],[1333,45]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["_zz_pop_cmd_ready",[[1334,2],[1334,39]],[[1334,22],[1334,39]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["_zz_io_pop_stream_valid_1",[[1335,2],[1335,47]],[[1335,22],[1335,47]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["_zz_io_pop_stream_valid_2",[[1336,2],[1336,47]],[[1336,22],[1336,47]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["pop_cmd_fire",[[1337,2],[1337,34]],[[1337,22],[1337,34]],["MacTxManagedStreamFifoCc_1"],["variable","wire"]],["ram",[[1338,2],[1338,23]],[[1338,13],[1338,16]],["MacTxManagedStreamFifoCc_1"],["variable","reg"]],["popToPush",[[1354,2],[1363,3]],[[1354,21],[1354,30]],["MacTxManagedStreamFifoCc_1"],["instance","StreamCCByToggle_2"]],["pushToPop",[[1364,2],[1373,3]],[[1364,21],[1364,30]],["MacTxManagedStreamFifoCc_1"],["instance","StreamCCByToggle_2"]]]]],[["Crc_1",[[1455,0],[1462,2]],[[1455,7],[1455,12]],[],["module"]],[[["flush",[[1456,2],[1456,27]],[[1456,22],[1456,27]],["Crc_1"],["port","input"]],["input_valid",[[1457,2],[1457,33]],[[1457,22],[1457,33]],["Crc_1"],["port","input"]],["input_payload",[[1458,2],[1458,35]],[[1458,22],[1458,35]],["Crc_1"],["port","input"]],["result",[[1459,2],[1459,28]],[[1459,22],[1459,28]],["Crc_1"],["port","output"]],["axiclk",[[1460,2],[1460,28]],[[1460,22],[1460,28]],["Crc_1"],["port","input"]],["rxReset",[[1461,2],[1461,29]],[[1461,22],[1461,29]],["Crc_1"],["port","input"]],["crc32_2_crc_o",[[1463,2],[1463,35]],[[1463,22],[1463,35]],["Crc_1"],["variable","wire"]],["crc_data",[[1464,2],[1464,30]],[[1464,22],[1464,30]],["Crc_1"],["variable","reg"]],["crc32_2",[[1466,2],[1470,3]],[[1466,8],[1466,15]],["Crc_1"],["instance","Crc32"]]]]],[["Crc",[[1488,0],[1495,2]],[[1488,7],[1488,10]],[],["module"]],[[["flush",[[1489,2],[1489,27]],[[1489,22],[1489,27]],["Crc"],["port","input"]],["input_valid",[[1490,2],[1490,33]],[[1490,22],[1490,33]],["Crc"],["port","input"]],["input_payload",[[1491,2],[1491,35]],[[1491,22],[1491,35]],["Crc"],["port","input"]],["result",[[1492,2],[1492,28]],[[1492,22],[1492,28]],["Crc"],["port","output"]],["axiclk",[[1493,2],[1493,28]],[[1493,22],[1493,28]],["Crc"],["port","input"]],["txReset",[[1494,2],[1494,29]],[[1494,22],[1494,29]],["Crc"],["port","input"]],["crc32_2_crc_o",[[1496,2],[1496,35]],[[1496,22],[1496,35]],["Crc"],["variable","wire"]],["crc_data",[[1497,2],[1497,30]],[[1497,22],[1497,30]],["Crc"],["variable","reg"]],["crc32_2",[[1499,2],[1503,3]],[[1499,8],[1499,15]],["Crc"],["instance","Crc32"]]]]],[["MacTxManagedStreamFifoCc",[[1521,0],[1537,2]],[[1521,7],[1521,31]],[],["module"]],[[["io_push_stream_valid",[[1522,2],[1522,42]],[[1522,22],[1522,42]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_stream_ready",[[1523,2],[1523,42]],[[1523,22],[1523,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_push_stream_payload",[[1524,2],[1524,44]],[[1524,22],[1524,44]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_commit",[[1525,2],[1525,36]],[[1525,22],[1525,36]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_availability",[[1526,2],[1526,42]],[[1526,22],[1526,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_valid",[[1527,2],[1527,41]],[[1527,22],[1527,41]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_ready",[[1528,2],[1528,41]],[[1528,22],[1528,41]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_stream_payload",[[1529,2],[1529,43]],[[1529,22],[1529,43]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_redo",[[1530,2],[1530,33]],[[1530,22],[1530,33]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_commit",[[1531,2],[1531,35]],[[1531,22],[1531,35]],["MacTxManagedStreamFifoCc"],["port","input"]],["clk",[[1532,2],[1532,25]],[[1532,22],[1532,25]],["MacTxManagedStreamFifoCc"],["port","input"]],["reset",[[1533,2],[1533,27]],[[1533,22],[1533,27]],["MacTxManagedStreamFifoCc"],["port","input"]],["axictrl_tx_flush",[[1534,2],[1534,38]],[[1534,22],[1534,38]],["MacTxManagedStreamFifoCc"],["port","input"]],["axiclk",[[1535,2],[1535,28]],[[1535,22],[1535,28]],["MacTxManagedStreamFifoCc"],["port","input"]],["txReset",[[1536,2],[1536,29]],[[1536,22],[1536,29]],["MacTxManagedStreamFifoCc"],["port","input"]],["_zz_ram_port1",[[1538,2],[1538,35]],[[1538,22],[1538,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush_io_input_ready",[[1539,2],[1539,46]],[[1539,22],[1539,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_valid",[[1540,2],[1540,47]],[[1540,22],[1540,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_payload",[[1541,2],[1541,49]],[[1541,22],[1541,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_input_ready",[[1542,2],[1542,46]],[[1542,22],[1542,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_valid",[[1543,2],[1543,47]],[[1543,22],[1543,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_payload",[[1544,2],[1544,49]],[[1544,22],[1544,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_ram_port",[[1545,2],[1545,34]],[[1545,22],[1545,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_io_push_availability",[[1546,2],[1546,46]],[[1546,22],[1546,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_1",[[1547,2],[1547,27]],[[1547,22],[1547,27]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_currentPtr",[[1548,2],[1548,37]],[[1548,22],[1548,37]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_oldPtr",[[1549,2],[1549,33]],[[1549,22],[1549,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_popPtr",[[1550,2],[1550,33]],[[1550,22],[1550,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["io_push_stream_fire",[[1551,2],[1551,41]],[[1551,22],[1551,41]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_currentPtr",[[1552,2],[1552,36]],[[1552,22],[1552,36]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_oldPtr",[[1553,2],[1553,32]],[[1553,22],[1553,32]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_pushPtr",[[1554,2],[1554,33]],[[1554,22],[1554,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_valid",[[1555,2],[1555,35]],[[1555,22],[1555,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_ready",[[1556,2],[1556,35]],[[1556,22],[1556,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_payload",[[1557,2],[1557,37]],[[1557,22],[1557,37]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["io_pop_stream_fire",[[1558,2],[1558,40]],[[1558,22],[1558,40]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_commitPtr",[[1559,2],[1559,35]],[[1559,22],[1559,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid",[[1560,2],[1560,45]],[[1560,22],[1560,45]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_pop_cmd_ready",[[1561,2],[1561,39]],[[1561,22],[1561,39]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_1",[[1562,2],[1562,47]],[[1562,22],[1562,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_2",[[1563,2],[1563,47]],[[1563,22],[1563,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_fire",[[1564,2],[1564,34]],[[1564,22],[1564,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["ram",[[1565,2],[1565,23]],[[1565,13],[1565,16]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush",[[1581,2],[1593,3]],[[1581,19],[1581,28]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle"]],["pushToPop",[[1594,2],[1606,3]],[[1594,21],[1594,30]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle_1"]]]]],[["StreamFifoCC",[[1700,0],[1712,2]],[[1700,7],[1700,19]],[],["module"]],[[["io_push_valid",[[1701,2],[1701,35]],[[1701,22],[1701,35]],["StreamFifoCC"],["port","input"]],["io_push_ready",[[1702,2],[1702,35]],[[1702,22],[1702,35]],["StreamFifoCC"],["port","output"]],["io_push_payload",[[1703,2],[1703,37]],[[1703,22],[1703,37]],["StreamFifoCC"],["port","input"]],["io_pop_valid",[[1704,2],[1704,34]],[[1704,22],[1704,34]],["StreamFifoCC"],["port","output"]],["io_pop_ready",[[1705,2],[1705,34]],[[1705,22],[1705,34]],["StreamFifoCC"],["port","input"]],["io_pop_payload",[[1706,2],[1706,36]],[[1706,22],[1706,36]],["StreamFifoCC"],["port","output"]],["io_pushOccupancy",[[1707,2],[1707,38]],[[1707,22],[1707,38]],["StreamFifoCC"],["port","output"]],["io_popOccupancy",[[1708,2],[1708,37]],[[1708,22],[1708,37]],["StreamFifoCC"],["port","output"]],["clk",[[1709,2],[1709,25]],[[1709,22],[1709,25]],["StreamFifoCC"],["port","input"]],["reset",[[1710,2],[1710,27]],[[1710,22],[1710,27]],["StreamFifoCC"],["port","input"]],["axictrl_tx_flush",[[1711,2],[1711,38]],[[1711,22],[1711,38]],["StreamFifoCC"],["port","input"]],["_zz_ram_port1",[[1713,2],[1713,35]],[[1713,22],[1713,35]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[1714,2],[1714,55]],[[1714,22],[1714,55]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[1715,2],[1715,55]],[[1715,22],[1715,55]],["StreamFifoCC"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[1716,2],[1716,44]],[[1716,22],[1716,44]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port",[[1717,2],[1717,34]],[[1717,22],[1717,34]],["StreamFifoCC"],["variable","wire"]],["_zz_popCC_popPtrGray",[[1718,2],[1718,42]],[[1718,22],[1718,42]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_1",[[1719,2],[1719,36]],[[1719,22],[1719,36]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_2",[[1720,2],[1720,36]],[[1720,22],[1720,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_1",[[1721,2],[1721,42]],[[1721,22],[1721,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_2",[[1722,2],[1722,42]],[[1722,22],[1722,42]],["StreamFifoCC"],["variable","wire"]],["_zz_1",[[1723,2],[1723,27]],[[1723,22],[1723,27]],["StreamFifoCC"],["variable","reg"]],["popToPushGray",[[1724,2],[1724,35]],[[1724,22],[1724,35]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray",[[1725,2],[1725,35]],[[1725,22],[1725,35]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtr",[[1726,2],[1726,36]],[[1726,22],[1726,36]],["StreamFifoCC"],["variable","reg"]],["pushCC_pushPtrPlus",[[1727,2],[1727,40]],[[1727,22],[1727,40]],["StreamFifoCC"],["variable","wire"]],["io_push_fire",[[1728,2],[1728,34]],[[1728,22],[1728,34]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtrGray",[[1729,2],[1729,40]],[[1729,22],[1729,40]],["StreamFifoCC"],["variable","reg"]],["pushCC_popPtrGray",[[1730,2],[1730,39]],[[1730,22],[1730,39]],["StreamFifoCC"],["variable","wire"]],["pushCC_full",[[1731,2],[1731,33]],[[1731,22],[1731,33]],["StreamFifoCC"],["variable","wire"]],["io_push_fire_1",[[1732,2],[1732,36]],[[1732,22],[1732,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy",[[1733,2],[1733,42]],[[1733,22],[1733,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[1734,2],[1734,44]],[[1734,22],[1734,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[1735,2],[1735,44]],[[1735,22],[1735,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[1736,2],[1736,44]],[[1736,22],[1736,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[1737,2],[1737,44]],[[1737,22],[1737,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_5",[[1738,2],[1738,44]],[[1738,22],[1738,44]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtr",[[1739,2],[1739,34]],[[1739,22],[1739,34]],["StreamFifoCC"],["variable","reg"]],["popCC_popPtrPlus",[[1740,2],[1740,38]],[[1740,22],[1740,38]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire",[[1741,2],[1741,33]],[[1741,22],[1741,33]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtrGray",[[1742,2],[1742,38]],[[1742,22],[1742,38]],["StreamFifoCC"],["variable","reg"]],["popCC_pushPtrGray",[[1743,2],[1743,39]],[[1743,22],[1743,39]],["StreamFifoCC"],["variable","wire"]],["popCC_empty",[[1744,2],[1744,33]],[[1744,22],[1744,33]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_1",[[1745,2],[1745,35]],[[1745,22],[1745,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload",[[1746,2],[1746,40]],[[1746,22],[1746,40]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_2",[[1747,2],[1747,35]],[[1747,22],[1747,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy",[[1748,2],[1748,41]],[[1748,22],[1748,41]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_1",[[1749,2],[1749,43]],[[1749,22],[1749,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_2",[[1750,2],[1750,43]],[[1750,22],[1750,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_3",[[1751,2],[1751,43]],[[1751,22],[1751,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_4",[[1752,2],[1752,43]],[[1752,22],[1752,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_5",[[1753,2],[1753,43]],[[1753,22],[1753,43]],["StreamFifoCC"],["variable","wire"]],["ram",[[1754,2],[1754,23]],[[1754,13],[1754,16]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc",[[1773,2],[1779,3]],[[1773,13],[1773,35]],["StreamFifoCC"],["instance","BufferCC_8"]],["pushToPopGray_buffercc",[[1780,2],[1786,3]],[[1780,13],[1780,35]],["StreamFifoCC"],["instance","BufferCC_8"]]]]],[["StreamCCByToggle_2",[[1859,0],[1868,2]],[[1859,7],[1859,25]],[],["module"]],[[["io_input_valid",[[1860,2],[1860,36]],[[1860,22],[1860,36]],["StreamCCByToggle_2"],["port","input"]],["io_input_ready",[[1861,2],[1861,36]],[[1861,22],[1861,36]],["StreamCCByToggle_2"],["port","output"]],["io_input_payload",[[1862,2],[1862,38]],[[1862,22],[1862,38]],["StreamCCByToggle_2"],["port","input"]],["io_output_valid",[[1863,2],[1863,37]],[[1863,22],[1863,37]],["StreamCCByToggle_2"],["port","output"]],["io_output_ready",[[1864,2],[1864,37]],[[1864,22],[1864,37]],["StreamCCByToggle_2"],["port","input"]],["io_output_payload",[[1865,2],[1865,39]],[[1865,22],[1865,39]],["StreamCCByToggle_2"],["port","output"]],["axiclk",[[1866,2],[1866,28]],[[1866,22],[1866,28]],["StreamCCByToggle_2"],["port","input"]],["rxReset",[[1867,2],[1867,29]],[[1867,22],[1867,29]],["StreamCCByToggle_2"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[1869,2],[1869,54]],[[1869,22],[1869,54]],["StreamCCByToggle_2"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[1870,2],[1870,57]],[[1870,22],[1870,57]],["StreamCCByToggle_2"],["variable","wire"]],["outHitSignal",[[1871,2],[1871,34]],[[1871,22],[1871,34]],["StreamCCByToggle_2"],["variable","wire"]],["pushArea_hit",[[1872,2],[1872,34]],[[1872,22],[1872,34]],["StreamCCByToggle_2"],["variable","wire"]],["pushArea_accept",[[1873,2],[1873,37]],[[1873,22],[1873,37]],["StreamCCByToggle_2"],["variable","wire"]],["pushArea_target",[[1874,2],[1874,37]],[[1874,22],[1874,37]],["StreamCCByToggle_2"],["variable","reg"]],["pushArea_data",[[1875,2],[1875,35]],[[1875,22],[1875,35]],["StreamCCByToggle_2"],["variable","reg"]],["io_input_fire",[[1876,2],[1876,35]],[[1876,22],[1876,35]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_stream_valid",[[1877,2],[1877,42]],[[1877,22],[1877,42]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_stream_ready",[[1878,2],[1878,42]],[[1878,22],[1878,42]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_stream_payload",[[1879,2],[1879,44]],[[1879,22],[1879,44]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_target",[[1880,2],[1880,36]],[[1880,22],[1880,36]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_stream_fire",[[1881,2],[1881,41]],[[1881,22],[1881,41]],["StreamCCByToggle_2"],["variable","wire"]],["popArea_hit",[[1882,2],[1882,33]],[[1882,22],[1882,33]],["StreamCCByToggle_2"],["variable","reg"]],["outHitSignal_buffercc",[[1884,2],[1889,3]],[[1884,13],[1884,34]],["StreamCCByToggle_2"],["instance","BufferCC_4"]],["pushArea_target_buffercc",[[1890,2],[1895,3]],[[1890,13],[1890,37]],["StreamCCByToggle_2"],["instance","BufferCC_4"]]]]],[["Crc32",[[1931,0],[1935,2]],[[1931,7],[1931,12]],[],["module"]],[[["crc_i",[[1932,2],[1932,27]],[[1932,22],[1932,27]],["Crc32"],["port","input"]],["data_i",[[1933,2],[1933,28]],[[1933,22],[1933,28]],["Crc32"],["port","input"]],["crc_o",[[1934,2],[1934,27]],[[1934,22],[1934,27]],["Crc32"],["port","reg"]],["_zz_crc_o",[[1936,2],[1936,31]],[[1936,22],[1936,31]],["Crc32"],["variable","wire"]],["_zz_crc_o_1",[[1937,2],[1937,33]],[[1937,22],[1937,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_2",[[1938,2],[1938,33]],[[1938,22],[1938,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_3",[[1939,2],[1939,33]],[[1939,22],[1939,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_4",[[1940,2],[1940,33]],[[1940,22],[1940,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_5",[[1941,2],[1941,33]],[[1941,22],[1941,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_6",[[1942,2],[1942,33]],[[1942,22],[1942,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_7",[[1943,2],[1943,33]],[[1943,22],[1943,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_8",[[1944,2],[1944,33]],[[1944,22],[1944,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_9",[[1945,2],[1945,33]],[[1945,22],[1945,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_10",[[1946,2],[1946,34]],[[1946,22],[1946,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_11",[[1947,2],[1947,34]],[[1947,22],[1947,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_12",[[1948,2],[1948,34]],[[1948,22],[1948,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_13",[[1949,2],[1949,34]],[[1949,22],[1949,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_14",[[1950,2],[1950,34]],[[1950,22],[1950,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_15",[[1951,2],[1951,34]],[[1951,22],[1951,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_16",[[1952,2],[1952,34]],[[1952,22],[1952,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_17",[[1953,2],[1953,34]],[[1953,22],[1953,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_18",[[1954,2],[1954,34]],[[1954,22],[1954,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_19",[[1955,2],[1955,34]],[[1955,22],[1955,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_20",[[1956,2],[1956,34]],[[1956,22],[1956,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_21",[[1957,2],[1957,34]],[[1957,22],[1957,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_22",[[1958,2],[1958,34]],[[1958,22],[1958,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_23",[[1959,2],[1959,34]],[[1959,22],[1959,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_24",[[1960,2],[1960,34]],[[1960,22],[1960,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_25",[[1961,2],[1961,34]],[[1961,22],[1961,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_26",[[1962,2],[1962,34]],[[1962,22],[1962,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_27",[[1963,2],[1963,34]],[[1963,22],[1963,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_28",[[1964,2],[1964,34]],[[1964,22],[1964,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_29",[[1965,2],[1965,34]],[[1965,22],[1965,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_30",[[1966,2],[1966,34]],[[1966,22],[1966,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_31",[[1967,2],[1967,34]],[[1967,22],[1967,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_32",[[1968,2],[1968,34]],[[1968,22],[1968,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_33",[[1969,2],[1969,34]],[[1969,22],[1969,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_34",[[1970,2],[1970,34]],[[1970,22],[1970,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_35",[[1971,2],[1971,34]],[[1971,22],[1971,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_36",[[1972,2],[1972,34]],[[1972,22],[1972,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_37",[[1973,2],[1973,34]],[[1973,22],[1973,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_38",[[1974,2],[1974,34]],[[1974,22],[1974,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_39",[[1975,2],[1975,34]],[[1975,22],[1975,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_40",[[1976,2],[1976,34]],[[1976,22],[1976,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_41",[[1977,2],[1977,34]],[[1977,22],[1977,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_42",[[1978,2],[1978,34]],[[1978,22],[1978,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_43",[[1979,2],[1979,34]],[[1979,22],[1979,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_44",[[1980,2],[1980,34]],[[1980,22],[1980,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_45",[[1981,2],[1981,34]],[[1981,22],[1981,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_46",[[1982,2],[1982,34]],[[1982,22],[1982,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_47",[[1983,2],[1983,34]],[[1983,22],[1983,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_48",[[1984,2],[1984,34]],[[1984,22],[1984,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_49",[[1985,2],[1985,34]],[[1985,22],[1985,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_50",[[1986,2],[1986,34]],[[1986,22],[1986,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_51",[[1987,2],[1987,34]],[[1987,22],[1987,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_52",[[1988,2],[1988,34]],[[1988,22],[1988,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_53",[[1989,2],[1989,34]],[[1989,22],[1989,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_54",[[1990,2],[1990,34]],[[1990,22],[1990,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_55",[[1991,2],[1991,34]],[[1991,22],[1991,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_56",[[1992,2],[1992,34]],[[1992,22],[1992,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_57",[[1993,2],[1993,34]],[[1993,22],[1993,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_58",[[1994,2],[1994,34]],[[1994,22],[1994,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_59",[[1995,2],[1995,34]],[[1995,22],[1995,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_60",[[1996,2],[1996,34]],[[1996,22],[1996,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_61",[[1997,2],[1997,34]],[[1997,22],[1997,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_62",[[1998,2],[1998,34]],[[1998,22],[1998,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_63",[[1999,2],[1999,34]],[[1999,22],[1999,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_64",[[2000,2],[2000,34]],[[2000,22],[2000,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_65",[[2001,2],[2001,34]],[[2001,22],[2001,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_66",[[2002,2],[2002,34]],[[2002,22],[2002,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_67",[[2003,2],[2003,34]],[[2003,22],[2003,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_68",[[2004,2],[2004,34]],[[2004,22],[2004,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_69",[[2005,2],[2005,34]],[[2005,22],[2005,34]],["Crc32"],["variable","wire"]]]]],[["StreamCCByToggle_1",[[2115,0],[2127,2]],[[2115,7],[2115,25]],[],["module"]],[[["io_input_valid",[[2116,2],[2116,36]],[[2116,22],[2116,36]],["StreamCCByToggle_1"],["port","input"]],["io_input_ready",[[2117,2],[2117,36]],[[2117,22],[2117,36]],["StreamCCByToggle_1"],["port","output"]],["io_input_payload",[[2118,2],[2118,38]],[[2118,22],[2118,38]],["StreamCCByToggle_1"],["port","input"]],["io_output_valid",[[2119,2],[2119,37]],[[2119,22],[2119,37]],["StreamCCByToggle_1"],["port","output"]],["io_output_ready",[[2120,2],[2120,37]],[[2120,22],[2120,37]],["StreamCCByToggle_1"],["port","input"]],["io_output_payload",[[2121,2],[2121,39]],[[2121,22],[2121,39]],["StreamCCByToggle_1"],["port","output"]],["clk",[[2122,2],[2122,25]],[[2122,22],[2122,25]],["StreamCCByToggle_1"],["port","input"]],["reset",[[2123,2],[2123,27]],[[2123,22],[2123,27]],["StreamCCByToggle_1"],["port","input"]],["axictrl_tx_flush",[[2124,2],[2124,38]],[[2124,22],[2124,38]],["StreamCCByToggle_1"],["port","input"]],["axiclk",[[2125,2],[2125,28]],[[2125,22],[2125,28]],["StreamCCByToggle_1"],["port","input"]],["txReset",[[2126,2],[2126,29]],[[2126,22],[2126,29]],["StreamCCByToggle_1"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[2128,2],[2128,54]],[[2128,22],[2128,54]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[2129,2],[2129,57]],[[2129,22],[2129,57]],["StreamCCByToggle_1"],["variable","wire"]],["outHitSignal",[[2130,2],[2130,34]],[[2130,22],[2130,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_hit",[[2131,2],[2131,34]],[[2131,22],[2131,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_accept",[[2132,2],[2132,37]],[[2132,22],[2132,37]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target",[[2133,2],[2133,37]],[[2133,22],[2133,37]],["StreamCCByToggle_1"],["variable","reg"]],["pushArea_data",[[2134,2],[2134,35]],[[2134,22],[2134,35]],["StreamCCByToggle_1"],["variable","reg"]],["io_input_fire",[[2135,2],[2135,35]],[[2135,22],[2135,35]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_valid",[[2136,2],[2136,42]],[[2136,22],[2136,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_ready",[[2137,2],[2137,42]],[[2137,22],[2137,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_payload",[[2138,2],[2138,44]],[[2138,22],[2138,44]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_target",[[2139,2],[2139,36]],[[2139,22],[2139,36]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_fire",[[2140,2],[2140,41]],[[2140,22],[2140,41]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_hit",[[2141,2],[2141,33]],[[2141,22],[2141,33]],["StreamCCByToggle_1"],["variable","reg"]],["outHitSignal_buffercc",[[2143,2],[2149,3]],[[2143,13],[2143,34]],["StreamCCByToggle_1"],["instance","BufferCC_1"]],["pushArea_target_buffercc",[[2150,2],[2155,3]],[[2150,11],[2150,35]],["StreamCCByToggle_1"],["instance","BufferCC"]]]]],[["StreamCCByToggle",[[2200,0],[2212,2]],[[2200,7],[2200,23]],[],["module"]],[[["io_input_valid",[[2201,2],[2201,36]],[[2201,22],[2201,36]],["StreamCCByToggle"],["port","input"]],["io_input_ready",[[2202,2],[2202,36]],[[2202,22],[2202,36]],["StreamCCByToggle"],["port","output"]],["io_input_payload",[[2203,2],[2203,38]],[[2203,22],[2203,38]],["StreamCCByToggle"],["port","input"]],["io_output_valid",[[2204,2],[2204,37]],[[2204,22],[2204,37]],["StreamCCByToggle"],["port","output"]],["io_output_ready",[[2205,2],[2205,37]],[[2205,22],[2205,37]],["StreamCCByToggle"],["port","input"]],["io_output_payload",[[2206,2],[2206,39]],[[2206,22],[2206,39]],["StreamCCByToggle"],["port","output"]],["axiclk",[[2207,2],[2207,28]],[[2207,22],[2207,28]],["StreamCCByToggle"],["port","input"]],["txReset",[[2208,2],[2208,29]],[[2208,22],[2208,29]],["StreamCCByToggle"],["port","input"]],["clk",[[2209,2],[2209,25]],[[2209,22],[2209,25]],["StreamCCByToggle"],["port","input"]],["reset",[[2210,2],[2210,27]],[[2210,22],[2210,27]],["StreamCCByToggle"],["port","input"]],["axictrl_tx_flush",[[2211,2],[2211,38]],[[2211,22],[2211,38]],["StreamCCByToggle"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[2213,2],[2213,54]],[[2213,22],[2213,54]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[2214,2],[2214,57]],[[2214,22],[2214,57]],["StreamCCByToggle"],["variable","wire"]],["outHitSignal",[[2215,2],[2215,34]],[[2215,22],[2215,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_hit",[[2216,2],[2216,34]],[[2216,22],[2216,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_accept",[[2217,2],[2217,37]],[[2217,22],[2217,37]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target",[[2218,2],[2218,37]],[[2218,22],[2218,37]],["StreamCCByToggle"],["variable","reg"]],["pushArea_data",[[2219,2],[2219,35]],[[2219,22],[2219,35]],["StreamCCByToggle"],["variable","reg"]],["io_input_fire",[[2220,2],[2220,35]],[[2220,22],[2220,35]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_valid",[[2221,2],[2221,42]],[[2221,22],[2221,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_ready",[[2222,2],[2222,42]],[[2222,22],[2222,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_payload",[[2223,2],[2223,44]],[[2223,22],[2223,44]],["StreamCCByToggle"],["variable","wire"]],["popArea_target",[[2224,2],[2224,36]],[[2224,22],[2224,36]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_fire",[[2225,2],[2225,41]],[[2225,22],[2225,41]],["StreamCCByToggle"],["variable","wire"]],["popArea_hit",[[2226,2],[2226,33]],[[2226,22],[2226,33]],["StreamCCByToggle"],["variable","reg"]],["outHitSignal_buffercc",[[2228,2],[2233,3]],[[2228,11],[2228,32]],["StreamCCByToggle"],["instance","BufferCC"]],["pushArea_target_buffercc",[[2234,2],[2240,3]],[[2234,13],[2234,37]],["StreamCCByToggle"],["instance","BufferCC_1"]]]]],[["BufferCC_8",[[2286,0],[2292,2]],[[2286,7],[2286,17]],[],["module"]],[[["io_dataIn",[[2287,2],[2287,31]],[[2287,22],[2287,31]],["BufferCC_8"],["port","input"]],["io_dataOut",[[2288,2],[2288,32]],[[2288,22],[2288,32]],["BufferCC_8"],["port","output"]],["clk",[[2289,2],[2289,25]],[[2289,22],[2289,25]],["BufferCC_8"],["port","input"]],["reset",[[2290,2],[2290,27]],[[2290,22],[2290,27]],["BufferCC_8"],["port","input"]],["axictrl_tx_flush",[[2291,2],[2291,38]],[[2291,22],[2291,38]],["BufferCC_8"],["port","input"]],["buffers_0",[[2293,27],[2293,56]],[[2293,47],[2293,56]],["BufferCC_8"],["variable","reg"]],["buffers_1",[[2294,27],[2294,56]],[[2294,47],[2294,56]],["BufferCC_8"],["variable","reg"]]]]],[["BufferCC_4",[[2321,0],[2326,2]],[[2321,7],[2321,17]],[],["module"]],[[["io_dataIn",[[2322,2],[2322,31]],[[2322,22],[2322,31]],["BufferCC_4"],["port","input"]],["io_dataOut",[[2323,2],[2323,32]],[[2323,22],[2323,32]],["BufferCC_4"],["port","output"]],["axiclk",[[2324,2],[2324,28]],[[2324,22],[2324,28]],["BufferCC_4"],["port","input"]],["rxReset",[[2325,2],[2325,29]],[[2325,22],[2325,29]],["BufferCC_4"],["port","input"]],["buffers_0",[[2327,27],[2327,56]],[[2327,47],[2327,56]],["BufferCC_4"],["variable","reg"]],["buffers_1",[[2328,27],[2328,56]],[[2328,47],[2328,56]],["BufferCC_4"],["variable","reg"]]]]],[["BufferCC_1",[[2348,0],[2354,2]],[[2348,7],[2348,17]],[],["module"]],[[["io_dataIn",[[2349,2],[2349,31]],[[2349,22],[2349,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[2350,2],[2350,32]],[[2350,22],[2350,32]],["BufferCC_1"],["port","output"]],["clk",[[2351,2],[2351,25]],[[2351,22],[2351,25]],["BufferCC_1"],["port","input"]],["reset",[[2352,2],[2352,27]],[[2352,22],[2352,27]],["BufferCC_1"],["port","input"]],["axictrl_tx_flush",[[2353,2],[2353,38]],[[2353,22],[2353,38]],["BufferCC_1"],["port","input"]],["buffers_0",[[2355,27],[2355,56]],[[2355,47],[2355,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[2356,27],[2356,56]],[[2356,47],[2356,56]],["BufferCC_1"],["variable","reg"]]]]],[["BufferCC",[[2377,0],[2382,2]],[[2377,7],[2377,15]],[],["module"]],[[["io_dataIn",[[2378,2],[2378,31]],[[2378,22],[2378,31]],["BufferCC"],["port","input"]],["io_dataOut",[[2379,2],[2379,32]],[[2379,22],[2379,32]],["BufferCC"],["port","output"]],["axiclk",[[2380,2],[2380,28]],[[2380,22],[2380,28]],["BufferCC"],["port","input"]],["txReset",[[2381,2],[2381,29]],[[2381,22],[2381,29]],["BufferCC"],["port","input"]],["buffers_0",[[2383,27],[2383,56]],[[2383,47],[2383,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[2384,27],[2384,56]],[[2384,47],[2384,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["push_State_binary_sequential_type",[[5,0],[6,0]],[[5,8],[5,41]],["source.systemverilog"],["macro"]],["push_State_binary_sequential_LENGTH",[[6,0],[7,0]],[[6,8],[6,43]],["source.systemverilog"],["macro"]],["push_State_binary_sequential_DATA",[[7,0],[9,0]],[[7,8],[7,41]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_type",[[9,0],[10,0]],[[9,8],[9,40]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_LENGTH",[[10,0],[11,0]],[[10,8],[10,42]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_DATA",[[11,0],[12,0]],[[11,8],[11,40]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_WAIT_1",[[12,0],[15,0]],[[12,8],[12,42]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Apb3Srio.v",[[[[["Apb3Srio",[[20,0],[32,2]],[[20,7],[20,15]],[],["module"]],[[["apb_PADDR",[[21,2],[21,31]],[[21,22],[21,31]],["Apb3Srio"],["port","input"]],["apb_PSEL",[[22,2],[22,30]],[[22,22],[22,30]],["Apb3Srio"],["port","input"]],["apb_PENABLE",[[23,2],[23,33]],[[23,22],[23,33]],["Apb3Srio"],["port","input"]],["apb_PREADY",[[24,2],[24,32]],[[24,22],[24,32]],["Apb3Srio"],["port","output"]],["apb_PWRITE",[[25,2],[25,32]],[[25,22],[25,32]],["Apb3Srio"],["port","input"]],["apb_PWDATA",[[26,2],[26,32]],[[26,22],[26,32]],["Apb3Srio"],["port","input"]],["apb_PRDATA",[[27,2],[27,32]],[[27,22],[27,32]],["Apb3Srio"],["port","reg"]],["bus_reset",[[28,2],[28,31]],[[28,22],[28,31]],["Apb3Srio"],["port","input"]],["bus_clk",[[29,2],[29,29]],[[29,22],[29,29]],["Apb3Srio"],["port","input"]],["srio_clk",[[30,2],[30,30]],[[30,22],[30,30]],["Apb3Srio"],["port","input"]],["srio_reset",[[31,2],[31,32]],[[31,22],[31,32]],["Apb3Srio"],["port","input"]],["busctrl_srio_ctrl_request_ireq_datastream_payload",[[33,2],[33,71]],[[33,22],[33,71]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_ctrl_request_iresp_datastream_ready",[[34,2],[34,70]],[[34,22],[34,70]],["Apb3Srio"],["variable","reg"]],["busctrl_srio_ctrl_request_ireq_datastream_ready",[[35,2],[35,69]],[[35,22],[35,69]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_ctrl_request_iresp_datastream_valid",[[36,2],[36,70]],[[36,22],[36,70]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_ctrl_request_iresp_datastream_payload",[[37,2],[37,72]],[[37,22],[37,72]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_ireq_stream_valid",[[38,2],[38,52]],[[38,22],[38,52]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_ireq_stream_payload_last",[[39,2],[39,59]],[[39,22],[39,59]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_ireq_stream_payload_fragment",[[40,2],[40,63]],[[40,22],[40,63]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_ireq_tuser",[[41,2],[41,45]],[[41,22],[41,45]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_iresp_stream_ready",[[42,2],[42,53]],[[42,22],[42,53]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_treq_stream_ready",[[43,2],[43,52]],[[43,22],[43,52]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_tresp_stream_valid",[[44,2],[44,53]],[[44,22],[44,53]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_tresp_stream_payload_last",[[45,2],[45,60]],[[45,22],[45,60]],["Apb3Srio"],["variable","wire"]],["busctrl_srio_tresp_stream_payload_fragment",[[46,2],[46,64]],[[46,22],[46,64]],["Apb3Srio"],["variable","wire"]],["busctrl_busCtrl_askWrite",[[47,2],[47,46]],[[47,22],[47,46]],["Apb3Srio"],["variable","wire"]],["busctrl_busCtrl_askRead",[[48,2],[48,45]],[[48,22],[48,45]],["Apb3Srio"],["variable","wire"]],["busctrl_busCtrl_doWrite",[[49,2],[49,45]],[[49,22],[49,45]],["Apb3Srio"],["variable","wire"]],["busctrl_busCtrl_doRead",[[50,2],[50,44]],[[50,22],[50,44]],["Apb3Srio"],["variable","wire"]],["_zz_ctrl_request_ireq_datastream_valid",[[51,2],[51,60]],[[51,22],[51,60]],["Apb3Srio"],["variable","reg"]],["busctrl_srio_ctrl_request_ireq_flush_driver",[[52,2],[52,65]],[[52,22],[52,65]],["Apb3Srio"],["variable","reg"]],["busctrl_srio_ctrl_request_ireq_cmd_driver",[[53,2],[53,63]],[[53,22],[53,63]],["Apb3Srio"],["variable","reg"]],["busctrl_srio_ctrl_request_ireq_startaddr_driver",[[54,2],[54,69]],[[54,22],[54,69]],["Apb3Srio"],["variable","reg"]],["busctrl_srio_ctrl_request_ireq_src_id_driver",[[55,2],[55,66]],[[55,22],[55,66]],["Apb3Srio"],["variable","reg"]],["busctrl_srio_ctrl_request_ireq_dest_id_driver",[[56,2],[56,67]],[[56,22],[56,67]],["Apb3Srio"],["variable","reg"]],["_zz_ctrl_request_ireq_start",[[57,2],[57,49]],[[57,22],[57,49]],["Apb3Srio"],["variable","reg"]],["busctrl_srio",[[59,2],[94,3]],[[59,7],[59,19]],["Apb3Srio"],["instance","Srio"]]]]],[["Srio",[[207,0],[242,2]],[[207,7],[207,11]],[],["module"]],[[["ctrl_request_ireq_cmd",[[208,2],[208,43]],[[208,22],[208,43]],["Srio"],["port","input"]],["ctrl_request_ireq_startaddr",[[209,2],[209,49]],[[209,22],[209,49]],["Srio"],["port","input"]],["ctrl_request_ireq_datastream_valid",[[210,2],[210,56]],[[210,22],[210,56]],["Srio"],["port","input"]],["ctrl_request_ireq_datastream_ready",[[211,2],[211,56]],[[211,22],[211,56]],["Srio"],["port","output"]],["ctrl_request_ireq_datastream_payload",[[212,2],[212,58]],[[212,22],[212,58]],["Srio"],["port","input"]],["ctrl_request_ireq_start",[[213,2],[213,45]],[[213,22],[213,45]],["Srio"],["port","input"]],["ctrl_request_ireq_flush",[[214,2],[214,45]],[[214,22],[214,45]],["Srio"],["port","input"]],["ctrl_request_ireq_src_id",[[215,2],[215,46]],[[215,22],[215,46]],["Srio"],["port","input"]],["ctrl_request_ireq_dest_id",[[216,2],[216,47]],[[216,22],[216,47]],["Srio"],["port","input"]],["ctrl_request_iresp_datastream_valid",[[217,2],[217,57]],[[217,22],[217,57]],["Srio"],["port","output"]],["ctrl_request_iresp_datastream_ready",[[218,2],[218,57]],[[218,22],[218,57]],["Srio"],["port","input"]],["ctrl_request_iresp_datastream_payload",[[219,2],[219,59]],[[219,22],[219,59]],["Srio"],["port","output"]],["ireq_stream_valid",[[220,2],[220,39]],[[220,22],[220,39]],["Srio"],["port","output"]],["ireq_stream_ready",[[221,2],[221,39]],[[221,22],[221,39]],["Srio"],["port","input"]],["ireq_stream_payload_last",[[222,2],[222,46]],[[222,22],[222,46]],["Srio"],["port","output"]],["ireq_stream_payload_fragment",[[223,2],[223,50]],[[223,22],[223,50]],["Srio"],["port","output"]],["ireq_tuser",[[224,2],[224,32]],[[224,22],[224,32]],["Srio"],["port","output"]],["iresp_stream_valid",[[225,2],[225,40]],[[225,22],[225,40]],["Srio"],["port","input"]],["iresp_stream_ready",[[226,2],[226,40]],[[226,22],[226,40]],["Srio"],["port","output"]],["iresp_stream_payload_last",[[227,2],[227,47]],[[227,22],[227,47]],["Srio"],["port","input"]],["iresp_stream_payload_fragment",[[228,2],[228,51]],[[228,22],[228,51]],["Srio"],["port","input"]],["treq_stream_valid",[[229,2],[229,39]],[[229,22],[229,39]],["Srio"],["port","input"]],["treq_stream_ready",[[230,2],[230,39]],[[230,22],[230,39]],["Srio"],["port","output"]],["treq_stream_payload_last",[[231,2],[231,46]],[[231,22],[231,46]],["Srio"],["port","input"]],["treq_stream_payload_fragment",[[232,2],[232,50]],[[232,22],[232,50]],["Srio"],["port","input"]],["treq_tuser",[[233,2],[233,32]],[[233,22],[233,32]],["Srio"],["port","input"]],["tresp_stream_valid",[[234,2],[234,40]],[[234,22],[234,40]],["Srio"],["port","output"]],["tresp_stream_ready",[[235,2],[235,40]],[[235,22],[235,40]],["Srio"],["port","input"]],["tresp_stream_payload_last",[[236,2],[236,47]],[[236,22],[236,47]],["Srio"],["port","output"]],["tresp_stream_payload_fragment",[[237,2],[237,51]],[[237,22],[237,51]],["Srio"],["port","output"]],["bus_reset",[[238,2],[238,31]],[[238,22],[238,31]],["Srio"],["port","input"]],["bus_clk",[[239,2],[239,29]],[[239,22],[239,29]],["Srio"],["port","input"]],["srio_clk",[[240,2],[240,30]],[[240,22],[240,30]],["Srio"],["port","input"]],["srio_reset",[[241,2],[241,32]],[[241,22],[241,32]],["Srio"],["port","input"]],["txFront_srio_txbuffer_io_push_valid",[[243,2],[243,57]],[[243,22],[243,57]],["Srio"],["variable","wire"]],["txFront_srio_txbuffer_io_push_payload",[[244,2],[244,59]],[[244,22],[244,59]],["Srio"],["variable","wire"]],["rxFront_srio_iresprxbuffer_io_pop_ready",[[245,2],[245,61]],[[245,22],[245,61]],["Srio"],["variable","wire"]],["bufferCC_5_io_dataOut",[[246,2],[246,43]],[[246,22],[246,43]],["Srio"],["variable","wire"]],["txFront_srio_txbuffer_io_push_ready",[[247,2],[247,57]],[[247,22],[247,57]],["Srio"],["variable","wire"]],["txFront_srio_txbuffer_io_pop_valid",[[248,2],[248,56]],[[248,22],[248,56]],["Srio"],["variable","wire"]],["txFront_srio_txbuffer_io_pop_payload",[[249,2],[249,58]],[[249,22],[249,58]],["Srio"],["variable","wire"]],["txFront_srio_txbuffer_io_pushOccupancy",[[250,2],[250,60]],[[250,22],[250,60]],["Srio"],["variable","wire"]],["txFront_srio_txbuffer_io_popOccupancy",[[251,2],[251,59]],[[251,22],[251,59]],["Srio"],["variable","wire"]],["txBack_srio_request_ireq_valid",[[252,2],[252,52]],[[252,22],[252,52]],["Srio"],["variable","wire"]],["txBack_srio_request_ireq_payload_last",[[253,2],[253,59]],[[253,22],[253,59]],["Srio"],["variable","wire"]],["txBack_srio_request_ireq_payload_fragment",[[254,2],[254,63]],[[254,22],[254,63]],["Srio"],["variable","wire"]],["txBack_srio_request_iresp_ready",[[255,2],[255,53]],[[255,22],[255,53]],["Srio"],["variable","wire"]],["txBack_srio_request_user_data_ready",[[256,2],[256,57]],[[256,22],[256,57]],["Srio"],["variable","wire"]],["txBack_srio_request_iresp_stream_valid",[[257,2],[257,60]],[[257,22],[257,60]],["Srio"],["variable","wire"]],["txBack_srio_request_iresp_stream_payload",[[258,2],[258,62]],[[258,22],[258,62]],["Srio"],["variable","wire"]],["rxFront_srio_iresprxbuffer_io_push_ready",[[259,2],[259,62]],[[259,22],[259,62]],["Srio"],["variable","wire"]],["rxFront_srio_iresprxbuffer_io_pop_valid",[[260,2],[260,61]],[[260,22],[260,61]],["Srio"],["variable","wire"]],["rxFront_srio_iresprxbuffer_io_pop_payload",[[261,2],[261,63]],[[261,22],[261,63]],["Srio"],["variable","wire"]],["rxFront_srio_iresprxbuffer_io_pushOccupancy",[[262,2],[262,65]],[[262,22],[262,65]],["Srio"],["variable","wire"]],["rxFront_srio_iresprxbuffer_io_popOccupancy",[[263,2],[263,64]],[[263,22],[263,64]],["Srio"],["variable","wire"]],["resp_srio_response_tresp_valid",[[264,2],[264,52]],[[264,22],[264,52]],["Srio"],["variable","wire"]],["resp_srio_response_tresp_payload_last",[[265,2],[265,59]],[[265,22],[265,59]],["Srio"],["variable","wire"]],["resp_srio_response_tresp_payload_fragment",[[266,2],[266,63]],[[266,22],[266,63]],["Srio"],["variable","wire"]],["resp_srio_response_treq_ready",[[267,2],[267,51]],[[267,22],[267,51]],["Srio"],["variable","wire"]],["_zz_ctrl_request_iresp_datastream_payload_4",[[268,2],[268,65]],[[268,22],[268,65]],["Srio"],["variable","reg"]],["_zz_1",[[269,2],[269,27]],[[269,22],[269,27]],["Srio"],["variable","wire"]],["busReset",[[270,2],[270,30]],[[270,22],[270,30]],["Srio"],["variable","wire"]],["ctrl_request_ireq_datastream_fire",[[271,2],[271,55]],[[271,22],[271,55]],["Srio"],["variable","wire"]],["_zz_ctrl_request_ireq_datastream_ready",[[272,2],[272,60]],[[272,22],[272,60]],["Srio"],["variable","reg"]],["_zz_ctrl_request_ireq_datastream_ready_1",[[273,2],[273,62]],[[273,22],[273,62]],["Srio"],["variable","reg"]],["_zz_ctrl_request_ireq_datastream_ready_2",[[274,2],[274,62]],[[274,22],[274,62]],["Srio"],["variable","reg"]],["_zz_ctrl_request_ireq_datastream_ready_3",[[275,2],[275,62]],[[275,22],[275,62]],["Srio"],["variable","wire"]],["_zz_io_push_payload",[[276,2],[276,41]],[[276,22],[276,41]],["Srio"],["variable","reg"]],["ctrl_request_ireq_datastream_fire_1",[[277,2],[277,57]],[[277,22],[277,57]],["Srio"],["variable","wire"]],["_zz_user_tid",[[278,2],[278,34]],[[278,22],[278,34]],["Srio"],["variable","wire"]],["_zz_user_ftype",[[279,2],[279,36]],[[279,22],[279,36]],["Srio"],["variable","wire"]],["_zz_user_ttype",[[280,2],[280,36]],[[280,22],[280,36]],["Srio"],["variable","wire"]],["_zz_user_size",[[281,2],[281,35]],[[281,22],[281,35]],["Srio"],["variable","wire"]],["_zz_user_prio",[[282,2],[282,35]],[[282,22],[282,35]],["Srio"],["variable","wire"]],["_zz_user_addr",[[283,2],[283,35]],[[283,22],[283,35]],["Srio"],["variable","wire"]],["ctrl_request_iresp_datastream_fire",[[284,2],[284,56]],[[284,22],[284,56]],["Srio"],["variable","wire"]],["_zz_ctrl_request_iresp_datastream_payload",[[285,2],[285,63]],[[285,22],[285,63]],["Srio"],["variable","reg"]],["_zz_ctrl_request_iresp_datastream_payload_1",[[286,2],[286,65]],[[286,22],[286,65]],["Srio"],["variable","reg"]],["_zz_ctrl_request_iresp_datastream_payload_2",[[287,2],[287,65]],[[287,22],[287,65]],["Srio"],["variable","reg"]],["_zz_io_pop_ready",[[288,2],[288,38]],[[288,22],[288,38]],["Srio"],["variable","wire"]],["_zz_ctrl_request_iresp_datastream_payload_3",[[289,2],[289,65]],[[289,22],[289,65]],["Srio"],["variable","wire"]],["bufferCC_5",[[291,2],[296,3]],[[291,13],[291,23]],["Srio"],["instance","BufferCC_4"]],["txFront_srio_txbuffer",[[297,2],[310,3]],[[297,15],[297,36]],["Srio"],["instance","StreamFifoCC"]],["txBack_srio_request",[[311,2],[335,3]],[[311,14],[311,33]],["Srio"],["instance","SrioRequest"]],["rxFront_srio_iresprxbuffer",[[336,2],[349,3]],[[336,17],[336,43]],["Srio"],["instance","StreamFifoCC_1"]],["resp_srio_response",[[350,2],[362,3]],[[350,15],[350,33]],["Srio"],["instance","SrioResponse"]]]]],[["SrioResponse",[[450,0],[462,2]],[[450,7],[450,19]],[],["module"]],[[["tresp_valid",[[451,2],[451,33]],[[451,22],[451,33]],["SrioResponse"],["port","output"]],["tresp_ready",[[452,2],[452,33]],[[452,22],[452,33]],["SrioResponse"],["port","input"]],["tresp_payload_last",[[453,2],[453,40]],[[453,22],[453,40]],["SrioResponse"],["port","output"]],["tresp_payload_fragment",[[454,2],[454,44]],[[454,22],[454,44]],["SrioResponse"],["port","output"]],["treq_valid",[[455,2],[455,32]],[[455,22],[455,32]],["SrioResponse"],["port","input"]],["treq_ready",[[456,2],[456,32]],[[456,22],[456,32]],["SrioResponse"],["port","output"]],["treq_payload_last",[[457,2],[457,39]],[[457,22],[457,39]],["SrioResponse"],["port","input"]],["treq_payload_fragment",[[458,2],[458,43]],[[458,22],[458,43]],["SrioResponse"],["port","input"]],["treq_tuser",[[459,2],[459,32]],[[459,22],[459,32]],["SrioResponse"],["port","input"]],["srio_clk",[[460,2],[460,30]],[[460,22],[460,30]],["SrioResponse"],["port","input"]],["busReset",[[461,2],[461,30]],[[461,22],[461,30]],["SrioResponse"],["port","input"]],["_zz_rspmem_port1",[[463,2],[463,38]],[[463,22],[463,38]],["SrioResponse"],["variable","wire"]],["_zz_data_store_waddr",[[464,2],[464,42]],[[464,22],[464,42]],["SrioResponse"],["variable","wire"]],["_zz_number_of_data_beats",[[465,2],[465,46]],[[465,22],[465,46]],["SrioResponse"],["variable","wire"]],["_zz_data_store_raddr",[[466,2],[466,42]],[[466,22],[466,42]],["SrioResponse"],["variable","wire"]],["_zz_rspmem_port",[[467,2],[467,37]],[[467,22],[467,37]],["SrioResponse"],["variable","wire"]],["current_tid",[[468,2],[468,33]],[[468,22],[468,33]],["SrioResponse"],["variable","wire"]],["current_ftype",[[469,2],[469,35]],[[469,22],[469,35]],["SrioResponse"],["variable","wire"]],["current_ttype",[[470,2],[470,35]],[[470,22],[470,35]],["SrioResponse"],["variable","wire"]],["current_size",[[471,2],[471,34]],[[471,22],[471,34]],["SrioResponse"],["variable","wire"]],["current_prio",[[472,2],[472,34]],[[472,22],[472,34]],["SrioResponse"],["variable","wire"]],["current_addr",[[473,2],[473,34]],[[473,22],[473,34]],["SrioResponse"],["variable","wire"]],["current_srcid",[[474,2],[474,35]],[[474,22],[474,35]],["SrioResponse"],["variable","wire"]],["response_data_in_d",[[475,2],[475,40]],[[475,22],[475,40]],["SrioResponse"],["variable","wire"]],["response_data_in",[[476,2],[476,38]],[[476,22],[476,38]],["SrioResponse"],["variable","reg"]],["first_beat",[[477,2],[477,32]],[[477,22],[477,32]],["SrioResponse"],["variable","reg"]],["treq_fire",[[478,2],[478,31]],[[478,22],[478,31]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l54",[[479,2],[479,43]],[[479,22],[479,43]],["SrioResponse"],["variable","wire"]],["treq_fire_1",[[480,2],[480,33]],[[480,22],[480,33]],["SrioResponse"],["variable","wire"]],["generate_a_response",[[481,2],[481,41]],[[481,22],[481,41]],["SrioResponse"],["variable","reg"]],["treq_fire_2",[[482,2],[482,33]],[[482,22],[482,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l63",[[483,2],[483,43]],[[483,22],[483,43]],["SrioResponse"],["variable","wire"]],["capture_data",[[484,2],[484,34]],[[484,22],[484,34]],["SrioResponse"],["variable","reg"]],["treq_fire_3",[[485,2],[485,33]],[[485,22],[485,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l73",[[486,2],[486,43]],[[486,22],[486,43]],["SrioResponse"],["variable","wire"]],["treq_fire_4",[[487,2],[487,33]],[[487,22],[487,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l75",[[488,2],[488,43]],[[488,22],[488,43]],["SrioResponse"],["variable","wire"]],["treq_fire_5",[[489,2],[489,33]],[[489,22],[489,33]],["SrioResponse"],["variable","wire"]],["data_store_wen",[[490,2],[490,36]],[[490,22],[490,36]],["SrioResponse"],["variable","wire"]],["data_store_waddr",[[491,2],[491,38]],[[491,22],[491,38]],["SrioResponse"],["variable","reg"]],["treq_fire_6",[[492,2],[492,33]],[[492,22],[492,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l84",[[493,2],[493,43]],[[493,22],[493,43]],["SrioResponse"],["variable","wire"]],["treq_fire_7",[[494,2],[494,33]],[[494,22],[494,33]],["SrioResponse"],["variable","wire"]],["response_data_out_d",[[495,2],[495,41]],[[495,22],[495,41]],["SrioResponse"],["variable","reg"]],["response_data_out",[[496,2],[496,39]],[[496,22],[496,39]],["SrioResponse"],["variable","reg"]],["response_tid",[[497,2],[497,34]],[[497,22],[497,34]],["SrioResponse"],["variable","wire"]],["response_ftype",[[498,2],[498,36]],[[498,22],[498,36]],["SrioResponse"],["variable","wire"]],["response_size",[[499,2],[499,35]],[[499,22],[499,35]],["SrioResponse"],["variable","wire"]],["response_prio",[[500,2],[500,35]],[[500,22],[500,35]],["SrioResponse"],["variable","wire"]],["starting_read_addr",[[501,2],[501,40]],[[501,22],[501,40]],["SrioResponse"],["variable","wire"]],["dest_id",[[502,2],[502,29]],[[502,22],[502,29]],["SrioResponse"],["variable","wire"]],["pull_from_store",[[503,2],[503,37]],[[503,22],[503,37]],["SrioResponse"],["variable","wire"]],["responding_ttype",[[504,2],[504,47]],[[504,31],[504,47]],["SrioResponse"],["variable","wire"]],["current_beat_cnt",[[505,2],[505,38]],[[505,22],[505,38]],["SrioResponse"],["variable","reg"]],["number_of_data_beats",[[506,2],[506,42]],[[506,22],[506,42]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l109",[[507,2],[507,44]],[[507,22],[507,44]],["SrioResponse"],["variable","wire"]],["tresp_fire",[[508,2],[508,32]],[[508,22],[508,32]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l115",[[509,2],[509,44]],[[509,22],[509,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_1",[[510,2],[510,34]],[[510,22],[510,34]],["SrioResponse"],["variable","wire"]],["tresp_tlast",[[511,2],[511,33]],[[511,22],[511,33]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l124",[[512,2],[512,44]],[[512,22],[512,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_2",[[513,2],[513,34]],[[513,22],[513,34]],["SrioResponse"],["variable","wire"]],["tresp_fire_3",[[514,2],[514,34]],[[514,22],[514,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l126",[[515,2],[515,44]],[[515,22],[515,44]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l128",[[516,2],[516,44]],[[516,22],[516,44]],["SrioResponse"],["variable","wire"]],["data_store_raddr",[[517,2],[517,38]],[[517,22],[517,38]],["SrioResponse"],["variable","reg"]],["tresp_fire_4",[[518,2],[518,34]],[[518,22],[518,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l136",[[519,2],[519,44]],[[519,22],[519,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_5",[[520,2],[520,34]],[[520,22],[520,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l138",[[521,2],[521,44]],[[521,22],[521,44]],["SrioResponse"],["variable","wire"]],["generate_rsp",[[522,2],[522,34]],[[522,22],[522,34]],["SrioResponse"],["variable","reg"]],["generate_rsp_d",[[523,2],[523,36]],[[523,22],[523,36]],["SrioResponse"],["variable","reg"]],["pull_from_store_d",[[524,2],[524,39]],[[524,22],[524,39]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l147",[[525,2],[525,44]],[[525,22],[525,44]],["SrioResponse"],["variable","wire"]],["tresp_tvalid",[[526,2],[526,34]],[[526,22],[526,34]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l156",[[527,2],[527,44]],[[527,22],[527,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_6",[[528,2],[528,34]],[[528,22],[528,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l158",[[529,2],[529,44]],[[529,22],[529,44]],["SrioResponse"],["variable","wire"]],["header_beat",[[530,2],[530,33]],[[530,22],[530,33]],["SrioResponse"],["variable","wire"]],["tresp_tdata",[[531,2],[531,33]],[[531,22],[531,33]],["SrioResponse"],["variable","reg"]],["data_store_dout",[[532,2],[532,37]],[[532,22],[532,37]],["SrioResponse"],["variable","reg"]],["tresp_fire_7",[[533,2],[533,34]],[[533,22],[533,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l173",[[534,2],[534,44]],[[534,22],[534,44]],["SrioResponse"],["variable","wire"]],["_zz_tresp_tdata",[[535,2],[535,37]],[[535,22],[535,37]],["SrioResponse"],["variable","wire"]],["tresp_fire_8",[[536,2],[536,34]],[[536,22],[536,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l175",[[537,2],[537,44]],[[537,22],[537,44]],["SrioResponse"],["variable","wire"]],["responding_ttype_string",[[539,2],[539,36]],[[539,13],[539,36]],["SrioResponse"],["variable","reg"]],["rspmem",[[542,56],[542,81]],[[542,67],[542,73]],["SrioResponse"],["variable","reg"]]]]],[["StreamFifoCC_1",[[749,0],[762,2]],[[749,7],[749,21]],[],["module"]],[[["io_push_valid",[[750,2],[750,35]],[[750,22],[750,35]],["StreamFifoCC_1"],["port","input"]],["io_push_ready",[[751,2],[751,35]],[[751,22],[751,35]],["StreamFifoCC_1"],["port","output"]],["io_push_payload",[[752,2],[752,37]],[[752,22],[752,37]],["StreamFifoCC_1"],["port","input"]],["io_pop_valid",[[753,2],[753,34]],[[753,22],[753,34]],["StreamFifoCC_1"],["port","output"]],["io_pop_ready",[[754,2],[754,34]],[[754,22],[754,34]],["StreamFifoCC_1"],["port","input"]],["io_pop_payload",[[755,2],[755,36]],[[755,22],[755,36]],["StreamFifoCC_1"],["port","output"]],["io_pushOccupancy",[[756,2],[756,38]],[[756,22],[756,38]],["StreamFifoCC_1"],["port","output"]],["io_popOccupancy",[[757,2],[757,37]],[[757,22],[757,37]],["StreamFifoCC_1"],["port","output"]],["srio_clk",[[758,2],[758,30]],[[758,22],[758,30]],["StreamFifoCC_1"],["port","input"]],["srio_reset",[[759,2],[759,32]],[[759,22],[759,32]],["StreamFifoCC_1"],["port","input"]],["bus_clk",[[760,2],[760,29]],[[760,22],[760,29]],["StreamFifoCC_1"],["port","input"]],["bus_reset",[[761,2],[761,31]],[[761,22],[761,31]],["StreamFifoCC_1"],["port","input"]],["_zz_ram_port1",[[763,2],[763,35]],[[763,22],[763,35]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[764,2],[764,55]],[[764,22],[764,55]],["StreamFifoCC_1"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[765,2],[765,55]],[[765,22],[765,55]],["StreamFifoCC_1"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[766,2],[766,44]],[[766,22],[766,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port",[[767,2],[767,34]],[[767,22],[767,34]],["StreamFifoCC_1"],["variable","wire"]],["_zz_popCC_popPtrGray",[[768,2],[768,42]],[[768,22],[768,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port_1",[[769,2],[769,36]],[[769,22],[769,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port_2",[[770,2],[770,36]],[[770,22],[770,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload_1",[[771,2],[771,42]],[[771,22],[771,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload_2",[[772,2],[772,42]],[[772,22],[772,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_1",[[773,2],[773,27]],[[773,22],[773,27]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray",[[774,2],[774,35]],[[774,22],[774,35]],["StreamFifoCC_1"],["variable","wire"]],["pushToPopGray",[[775,2],[775,35]],[[775,22],[775,35]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_pushPtr",[[776,2],[776,36]],[[776,22],[776,36]],["StreamFifoCC_1"],["variable","reg"]],["pushCC_pushPtrPlus",[[777,2],[777,40]],[[777,22],[777,40]],["StreamFifoCC_1"],["variable","wire"]],["io_push_fire",[[778,2],[778,34]],[[778,22],[778,34]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_pushPtrGray",[[779,2],[779,40]],[[779,22],[779,40]],["StreamFifoCC_1"],["variable","reg"]],["pushCC_popPtrGray",[[780,2],[780,39]],[[780,22],[780,39]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_full",[[781,2],[781,33]],[[781,22],[781,33]],["StreamFifoCC_1"],["variable","wire"]],["io_push_fire_1",[[782,2],[782,36]],[[782,22],[782,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy",[[783,2],[783,42]],[[783,22],[783,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[784,2],[784,44]],[[784,22],[784,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[785,2],[785,44]],[[785,22],[785,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[786,2],[786,44]],[[786,22],[786,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[787,2],[787,44]],[[787,22],[787,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_5",[[788,2],[788,44]],[[788,22],[788,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_6",[[789,2],[789,44]],[[789,22],[789,44]],["StreamFifoCC_1"],["variable","wire"]],["popCC_popPtr",[[790,2],[790,34]],[[790,22],[790,34]],["StreamFifoCC_1"],["variable","reg"]],["popCC_popPtrPlus",[[791,2],[791,38]],[[791,22],[791,38]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire",[[792,2],[792,33]],[[792,22],[792,33]],["StreamFifoCC_1"],["variable","wire"]],["popCC_popPtrGray",[[793,2],[793,38]],[[793,22],[793,38]],["StreamFifoCC_1"],["variable","reg"]],["popCC_pushPtrGray",[[794,2],[794,39]],[[794,22],[794,39]],["StreamFifoCC_1"],["variable","wire"]],["popCC_empty",[[795,2],[795,33]],[[795,22],[795,33]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire_1",[[796,2],[796,35]],[[796,22],[796,35]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload",[[797,2],[797,40]],[[797,22],[797,40]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire_2",[[798,2],[798,35]],[[798,22],[798,35]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy",[[799,2],[799,41]],[[799,22],[799,41]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_1",[[800,2],[800,43]],[[800,22],[800,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_2",[[801,2],[801,43]],[[801,22],[801,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_3",[[802,2],[802,43]],[[802,22],[802,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_4",[[803,2],[803,43]],[[803,22],[803,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_5",[[804,2],[804,43]],[[804,22],[804,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_6",[[805,2],[805,43]],[[805,22],[805,43]],["StreamFifoCC_1"],["variable","wire"]],["ram",[[806,2],[806,24]],[[806,13],[806,16]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray_buffercc",[[825,2],[830,3]],[[825,13],[825,35]],["StreamFifoCC_1"],["instance","BufferCC_1"]],["pushToPopGray_buffercc",[[831,2],[836,3]],[[831,11],[831,33]],["StreamFifoCC_1"],["instance","BufferCC"]]]]],[["SrioRequest",[[908,0],[932,2]],[[908,7],[908,18]],[],["module"]],[[["ireq_valid",[[909,2],[909,32]],[[909,22],[909,32]],["SrioRequest"],["port","output"]],["ireq_ready",[[910,2],[910,32]],[[910,22],[910,32]],["SrioRequest"],["port","input"]],["ireq_payload_last",[[911,2],[911,39]],[[911,22],[911,39]],["SrioRequest"],["port","output"]],["ireq_payload_fragment",[[912,2],[912,43]],[[912,22],[912,43]],["SrioRequest"],["port","output"]],["iresp_valid",[[913,2],[913,33]],[[913,22],[913,33]],["SrioRequest"],["port","input"]],["iresp_ready",[[914,2],[914,33]],[[914,22],[914,33]],["SrioRequest"],["port","output"]],["iresp_payload_last",[[915,2],[915,40]],[[915,22],[915,40]],["SrioRequest"],["port","input"]],["iresp_payload_fragment",[[916,2],[916,44]],[[916,22],[916,44]],["SrioRequest"],["port","input"]],["user_addr",[[917,2],[917,31]],[[917,22],[917,31]],["SrioRequest"],["port","input"]],["user_ftype",[[918,2],[918,32]],[[918,22],[918,32]],["SrioRequest"],["port","input"]],["user_ttype",[[919,2],[919,32]],[[919,22],[919,32]],["SrioRequest"],["port","input"]],["user_size",[[920,2],[920,31]],[[920,22],[920,31]],["SrioRequest"],["port","input"]],["user_prio",[[921,2],[921,31]],[[921,22],[921,31]],["SrioRequest"],["port","input"]],["user_tid",[[922,2],[922,30]],[[922,22],[922,30]],["SrioRequest"],["port","input"]],["user_data_valid",[[923,2],[923,37]],[[923,22],[923,37]],["SrioRequest"],["port","input"]],["user_data_ready",[[924,2],[924,37]],[[924,22],[924,37]],["SrioRequest"],["port","output"]],["user_data_payload",[[925,2],[925,39]],[[925,22],[925,39]],["SrioRequest"],["port","input"]],["send_start",[[926,2],[926,32]],[[926,22],[926,32]],["SrioRequest"],["port","input"]],["iresp_stream_valid",[[927,2],[927,40]],[[927,22],[927,40]],["SrioRequest"],["port","output"]],["iresp_stream_ready",[[928,2],[928,40]],[[928,22],[928,40]],["SrioRequest"],["port","input"]],["iresp_stream_payload",[[929,2],[929,42]],[[929,22],[929,42]],["SrioRequest"],["port","output"]],["srio_clk",[[930,2],[930,30]],[[930,22],[930,30]],["SrioRequest"],["port","input"]],["busReset",[[931,2],[931,30]],[[931,22],[931,30]],["SrioRequest"],["port","input"]],["_zz_when_SrioRequest_l48",[[933,2],[933,46]],[[933,22],[933,46]],["SrioRequest"],["variable","wire"]],["_zz_when_SrioRequest_l48_1",[[934,2],[934,48]],[[934,22],[934,48]],["SrioRequest"],["variable","wire"]],["_zz_request_autocheck_error",[[935,2],[935,58]],[[935,31],[935,58]],["SrioRequest"],["variable","wire"]],["_zz_request_autocheck_error_1",[[936,2],[936,60]],[[936,31],[936,60]],["SrioRequest"],["variable","wire"]],["header_beat",[[937,2],[937,33]],[[937,22],[937,33]],["SrioRequest"],["variable","wire"]],["current_beat_cnt",[[938,2],[938,38]],[[938,22],[938,38]],["SrioRequest"],["variable","reg"]],["ireq_fire",[[939,2],[939,31]],[[939,22],[939,31]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l35",[[940,2],[940,42]],[[940,22],[940,42]],["SrioRequest"],["variable","wire"]],["ireq_fire_1",[[941,2],[941,33]],[[941,22],[941,33]],["SrioRequest"],["variable","wire"]],["number_of_data_beats",[[942,2],[942,42]],[[942,22],[942,42]],["SrioRequest"],["variable","wire"]],["ireq_tlast",[[943,2],[943,32]],[[943,22],[943,32]],["SrioRequest"],["variable","reg"]],["when_SrioRequest_l46",[[944,2],[944,42]],[[944,22],[944,42]],["SrioRequest"],["variable","wire"]],["ireq_fire_2",[[945,2],[945,33]],[[945,22],[945,33]],["SrioRequest"],["variable","wire"]],["ireq_fire_3",[[946,2],[946,33]],[[946,22],[946,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l48",[[947,2],[947,42]],[[947,22],[947,42]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l50",[[948,2],[948,42]],[[948,22],[948,42]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l52",[[949,2],[949,42]],[[949,22],[949,42]],["SrioRequest"],["variable","wire"]],["ireq_tdata",[[950,2],[950,32]],[[950,22],[950,32]],["SrioRequest"],["variable","reg"]],["ireq_fire_4",[[951,2],[951,33]],[[951,22],[951,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l60",[[952,2],[952,42]],[[952,22],[952,42]],["SrioRequest"],["variable","wire"]],["user_data_ready_1",[[953,2],[953,39]],[[953,22],[953,39]],["SrioRequest"],["variable","reg"]],["ireq_tvalid",[[954,2],[954,33]],[[954,22],[954,33]],["SrioRequest"],["variable","reg"]],["send_start_d",[[955,2],[955,34]],[[955,22],[955,34]],["SrioRequest"],["variable","reg"]],["ireq_fire_5",[[956,2],[956,33]],[[956,22],[956,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l70",[[957,2],[957,42]],[[957,22],[957,42]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l73",[[958,2],[958,42]],[[958,22],[958,42]],["SrioRequest"],["variable","wire"]],["write_queue_data_d",[[959,2],[959,40]],[[959,22],[959,40]],["SrioRequest"],["variable","wire"]],["write_queue_data",[[960,2],[960,38]],[[960,22],[960,38]],["SrioRequest"],["variable","reg"]],["expecting_a_response",[[961,2],[961,42]],[[961,22],[961,42]],["SrioRequest"],["variable","reg"]],["ireq_fire_6",[[962,2],[962,33]],[[962,22],[962,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l87",[[963,2],[963,42]],[[963,22],[963,42]],["SrioRequest"],["variable","wire"]],["read_queue_data",[[964,2],[964,37]],[[964,22],[964,37]],["SrioRequest"],["variable","reg"]],["expected_tid",[[965,2],[965,34]],[[965,22],[965,34]],["SrioRequest"],["variable","wire"]],["expected_ftype",[[966,2],[966,36]],[[966,22],[966,36]],["SrioRequest"],["variable","wire"]],["expected_size",[[967,2],[967,35]],[[967,22],[967,35]],["SrioRequest"],["variable","wire"]],["compare_received",[[968,2],[968,38]],[[968,22],[968,38]],["SrioRequest"],["variable","reg"]],["iresp_fire",[[969,2],[969,32]],[[969,22],[969,32]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l102",[[970,2],[970,43]],[[970,22],[970,43]],["SrioRequest"],["variable","wire"]],["iresp_fire_1",[[971,2],[971,34]],[[971,22],[971,34]],["SrioRequest"],["variable","wire"]],["request_autocheck_error",[[972,2],[972,45]],[[972,22],[972,45]],["SrioRequest"],["variable","reg"]],["iresp_fire_2",[[973,2],[973,34]],[[973,22],[973,34]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l111",[[974,2],[974,43]],[[974,22],[974,43]],["SrioRequest"],["variable","wire"]],["iresp_tready",[[975,2],[975,34]],[[975,22],[975,34]],["SrioRequest"],["variable","reg"]],["iresp_fire_3",[[976,2],[976,34]],[[976,22],[976,34]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l121",[[977,2],[977,43]],[[977,22],[977,43]],["SrioRequest"],["variable","wire"]],["nread_iresp_write",[[978,2],[978,39]],[[978,22],[978,39]],["SrioRequest"],["variable","reg"]],["iresp_fire_4",[[979,2],[979,34]],[[979,22],[979,34]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l129",[[980,2],[980,43]],[[980,22],[980,43]],["SrioRequest"],["variable","wire"]],["iresp_fire_5",[[981,2],[981,34]],[[981,22],[981,34]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l131",[[982,2],[982,43]],[[982,22],[982,43]],["SrioRequest"],["variable","wire"]],["iresp_fire_6",[[983,2],[983,34]],[[983,22],[983,34]],["SrioRequest"],["variable","wire"]]]]],[["StreamFifoCC",[[1133,0],[1146,2]],[[1133,7],[1133,19]],[],["module"]],[[["io_push_valid",[[1134,2],[1134,35]],[[1134,22],[1134,35]],["StreamFifoCC"],["port","input"]],["io_push_ready",[[1135,2],[1135,35]],[[1135,22],[1135,35]],["StreamFifoCC"],["port","output"]],["io_push_payload",[[1136,2],[1136,37]],[[1136,22],[1136,37]],["StreamFifoCC"],["port","input"]],["io_pop_valid",[[1137,2],[1137,34]],[[1137,22],[1137,34]],["StreamFifoCC"],["port","output"]],["io_pop_ready",[[1138,2],[1138,34]],[[1138,22],[1138,34]],["StreamFifoCC"],["port","input"]],["io_pop_payload",[[1139,2],[1139,36]],[[1139,22],[1139,36]],["StreamFifoCC"],["port","output"]],["io_pushOccupancy",[[1140,2],[1140,38]],[[1140,22],[1140,38]],["StreamFifoCC"],["port","output"]],["io_popOccupancy",[[1141,2],[1141,37]],[[1141,22],[1141,37]],["StreamFifoCC"],["port","output"]],["bus_clk",[[1142,2],[1142,29]],[[1142,22],[1142,29]],["StreamFifoCC"],["port","input"]],["bus_reset",[[1143,2],[1143,31]],[[1143,22],[1143,31]],["StreamFifoCC"],["port","input"]],["srio_clk",[[1144,2],[1144,30]],[[1144,22],[1144,30]],["StreamFifoCC"],["port","input"]],["srio_reset",[[1145,2],[1145,32]],[[1145,22],[1145,32]],["StreamFifoCC"],["port","input"]],["_zz_ram_port1",[[1147,2],[1147,35]],[[1147,22],[1147,35]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[1148,2],[1148,55]],[[1148,22],[1148,55]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[1149,2],[1149,55]],[[1149,22],[1149,55]],["StreamFifoCC"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[1150,2],[1150,44]],[[1150,22],[1150,44]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port",[[1151,2],[1151,34]],[[1151,22],[1151,34]],["StreamFifoCC"],["variable","wire"]],["_zz_popCC_popPtrGray",[[1152,2],[1152,42]],[[1152,22],[1152,42]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_1",[[1153,2],[1153,36]],[[1153,22],[1153,36]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_2",[[1154,2],[1154,36]],[[1154,22],[1154,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_1",[[1155,2],[1155,42]],[[1155,22],[1155,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_2",[[1156,2],[1156,42]],[[1156,22],[1156,42]],["StreamFifoCC"],["variable","wire"]],["_zz_1",[[1157,2],[1157,27]],[[1157,22],[1157,27]],["StreamFifoCC"],["variable","reg"]],["popToPushGray",[[1158,2],[1158,35]],[[1158,22],[1158,35]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray",[[1159,2],[1159,35]],[[1159,22],[1159,35]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtr",[[1160,2],[1160,36]],[[1160,22],[1160,36]],["StreamFifoCC"],["variable","reg"]],["pushCC_pushPtrPlus",[[1161,2],[1161,40]],[[1161,22],[1161,40]],["StreamFifoCC"],["variable","wire"]],["io_push_fire",[[1162,2],[1162,34]],[[1162,22],[1162,34]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtrGray",[[1163,2],[1163,40]],[[1163,22],[1163,40]],["StreamFifoCC"],["variable","reg"]],["pushCC_popPtrGray",[[1164,2],[1164,39]],[[1164,22],[1164,39]],["StreamFifoCC"],["variable","wire"]],["pushCC_full",[[1165,2],[1165,33]],[[1165,22],[1165,33]],["StreamFifoCC"],["variable","wire"]],["io_push_fire_1",[[1166,2],[1166,36]],[[1166,22],[1166,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy",[[1167,2],[1167,42]],[[1167,22],[1167,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[1168,2],[1168,44]],[[1168,22],[1168,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[1169,2],[1169,44]],[[1169,22],[1169,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[1170,2],[1170,44]],[[1170,22],[1170,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[1171,2],[1171,44]],[[1171,22],[1171,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_5",[[1172,2],[1172,44]],[[1172,22],[1172,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_6",[[1173,2],[1173,44]],[[1173,22],[1173,44]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtr",[[1174,2],[1174,34]],[[1174,22],[1174,34]],["StreamFifoCC"],["variable","reg"]],["popCC_popPtrPlus",[[1175,2],[1175,38]],[[1175,22],[1175,38]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire",[[1176,2],[1176,33]],[[1176,22],[1176,33]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtrGray",[[1177,2],[1177,38]],[[1177,22],[1177,38]],["StreamFifoCC"],["variable","reg"]],["popCC_pushPtrGray",[[1178,2],[1178,39]],[[1178,22],[1178,39]],["StreamFifoCC"],["variable","wire"]],["popCC_empty",[[1179,2],[1179,33]],[[1179,22],[1179,33]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_1",[[1180,2],[1180,35]],[[1180,22],[1180,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload",[[1181,2],[1181,40]],[[1181,22],[1181,40]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_2",[[1182,2],[1182,35]],[[1182,22],[1182,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy",[[1183,2],[1183,41]],[[1183,22],[1183,41]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_1",[[1184,2],[1184,43]],[[1184,22],[1184,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_2",[[1185,2],[1185,43]],[[1185,22],[1185,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_3",[[1186,2],[1186,43]],[[1186,22],[1186,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_4",[[1187,2],[1187,43]],[[1187,22],[1187,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_5",[[1188,2],[1188,43]],[[1188,22],[1188,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_6",[[1189,2],[1189,43]],[[1189,22],[1189,43]],["StreamFifoCC"],["variable","wire"]],["ram",[[1190,2],[1190,24]],[[1190,13],[1190,16]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc",[[1209,2],[1214,3]],[[1209,11],[1209,33]],["StreamFifoCC"],["instance","BufferCC"]],["pushToPopGray_buffercc",[[1215,2],[1220,3]],[[1215,13],[1215,35]],["StreamFifoCC"],["instance","BufferCC_1"]]]]],[["BufferCC_4",[[1292,0],[1297,2]],[[1292,7],[1292,17]],[],["module"]],[[["io_dataIn",[[1293,2],[1293,31]],[[1293,22],[1293,31]],["BufferCC_4"],["port","input"]],["io_dataOut",[[1294,2],[1294,32]],[[1294,22],[1294,32]],["BufferCC_4"],["port","output"]],["bus_clk",[[1295,2],[1295,29]],[[1295,22],[1295,29]],["BufferCC_4"],["port","input"]],["_zz_1",[[1296,2],[1296,27]],[[1296,22],[1296,27]],["BufferCC_4"],["port","input"]],["buffers_0",[[1298,27],[1298,56]],[[1298,47],[1298,56]],["BufferCC_4"],["variable","reg"]],["buffers_1",[[1299,27],[1299,56]],[[1299,47],[1299,56]],["BufferCC_4"],["variable","reg"]]]]],[["BufferCC_1",[[1319,0],[1324,2]],[[1319,7],[1319,17]],[],["module"]],[[["io_dataIn",[[1320,2],[1320,31]],[[1320,22],[1320,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[1321,2],[1321,32]],[[1321,22],[1321,32]],["BufferCC_1"],["port","output"]],["srio_clk",[[1322,2],[1322,30]],[[1322,22],[1322,30]],["BufferCC_1"],["port","input"]],["srio_reset",[[1323,2],[1323,32]],[[1323,22],[1323,32]],["BufferCC_1"],["port","input"]],["buffers_0",[[1325,27],[1325,56]],[[1325,47],[1325,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[1326,27],[1326,56]],[[1326,47],[1326,56]],["BufferCC_1"],["variable","reg"]]]]],[["BufferCC",[[1342,0],[1347,2]],[[1342,7],[1342,15]],[],["module"]],[[["io_dataIn",[[1343,2],[1343,31]],[[1343,22],[1343,31]],["BufferCC"],["port","input"]],["io_dataOut",[[1344,2],[1344,32]],[[1344,22],[1344,32]],["BufferCC"],["port","output"]],["bus_clk",[[1345,2],[1345,29]],[[1345,22],[1345,29]],["BufferCC"],["port","input"]],["bus_reset",[[1346,2],[1346,31]],[[1346,22],[1346,31]],["BufferCC"],["port","input"]],["buffers_0",[[1348,27],[1348,56]],[[1348,47],[1348,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[1349,27],[1349,56]],[[1349,47],[1349,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["srio_ftype__type",[[4,0],[5,0]],[[4,8],[4,24]],["source.systemverilog"],["macro"]],["srio_ftype__NREAD",[[5,0],[6,0]],[[5,8],[5,25]],["source.systemverilog"],["macro"]],["srio_ftype__NWRITE",[[6,0],[7,0]],[[6,8],[6,26]],["source.systemverilog"],["macro"]],["srio_ftype__SWRITE",[[7,0],[8,0]],[[7,8],[7,26]],["source.systemverilog"],["macro"]],["srio_ftype__DOORB",[[8,0],[9,0]],[[8,8],[8,25]],["source.systemverilog"],["macro"]],["srio_ftype__MESSG",[[9,0],[10,0]],[[9,8],[9,25]],["source.systemverilog"],["macro"]],["srio_ftype__RESP",[[10,0],[11,0]],[[10,8],[10,24]],["source.systemverilog"],["macro"]],["srio_ftype__FTYPE9",[[11,0],[13,0]],[[11,8],[11,26]],["source.systemverilog"],["macro"]],["srio_ttype__type",[[13,0],[14,0]],[[13,8],[13,24]],["source.systemverilog"],["macro"]],["srio_ttype__TNWR",[[14,0],[15,0]],[[14,8],[14,24]],["source.systemverilog"],["macro"]],["srio_ttype__TNWR_R",[[15,0],[16,0]],[[15,8],[15,26]],["source.systemverilog"],["macro"]],["srio_ttype__TNDATA",[[16,0],[17,0]],[[16,8],[16,26]],["source.systemverilog"],["macro"]],["srio_ttype__TWDATA",[[17,0],[20,0]],[[17,8],[17,26]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\BissC.v",[[[[["BissC",[[5,0],[11,2]],[[5,7],[5,12]],[],["module"]],[[["s_bissc_clk",[[6,2],[6,33]],[[6,22],[6,33]],["BissC"],["port","input"]],["s_bissc_data",[[7,2],[7,34]],[[7,22],[7,34]],["BissC"],["port","output"]],["m_postion",[[8,2],[8,31]],[[8,22],[8,31]],["BissC"],["port","input"]],["clk",[[9,2],[9,25]],[[9,22],[9,25]],["BissC"],["port","input"]],["reset",[[10,2],[10,27]],[[10,22],[10,27]],["BissC"],["port","input"]],["fsm_enumDef_BOOT",[[12,2],[12,37]],[[12,13],[12,29]],["BissC"],["localparam"]],["fsm_enumDef_Wait_Start",[[13,2],[13,43]],[[13,13],[13,35]],["BissC"],["localparam"]],["fsm_enumDef_Slo",[[14,2],[14,36]],[[14,13],[14,28]],["BissC"],["localparam"]],["fsm_enumDef_Ack",[[15,2],[15,36]],[[15,13],[15,28]],["BissC"],["localparam"]],["fsm_enumDef_Start",[[16,2],[16,38]],[[16,13],[16,30]],["BissC"],["localparam"]],["fsm_enumDef_Zero",[[17,2],[17,37]],[[17,13],[17,29]],["BissC"],["localparam"]],["fsm_enumDef_PostionOut",[[18,2],[18,43]],[[18,13],[18,35]],["BissC"],["localparam"]],["fsm_enumDef_TimeOut",[[19,2],[19,40]],[[19,13],[19,32]],["BissC"],["localparam"]],["_zz_bisscdata",[[21,2],[21,35]],[[21,22],[21,35]],["BissC"],["variable","wire"]],["_zz_bisscdata_1",[[22,2],[22,37]],[[22,22],[22,37]],["BissC"],["variable","wire"]],["_zz_bisscdata_2",[[23,2],[23,37]],[[23,22],[23,37]],["BissC"],["variable","wire"]],["_zz_bisscdata_3",[[24,2],[24,37]],[[24,22],[24,37]],["BissC"],["variable","wire"]],["bisscdata",[[25,2],[25,31]],[[25,22],[25,31]],["BissC"],["variable","reg"]],["clkrise_cnt",[[26,2],[26,33]],[[26,22],[26,33]],["BissC"],["variable","reg"]],["timeout_cnt",[[27,2],[27,33]],[[27,22],[27,33]],["BissC"],["variable","reg"]],["postion_reg",[[28,2],[28,33]],[[28,22],[28,33]],["BissC"],["variable","reg"]],["fsm_wantExit",[[29,2],[29,34]],[[29,22],[29,34]],["BissC"],["variable","wire"]],["fsm_wantStart",[[30,2],[30,35]],[[30,22],[30,35]],["BissC"],["variable","reg"]],["fsm_wantKill",[[31,2],[31,34]],[[31,22],[31,34]],["BissC"],["variable","wire"]],["fsm_stateReg",[[32,2],[32,34]],[[32,22],[32,34]],["BissC"],["variable","reg"]],["fsm_stateNext",[[33,2],[33,35]],[[33,22],[33,35]],["BissC"],["variable","reg"]],["s_bissc_clk_regNext",[[34,2],[34,41]],[[34,22],[34,41]],["BissC"],["variable","reg"]],["when_BissC_l32",[[35,2],[35,36]],[[35,22],[35,36]],["BissC"],["variable","wire"]],["s_bissc_clk_regNext_1",[[36,2],[36,43]],[[36,22],[36,43]],["BissC"],["variable","reg"]],["when_BissC_l42",[[37,2],[37,36]],[[37,22],[37,36]],["BissC"],["variable","wire"]],["when_BissC_l44",[[38,2],[38,36]],[[38,22],[38,36]],["BissC"],["variable","wire"]],["s_bissc_clk_regNext_2",[[39,2],[39,43]],[[39,22],[39,43]],["BissC"],["variable","reg"]],["when_BissC_l54",[[40,2],[40,36]],[[40,22],[40,36]],["BissC"],["variable","wire"]],["when_BissC_l56",[[41,2],[41,36]],[[41,22],[41,36]],["BissC"],["variable","wire"]],["s_bissc_clk_regNext_3",[[42,2],[42,43]],[[42,22],[42,43]],["BissC"],["variable","reg"]],["when_BissC_l66",[[43,2],[43,36]],[[43,22],[43,36]],["BissC"],["variable","wire"]],["s_bissc_clk_regNext_4",[[44,2],[44,43]],[[44,22],[44,43]],["BissC"],["variable","reg"]],["when_BissC_l74",[[45,2],[45,36]],[[45,22],[45,36]],["BissC"],["variable","wire"]],["s_bissc_clk_regNext_5",[[46,2],[46,43]],[[46,22],[46,43]],["BissC"],["variable","reg"]],["when_BissC_l83",[[47,2],[47,36]],[[47,22],[47,36]],["BissC"],["variable","wire"]],["when_BissC_l86",[[48,2],[48,36]],[[48,22],[48,36]],["BissC"],["variable","wire"]],["when_BissC_l96",[[49,2],[49,36]],[[49,22],[49,36]],["BissC"],["variable","wire"]],["fsm_stateReg_string",[[51,2],[51,32]],[[51,13],[51,32]],["BissC"],["variable","reg"]],["fsm_stateNext_string",[[52,2],[52,33]],[[52,13],[52,33]],["BissC"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\CRCCombinational.v",[[[[["CRCCombinational",[[6,0],[13,2]],[[6,7],[6,23]],[],["module"]],[[["io_cmd_valid",[[7,2],[7,34]],[[7,22],[7,34]],["CRCCombinational"],["port","input"]],["io_cmd_payload_mode",[[8,2],[8,41]],[[8,22],[8,41]],["CRCCombinational"],["port","input"]],["io_cmd_payload_data",[[9,2],[9,41]],[[9,22],[9,41]],["CRCCombinational"],["port","input"]],["io_crc",[[10,2],[10,28]],[[10,22],[10,28]],["CRCCombinational"],["port","output"]],["clk",[[11,2],[11,25]],[[11,22],[11,25]],["CRCCombinational"],["port","input"]],["reset",[[12,2],[12,27]],[[12,22],[12,27]],["CRCCombinational"],["port","input"]],["CRCCombinationalCmdMode_INIT",[[14,2],[14,49]],[[14,13],[14,41]],["CRCCombinational"],["localparam"]],["CRCCombinationalCmdMode_UPDATE",[[15,2],[15,51]],[[15,13],[15,43]],["CRCCombinational"],["localparam"]],["_zz_next_crc",[[17,2],[17,34]],[[17,22],[17,34]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_1",[[18,2],[18,36]],[[18,22],[18,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_2",[[19,2],[19,36]],[[19,22],[19,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_3",[[20,2],[20,36]],[[20,22],[20,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_4",[[21,2],[21,36]],[[21,22],[21,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_5",[[22,2],[22,36]],[[22,22],[22,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_6",[[23,2],[23,36]],[[23,22],[23,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_7",[[24,2],[24,36]],[[24,22],[24,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_8",[[25,2],[25,36]],[[25,22],[25,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_9",[[26,2],[26,36]],[[26,22],[26,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_10",[[27,2],[27,37]],[[27,22],[27,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_11",[[28,2],[28,37]],[[28,22],[28,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_12",[[29,2],[29,37]],[[29,22],[29,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_13",[[30,2],[30,37]],[[30,22],[30,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_14",[[31,2],[31,37]],[[31,22],[31,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_15",[[32,2],[32,37]],[[32,22],[32,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_16",[[33,2],[33,37]],[[33,22],[33,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_17",[[34,2],[34,37]],[[34,22],[34,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_18",[[35,2],[35,37]],[[35,22],[35,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_19",[[36,2],[36,37]],[[36,22],[36,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_20",[[37,2],[37,37]],[[37,22],[37,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_21",[[38,2],[38,37]],[[38,22],[38,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_22",[[39,2],[39,37]],[[39,22],[39,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_23",[[40,2],[40,37]],[[40,22],[40,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_24",[[41,2],[41,37]],[[41,22],[41,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_25",[[42,2],[42,37]],[[42,22],[42,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_26",[[43,2],[43,37]],[[43,22],[43,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_27",[[44,2],[44,37]],[[44,22],[44,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_28",[[45,2],[45,37]],[[45,22],[45,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_29",[[46,2],[46,37]],[[46,22],[46,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_30",[[47,2],[47,37]],[[47,22],[47,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_31",[[48,2],[48,37]],[[48,22],[48,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_32",[[49,2],[49,37]],[[49,22],[49,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_33",[[50,2],[50,37]],[[50,22],[50,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_34",[[51,2],[51,37]],[[51,22],[51,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_35",[[52,2],[52,37]],[[52,22],[52,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_36",[[53,2],[53,37]],[[53,22],[53,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_37",[[54,2],[54,37]],[[54,22],[54,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_38",[[55,2],[55,37]],[[55,22],[55,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_39",[[56,2],[56,37]],[[56,22],[56,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_40",[[57,2],[57,37]],[[57,22],[57,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_41",[[58,2],[58,37]],[[58,22],[58,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_42",[[59,2],[59,37]],[[59,22],[59,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_43",[[60,2],[60,37]],[[60,22],[60,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_44",[[61,2],[61,37]],[[61,22],[61,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_45",[[62,2],[62,37]],[[62,22],[62,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_46",[[63,2],[63,37]],[[63,22],[63,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_47",[[64,2],[64,37]],[[64,22],[64,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_48",[[65,2],[65,37]],[[65,22],[65,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_49",[[66,2],[66,37]],[[66,22],[66,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_50",[[67,2],[67,37]],[[67,22],[67,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_51",[[68,2],[68,37]],[[68,22],[68,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_52",[[69,2],[69,37]],[[69,22],[69,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_53",[[70,2],[70,37]],[[70,22],[70,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_54",[[71,2],[71,37]],[[71,22],[71,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_55",[[72,2],[72,37]],[[72,22],[72,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_56",[[73,2],[73,37]],[[73,22],[73,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_57",[[74,2],[74,37]],[[74,22],[74,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_58",[[75,2],[75,37]],[[75,22],[75,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_59",[[76,2],[76,37]],[[76,22],[76,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_60",[[77,2],[77,37]],[[77,22],[77,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_61",[[78,2],[78,37]],[[78,22],[78,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_62",[[79,2],[79,37]],[[79,22],[79,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_63",[[80,2],[80,37]],[[80,22],[80,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_64",[[81,2],[81,37]],[[81,22],[81,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_65",[[82,2],[82,37]],[[82,22],[82,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_66",[[83,2],[83,37]],[[83,22],[83,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_67",[[84,2],[84,37]],[[84,22],[84,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_68",[[85,2],[85,37]],[[85,22],[85,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_69",[[86,2],[86,37]],[[86,22],[86,37]],["CRCCombinational"],["variable","wire"]],["crc_reg",[[87,2],[87,29]],[[87,22],[87,29]],["CRCCombinational"],["variable","reg"]],["next_crc",[[88,2],[88,30]],[[88,22],[88,30]],["CRCCombinational"],["variable","reg"]],["when_CRCCombinational_l83",[[89,2],[89,47]],[[89,22],[89,47]],["CRCCombinational"],["variable","wire"]],["when_CRCCombinational_l88",[[90,2],[90,47]],[[90,22],[90,47]],["CRCCombinational"],["variable","wire"]],["io_cmd_payload_mode_string",[[92,2],[92,39]],[[92,13],[92,39]],["CRCCombinational"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\DecodeRxStream.v",[[[[["DecodeRxStream",[[16,0],[25,2]],[[16,7],[16,21]],[],["module"]],[[["input_valid",[[17,2],[17,33]],[[17,22],[17,33]],["DecodeRxStream"],["port","input"]],["input_ready",[[18,2],[18,33]],[[18,22],[18,33]],["DecodeRxStream"],["port","output"]],["input_payload",[[19,2],[19,35]],[[19,22],[19,35]],["DecodeRxStream"],["port","input"]],["output_valid",[[20,2],[20,34]],[[20,22],[20,34]],["DecodeRxStream"],["port","output"]],["output_ready",[[21,2],[21,34]],[[21,22],[21,34]],["DecodeRxStream"],["port","input"]],["output_payload",[[22,2],[22,36]],[[22,22],[22,36]],["DecodeRxStream"],["port","output"]],["clk",[[23,2],[23,25]],[[23,22],[23,25]],["DecodeRxStream"],["port","input"]],["reset",[[24,2],[24,27]],[[24,22],[24,27]],["DecodeRxStream"],["port","input"]],["_zz_when_FiberRxStream_l125",[[26,2],[26,49]],[[26,22],[26,49]],["DecodeRxStream"],["variable","wire"]],["rec_cnt",[[27,2],[27,29]],[[27,22],[27,29]],["DecodeRxStream"],["variable","reg"]],["length",[[28,2],[28,28]],[[28,22],[28,28]],["DecodeRxStream"],["variable","reg"]],["valid",[[29,2],[29,27]],[[29,22],[29,27]],["DecodeRxStream"],["variable","reg"]],["functioncode",[[30,2],[30,34]],[[30,22],[30,34]],["DecodeRxStream"],["variable","reg"]],["fsm_wantExit",[[31,2],[31,34]],[[31,22],[31,34]],["DecodeRxStream"],["variable","wire"]],["fsm_wantStart",[[32,2],[32,35]],[[32,22],[32,35]],["DecodeRxStream"],["variable","reg"]],["fsm_wantKill",[[33,2],[33,34]],[[33,22],[33,34]],["DecodeRxStream"],["variable","wire"]],["input_payload_regNext",[[34,2],[34,43]],[[34,22],[34,43]],["DecodeRxStream"],["variable","reg"]],["fsm_stateReg",[[35,2],[35,68]],[[35,56],[35,68]],["DecodeRxStream"],["variable","reg"]],["fsm_stateNext",[[36,2],[36,69]],[[36,56],[36,69]],["DecodeRxStream"],["variable","reg"]],["when_FiberRxStream_l64",[[37,2],[37,44]],[[37,22],[37,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l75",[[38,2],[38,44]],[[38,22],[38,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l87",[[39,2],[39,44]],[[39,22],[39,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l89",[[40,2],[40,44]],[[40,22],[40,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l102",[[41,2],[41,45]],[[41,22],[41,45]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l113",[[42,2],[42,45]],[[42,22],[42,45]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l125",[[43,2],[43,45]],[[43,22],[43,45]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l136",[[44,2],[44,45]],[[44,22],[44,45]],["DecodeRxStream"],["variable","wire"]],["fsm_stateReg_string",[[46,2],[46,33]],[[46,14],[46,33]],["DecodeRxStream"],["variable","reg"]],["fsm_stateNext_string",[[47,2],[47,34]],[[47,14],[47,34]],["DecodeRxStream"],["variable","reg"]]]]]],null,null,null,[["fsm_enumDefinition_binary_sequential_type",[[4,0],[5,0]],[[4,8],[4,49]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_BOOT",[[5,0],[6,0]],[[5,8],[5,53]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_SlaveId",[[6,0],[7,0]],[[6,8],[6,56]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_FunctionCode",[[7,0],[8,0]],[[7,8],[7,61]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_GetAddress",[[8,0],[9,0]],[[8,8],[8,59]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_ReadLength_WriteOneData",[[9,0],[10,0]],[[9,8],[9,72]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_GetDataLength",[[10,0],[11,0]],[[10,8],[10,62]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_WriteMultiData",[[11,0],[12,0]],[[11,8],[11,63]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_GetCRC",[[12,0],[13,0]],[[12,8],[12,55]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_End",[[13,0],[16,0]],[[13,8],[13,52]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Emif_Ctrl_test.v",[[[[["Emif_Ctrl_test",[[28,0],[41,2]],[[28,7],[28,21]],[],["module"]],[[["top_emif_emif_addr",[[29,2],[29,40]],[[29,22],[29,40]],["Emif_Ctrl_test"],["port","input"]],["top_emif_emif_data_read",[[30,2],[30,45]],[[30,22],[30,45]],["Emif_Ctrl_test"],["port","input"]],["top_emif_emif_data_write",[[31,2],[31,46]],[[31,22],[31,46]],["Emif_Ctrl_test"],["port","output"]],["top_emif_emif_data_writeEnable",[[32,2],[32,52]],[[32,22],[32,52]],["Emif_Ctrl_test"],["port","output"]],["top_emif_emif_cs",[[33,2],[33,38]],[[33,22],[33,38]],["Emif_Ctrl_test"],["port","input"]],["top_emif_emif_we",[[34,2],[34,38]],[[34,22],[34,38]],["Emif_Ctrl_test"],["port","input"]],["top_emif_emif_oe",[[35,2],[35,38]],[[35,22],[35,38]],["Emif_Ctrl_test"],["port","input"]],["top_gpioA_read",[[36,2],[36,36]],[[36,22],[36,36]],["Emif_Ctrl_test"],["port","input"]],["top_gpioA_write",[[37,2],[37,37]],[[37,22],[37,37]],["Emif_Ctrl_test"],["port","output"]],["top_gpioA_writeEnable",[[38,2],[38,43]],[[38,22],[38,43]],["Emif_Ctrl_test"],["port","output"]],["clk",[[39,2],[39,25]],[[39,22],[39,25]],["Emif_Ctrl_test"],["port","input"]],["reset",[[40,2],[40,27]],[[40,22],[40,27]],["Emif_Ctrl_test"],["port","input"]],["area_emif_Ctrl_emif_emif_data_write",[[42,2],[42,57]],[[42,22],[42,57]],["Emif_Ctrl_test"],["variable","wire"]],["area_emif_Ctrl_emif_emif_data_writeEnable",[[43,2],[43,63]],[[43,22],[43,63]],["Emif_Ctrl_test"],["variable","wire"]],["area_emif_Ctrl_gpioA_write",[[44,2],[44,48]],[[44,22],[44,48]],["Emif_Ctrl_test"],["variable","wire"]],["area_emif_Ctrl_gpioA_writeEnable",[[45,2],[45,54]],[[45,22],[45,54]],["Emif_Ctrl_test"],["variable","wire"]],["area_emif_Ctrl_uart_txd",[[46,2],[46,45]],[[46,22],[46,45]],["Emif_Ctrl_test"],["variable","wire"]],["area_temp",[[47,2],[47,31]],[[47,22],[47,31]],["Emif_Ctrl_test"],["variable","wire"]],["area_tt",[[48,2],[48,29]],[[48,22],[48,29]],["Emif_Ctrl_test"],["variable","reg"]],["area_emif_Ctrl",[[50,2],[65,3]],[[50,12],[50,26]],["Emif_Ctrl_test"],["instance","Emif_Ctrl"]]]]],[["Emif_Ctrl",[[78,0],[93,2]],[[78,7],[78,16]],[],["module"]],[[["emif_emif_addr",[[79,2],[79,36]],[[79,22],[79,36]],["Emif_Ctrl"],["port","input"]],["emif_emif_data_read",[[80,2],[80,41]],[[80,22],[80,41]],["Emif_Ctrl"],["port","input"]],["emif_emif_data_write",[[81,2],[81,42]],[[81,22],[81,42]],["Emif_Ctrl"],["port","output"]],["emif_emif_data_writeEnable",[[82,2],[82,48]],[[82,22],[82,48]],["Emif_Ctrl"],["port","output"]],["emif_emif_cs",[[83,2],[83,34]],[[83,22],[83,34]],["Emif_Ctrl"],["port","input"]],["emif_emif_we",[[84,2],[84,34]],[[84,22],[84,34]],["Emif_Ctrl"],["port","input"]],["emif_emif_oe",[[85,2],[85,34]],[[85,22],[85,34]],["Emif_Ctrl"],["port","input"]],["gpioA_read",[[86,2],[86,32]],[[86,22],[86,32]],["Emif_Ctrl"],["port","input"]],["gpioA_write",[[87,2],[87,33]],[[87,22],[87,33]],["Emif_Ctrl"],["port","output"]],["gpioA_writeEnable",[[88,2],[88,39]],[[88,22],[88,39]],["Emif_Ctrl"],["port","output"]],["uart_txd",[[89,2],[89,30]],[[89,22],[89,30]],["Emif_Ctrl"],["port","output"]],["uart_rxd",[[90,2],[90,30]],[[90,22],[90,30]],["Emif_Ctrl"],["port","input"]],["clk",[[91,2],[91,25]],[[91,22],[91,25]],["Emif_Ctrl"],["port","input"]],["reset",[[92,2],[92,27]],[[92,22],[92,27]],["Emif_Ctrl"],["port","input"]],["area_gpioACtrl_io_apb_PADDR",[[94,2],[94,49]],[[94,22],[94,49]],["Emif_Ctrl"],["variable","wire"]],["area_uartCtrl_io_apb_PADDR",[[95,2],[95,48]],[[95,22],[95,48]],["Emif_Ctrl"],["variable","wire"]],["area_emif_interface_emif_emif_data_write",[[96,2],[96,62]],[[96,22],[96,62]],["Emif_Ctrl"],["variable","wire"]],["area_emif_interface_emif_emif_data_writeEnable",[[97,2],[97,68]],[[97,22],[97,68]],["Emif_Ctrl"],["variable","wire"]],["area_emif_interface_apb_PADDR",[[98,2],[98,51]],[[98,22],[98,51]],["Emif_Ctrl"],["variable","wire"]],["area_emif_interface_apb_PSEL",[[99,2],[99,50]],[[99,22],[99,50]],["Emif_Ctrl"],["variable","wire"]],["area_emif_interface_apb_PENABLE",[[100,2],[100,53]],[[100,22],[100,53]],["Emif_Ctrl"],["variable","wire"]],["area_emif_interface_apb_PWRITE",[[101,2],[101,52]],[[101,22],[101,52]],["Emif_Ctrl"],["variable","wire"]],["area_emif_interface_apb_PWDATA",[[102,2],[102,52]],[[102,22],[102,52]],["Emif_Ctrl"],["variable","wire"]],["area_gpioACtrl_io_apb_PREADY",[[103,2],[103,50]],[[103,22],[103,50]],["Emif_Ctrl"],["variable","wire"]],["area_gpioACtrl_io_apb_PRDATA",[[104,2],[104,50]],[[104,22],[104,50]],["Emif_Ctrl"],["variable","wire"]],["area_gpioACtrl_io_apb_PSLVERROR",[[105,2],[105,53]],[[105,22],[105,53]],["Emif_Ctrl"],["variable","wire"]],["area_gpioACtrl_io_gpio_write",[[106,2],[106,50]],[[106,22],[106,50]],["Emif_Ctrl"],["variable","wire"]],["area_gpioACtrl_io_gpio_writeEnable",[[107,2],[107,56]],[[107,22],[107,56]],["Emif_Ctrl"],["variable","wire"]],["area_gpioACtrl_io_value",[[108,2],[108,45]],[[108,22],[108,45]],["Emif_Ctrl"],["variable","wire"]],["area_uartCtrl_io_apb_PREADY",[[109,2],[109,49]],[[109,22],[109,49]],["Emif_Ctrl"],["variable","wire"]],["area_uartCtrl_io_apb_PRDATA",[[110,2],[110,49]],[[110,22],[110,49]],["Emif_Ctrl"],["variable","wire"]],["area_uartCtrl_io_uart_txd",[[111,2],[111,47]],[[111,22],[111,47]],["Emif_Ctrl"],["variable","wire"]],["area_uartCtrl_io_interrupt",[[112,2],[112,48]],[[112,22],[112,48]],["Emif_Ctrl"],["variable","wire"]],["apb_decoder_io_input_PREADY",[[113,2],[113,49]],[[113,22],[113,49]],["Emif_Ctrl"],["variable","wire"]],["apb_decoder_io_input_PRDATA",[[114,2],[114,49]],[[114,22],[114,49]],["Emif_Ctrl"],["variable","wire"]],["apb_decoder_io_input_PSLVERROR",[[115,2],[115,52]],[[115,22],[115,52]],["Emif_Ctrl"],["variable","wire"]],["apb_decoder_io_output_PADDR",[[116,2],[116,49]],[[116,22],[116,49]],["Emif_Ctrl"],["variable","wire"]],["apb_decoder_io_output_PSEL",[[117,2],[117,48]],[[117,22],[117,48]],["Emif_Ctrl"],["variable","wire"]],["apb_decoder_io_output_PENABLE",[[118,2],[118,51]],[[118,22],[118,51]],["Emif_Ctrl"],["variable","wire"]],["apb_decoder_io_output_PWRITE",[[119,2],[119,50]],[[119,22],[119,50]],["Emif_Ctrl"],["variable","wire"]],["apb_decoder_io_output_PWDATA",[[120,2],[120,50]],[[120,22],[120,50]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_input_PREADY",[[121,2],[121,50]],[[121,22],[121,50]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_input_PRDATA",[[122,2],[122,50]],[[122,22],[122,50]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_input_PSLVERROR",[[123,2],[123,53]],[[123,22],[123,53]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_0_PADDR",[[124,2],[124,53]],[[124,22],[124,53]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_0_PSEL",[[125,2],[125,52]],[[125,22],[125,52]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_0_PENABLE",[[126,2],[126,55]],[[126,22],[126,55]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_0_PWRITE",[[127,2],[127,54]],[[127,22],[127,54]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_0_PWDATA",[[128,2],[128,54]],[[128,22],[128,54]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_1_PADDR",[[129,2],[129,53]],[[129,22],[129,53]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_1_PSEL",[[130,2],[130,52]],[[130,22],[130,52]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_1_PENABLE",[[131,2],[131,55]],[[131,22],[131,55]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_1_PWRITE",[[132,2],[132,54]],[[132,22],[132,54]],["Emif_Ctrl"],["variable","wire"]],["apb3Router_1_io_outputs_1_PWDATA",[[133,2],[133,54]],[[133,22],[133,54]],["Emif_Ctrl"],["variable","wire"]],["area_emif_interface",[[135,2],[153,3]],[[135,11],[135,30]],["Emif_Ctrl"],["instance","Emif_Apb"]],["area_gpioACtrl",[[154,2],[169,3]],[[154,11],[154,25]],["Emif_Ctrl"],["instance","apb3Gpio"]],["area_uartCtrl",[[170,2],[183,3]],[[170,15],[170,28]],["Emif_Ctrl"],["instance","Apb3UartCtrl"]],["apb_decoder",[[184,2],[201,3]],[[184,14],[184,25]],["Emif_Ctrl"],["instance","Apb3Decoder"]],["apb3Router_1",[[202,2],[229,3]],[[202,13],[202,25]],["Emif_Ctrl"],["instance","Apb3Router"]]]]],[["Apb3Router",[[240,0],[267,2]],[[240,7],[240,17]],[],["module"]],[[["io_input_PADDR",[[241,2],[241,36]],[[241,22],[241,36]],["Apb3Router"],["port","input"]],["io_input_PSEL",[[242,2],[242,35]],[[242,22],[242,35]],["Apb3Router"],["port","input"]],["io_input_PENABLE",[[243,2],[243,38]],[[243,22],[243,38]],["Apb3Router"],["port","input"]],["io_input_PREADY",[[244,2],[244,37]],[[244,22],[244,37]],["Apb3Router"],["port","output"]],["io_input_PWRITE",[[245,2],[245,37]],[[245,22],[245,37]],["Apb3Router"],["port","input"]],["io_input_PWDATA",[[246,2],[246,37]],[[246,22],[246,37]],["Apb3Router"],["port","input"]],["io_input_PRDATA",[[247,2],[247,37]],[[247,22],[247,37]],["Apb3Router"],["port","output"]],["io_input_PSLVERROR",[[248,2],[248,40]],[[248,22],[248,40]],["Apb3Router"],["port","output"]],["io_outputs_0_PADDR",[[249,2],[249,40]],[[249,22],[249,40]],["Apb3Router"],["port","output"]],["io_outputs_0_PSEL",[[250,2],[250,39]],[[250,22],[250,39]],["Apb3Router"],["port","output"]],["io_outputs_0_PENABLE",[[251,2],[251,42]],[[251,22],[251,42]],["Apb3Router"],["port","output"]],["io_outputs_0_PREADY",[[252,2],[252,41]],[[252,22],[252,41]],["Apb3Router"],["port","input"]],["io_outputs_0_PWRITE",[[253,2],[253,41]],[[253,22],[253,41]],["Apb3Router"],["port","output"]],["io_outputs_0_PWDATA",[[254,2],[254,41]],[[254,22],[254,41]],["Apb3Router"],["port","output"]],["io_outputs_0_PRDATA",[[255,2],[255,41]],[[255,22],[255,41]],["Apb3Router"],["port","input"]],["io_outputs_0_PSLVERROR",[[256,2],[256,44]],[[256,22],[256,44]],["Apb3Router"],["port","input"]],["io_outputs_1_PADDR",[[257,2],[257,40]],[[257,22],[257,40]],["Apb3Router"],["port","output"]],["io_outputs_1_PSEL",[[258,2],[258,39]],[[258,22],[258,39]],["Apb3Router"],["port","output"]],["io_outputs_1_PENABLE",[[259,2],[259,42]],[[259,22],[259,42]],["Apb3Router"],["port","output"]],["io_outputs_1_PREADY",[[260,2],[260,41]],[[260,22],[260,41]],["Apb3Router"],["port","input"]],["io_outputs_1_PWRITE",[[261,2],[261,41]],[[261,22],[261,41]],["Apb3Router"],["port","output"]],["io_outputs_1_PWDATA",[[262,2],[262,41]],[[262,22],[262,41]],["Apb3Router"],["port","output"]],["io_outputs_1_PRDATA",[[263,2],[263,41]],[[263,22],[263,41]],["Apb3Router"],["port","input"]],["io_outputs_1_PSLVERROR",[[264,2],[264,44]],[[264,22],[264,44]],["Apb3Router"],["port","input"]],["clk",[[265,2],[265,25]],[[265,22],[265,25]],["Apb3Router"],["port","input"]],["reset",[[266,2],[266,27]],[[266,22],[266,27]],["Apb3Router"],["port","input"]],["_zz_io_input_PREADY",[[268,2],[268,41]],[[268,22],[268,41]],["Apb3Router"],["variable","reg"]],["_zz_io_input_PRDATA",[[269,2],[269,41]],[[269,22],[269,41]],["Apb3Router"],["variable","reg"]],["_zz_io_input_PSLVERROR",[[270,2],[270,44]],[[270,22],[270,44]],["Apb3Router"],["variable","reg"]],["_zz_selIndex",[[271,2],[271,34]],[[271,22],[271,34]],["Apb3Router"],["variable","wire"]],["selIndex",[[272,2],[272,30]],[[272,22],[272,30]],["Apb3Router"],["variable","reg"]]]]],[["Apb3Decoder",[[310,0],[327,2]],[[310,7],[310,18]],[],["module"]],[[["io_input_PADDR",[[311,2],[311,36]],[[311,22],[311,36]],["Apb3Decoder"],["port","input"]],["io_input_PSEL",[[312,2],[312,35]],[[312,22],[312,35]],["Apb3Decoder"],["port","input"]],["io_input_PENABLE",[[313,2],[313,38]],[[313,22],[313,38]],["Apb3Decoder"],["port","input"]],["io_input_PREADY",[[314,2],[314,37]],[[314,22],[314,37]],["Apb3Decoder"],["port","reg"]],["io_input_PWRITE",[[315,2],[315,37]],[[315,22],[315,37]],["Apb3Decoder"],["port","input"]],["io_input_PWDATA",[[316,2],[316,37]],[[316,22],[316,37]],["Apb3Decoder"],["port","input"]],["io_input_PRDATA",[[317,2],[317,37]],[[317,22],[317,37]],["Apb3Decoder"],["port","output"]],["io_input_PSLVERROR",[[318,2],[318,40]],[[318,22],[318,40]],["Apb3Decoder"],["port","reg"]],["io_output_PADDR",[[319,2],[319,37]],[[319,22],[319,37]],["Apb3Decoder"],["port","output"]],["io_output_PSEL",[[320,2],[320,36]],[[320,22],[320,36]],["Apb3Decoder"],["port","reg"]],["io_output_PENABLE",[[321,2],[321,39]],[[321,22],[321,39]],["Apb3Decoder"],["port","output"]],["io_output_PREADY",[[322,2],[322,38]],[[322,22],[322,38]],["Apb3Decoder"],["port","input"]],["io_output_PWRITE",[[323,2],[323,38]],[[323,22],[323,38]],["Apb3Decoder"],["port","output"]],["io_output_PWDATA",[[324,2],[324,38]],[[324,22],[324,38]],["Apb3Decoder"],["port","output"]],["io_output_PRDATA",[[325,2],[325,38]],[[325,22],[325,38]],["Apb3Decoder"],["port","input"]],["io_output_PSLVERROR",[[326,2],[326,41]],[[326,22],[326,41]],["Apb3Decoder"],["port","input"]],["when_Apb3Decoder_l84",[[328,2],[328,42]],[[328,22],[328,42]],["Apb3Decoder"],["variable","wire"]]]]],[["Apb3UartCtrl",[[358,0],[371,2]],[[358,7],[358,19]],[],["module"]],[[["io_apb_PADDR",[[359,2],[359,34]],[[359,22],[359,34]],["Apb3UartCtrl"],["port","input"]],["io_apb_PSEL",[[360,2],[360,33]],[[360,22],[360,33]],["Apb3UartCtrl"],["port","input"]],["io_apb_PENABLE",[[361,2],[361,36]],[[361,22],[361,36]],["Apb3UartCtrl"],["port","input"]],["io_apb_PREADY",[[362,2],[362,35]],[[362,22],[362,35]],["Apb3UartCtrl"],["port","output"]],["io_apb_PWRITE",[[363,2],[363,35]],[[363,22],[363,35]],["Apb3UartCtrl"],["port","input"]],["io_apb_PWDATA",[[364,2],[364,35]],[[364,22],[364,35]],["Apb3UartCtrl"],["port","input"]],["io_apb_PRDATA",[[365,2],[365,35]],[[365,22],[365,35]],["Apb3UartCtrl"],["port","reg"]],["io_uart_txd",[[366,2],[366,33]],[[366,22],[366,33]],["Apb3UartCtrl"],["port","output"]],["io_uart_rxd",[[367,2],[367,33]],[[367,22],[367,33]],["Apb3UartCtrl"],["port","input"]],["io_interrupt",[[368,2],[368,34]],[[368,22],[368,34]],["Apb3UartCtrl"],["port","output"]],["clk",[[369,2],[369,25]],[[369,22],[369,25]],["Apb3UartCtrl"],["port","input"]],["reset",[[370,2],[370,27]],[[370,22],[370,27]],["Apb3UartCtrl"],["port","input"]],["uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready",[[372,2],[372,72]],[[372,22],[372,72]],["Apb3UartCtrl"],["variable","reg"]],["uartCtrl_1_io_write_ready",[[373,2],[373,47]],[[373,22],[373,47]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_valid",[[374,2],[374,46]],[[374,22],[374,46]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_payload",[[375,2],[375,48]],[[375,22],[375,48]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_uart_txd",[[376,2],[376,44]],[[376,22],[376,44]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_readError",[[377,2],[377,45]],[[377,22],[377,45]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_readBreak",[[378,2],[378,45]],[[378,22],[378,45]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_push_ready",[[379,2],[379,84]],[[379,22],[379,84]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_valid",[[380,2],[380,83]],[[380,22],[380,83]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_payload",[[381,2],[381,85]],[[381,22],[381,85]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_occupancy",[[382,2],[382,83]],[[382,22],[382,83]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_availability",[[383,2],[383,86]],[[383,22],[383,86]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_push_ready",[[384,2],[384,73]],[[384,22],[384,73]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_pop_valid",[[385,2],[385,72]],[[385,22],[385,72]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_pop_payload",[[386,2],[386,74]],[[386,22],[386,74]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_occupancy",[[387,2],[387,72]],[[387,22],[387,72]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_availability",[[388,2],[388,75]],[[388,22],[388,75]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_readError",[[389,2],[389,47]],[[389,22],[389,47]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_readOverflowError",[[390,2],[390,55]],[[390,22],[390,55]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_breakDetected",[[391,2],[391,51]],[[391,22],[391,51]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_doBreak",[[392,2],[392,45]],[[392,22],[392,45]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_doBreak_1",[[393,2],[393,47]],[[393,22],[393,47]],["Apb3UartCtrl"],["variable","wire"]],["_zz_io_apb_PRDATA",[[394,2],[394,39]],[[394,22],[394,39]],["Apb3UartCtrl"],["variable","wire"]],["busCtrl_askWrite",[[395,2],[395,38]],[[395,22],[395,38]],["Apb3UartCtrl"],["variable","wire"]],["busCtrl_askRead",[[396,2],[396,37]],[[396,22],[396,37]],["Apb3UartCtrl"],["variable","wire"]],["busCtrl_doWrite",[[397,2],[397,37]],[[397,22],[397,37]],["Apb3UartCtrl"],["variable","wire"]],["busCtrl_doRead",[[398,2],[398,36]],[[398,22],[398,36]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_frame_dataLength",[[399,2],[399,59]],[[399,22],[399,59]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_frame_stop",[[400,2],[400,81]],[[400,50],[400,81]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_frame_parity",[[401,2],[401,85]],[[401,52],[401,85]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_clockDivider",[[402,2],[402,55]],[[402,22],[402,55]],["Apb3UartCtrl"],["variable","reg"]],["_zz_bridge_write_streamUnbuffered_valid",[[403,2],[403,61]],[[403,22],[403,61]],["Apb3UartCtrl"],["variable","reg"]],["bridge_write_streamUnbuffered_valid",[[404,2],[404,57]],[[404,22],[404,57]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_ready",[[405,2],[405,57]],[[405,22],[405,57]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_payload",[[406,2],[406,59]],[[406,22],[406,59]],["Apb3UartCtrl"],["variable","wire"]],["bridge_read_streamBreaked_valid",[[407,2],[407,53]],[[407,22],[407,53]],["Apb3UartCtrl"],["variable","reg"]],["bridge_read_streamBreaked_ready",[[408,2],[408,53]],[[408,22],[408,53]],["Apb3UartCtrl"],["variable","reg"]],["bridge_read_streamBreaked_payload",[[409,2],[409,55]],[[409,22],[409,55]],["Apb3UartCtrl"],["variable","wire"]],["bridge_interruptCtrl_writeIntEnable",[[410,2],[410,57]],[[410,22],[410,57]],["Apb3UartCtrl"],["variable","reg"]],["bridge_interruptCtrl_readIntEnable",[[411,2],[411,56]],[[411,22],[411,56]],["Apb3UartCtrl"],["variable","reg"]],["bridge_interruptCtrl_readInt",[[412,2],[412,50]],[[412,22],[412,50]],["Apb3UartCtrl"],["variable","wire"]],["bridge_interruptCtrl_writeInt",[[413,2],[413,51]],[[413,22],[413,51]],["Apb3UartCtrl"],["variable","wire"]],["bridge_interruptCtrl_interrupt",[[414,2],[414,52]],[[414,22],[414,52]],["Apb3UartCtrl"],["variable","wire"]],["bridge_misc_readError",[[415,2],[415,43]],[[415,22],[415,43]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l335",[[416,2],[416,47]],[[416,22],[416,47]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l337",[[417,2],[417,47]],[[417,22],[417,47]],["Apb3UartCtrl"],["variable","wire"]],["bridge_misc_readOverflowError",[[418,2],[418,51]],[[418,22],[418,51]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l335_1",[[419,2],[419,49]],[[419,22],[419,49]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l337_1",[[420,2],[420,49]],[[420,22],[420,49]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_isStall",[[421,2],[421,48]],[[421,22],[421,48]],["Apb3UartCtrl"],["variable","wire"]],["bridge_misc_breakDetected",[[422,2],[422,47]],[[422,22],[422,47]],["Apb3UartCtrl"],["variable","reg"]],["uartCtrl_1_io_readBreak_regNext",[[423,2],[423,53]],[[423,22],[423,53]],["Apb3UartCtrl"],["variable","reg"]],["when_UartCtrl_l154",[[424,2],[424,40]],[[424,22],[424,40]],["Apb3UartCtrl"],["variable","wire"]],["when_BusSlaveFactory_l335_2",[[425,2],[425,49]],[[425,22],[425,49]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l337_2",[[426,2],[426,49]],[[426,22],[426,49]],["Apb3UartCtrl"],["variable","wire"]],["bridge_misc_doBreak",[[427,2],[427,41]],[[427,22],[427,41]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l366",[[428,2],[428,47]],[[428,22],[428,47]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l368",[[429,2],[429,47]],[[429,22],[429,47]],["Apb3UartCtrl"],["variable","wire"]],["when_BusSlaveFactory_l335_3",[[430,2],[430,49]],[[430,22],[430,49]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l337_3",[[431,2],[431,49]],[[431,22],[431,49]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_frame_stop_string",[[433,2],[433,51]],[[433,13],[433,51]],["Apb3UartCtrl"],["variable","reg"]],["bridge_uartConfigReg_frame_parity_string",[[434,2],[434,53]],[[434,13],[434,53]],["Apb3UartCtrl"],["variable","reg"]],["_zz_1",[[443,2],[443,19]],[[443,14],[443,19]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1",[[451,2],[469,3]],[[451,11],[451,21]],["Apb3UartCtrl"],["instance","UartCtrl"]],["bridge_write_streamUnbuffered_queueWithOccupancy",[[470,2],[482,3]],[[470,13],[470,61]],["Apb3UartCtrl"],["instance","StreamFifo"]],["uartCtrl_1_io_read_queueWithOccupancy",[[483,2],[495,3]],[[483,13],[483,50]],["Apb3UartCtrl"],["instance","StreamFifo"]]],null,[[["zz_bridge_uartConfigReg_clockDivider",[[437,2],[437,67]],[[437,18],[437,54]],["Apb3UartCtrl"],["function"]],[[["dummy",[[437,55],[437,66]],[[437,61],[437,66]],["Apb3UartCtrl","zz_bridge_uartConfigReg_clockDivider"],["port","input"]]]]]]]],[["apb3Gpio",[[735,0],[750,2]],[[735,7],[735,15]],[],["module"]],[[["io_apb_PADDR",[[736,2],[736,34]],[[736,22],[736,34]],["apb3Gpio"],["port","input"]],["io_apb_PSEL",[[737,2],[737,33]],[[737,22],[737,33]],["apb3Gpio"],["port","input"]],["io_apb_PENABLE",[[738,2],[738,36]],[[738,22],[738,36]],["apb3Gpio"],["port","input"]],["io_apb_PREADY",[[739,2],[739,35]],[[739,22],[739,35]],["apb3Gpio"],["port","output"]],["io_apb_PWRITE",[[740,2],[740,35]],[[740,22],[740,35]],["apb3Gpio"],["port","input"]],["io_apb_PWDATA",[[741,2],[741,35]],[[741,22],[741,35]],["apb3Gpio"],["port","input"]],["io_apb_PRDATA",[[742,2],[742,35]],[[742,22],[742,35]],["apb3Gpio"],["port","reg"]],["io_apb_PSLVERROR",[[743,2],[743,38]],[[743,22],[743,38]],["apb3Gpio"],["port","output"]],["io_gpio_read",[[744,2],[744,34]],[[744,22],[744,34]],["apb3Gpio"],["port","input"]],["io_gpio_write",[[745,2],[745,35]],[[745,22],[745,35]],["apb3Gpio"],["port","output"]],["io_gpio_writeEnable",[[746,2],[746,41]],[[746,22],[746,41]],["apb3Gpio"],["port","output"]],["io_value",[[747,2],[747,30]],[[747,22],[747,30]],["apb3Gpio"],["port","output"]],["clk",[[748,2],[748,25]],[[748,22],[748,25]],["apb3Gpio"],["port","input"]],["reset",[[749,2],[749,27]],[[749,22],[749,27]],["apb3Gpio"],["port","input"]],["io_gpio_read_buffercc_io_dataOut",[[751,2],[751,54]],[[751,22],[751,54]],["apb3Gpio"],["variable","wire"]],["ctrl_askWrite",[[752,2],[752,35]],[[752,22],[752,35]],["apb3Gpio"],["variable","wire"]],["ctrl_askRead",[[753,2],[753,34]],[[753,22],[753,34]],["apb3Gpio"],["variable","wire"]],["ctrl_doWrite",[[754,2],[754,34]],[[754,22],[754,34]],["apb3Gpio"],["variable","wire"]],["ctrl_doRead",[[755,2],[755,33]],[[755,22],[755,33]],["apb3Gpio"],["variable","wire"]],["io_gpio_write_driver",[[756,2],[756,42]],[[756,22],[756,42]],["apb3Gpio"],["variable","reg"]],["io_gpio_writeEnable_driver",[[757,2],[757,48]],[[757,22],[757,48]],["apb3Gpio"],["variable","reg"]],["io_gpio_read_buffercc",[[759,2],[764,3]],[[759,13],[759,34]],["apb3Gpio"],["instance","BufferCC_1"]]]]],[["Emif_Apb",[[822,0],[840,2]],[[822,7],[822,15]],[],["module"]],[[["emif_emif_addr",[[823,2],[823,36]],[[823,22],[823,36]],["Emif_Apb"],["port","input"]],["emif_emif_data_read",[[824,2],[824,41]],[[824,22],[824,41]],["Emif_Apb"],["port","input"]],["emif_emif_data_write",[[825,2],[825,42]],[[825,22],[825,42]],["Emif_Apb"],["port","output"]],["emif_emif_data_writeEnable",[[826,2],[826,48]],[[826,22],[826,48]],["Emif_Apb"],["port","output"]],["emif_emif_cs",[[827,2],[827,34]],[[827,22],[827,34]],["Emif_Apb"],["port","input"]],["emif_emif_we",[[828,2],[828,34]],[[828,22],[828,34]],["Emif_Apb"],["port","input"]],["emif_emif_oe",[[829,2],[829,34]],[[829,22],[829,34]],["Emif_Apb"],["port","input"]],["apb_PADDR",[[830,2],[830,31]],[[830,22],[830,31]],["Emif_Apb"],["port","output"]],["apb_PSEL",[[831,2],[831,30]],[[831,22],[831,30]],["Emif_Apb"],["port","output"]],["apb_PENABLE",[[832,2],[832,33]],[[832,22],[832,33]],["Emif_Apb"],["port","output"]],["apb_PREADY",[[833,2],[833,32]],[[833,22],[833,32]],["Emif_Apb"],["port","input"]],["apb_PWRITE",[[834,2],[834,32]],[[834,22],[834,32]],["Emif_Apb"],["port","output"]],["apb_PWDATA",[[835,2],[835,32]],[[835,22],[835,32]],["Emif_Apb"],["port","output"]],["apb_PRDATA",[[836,2],[836,32]],[[836,22],[836,32]],["Emif_Apb"],["port","input"]],["apb_PSLVERROR",[[837,2],[837,35]],[[837,22],[837,35]],["Emif_Apb"],["port","input"]],["clk",[[838,2],[838,25]],[[838,22],[838,25]],["Emif_Apb"],["port","input"]],["reset",[[839,2],[839,27]],[[839,22],[839,27]],["Emif_Apb"],["port","input"]],["penable",[[841,2],[841,29]],[[841,22],[841,29]],["Emif_Apb"],["variable","reg"]],["penable_regNext",[[842,2],[842,37]],[[842,22],[842,37]],["Emif_Apb"],["variable","reg"]],["when_Emif_Ctrl_l71",[[843,2],[843,40]],[[843,22],[843,40]],["Emif_Apb"],["variable","wire"]],["apb_PRDATA_regNextWhen",[[844,2],[844,44]],[[844,22],[844,44]],["Emif_Apb"],["variable","reg"]]]]],[["StreamFifo",[[874,0],[886,2]],[[874,7],[874,17]],[],["module"]],[[["io_push_valid",[[875,2],[875,35]],[[875,22],[875,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[876,2],[876,35]],[[876,22],[876,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[877,2],[877,37]],[[877,22],[877,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[878,2],[878,34]],[[878,22],[878,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[879,2],[879,34]],[[879,22],[879,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[880,2],[880,36]],[[880,22],[880,36]],["StreamFifo"],["port","output"]],["io_flush",[[881,2],[881,30]],[[881,22],[881,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[882,2],[882,34]],[[882,22],[882,34]],["StreamFifo"],["port","output"]],["io_availability",[[883,2],[883,37]],[[883,22],[883,37]],["StreamFifo"],["port","output"]],["clk",[[884,2],[884,25]],[[884,22],[884,25]],["StreamFifo"],["port","input"]],["reset",[[885,2],[885,27]],[[885,22],[885,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[887,2],[887,41]],[[887,22],[887,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[888,2],[888,49]],[[888,22],[888,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[889,2],[889,51]],[[889,22],[889,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[890,2],[890,48]],[[890,22],[890,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[891,2],[891,50]],[[891,22],[891,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[892,2],[892,40]],[[892,22],[892,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[893,2],[893,40]],[[893,22],[893,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[894,2],[894,41]],[[894,22],[894,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[895,2],[895,27]],[[895,22],[895,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[896,2],[896,49]],[[896,22],[896,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[897,2],[897,45]],[[897,22],[897,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[898,2],[898,45]],[[898,22],[898,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[899,2],[899,41]],[[899,22],[899,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[900,2],[900,53]],[[900,22],[900,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[901,2],[901,48]],[[901,22],[901,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[902,2],[902,48]],[[902,22],[902,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[903,2],[903,44]],[[903,22],[903,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[904,2],[904,44]],[[904,22],[904,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[905,2],[905,40]],[[905,22],[905,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[906,2],[906,52]],[[906,22],[906,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[907,2],[907,47]],[[907,22],[907,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[908,2],[908,36]],[[908,22],[908,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[909,2],[909,43]],[[909,22],[909,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[910,2],[910,35]],[[910,22],[910,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[911,2],[911,35]],[[911,22],[911,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[912,2],[912,33]],[[912,22],[912,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[913,2],[913,32]],[[913,22],[913,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[914,2],[914,38]],[[914,22],[914,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l933",[[915,2],[915,38]],[[915,22],[915,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[916,2],[916,34]],[[916,22],[916,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[917,2],[917,28]],[[917,12],[917,21]],["StreamFifo"],["variable","reg"]]]]],[["UartCtrl",[[1024,0],[1042,2]],[[1024,7],[1024,15]],[],["module"]],[[["io_config_frame_dataLength",[[1025,2],[1025,48]],[[1025,22],[1025,48]],["UartCtrl"],["port","input"]],["io_config_frame_stop",[[1026,2],[1026,70]],[[1026,50],[1026,70]],["UartCtrl"],["port","input"]],["io_config_frame_parity",[[1027,2],[1027,74]],[[1027,52],[1027,74]],["UartCtrl"],["port","input"]],["io_config_clockDivider",[[1028,2],[1028,44]],[[1028,22],[1028,44]],["UartCtrl"],["port","input"]],["io_write_valid",[[1029,2],[1029,36]],[[1029,22],[1029,36]],["UartCtrl"],["port","input"]],["io_write_ready",[[1030,2],[1030,36]],[[1030,22],[1030,36]],["UartCtrl"],["port","reg"]],["io_write_payload",[[1031,2],[1031,38]],[[1031,22],[1031,38]],["UartCtrl"],["port","input"]],["io_read_valid",[[1032,2],[1032,35]],[[1032,22],[1032,35]],["UartCtrl"],["port","output"]],["io_read_ready",[[1033,2],[1033,35]],[[1033,22],[1033,35]],["UartCtrl"],["port","input"]],["io_read_payload",[[1034,2],[1034,37]],[[1034,22],[1034,37]],["UartCtrl"],["port","output"]],["io_uart_txd",[[1035,2],[1035,33]],[[1035,22],[1035,33]],["UartCtrl"],["port","output"]],["io_uart_rxd",[[1036,2],[1036,33]],[[1036,22],[1036,33]],["UartCtrl"],["port","input"]],["io_readError",[[1037,2],[1037,34]],[[1037,22],[1037,34]],["UartCtrl"],["port","output"]],["io_writeBreak",[[1038,2],[1038,35]],[[1038,22],[1038,35]],["UartCtrl"],["port","input"]],["io_readBreak",[[1039,2],[1039,34]],[[1039,22],[1039,34]],["UartCtrl"],["port","output"]],["clk",[[1040,2],[1040,25]],[[1040,22],[1040,25]],["UartCtrl"],["port","input"]],["reset",[[1041,2],[1041,27]],[[1041,22],[1041,27]],["UartCtrl"],["port","input"]],["tx_io_write_ready",[[1043,2],[1043,39]],[[1043,22],[1043,39]],["UartCtrl"],["variable","wire"]],["tx_io_txd",[[1044,2],[1044,31]],[[1044,22],[1044,31]],["UartCtrl"],["variable","wire"]],["rx_io_read_valid",[[1045,2],[1045,38]],[[1045,22],[1045,38]],["UartCtrl"],["variable","wire"]],["rx_io_read_payload",[[1046,2],[1046,40]],[[1046,22],[1046,40]],["UartCtrl"],["variable","wire"]],["rx_io_rts",[[1047,2],[1047,31]],[[1047,22],[1047,31]],["UartCtrl"],["variable","wire"]],["rx_io_error",[[1048,2],[1048,33]],[[1048,22],[1048,33]],["UartCtrl"],["variable","wire"]],["rx_io_break",[[1049,2],[1049,33]],[[1049,22],[1049,33]],["UartCtrl"],["variable","wire"]],["clockDivider_counter",[[1050,2],[1050,42]],[[1050,22],[1050,42]],["UartCtrl"],["variable","reg"]],["clockDivider_tick",[[1051,2],[1051,39]],[[1051,22],[1051,39]],["UartCtrl"],["variable","wire"]],["io_write_thrown_valid",[[1052,2],[1052,43]],[[1052,22],[1052,43]],["UartCtrl"],["variable","reg"]],["io_write_thrown_ready",[[1053,2],[1053,43]],[[1053,22],[1053,43]],["UartCtrl"],["variable","wire"]],["io_write_thrown_payload",[[1054,2],[1054,45]],[[1054,22],[1054,45]],["UartCtrl"],["variable","wire"]],["io_config_frame_stop_string",[[1056,2],[1056,40]],[[1056,13],[1056,40]],["UartCtrl"],["variable","reg"]],["io_config_frame_parity_string",[[1057,2],[1057,42]],[[1057,13],[1057,42]],["UartCtrl"],["variable","reg"]],["tx",[[1061,2],[1074,3]],[[1061,13],[1061,15]],["UartCtrl"],["instance","UartCtrlTx"]],["rx",[[1075,2],[1089,3]],[[1075,13],[1075,15]],["UartCtrl"],["instance","UartCtrlRx"]]]]],[["BufferCC_1",[[1144,0],[1149,2]],[[1144,7],[1144,17]],[],["module"]],[[["io_dataIn",[[1145,2],[1145,31]],[[1145,22],[1145,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[1146,2],[1146,32]],[[1146,22],[1146,32]],["BufferCC_1"],["port","output"]],["clk",[[1147,2],[1147,25]],[[1147,22],[1147,25]],["BufferCC_1"],["port","input"]],["reset",[[1148,2],[1148,27]],[[1148,22],[1148,27]],["BufferCC_1"],["port","input"]],["buffers_0",[[1150,27],[1150,56]],[[1150,47],[1150,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[1151,27],[1151,56]],[[1151,47],[1151,56]],["BufferCC_1"],["variable","reg"]]]]],[["UartCtrlRx",[[1162,0],[1176,2]],[[1162,7],[1162,17]],[],["module"]],[[["io_configFrame_dataLength",[[1163,2],[1163,47]],[[1163,22],[1163,47]],["UartCtrlRx"],["port","input"]],["io_configFrame_stop",[[1164,2],[1164,69]],[[1164,50],[1164,69]],["UartCtrlRx"],["port","input"]],["io_configFrame_parity",[[1165,2],[1165,73]],[[1165,52],[1165,73]],["UartCtrlRx"],["port","input"]],["io_samplingTick",[[1166,2],[1166,37]],[[1166,22],[1166,37]],["UartCtrlRx"],["port","input"]],["io_read_valid",[[1167,2],[1167,35]],[[1167,22],[1167,35]],["UartCtrlRx"],["port","output"]],["io_read_ready",[[1168,2],[1168,35]],[[1168,22],[1168,35]],["UartCtrlRx"],["port","input"]],["io_read_payload",[[1169,2],[1169,37]],[[1169,22],[1169,37]],["UartCtrlRx"],["port","output"]],["io_rxd",[[1170,2],[1170,28]],[[1170,22],[1170,28]],["UartCtrlRx"],["port","input"]],["io_rts",[[1171,2],[1171,28]],[[1171,22],[1171,28]],["UartCtrlRx"],["port","output"]],["io_error",[[1172,2],[1172,30]],[[1172,22],[1172,30]],["UartCtrlRx"],["port","reg"]],["io_break",[[1173,2],[1173,30]],[[1173,22],[1173,30]],["UartCtrlRx"],["port","output"]],["clk",[[1174,2],[1174,25]],[[1174,22],[1174,25]],["UartCtrlRx"],["port","input"]],["reset",[[1175,2],[1175,27]],[[1175,22],[1175,27]],["UartCtrlRx"],["port","input"]],["io_rxd_buffercc_io_dataOut",[[1177,2],[1177,48]],[[1177,22],[1177,48]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139",[[1178,2],[1178,46]],[[1178,22],[1178,46]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139_1",[[1179,2],[1179,48]],[[1179,22],[1179,48]],["UartCtrlRx"],["variable","wire"]],["_zz_io_rts",[[1180,2],[1180,32]],[[1180,22],[1180,32]],["UartCtrlRx"],["variable","reg"]],["sampler_synchroniser",[[1181,2],[1181,42]],[[1181,22],[1181,42]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_0",[[1182,2],[1182,39]],[[1182,22],[1182,39]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_1",[[1183,2],[1183,39]],[[1183,22],[1183,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_2",[[1184,2],[1184,39]],[[1184,22],[1184,39]],["UartCtrlRx"],["variable","reg"]],["sampler_value",[[1185,2],[1185,35]],[[1185,22],[1185,35]],["UartCtrlRx"],["variable","reg"]],["sampler_tick",[[1186,2],[1186,34]],[[1186,22],[1186,34]],["UartCtrlRx"],["variable","reg"]],["bitTimer_counter",[[1187,2],[1187,38]],[[1187,22],[1187,38]],["UartCtrlRx"],["variable","reg"]],["bitTimer_tick",[[1188,2],[1188,35]],[[1188,22],[1188,35]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l43",[[1189,2],[1189,41]],[[1189,22],[1189,41]],["UartCtrlRx"],["variable","wire"]],["bitCounter_value",[[1190,2],[1190,38]],[[1190,22],[1190,38]],["UartCtrlRx"],["variable","reg"]],["break_counter",[[1191,2],[1191,35]],[[1191,22],[1191,35]],["UartCtrlRx"],["variable","reg"]],["break_valid",[[1192,2],[1192,33]],[[1192,22],[1192,33]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l69",[[1193,2],[1193,41]],[[1193,22],[1193,41]],["UartCtrlRx"],["variable","wire"]],["stateMachine_state",[[1194,2],[1194,71]],[[1194,53],[1194,71]],["UartCtrlRx"],["variable","reg"]],["stateMachine_parity",[[1195,2],[1195,41]],[[1195,22],[1195,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_shifter",[[1196,2],[1196,42]],[[1196,22],[1196,42]],["UartCtrlRx"],["variable","reg"]],["stateMachine_validReg",[[1197,2],[1197,43]],[[1197,22],[1197,43]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l93",[[1198,2],[1198,41]],[[1198,22],[1198,41]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l103",[[1199,2],[1199,42]],[[1199,22],[1199,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l111",[[1200,2],[1200,42]],[[1200,22],[1200,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l113",[[1201,2],[1201,42]],[[1201,22],[1201,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l125",[[1202,2],[1202,42]],[[1202,22],[1202,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l136",[[1203,2],[1203,42]],[[1203,22],[1203,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l139",[[1204,2],[1204,42]],[[1204,22],[1204,42]],["UartCtrlRx"],["variable","wire"]],["io_configFrame_stop_string",[[1206,2],[1206,39]],[[1206,13],[1206,39]],["UartCtrlRx"],["variable","reg"]],["io_configFrame_parity_string",[[1207,2],[1207,41]],[[1207,13],[1207,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_state_string",[[1208,2],[1208,38]],[[1208,13],[1208,38]],["UartCtrlRx"],["variable","reg"]],["io_rxd_buffercc",[[1214,2],[1219,3]],[[1214,11],[1214,26]],["UartCtrlRx"],["instance","BufferCC"]]]]],[["UartCtrlTx",[[1424,0],[1437,2]],[[1424,7],[1424,17]],[],["module"]],[[["io_configFrame_dataLength",[[1425,2],[1425,47]],[[1425,22],[1425,47]],["UartCtrlTx"],["port","input"]],["io_configFrame_stop",[[1426,2],[1426,69]],[[1426,50],[1426,69]],["UartCtrlTx"],["port","input"]],["io_configFrame_parity",[[1427,2],[1427,73]],[[1427,52],[1427,73]],["UartCtrlTx"],["port","input"]],["io_samplingTick",[[1428,2],[1428,37]],[[1428,22],[1428,37]],["UartCtrlTx"],["port","input"]],["io_write_valid",[[1429,2],[1429,36]],[[1429,22],[1429,36]],["UartCtrlTx"],["port","input"]],["io_write_ready",[[1430,2],[1430,36]],[[1430,22],[1430,36]],["UartCtrlTx"],["port","reg"]],["io_write_payload",[[1431,2],[1431,38]],[[1431,22],[1431,38]],["UartCtrlTx"],["port","input"]],["io_cts",[[1432,2],[1432,28]],[[1432,22],[1432,28]],["UartCtrlTx"],["port","input"]],["io_txd",[[1433,2],[1433,28]],[[1433,22],[1433,28]],["UartCtrlTx"],["port","output"]],["io_break",[[1434,2],[1434,30]],[[1434,22],[1434,30]],["UartCtrlTx"],["port","input"]],["clk",[[1435,2],[1435,25]],[[1435,22],[1435,25]],["UartCtrlTx"],["port","input"]],["reset",[[1436,2],[1436,27]],[[1436,22],[1436,27]],["UartCtrlTx"],["port","input"]],["_zz_clockDivider_counter_valueNext",[[1438,2],[1438,56]],[[1438,22],[1438,56]],["UartCtrlTx"],["variable","wire"]],["_zz_clockDivider_counter_valueNext_1",[[1439,2],[1439,58]],[[1439,22],[1439,58]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93",[[1440,2],[1440,45]],[[1440,22],[1440,45]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93_1",[[1441,2],[1441,47]],[[1441,22],[1441,47]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willIncrement",[[1442,2],[1442,56]],[[1442,22],[1442,56]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willClear",[[1443,2],[1443,52]],[[1443,22],[1443,52]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_valueNext",[[1444,2],[1444,52]],[[1444,22],[1444,52]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_value",[[1445,2],[1445,48]],[[1445,22],[1445,48]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willOverflowIfInc",[[1446,2],[1446,60]],[[1446,22],[1446,60]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willOverflow",[[1447,2],[1447,55]],[[1447,22],[1447,55]],["UartCtrlTx"],["variable","wire"]],["tickCounter_value",[[1448,2],[1448,39]],[[1448,22],[1448,39]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state",[[1449,2],[1449,71]],[[1449,53],[1449,71]],["UartCtrlTx"],["variable","reg"]],["stateMachine_parity",[[1450,2],[1450,41]],[[1450,22],[1450,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_txd",[[1451,2],[1451,38]],[[1451,22],[1451,38]],["UartCtrlTx"],["variable","reg"]],["when_UartCtrlTx_l58",[[1452,2],[1452,41]],[[1452,22],[1452,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l73",[[1453,2],[1453,41]],[[1453,22],[1453,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l76",[[1454,2],[1454,41]],[[1454,22],[1454,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l93",[[1455,2],[1455,41]],[[1455,22],[1455,41]],["UartCtrlTx"],["variable","wire"]],["_zz_io_txd",[[1456,2],[1456,32]],[[1456,22],[1456,32]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_stop_string",[[1458,2],[1458,39]],[[1458,13],[1458,39]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_parity_string",[[1459,2],[1459,41]],[[1459,13],[1459,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state_string",[[1460,2],[1460,38]],[[1460,13],[1460,38]],["UartCtrlTx"],["variable","reg"]]]]],[["BufferCC",[[1644,0],[1649,2]],[[1644,7],[1644,15]],[],["module"]],[[["io_dataIn",[[1645,2],[1645,31]],[[1645,22],[1645,31]],["BufferCC"],["port","input"]],["io_dataOut",[[1646,2],[1646,32]],[[1646,22],[1646,32]],["BufferCC"],["port","output"]],["clk",[[1647,2],[1647,25]],[[1647,22],[1647,25]],["BufferCC"],["port","input"]],["reset",[[1648,2],[1648,27]],[[1648,22],[1648,27]],["BufferCC"],["port","input"]],["buffers_0",[[1650,27],[1650,56]],[[1650,47],[1650,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[1651,27],[1651,56]],[[1651,47],[1651,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["UartStopType_binary_sequential_type",[[4,0],[5,0]],[[4,8],[4,43]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_ONE",[[5,0],[6,0]],[[5,8],[5,42]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_TWO",[[6,0],[8,0]],[[6,8],[6,42]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_type",[[8,0],[9,0]],[[8,8],[8,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_NONE",[[9,0],[10,0]],[[9,8],[9,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_EVEN",[[10,0],[11,0]],[[10,8],[10,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_ODD",[[11,0],[13,0]],[[11,8],[11,44]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_type",[[13,0],[14,0]],[[13,8],[13,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_IDLE",[[14,0],[15,0]],[[14,8],[14,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_START",[[15,0],[16,0]],[[15,8],[15,47]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_DATA",[[16,0],[17,0]],[[16,8],[16,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_PARITY",[[17,0],[18,0]],[[17,8],[17,48]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_STOP",[[18,0],[20,0]],[[18,8],[18,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_type",[[20,0],[21,0]],[[20,8],[20,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_IDLE",[[21,0],[22,0]],[[21,8],[21,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_START",[[22,0],[23,0]],[[22,8],[22,47]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_DATA",[[23,0],[24,0]],[[23,8],[23,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_PARITY",[[24,0],[25,0]],[[24,8],[24,48]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_STOP",[[25,0],[28,0]],[[25,8],[25,46]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Encoder_Clr.v",[[[[["Encoder_Clr",[[5,0],[10,2]],[[5,7],[5,18]],[],["module"]],[[["encoder_clr_in",[[6,2],[6,36]],[[6,22],[6,36]],["Encoder_Clr"],["port","input"]],["encoder_clr_out",[[7,2],[7,37]],[[7,22],[7,37]],["Encoder_Clr"],["port","output"]],["clk",[[8,2],[8,25]],[[8,22],[8,25]],["Encoder_Clr"],["port","input"]],["reset",[[9,2],[9,27]],[[9,22],[9,27]],["Encoder_Clr"],["port","input"]],["encoder_clr_out_1",[[12,2],[12,39]],[[12,22],[12,39]],["Encoder_Clr"],["variable","reg"]],["encoder_clr_in_regNext",[[13,2],[13,44]],[[13,22],[13,44]],["Encoder_Clr"],["variable","reg"]],["when_Encoder_Clr_l14",[[14,2],[14,42]],[[14,22],[14,42]],["Encoder_Clr"],["variable","wire"]],["encoder_clr_out_1_delay_1",[[15,2],[15,47]],[[15,22],[15,47]],["Encoder_Clr"],["variable","reg"]],["encoder_clr_out_1_delay_1_1",[[16,2],[16,49]],[[16,22],[16,49]],["Encoder_Clr"],["variable","reg"]],["encoder_clr_out_1_delay_2",[[17,2],[17,47]],[[17,22],[17,47]],["Encoder_Clr"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Endat.v",[[[[["Endat",[[5,0],[16,2]],[[5,7],[5,12]],[],["module"]],[[["endat_clk",[[6,2],[6,31]],[[6,22],[6,31]],["Endat"],["port","output"]],["endat_data_read",[[7,2],[7,37]],[[7,22],[7,37]],["Endat"],["port","input"]],["endat_data_write",[[8,2],[8,38]],[[8,22],[8,38]],["Endat"],["port","output"]],["endat_data_writeEnable",[[9,2],[9,44]],[[9,22],[9,44]],["Endat"],["port","output"]],["sample",[[10,2],[10,28]],[[10,22],[10,28]],["Endat"],["port","input"]],["endat_mode",[[11,2],[11,32]],[[11,22],[11,32]],["Endat"],["port","input"]],["currentState",[[12,2],[12,34]],[[12,22],[12,34]],["Endat"],["port","output"]],["postion",[[13,2],[13,29]],[[13,22],[13,29]],["Endat"],["port","output"]],["clk",[[14,2],[14,25]],[[14,22],[14,25]],["Endat"],["port","input"]],["reset",[[15,2],[15,27]],[[15,22],[15,27]],["Endat"],["port","input"]],["fsm_enumDef_BOOT",[[17,2],[17,37]],[[17,13],[17,29]],["Endat"],["localparam"]],["fsm_enumDef_Wait_Start",[[18,2],[18,43]],[[18,13],[18,35]],["Endat"],["localparam"]],["fsm_enumDef_Dummy_State",[[19,2],[19,44]],[[19,13],[19,36]],["Endat"],["localparam"]],["fsm_enumDef_Send_Mode",[[20,2],[20,42]],[[20,13],[20,34]],["Endat"],["localparam"]],["fsm_enumDef_Wait_Mode",[[21,2],[21,42]],[[21,13],[21,34]],["Endat"],["localparam"]],["fsm_enumDef_Read_Start",[[22,2],[22,43]],[[22,13],[22,35]],["Endat"],["localparam"]],["fsm_enumDef_Read_postion",[[23,2],[23,45]],[[23,13],[23,37]],["Endat"],["localparam"]],["fsm_enumDef_Read_Crc",[[24,2],[24,41]],[[24,13],[24,33]],["Endat"],["localparam"]],["fsm_enumDef_Wait_Reset",[[25,2],[25,43]],[[25,13],[25,35]],["Endat"],["localparam"]],["crc5_cal_io_flush",[[27,2],[27,39]],[[27,22],[27,39]],["Endat"],["variable","reg"]],["crc5_cal_io_input_valid",[[28,2],[28,45]],[[28,22],[28,45]],["Endat"],["variable","reg"]],["crc5_cal_io_input_payload",[[29,2],[29,47]],[[29,22],[29,47]],["Endat"],["variable","reg"]],["crc5_cal_io_result",[[30,2],[30,40]],[[30,22],[30,40]],["Endat"],["variable","wire"]],["crc5_cal_io_resultNext",[[31,2],[31,44]],[[31,22],[31,44]],["Endat"],["variable","wire"]],["_zz_mode_out",[[32,2],[32,34]],[[32,22],[32,34]],["Endat"],["variable","wire"]],["_zz_mode_out_1",[[33,2],[33,36]],[[33,22],[33,36]],["Endat"],["variable","wire"]],["timer_counter",[[34,2],[34,35]],[[34,22],[34,35]],["Endat"],["variable","reg"]],["timer_reset",[[35,2],[35,33]],[[35,22],[35,33]],["Endat"],["variable","reg"]],["timer_endat_clkToogleHit",[[36,2],[36,46]],[[36,22],[36,46]],["Endat"],["variable","wire"]],["endat_clk_1",[[37,2],[37,33]],[[37,22],[37,33]],["Endat"],["variable","reg"]],["mode_out",[[38,2],[38,30]],[[38,22],[38,30]],["Endat"],["variable","reg"]],["write_enable",[[39,2],[39,34]],[[39,22],[39,34]],["Endat"],["variable","reg"]],["buffer_1",[[40,2],[40,30]],[[40,22],[40,30]],["Endat"],["variable","reg"]],["crc_1",[[41,2],[41,27]],[[41,22],[41,27]],["Endat"],["variable","reg"]],["crc_caldata",[[42,2],[42,33]],[[42,22],[42,33]],["Endat"],["variable","reg"]],["fsm_wantExit",[[43,2],[43,34]],[[43,22],[43,34]],["Endat"],["variable","wire"]],["fsm_wantStart",[[44,2],[44,35]],[[44,22],[44,35]],["Endat"],["variable","reg"]],["fsm_wantKill",[[45,2],[45,34]],[[45,22],[45,34]],["Endat"],["variable","wire"]],["fsm_counter",[[46,2],[46,33]],[[46,22],[46,33]],["Endat"],["variable","reg"]],["fsm_stateReg",[[47,2],[47,34]],[[47,22],[47,34]],["Endat"],["variable","reg"]],["fsm_stateNext",[[48,2],[48,35]],[[48,22],[48,35]],["Endat"],["variable","reg"]],["when_Endat_l76",[[49,2],[49,36]],[[49,22],[49,36]],["Endat"],["variable","wire"]],["when_Endat_l89",[[50,2],[50,36]],[[50,22],[50,36]],["Endat"],["variable","wire"]],["when_Endat_l107",[[51,2],[51,37]],[[51,22],[51,37]],["Endat"],["variable","wire"]],["when_Endat_l119",[[52,2],[52,37]],[[52,22],[52,37]],["Endat"],["variable","wire"]],["when_Endat_l133",[[53,2],[53,37]],[[53,22],[53,37]],["Endat"],["variable","wire"]],["when_Endat_l138",[[54,2],[54,37]],[[54,22],[54,37]],["Endat"],["variable","wire"]],["when_Endat_l151",[[55,2],[55,37]],[[55,22],[55,37]],["Endat"],["variable","wire"]],["when_Endat_l154",[[56,2],[56,37]],[[56,22],[56,37]],["Endat"],["variable","wire"]],["when_Endat_l163",[[57,2],[57,37]],[[57,22],[57,37]],["Endat"],["variable","wire"]],["fsm_stateReg_string",[[59,2],[59,32]],[[59,13],[59,32]],["Endat"],["variable","reg"]],["fsm_stateNext_string",[[60,2],[60,33]],[[60,13],[60,33]],["Endat"],["variable","reg"]],["crc5_cal",[[66,2],[74,3]],[[66,6],[66,14]],["Endat"],["instance","Crc"]]]]],[["Crc",[[467,0],[475,2]],[[467,7],[467,10]],[],["module"]],[[["io_flush",[[468,2],[468,30]],[[468,22],[468,30]],["Crc"],["port","input"]],["io_input_valid",[[469,2],[469,36]],[[469,22],[469,36]],["Crc"],["port","input"]],["io_input_payload",[[470,2],[470,38]],[[470,22],[470,38]],["Crc"],["port","input"]],["io_result",[[471,2],[471,31]],[[471,22],[471,31]],["Crc"],["port","output"]],["io_resultNext",[[472,2],[472,35]],[[472,22],[472,35]],["Crc"],["port","output"]],["clk",[[473,2],[473,25]],[[473,22],[473,25]],["Crc"],["port","input"]],["reset",[[474,2],[474,27]],[[474,22],[474,27]],["Crc"],["port","input"]],["_zz_state_1",[[477,2],[477,33]],[[477,22],[477,33]],["Crc"],["variable","wire"]],["state_1",[[478,2],[478,29]],[[478,22],[478,29]],["Crc"],["variable","reg"]],["state",[[479,2],[479,27]],[[479,22],[479,27]],["Crc"],["variable","reg"]],["stateXor",[[480,2],[480,30]],[[480,22],[480,30]],["Crc"],["variable","wire"]],["accXor",[[481,2],[481,28]],[[481,22],[481,28]],["Crc"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\FiberRxBuffer.v",[[[[["FiberRxBuffer",[[5,0],[18,2]],[[5,7],[5,20]],[],["module"]],[[["push_stream_valid",[[6,2],[6,39]],[[6,22],[6,39]],["FiberRxBuffer"],["port","input"]],["push_stream_ready",[[7,2],[7,39]],[[7,22],[7,39]],["FiberRxBuffer"],["port","output"]],["push_stream_payload_last",[[8,2],[8,46]],[[8,22],[8,46]],["FiberRxBuffer"],["port","input"]],["push_stream_payload_fragment",[[9,2],[9,50]],[[9,22],[9,50]],["FiberRxBuffer"],["port","input"]],["pop_stream_valid",[[10,2],[10,38]],[[10,22],[10,38]],["FiberRxBuffer"],["port","reg"]],["pop_stream_ready",[[11,2],[11,38]],[[11,22],[11,38]],["FiberRxBuffer"],["port","input"]],["pop_stream_payload_last",[[12,2],[12,45]],[[12,22],[12,45]],["FiberRxBuffer"],["port","reg"]],["pop_stream_payload_fragment",[[13,2],[13,49]],[[13,22],[13,49]],["FiberRxBuffer"],["port","output"]],["popclk_clk",[[14,2],[14,32]],[[14,22],[14,32]],["FiberRxBuffer"],["port","input"]],["popclk_reset",[[15,2],[15,34]],[[15,22],[15,34]],["FiberRxBuffer"],["port","input"]],["pushclk_clk",[[16,2],[16,33]],[[16,22],[16,33]],["FiberRxBuffer"],["port","input"]],["pushclk_reset",[[17,2],[17,35]],[[17,22],[17,35]],["FiberRxBuffer"],["port","input"]],["pop_State_START",[[19,2],[19,36]],[[19,13],[19,28]],["FiberRxBuffer"],["localparam"]],["pop_State_WAIT_1",[[20,2],[20,37]],[[20,13],[20,29]],["FiberRxBuffer"],["localparam"]],["pop_State_DATA",[[21,2],[21,35]],[[21,13],[21,27]],["FiberRxBuffer"],["localparam"]],["fifo_io_push_ready",[[23,2],[23,40]],[[23,22],[23,40]],["FiberRxBuffer"],["variable","wire"]],["fifo_io_pop_valid",[[24,2],[24,39]],[[24,22],[24,39]],["FiberRxBuffer"],["variable","wire"]],["fifo_io_pop_payload",[[25,2],[25,41]],[[25,22],[25,41]],["FiberRxBuffer"],["variable","wire"]],["fifo_io_pushOccupancy",[[26,2],[26,43]],[[26,22],[26,43]],["FiberRxBuffer"],["variable","wire"]],["fifo_io_popOccupancy",[[27,2],[27,42]],[[27,22],[27,42]],["FiberRxBuffer"],["variable","wire"]],["_zz_pop_stream_payload_fragment",[[28,2],[28,53]],[[28,22],[28,53]],["FiberRxBuffer"],["variable","reg"]],["pop_state_1",[[29,2],[29,33]],[[29,22],[29,33]],["FiberRxBuffer"],["variable","reg"]],["pop_spliter",[[30,2],[30,33]],[[30,22],[30,33]],["FiberRxBuffer"],["variable","reg"]],["pop_fifo_pop_ready",[[31,2],[31,40]],[[31,22],[31,40]],["FiberRxBuffer"],["variable","reg"]],["pop_fif_payload_temp",[[32,2],[32,42]],[[32,22],[32,42]],["FiberRxBuffer"],["variable","reg"]],["when_FiberRxBuffer_l50",[[33,2],[33,44]],[[33,22],[33,44]],["FiberRxBuffer"],["variable","wire"]],["when_FiberRxBuffer_l60",[[34,2],[34,44]],[[34,22],[34,44]],["FiberRxBuffer"],["variable","wire"]],["when_FiberRxBuffer_l66",[[35,2],[35,44]],[[35,22],[35,44]],["FiberRxBuffer"],["variable","wire"]],["pop_state_1_string",[[37,2],[37,31]],[[37,13],[37,31]],["FiberRxBuffer"],["variable","reg"]],["fifo",[[41,2],[54,3]],[[41,15],[41,19]],["FiberRxBuffer"],["instance","StreamFifoCC"]]]]],[["StreamFifoCC",[[175,0],[188,2]],[[175,7],[175,19]],[],["module"]],[[["io_push_valid",[[176,2],[176,35]],[[176,22],[176,35]],["StreamFifoCC"],["port","input"]],["io_push_ready",[[177,2],[177,35]],[[177,22],[177,35]],["StreamFifoCC"],["port","output"]],["io_push_payload",[[178,2],[178,37]],[[178,22],[178,37]],["StreamFifoCC"],["port","input"]],["io_pop_valid",[[179,2],[179,34]],[[179,22],[179,34]],["StreamFifoCC"],["port","output"]],["io_pop_ready",[[180,2],[180,34]],[[180,22],[180,34]],["StreamFifoCC"],["port","input"]],["io_pop_payload",[[181,2],[181,36]],[[181,22],[181,36]],["StreamFifoCC"],["port","output"]],["io_pushOccupancy",[[182,2],[182,38]],[[182,22],[182,38]],["StreamFifoCC"],["port","output"]],["io_popOccupancy",[[183,2],[183,37]],[[183,22],[183,37]],["StreamFifoCC"],["port","output"]],["pushclk_clk",[[184,2],[184,33]],[[184,22],[184,33]],["StreamFifoCC"],["port","input"]],["pushclk_reset",[[185,2],[185,35]],[[185,22],[185,35]],["StreamFifoCC"],["port","input"]],["popclk_clk",[[186,2],[186,32]],[[186,22],[186,32]],["StreamFifoCC"],["port","input"]],["popclk_reset",[[187,2],[187,34]],[[187,22],[187,34]],["StreamFifoCC"],["port","input"]],["_zz_ram_port1",[[190,2],[190,35]],[[190,22],[190,35]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[191,2],[191,55]],[[191,22],[191,55]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[192,2],[192,55]],[[192,22],[192,55]],["StreamFifoCC"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[193,2],[193,44]],[[193,22],[193,44]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port",[[194,2],[194,34]],[[194,22],[194,34]],["StreamFifoCC"],["variable","wire"]],["_zz_popCC_popPtrGray",[[195,2],[195,42]],[[195,22],[195,42]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_1",[[196,2],[196,36]],[[196,22],[196,36]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_2",[[197,2],[197,36]],[[197,22],[197,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_1",[[198,2],[198,42]],[[198,22],[198,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_2",[[199,2],[199,42]],[[199,22],[199,42]],["StreamFifoCC"],["variable","wire"]],["_zz_1",[[200,2],[200,27]],[[200,22],[200,27]],["StreamFifoCC"],["variable","reg"]],["popToPushGray",[[201,2],[201,35]],[[201,22],[201,35]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray",[[202,2],[202,35]],[[202,22],[202,35]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtr",[[203,2],[203,36]],[[203,22],[203,36]],["StreamFifoCC"],["variable","reg"]],["pushCC_pushPtrPlus",[[204,2],[204,40]],[[204,22],[204,40]],["StreamFifoCC"],["variable","wire"]],["io_push_fire",[[205,2],[205,34]],[[205,22],[205,34]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtrGray",[[206,2],[206,40]],[[206,22],[206,40]],["StreamFifoCC"],["variable","reg"]],["pushCC_popPtrGray",[[207,2],[207,39]],[[207,22],[207,39]],["StreamFifoCC"],["variable","wire"]],["pushCC_full",[[208,2],[208,33]],[[208,22],[208,33]],["StreamFifoCC"],["variable","wire"]],["io_push_fire_1",[[209,2],[209,36]],[[209,22],[209,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy",[[210,2],[210,42]],[[210,22],[210,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[211,2],[211,44]],[[211,22],[211,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[212,2],[212,44]],[[212,22],[212,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[213,2],[213,44]],[[213,22],[213,44]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtr",[[214,2],[214,34]],[[214,22],[214,34]],["StreamFifoCC"],["variable","reg"]],["popCC_popPtrPlus",[[215,2],[215,38]],[[215,22],[215,38]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire",[[216,2],[216,33]],[[216,22],[216,33]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtrGray",[[217,2],[217,38]],[[217,22],[217,38]],["StreamFifoCC"],["variable","reg"]],["popCC_pushPtrGray",[[218,2],[218,39]],[[218,22],[218,39]],["StreamFifoCC"],["variable","wire"]],["popCC_empty",[[219,2],[219,33]],[[219,22],[219,33]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_1",[[220,2],[220,35]],[[220,22],[220,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload",[[221,2],[221,40]],[[221,22],[221,40]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_2",[[222,2],[222,35]],[[222,22],[222,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy",[[223,2],[223,41]],[[223,22],[223,41]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_1",[[224,2],[224,43]],[[224,22],[224,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_2",[[225,2],[225,43]],[[225,22],[225,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_3",[[226,2],[226,43]],[[226,22],[226,43]],["StreamFifoCC"],["variable","wire"]],["ram",[[227,2],[227,23]],[[227,13],[227,16]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc",[[246,2],[251,3]],[[246,11],[246,33]],["StreamFifoCC"],["instance","BufferCC"]],["pushToPopGray_buffercc",[[252,2],[257,3]],[[252,13],[252,35]],["StreamFifoCC"],["instance","BufferCC_1"]]]]],[["BufferCC_1",[[323,0],[328,2]],[[323,7],[323,17]],[],["module"]],[[["io_dataIn",[[324,2],[324,31]],[[324,22],[324,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[325,2],[325,32]],[[325,22],[325,32]],["BufferCC_1"],["port","output"]],["popclk_clk",[[326,2],[326,32]],[[326,22],[326,32]],["BufferCC_1"],["port","input"]],["popclk_reset",[[327,2],[327,34]],[[327,22],[327,34]],["BufferCC_1"],["port","input"]],["buffers_0",[[330,27],[330,56]],[[330,47],[330,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[331,27],[331,56]],[[331,47],[331,56]],["BufferCC_1"],["variable","reg"]]]]],[["BufferCC",[[347,0],[352,2]],[[347,7],[347,15]],[],["module"]],[[["io_dataIn",[[348,2],[348,31]],[[348,22],[348,31]],["BufferCC"],["port","input"]],["io_dataOut",[[349,2],[349,32]],[[349,22],[349,32]],["BufferCC"],["port","output"]],["pushclk_clk",[[350,2],[350,33]],[[350,22],[350,33]],["BufferCC"],["port","input"]],["pushclk_reset",[[351,2],[351,35]],[[351,22],[351,35]],["BufferCC"],["port","input"]],["buffers_0",[[354,27],[354,56]],[[354,47],[354,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[355,27],[355,56]],[[355,47],[355,56]],["BufferCC"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\FiberRxStream.v",[[[[["FiberRxStream",[[10,0],[23,2]],[[10,7],[10,20]],[],["module"]],[[["input_valid",[[11,2],[11,33]],[[11,22],[11,33]],["FiberRxStream"],["port","input"]],["input_ready",[[12,2],[12,33]],[[12,22],[12,33]],["FiberRxStream"],["port","output"]],["input_payload_last",[[13,2],[13,40]],[[13,22],[13,40]],["FiberRxStream"],["port","input"]],["input_payload_fragment",[[14,2],[14,44]],[[14,22],[14,44]],["FiberRxStream"],["port","input"]],["output_0_valid",[[15,2],[15,36]],[[15,22],[15,36]],["FiberRxStream"],["port","output"]],["output_0_ready",[[16,2],[16,36]],[[16,22],[16,36]],["FiberRxStream"],["port","input"]],["output_0_payload",[[17,2],[17,38]],[[17,22],[17,38]],["FiberRxStream"],["port","output"]],["output_1_valid",[[18,2],[18,36]],[[18,22],[18,36]],["FiberRxStream"],["port","output"]],["output_1_ready",[[19,2],[19,36]],[[19,22],[19,36]],["FiberRxStream"],["port","input"]],["output_1_payload",[[20,2],[20,38]],[[20,22],[20,38]],["FiberRxStream"],["port","output"]],["clk",[[21,2],[21,25]],[[21,22],[21,25]],["FiberRxStream"],["port","input"]],["reset",[[22,2],[22,27]],[[22,22],[22,27]],["FiberRxStream"],["port","input"]],["rec_cnt",[[24,2],[24,29]],[[24,22],[24,29]],["FiberRxStream"],["variable","reg"]],["fsm_wantExit",[[25,2],[25,34]],[[25,22],[25,34]],["FiberRxStream"],["variable","wire"]],["fsm_wantStart",[[26,2],[26,35]],[[26,22],[26,35]],["FiberRxStream"],["variable","reg"]],["fsm_wantKill",[[27,2],[27,34]],[[27,22],[27,34]],["FiberRxStream"],["variable","wire"]],["fsm_stateReg",[[28,2],[28,68]],[[28,56],[28,68]],["FiberRxStream"],["variable","reg"]],["fsm_stateNext",[[29,2],[29,69]],[[29,56],[29,69]],["FiberRxStream"],["variable","reg"]],["input_fire",[[30,2],[30,32]],[[30,22],[30,32]],["FiberRxStream"],["variable","wire"]],["input_fire_1",[[31,2],[31,34]],[[31,22],[31,34]],["FiberRxStream"],["variable","wire"]],["fsm_stateReg_string",[[33,2],[33,33]],[[33,14],[33,33]],["FiberRxStream"],["variable","reg"]],["fsm_stateNext_string",[[34,2],[34,34]],[[34,14],[34,34]],["FiberRxStream"],["variable","reg"]]]]]],null,null,null,[["fsm_enumDefinition_binary_sequential_type",[[4,0],[5,0]],[[4,8],[4,49]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_BOOT",[[5,0],[6,0]],[[5,8],[5,53]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_IDLE",[[6,0],[7,0]],[[6,8],[6,53]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_DATA_RECIEVE",[[7,0],[10,0]],[[7,8],[7,61]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\FiberRxTest.v",[[[[["FiberRxTest",[[20,0],[31,2]],[[20,7],[20,18]],[],["module"]],[[["input_valid",[[21,2],[21,33]],[[21,22],[21,33]],["FiberRxTest"],["port","input"]],["input_ready",[[22,2],[22,33]],[[22,22],[22,33]],["FiberRxTest"],["port","output"]],["input_payload_last",[[23,2],[23,40]],[[23,22],[23,40]],["FiberRxTest"],["port","input"]],["input_payload_fragment",[[24,2],[24,44]],[[24,22],[24,44]],["FiberRxTest"],["port","input"]],["clk",[[25,2],[25,25]],[[25,22],[25,25]],["FiberRxTest"],["port","input"]],["reset",[[26,2],[26,27]],[[26,22],[26,27]],["FiberRxTest"],["port","input"]],["output_valid",[[27,2],[27,34]],[[27,22],[27,34]],["FiberRxTest"],["port","output"]],["output_ready",[[28,2],[28,34]],[[28,22],[28,34]],["FiberRxTest"],["port","input"]],["output_payload_last",[[29,2],[29,41]],[[29,22],[29,41]],["FiberRxTest"],["port","output"]],["output_payload_fragment",[[30,2],[30,45]],[[30,22],[30,45]],["FiberRxTest"],["port","output"]],["area_ad5544_ctrl_AD5544_DATA_IN1",[[32,2],[32,54]],[[32,22],[32,54]],["FiberRxTest"],["variable","wire"]],["area_ad5544_ctrl_AD5544_DATA_IN2",[[33,2],[33,54]],[[33,22],[33,54]],["FiberRxTest"],["variable","wire"]],["area_ad5544_ctrl_AD5544_DATA_IN3",[[34,2],[34,54]],[[34,22],[34,54]],["FiberRxTest"],["variable","wire"]],["area_ad5544_ctrl_AD5544_DATA_IN4",[[35,2],[35,54]],[[35,22],[35,54]],["FiberRxTest"],["variable","wire"]],["area_fiberrxpreamble_input_ready",[[36,2],[36,54]],[[36,22],[36,54]],["FiberRxTest"],["variable","wire"]],["area_fiberrxpreamble_output_valid",[[37,2],[37,55]],[[37,22],[37,55]],["FiberRxTest"],["variable","wire"]],["area_fiberrxpreamble_output_payload_last",[[38,2],[38,62]],[[38,22],[38,62]],["FiberRxTest"],["variable","wire"]],["area_fiberrxpreamble_output_payload_fragment",[[39,2],[39,66]],[[39,22],[39,66]],["FiberRxTest"],["variable","wire"]],["area_fiberrxchecker_input_ready",[[40,2],[40,53]],[[40,22],[40,53]],["FiberRxTest"],["variable","wire"]],["area_fiberrxchecker_output_valid",[[41,2],[41,54]],[[41,22],[41,54]],["FiberRxTest"],["variable","wire"]],["area_fiberrxchecker_output_payload_last",[[42,2],[42,61]],[[42,22],[42,61]],["FiberRxTest"],["variable","wire"]],["area_fiberrxchecker_output_payload_fragment",[[43,2],[43,65]],[[43,22],[43,65]],["FiberRxTest"],["variable","wire"]],["area_fiberrxchecker_output_enable",[[44,2],[44,55]],[[44,22],[44,55]],["FiberRxTest"],["variable","wire"]],["area_fiberrxchecker_recieve_done",[[45,2],[45,54]],[[45,22],[45,54]],["FiberRxTest"],["variable","wire"]],["area_fibersimplebus_input_ready",[[46,2],[46,53]],[[46,22],[46,53]],["FiberRxTest"],["variable","wire"]],["area_fibersimplebus_waddr",[[47,2],[47,47]],[[47,22],[47,47]],["FiberRxTest"],["variable","wire"]],["area_fibersimplebus_wdata",[[48,2],[48,47]],[[48,22],[48,47]],["FiberRxTest"],["variable","wire"]],["area_fibersimplebus_wenable",[[49,2],[49,49]],[[49,22],[49,49]],["FiberRxTest"],["variable","wire"]],["area_fiberregif_simplebus_RDATA",[[50,2],[50,53]],[[50,22],[50,53]],["FiberRxTest"],["variable","wire"]],["area_fiberregif_AD5544_DATA_0",[[51,2],[51,51]],[[51,22],[51,51]],["FiberRxTest"],["variable","wire"]],["area_fiberregif_AD5544_DATA_1",[[52,2],[52,51]],[[52,22],[52,51]],["FiberRxTest"],["variable","wire"]],["area_fiberregif_AD5544_DATA_2",[[53,2],[53,51]],[[53,22],[53,51]],["FiberRxTest"],["variable","wire"]],["area_fiberregif_AD5544_DATA_3",[[54,2],[54,51]],[[54,22],[54,51]],["FiberRxTest"],["variable","wire"]],["area_fiberregif_AD5544_0_Triger",[[55,2],[55,53]],[[55,22],[55,53]],["FiberRxTest"],["variable","wire"]],["area_fibertxsimplebus_output_valid",[[56,2],[56,56]],[[56,22],[56,56]],["FiberRxTest"],["variable","wire"]],["area_fibertxsimplebus_output_payload_last",[[57,2],[57,63]],[[57,22],[57,63]],["FiberRxTest"],["variable","wire"]],["area_fibertxsimplebus_output_payload_fragment",[[58,2],[58,67]],[[58,22],[58,67]],["FiberRxTest"],["variable","wire"]],["area_fibertxsimplebus_RENABLE",[[59,2],[59,51]],[[59,22],[59,51]],["FiberRxTest"],["variable","wire"]],["area_fibertxsimplebus_RADDR",[[60,2],[60,49]],[[60,22],[60,49]],["FiberRxTest"],["variable","wire"]],["area_ad5544_ctrl_AD5544_CS",[[61,2],[61,48]],[[61,22],[61,48]],["FiberRxTest"],["variable","wire"]],["area_ad5544_ctrl_AD5544_LDAC",[[62,2],[62,50]],[[62,22],[62,50]],["FiberRxTest"],["variable","wire"]],["area_ad5544_ctrl_AD5544_MSB",[[63,2],[63,49]],[[63,22],[63,49]],["FiberRxTest"],["variable","wire"]],["area_ad5544_ctrl_AD5544_RS",[[64,2],[64,48]],[[64,22],[64,48]],["FiberRxTest"],["variable","wire"]],["area_ad5544_ctrl_AD5544_SCLK",[[65,2],[65,50]],[[65,22],[65,50]],["FiberRxTest"],["variable","wire"]],["area_ad5544_ctrl_AD5544_SDIN",[[66,2],[66,50]],[[66,22],[66,50]],["FiberRxTest"],["variable","wire"]],["area_fiberrxpreamble",[[68,2],[79,3]],[[68,18],[68,38]],["FiberRxTest"],["instance","FiberRxPreamble"]],["area_fiberrxchecker",[[80,2],[93,3]],[[80,17],[80,36]],["FiberRxTest"],["instance","FiberRxChecker"]],["area_fibersimplebus",[[94,2],[104,3]],[[94,19],[94,38]],["FiberRxTest"],["instance","FiberRxSimpleBus"]],["area_fiberregif",[[105,2],[121,3]],[[105,13],[105,28]],["FiberRxTest"],["instance","FiberRegif"]],["area_fibertxsimplebus",[[122,2],[133,3]],[[122,19],[122,40]],["FiberRxTest"],["instance","FiberTxSimpleBus"]],["area_ad5544_ctrl",[[134,2],[148,3]],[[134,13],[134,29]],["FiberRxTest"],["instance","dac_ad5544"]]]]],[["FiberTxSimpleBus",[[160,0],[171,2]],[[160,7],[160,23]],[],["module"]],[[["output_valid",[[161,2],[161,34]],[[161,22],[161,34]],["FiberTxSimpleBus"],["port","output"]],["output_ready",[[162,2],[162,34]],[[162,22],[162,34]],["FiberTxSimpleBus"],["port","input"]],["output_payload_last",[[163,2],[163,41]],[[163,22],[163,41]],["FiberTxSimpleBus"],["port","output"]],["output_payload_fragment",[[164,2],[164,45]],[[164,22],[164,45]],["FiberTxSimpleBus"],["port","output"]],["RENABLE",[[165,2],[165,29]],[[165,22],[165,29]],["FiberTxSimpleBus"],["port","output"]],["RADDR",[[166,2],[166,27]],[[166,22],[166,27]],["FiberTxSimpleBus"],["port","output"]],["RDATA",[[167,2],[167,27]],[[167,22],[167,27]],["FiberTxSimpleBus"],["port","input"]],["timer_tick",[[168,2],[168,32]],[[168,22],[168,32]],["FiberTxSimpleBus"],["port","input"]],["clk",[[169,2],[169,25]],[[169,22],[169,25]],["FiberTxSimpleBus"],["port","input"]],["reset",[[170,2],[170,27]],[[170,22],[170,27]],["FiberTxSimpleBus"],["port","input"]],["timer_1_io_clear",[[172,2],[172,38]],[[172,22],[172,38]],["FiberTxSimpleBus"],["variable","reg"]],["timer_1_io_full",[[173,2],[173,37]],[[173,22],[173,37]],["FiberTxSimpleBus"],["variable","wire"]],["timer_1_io_value",[[174,2],[174,38]],[[174,22],[174,38]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_push_ready",[[175,2],[175,48]],[[175,22],[175,48]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_pop_valid",[[176,2],[176,47]],[[176,22],[176,47]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_pop_payload",[[177,2],[177,49]],[[177,22],[177,49]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_occupancy",[[178,2],[178,47]],[[178,22],[178,47]],["FiberTxSimpleBus"],["variable","wire"]],["streamfifo_1_io_availability",[[179,2],[179,50]],[[179,22],[179,50]],["FiberTxSimpleBus"],["variable","wire"]],["RENABLE_1",[[180,2],[180,31]],[[180,22],[180,31]],["FiberTxSimpleBus"],["variable","reg"]],["RADDR_1",[[181,2],[181,29]],[[181,22],[181,29]],["FiberTxSimpleBus"],["variable","reg"]],["RDATA_1",[[182,2],[182,29]],[[182,22],[182,29]],["FiberTxSimpleBus"],["variable","reg"]],["send_length",[[183,2],[183,33]],[[183,22],[183,33]],["FiberTxSimpleBus"],["variable","reg"]],["when_FiberTxSimpleBus_l30",[[184,2],[184,47]],[[184,22],[184,47]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_wantExit",[[185,2],[185,34]],[[185,22],[185,34]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_wantStart",[[186,2],[186,35]],[[186,22],[186,35]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_wantKill",[[187,2],[187,34]],[[187,22],[187,34]],["FiberTxSimpleBus"],["variable","wire"]],["RENABLE_1_regNext",[[188,2],[188,39]],[[188,22],[188,39]],["FiberTxSimpleBus"],["variable","reg"]],["output_fire",[[189,2],[189,33]],[[189,22],[189,33]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_stateReg",[[190,2],[190,70]],[[190,58],[190,70]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_stateNext",[[191,2],[191,71]],[[191,58],[191,71]],["FiberTxSimpleBus"],["variable","reg"]],["when_FiberTxSimpleBus_l53",[[192,2],[192,47]],[[192,22],[192,47]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_stateReg_string",[[194,2],[194,33]],[[194,14],[194,33]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_stateNext_string",[[195,2],[195,34]],[[195,14],[195,34]],["FiberTxSimpleBus"],["variable","reg"]],["timer_1",[[199,2],[207,3]],[[199,8],[199,15]],["FiberTxSimpleBus"],["instance","Timer"]],["streamfifo_1",[[208,2],[220,3]],[[208,13],[208,25]],["FiberTxSimpleBus"],["instance","StreamFifo"]]]]],[["FiberRegif",[[342,0],[358,2]],[[342,7],[342,17]],[],["module"]],[[["simplebus_RADDR",[[343,2],[343,37]],[[343,22],[343,37]],["FiberRegif"],["port","input"]],["simplebus_RDATA",[[344,2],[344,37]],[[344,22],[344,37]],["FiberRegif"],["port","output"]],["simplebus_RENABLE",[[345,2],[345,39]],[[345,22],[345,39]],["FiberRegif"],["port","input"]],["simplebus_WADDR",[[346,2],[346,37]],[[346,22],[346,37]],["FiberRegif"],["port","input"]],["simplebus_WDATA",[[347,2],[347,37]],[[347,22],[347,37]],["FiberRegif"],["port","input"]],["simplebus_WENABLE",[[348,2],[348,39]],[[348,22],[348,39]],["FiberRegif"],["port","input"]],["output_enable",[[349,2],[349,35]],[[349,22],[349,35]],["FiberRegif"],["port","input"]],["receive_done",[[350,2],[350,34]],[[350,22],[350,34]],["FiberRegif"],["port","input"]],["AD5544_DATA_0",[[351,2],[351,35]],[[351,22],[351,35]],["FiberRegif"],["port","reg"]],["AD5544_DATA_1",[[352,2],[352,35]],[[352,22],[352,35]],["FiberRegif"],["port","reg"]],["AD5544_DATA_2",[[353,2],[353,35]],[[353,22],[353,35]],["FiberRegif"],["port","reg"]],["AD5544_DATA_3",[[354,2],[354,35]],[[354,22],[354,35]],["FiberRegif"],["port","reg"]],["AD5544_0_Triger",[[355,2],[355,37]],[[355,22],[355,37]],["FiberRegif"],["port","output"]],["clk",[[356,2],[356,25]],[[356,22],[356,25]],["FiberRegif"],["port","input"]],["reset",[[357,2],[357,27]],[[357,22],[357,27]],["FiberRegif"],["port","input"]],["busslave_readError",[[359,2],[359,40]],[[359,22],[359,40]],["FiberRegif"],["variable","reg"]],["busslave_readData",[[360,2],[360,39]],[[360,22],[360,39]],["FiberRegif"],["variable","reg"]],["HEADER",[[361,2],[361,28]],[[361,22],[361,28]],["FiberRegif"],["variable","wire"]],["VERSION",[[362,2],[362,29]],[[362,22],[362,29]],["FiberRegif"],["variable","wire"]],["SEND_CNT",[[363,2],[363,30]],[[363,22],[363,30]],["FiberRegif"],["variable","wire"]],["when_RegInst_l153",[[364,2],[364,39]],[[364,22],[364,39]],["FiberRegif"],["variable","wire"]],["AD5544_DATA_0_TEMP",[[365,2],[365,40]],[[365,22],[365,40]],["FiberRegif"],["variable","reg"]],["AD5544_DATA_1_TEMP",[[366,2],[366,40]],[[366,22],[366,40]],["FiberRegif"],["variable","reg"]],["DATA_TEMP0_isWriting",[[367,2],[367,42]],[[367,22],[367,42]],["FiberRegif"],["variable","reg"]],["when_RegInst_l153_1",[[368,2],[368,41]],[[368,22],[368,41]],["FiberRegif"],["variable","wire"]],["AD5544_DATA_2_TEMP",[[369,2],[369,40]],[[369,22],[369,40]],["FiberRegif"],["variable","reg"]],["AD5544_DATA_3_TEMP",[[370,2],[370,40]],[[370,22],[370,40]],["FiberRegif"],["variable","reg"]],["DATA_TEMP1_isWriting",[[371,2],[371,42]],[[371,22],[371,42]],["FiberRegif"],["variable","reg"]],["Triger_0",[[372,2],[372,30]],[[372,22],[372,30]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_1",[[373,2],[373,38]],[[373,22],[373,38]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_1_1",[[374,2],[374,40]],[[374,22],[374,40]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_2",[[375,2],[375,38]],[[375,22],[375,38]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_1_2",[[376,2],[376,40]],[[376,22],[376,40]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_2_1",[[377,2],[377,40]],[[377,22],[377,40]],["FiberRegif"],["variable","reg"]],["Triger_0_delay_3",[[378,2],[378,38]],[[378,22],[378,38]],["FiberRegif"],["variable","reg"]]]]],[["FiberRxSimpleBus",[[485,0],[495,2]],[[485,7],[485,23]],[],["module"]],[[["input_valid",[[486,2],[486,33]],[[486,22],[486,33]],["FiberRxSimpleBus"],["port","input"]],["input_ready",[[487,2],[487,33]],[[487,22],[487,33]],["FiberRxSimpleBus"],["port","output"]],["input_payload_last",[[488,2],[488,40]],[[488,22],[488,40]],["FiberRxSimpleBus"],["port","input"]],["input_payload_fragment",[[489,2],[489,44]],[[489,22],[489,44]],["FiberRxSimpleBus"],["port","input"]],["waddr",[[490,2],[490,27]],[[490,22],[490,27]],["FiberRxSimpleBus"],["port","output"]],["wdata",[[491,2],[491,27]],[[491,22],[491,27]],["FiberRxSimpleBus"],["port","output"]],["wenable",[[492,2],[492,29]],[[492,22],[492,29]],["FiberRxSimpleBus"],["port","output"]],["clk",[[493,2],[493,25]],[[493,22],[493,25]],["FiberRxSimpleBus"],["port","input"]],["reset",[[494,2],[494,27]],[[494,22],[494,27]],["FiberRxSimpleBus"],["port","input"]],["_zz_waddr",[[496,2],[496,31]],[[496,22],[496,31]],["FiberRxSimpleBus"],["variable","wire"]],["_zz_waddr_1",[[497,2],[497,33]],[[497,22],[497,33]],["FiberRxSimpleBus"],["variable","wire"]],["waddr_1",[[498,2],[498,29]],[[498,22],[498,29]],["FiberRxSimpleBus"],["variable","reg"]],["wdata_1",[[499,2],[499,29]],[[499,22],[499,29]],["FiberRxSimpleBus"],["variable","reg"]],["wenable_1",[[500,2],[500,31]],[[500,22],[500,31]],["FiberRxSimpleBus"],["variable","reg"]],["flag",[[501,2],[501,26]],[[501,22],[501,26]],["FiberRxSimpleBus"],["variable","reg"]],["fsm_wantExit",[[502,2],[502,34]],[[502,22],[502,34]],["FiberRxSimpleBus"],["variable","wire"]],["fsm_wantStart",[[503,2],[503,35]],[[503,22],[503,35]],["FiberRxSimpleBus"],["variable","reg"]],["fsm_wantKill",[[504,2],[504,34]],[[504,22],[504,34]],["FiberRxSimpleBus"],["variable","wire"]],["fsm_stateReg",[[505,2],[505,68]],[[505,56],[505,68]],["FiberRxSimpleBus"],["variable","reg"]],["fsm_stateNext",[[506,2],[506,69]],[[506,56],[506,69]],["FiberRxSimpleBus"],["variable","reg"]],["when_FiberRxSimpleBus_l34",[[507,2],[507,47]],[[507,22],[507,47]],["FiberRxSimpleBus"],["variable","wire"]],["when_FiberRxSimpleBus_l40",[[508,2],[508,47]],[[508,22],[508,47]],["FiberRxSimpleBus"],["variable","wire"]],["fsm_stateReg_string",[[510,2],[510,33]],[[510,14],[510,33]],["FiberRxSimpleBus"],["variable","reg"]],["fsm_stateNext_string",[[511,2],[511,34]],[[511,14],[511,34]],["FiberRxSimpleBus"],["variable","reg"]]]]],[["FiberRxChecker",[[635,0],[648,2]],[[635,7],[635,21]],[],["module"]],[[["input_valid",[[636,2],[636,33]],[[636,22],[636,33]],["FiberRxChecker"],["port","input"]],["input_ready",[[637,2],[637,33]],[[637,22],[637,33]],["FiberRxChecker"],["port","output"]],["input_payload_last",[[638,2],[638,40]],[[638,22],[638,40]],["FiberRxChecker"],["port","input"]],["input_payload_fragment",[[639,2],[639,44]],[[639,22],[639,44]],["FiberRxChecker"],["port","input"]],["output_valid",[[640,2],[640,34]],[[640,22],[640,34]],["FiberRxChecker"],["port","output"]],["output_ready",[[641,2],[641,34]],[[641,22],[641,34]],["FiberRxChecker"],["port","input"]],["output_payload_last",[[642,2],[642,41]],[[642,22],[642,41]],["FiberRxChecker"],["port","output"]],["output_payload_fragment",[[643,2],[643,45]],[[643,22],[643,45]],["FiberRxChecker"],["port","output"]],["output_enable",[[644,2],[644,35]],[[644,22],[644,35]],["FiberRxChecker"],["port","output"]],["recieve_done",[[645,2],[645,34]],[[645,22],[645,34]],["FiberRxChecker"],["port","output"]],["clk",[[646,2],[646,25]],[[646,22],[646,25]],["FiberRxChecker"],["port","input"]],["reset",[[647,2],[647,27]],[[647,22],[647,27]],["FiberRxChecker"],["port","input"]],["crc32_io_cmd_payload_mode",[[649,2],[649,86]],[[649,61],[649,86]],["FiberRxChecker"],["variable","reg"]],["crc32_io_crc",[[650,2],[650,34]],[[650,22],[650,34]],["FiberRxChecker"],["variable","wire"]],["crc_error",[[651,2],[651,31]],[[651,22],[651,31]],["FiberRxChecker"],["variable","wire"]],["output_enable_1",[[652,2],[652,37]],[[652,22],[652,37]],["FiberRxChecker"],["variable","reg"]],["when_FiberRxPreamble_l63",[[653,2],[653,46]],[[653,22],[653,46]],["FiberRxChecker"],["variable","wire"]],["input_payload_last_regNext",[[654,2],[654,48]],[[654,22],[654,48]],["FiberRxChecker"],["variable","reg"]],["crc32",[[656,2],[663,3]],[[656,19],[656,24]],["FiberRxChecker"],["instance","CRCCombinational"]]]]],[["FiberRxPreamble",[[698,0],[709,2]],[[698,7],[698,22]],[],["module"]],[[["input_valid",[[699,2],[699,33]],[[699,22],[699,33]],["FiberRxPreamble"],["port","input"]],["input_ready",[[700,2],[700,33]],[[700,22],[700,33]],["FiberRxPreamble"],["port","output"]],["input_payload_last",[[701,2],[701,40]],[[701,22],[701,40]],["FiberRxPreamble"],["port","input"]],["input_payload_fragment",[[702,2],[702,44]],[[702,22],[702,44]],["FiberRxPreamble"],["port","input"]],["output_valid",[[703,2],[703,34]],[[703,22],[703,34]],["FiberRxPreamble"],["port","reg"]],["output_ready",[[704,2],[704,34]],[[704,22],[704,34]],["FiberRxPreamble"],["port","input"]],["output_payload_last",[[705,2],[705,41]],[[705,22],[705,41]],["FiberRxPreamble"],["port","output"]],["output_payload_fragment",[[706,2],[706,45]],[[706,22],[706,45]],["FiberRxPreamble"],["port","output"]],["clk",[[707,2],[707,25]],[[707,22],[707,25]],["FiberRxPreamble"],["port","input"]],["reset",[[708,2],[708,27]],[[708,22],[708,27]],["FiberRxPreamble"],["port","input"]],["startDelimiter",[[710,2],[710,36]],[[710,22],[710,36]],["FiberRxPreamble"],["variable","wire"]],["input_fire",[[711,2],[711,32]],[[711,22],[711,32]],["FiberRxPreamble"],["variable","wire"]],["history_0_valid",[[712,2],[712,37]],[[712,22],[712,37]],["FiberRxPreamble"],["variable","wire"]],["history_0_ready",[[713,2],[713,37]],[[713,22],[713,37]],["FiberRxPreamble"],["variable","wire"]],["history_0_payload_last",[[714,2],[714,44]],[[714,22],[714,44]],["FiberRxPreamble"],["variable","wire"]],["history_0_payload_fragment",[[715,2],[715,48]],[[715,22],[715,48]],["FiberRxPreamble"],["variable","wire"]],["historyDataCat",[[716,2],[716,36]],[[716,22],[716,36]],["FiberRxPreamble"],["variable","wire"]],["hit",[[717,2],[717,25]],[[717,22],[717,25]],["FiberRxPreamble"],["variable","wire"]],["inFrame",[[718,2],[718,29]],[[718,22],[718,29]],["FiberRxPreamble"],["variable","reg"]],["when_FiberRxPreamble_l31",[[719,2],[719,46]],[[719,22],[719,46]],["FiberRxPreamble"],["variable","wire"]],["when_FiberRxPreamble_l38",[[720,2],[720,46]],[[720,22],[720,46]],["FiberRxPreamble"],["variable","wire"]]]]],[["StreamFifo",[[765,0],[777,2]],[[765,7],[765,17]],[],["module"]],[[["io_push_valid",[[766,2],[766,35]],[[766,22],[766,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[767,2],[767,35]],[[767,22],[767,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[768,2],[768,37]],[[768,22],[768,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[769,2],[769,34]],[[769,22],[769,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[770,2],[770,34]],[[770,22],[770,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[771,2],[771,36]],[[771,22],[771,36]],["StreamFifo"],["port","output"]],["io_flush",[[772,2],[772,30]],[[772,22],[772,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[773,2],[773,34]],[[773,22],[773,34]],["StreamFifo"],["port","reg"]],["io_availability",[[774,2],[774,37]],[[774,22],[774,37]],["StreamFifo"],["port","reg"]],["clk",[[775,2],[775,25]],[[775,22],[775,25]],["StreamFifo"],["port","input"]],["reset",[[776,2],[776,27]],[[776,22],[776,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[778,2],[778,41]],[[778,22],[778,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[779,2],[779,49]],[[779,22],[779,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[780,2],[780,51]],[[780,22],[780,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[781,2],[781,48]],[[781,22],[781,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[782,2],[782,50]],[[782,22],[782,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[783,2],[783,40]],[[783,22],[783,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[784,2],[784,40]],[[784,22],[784,40]],["StreamFifo"],["variable","wire"]],["_zz_io_occupancy",[[785,2],[785,38]],[[785,22],[785,38]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[786,2],[786,41]],[[786,22],[786,41]],["StreamFifo"],["variable","wire"]],["_zz_io_availability_1",[[787,2],[787,43]],[[787,22],[787,43]],["StreamFifo"],["variable","wire"]],["_zz_io_availability_2",[[788,2],[788,43]],[[788,22],[788,43]],["StreamFifo"],["variable","wire"]],["_zz_1",[[789,2],[789,27]],[[789,22],[789,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[790,2],[790,49]],[[790,22],[790,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[791,2],[791,45]],[[791,22],[791,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[792,2],[792,45]],[[792,22],[792,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[793,2],[793,41]],[[793,22],[793,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[794,2],[794,53]],[[794,22],[794,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[795,2],[795,48]],[[795,22],[795,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[796,2],[796,48]],[[796,22],[796,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[797,2],[797,44]],[[797,22],[797,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[798,2],[798,44]],[[798,22],[798,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[799,2],[799,40]],[[799,22],[799,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[800,2],[800,52]],[[800,22],[800,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[801,2],[801,47]],[[801,22],[801,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[802,2],[802,36]],[[802,22],[802,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[803,2],[803,43]],[[803,22],[803,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[804,2],[804,35]],[[804,22],[804,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[805,2],[805,35]],[[805,22],[805,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[806,2],[806,33]],[[806,22],[806,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[807,2],[807,32]],[[807,22],[807,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[808,2],[808,38]],[[808,22],[808,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l933",[[809,2],[809,38]],[[809,22],[809,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[810,2],[810,34]],[[810,22],[810,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[811,2],[811,28]],[[811,13],[811,22]],["StreamFifo"],["variable","reg"]]]]],[["Timer",[[943,0],[951,2]],[[943,7],[943,12]],[],["module"]],[[["io_tick",[[944,2],[944,29]],[[944,22],[944,29]],["Timer"],["port","input"]],["io_clear",[[945,2],[945,30]],[[945,22],[945,30]],["Timer"],["port","input"]],["io_limit",[[946,2],[946,30]],[[946,22],[946,30]],["Timer"],["port","input"]],["io_full",[[947,2],[947,29]],[[947,22],[947,29]],["Timer"],["port","output"]],["io_value",[[948,2],[948,30]],[[948,22],[948,30]],["Timer"],["port","output"]],["clk",[[949,2],[949,25]],[[949,22],[949,25]],["Timer"],["port","input"]],["reset",[[950,2],[950,27]],[[950,22],[950,27]],["Timer"],["port","input"]],["_zz_counter",[[952,2],[952,33]],[[952,22],[952,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[953,2],[953,35]],[[953,22],[953,35]],["Timer"],["variable","wire"]],["counter",[[954,2],[954,29]],[[954,22],[954,29]],["Timer"],["variable","reg"]],["limitHit",[[955,2],[955,30]],[[955,22],[955,30]],["Timer"],["variable","wire"]],["inhibitFull",[[956,2],[956,33]],[[956,22],[956,33]],["Timer"],["variable","reg"]]]]],[["CRCCombinational",[[988,0],[995,2]],[[988,7],[988,23]],[],["module"]],[[["io_cmd_valid",[[989,2],[989,34]],[[989,22],[989,34]],["CRCCombinational"],["port","input"]],["io_cmd_payload_mode",[[990,2],[990,80]],[[990,61],[990,80]],["CRCCombinational"],["port","input"]],["io_cmd_payload_data",[[991,2],[991,41]],[[991,22],[991,41]],["CRCCombinational"],["port","input"]],["io_crc",[[992,2],[992,28]],[[992,22],[992,28]],["CRCCombinational"],["port","output"]],["clk",[[993,2],[993,25]],[[993,22],[993,25]],["CRCCombinational"],["port","input"]],["reset",[[994,2],[994,27]],[[994,22],[994,27]],["CRCCombinational"],["port","input"]],["_zz_next_crc",[[996,2],[996,34]],[[996,22],[996,34]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_1",[[997,2],[997,36]],[[997,22],[997,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_2",[[998,2],[998,36]],[[998,22],[998,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_3",[[999,2],[999,36]],[[999,22],[999,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_4",[[1000,2],[1000,36]],[[1000,22],[1000,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_5",[[1001,2],[1001,36]],[[1001,22],[1001,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_6",[[1002,2],[1002,36]],[[1002,22],[1002,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_7",[[1003,2],[1003,36]],[[1003,22],[1003,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_8",[[1004,2],[1004,36]],[[1004,22],[1004,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_9",[[1005,2],[1005,36]],[[1005,22],[1005,36]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_10",[[1006,2],[1006,37]],[[1006,22],[1006,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_11",[[1007,2],[1007,37]],[[1007,22],[1007,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_12",[[1008,2],[1008,37]],[[1008,22],[1008,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_13",[[1009,2],[1009,37]],[[1009,22],[1009,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_14",[[1010,2],[1010,37]],[[1010,22],[1010,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_15",[[1011,2],[1011,37]],[[1011,22],[1011,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_16",[[1012,2],[1012,37]],[[1012,22],[1012,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_17",[[1013,2],[1013,37]],[[1013,22],[1013,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_18",[[1014,2],[1014,37]],[[1014,22],[1014,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_19",[[1015,2],[1015,37]],[[1015,22],[1015,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_20",[[1016,2],[1016,37]],[[1016,22],[1016,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_21",[[1017,2],[1017,37]],[[1017,22],[1017,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_22",[[1018,2],[1018,37]],[[1018,22],[1018,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_23",[[1019,2],[1019,37]],[[1019,22],[1019,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_24",[[1020,2],[1020,37]],[[1020,22],[1020,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_25",[[1021,2],[1021,37]],[[1021,22],[1021,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_26",[[1022,2],[1022,37]],[[1022,22],[1022,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_27",[[1023,2],[1023,37]],[[1023,22],[1023,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_28",[[1024,2],[1024,37]],[[1024,22],[1024,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_29",[[1025,2],[1025,37]],[[1025,22],[1025,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_30",[[1026,2],[1026,37]],[[1026,22],[1026,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_31",[[1027,2],[1027,37]],[[1027,22],[1027,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_32",[[1028,2],[1028,37]],[[1028,22],[1028,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_33",[[1029,2],[1029,37]],[[1029,22],[1029,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_34",[[1030,2],[1030,37]],[[1030,22],[1030,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_35",[[1031,2],[1031,37]],[[1031,22],[1031,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_36",[[1032,2],[1032,37]],[[1032,22],[1032,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_37",[[1033,2],[1033,37]],[[1033,22],[1033,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_38",[[1034,2],[1034,37]],[[1034,22],[1034,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_39",[[1035,2],[1035,37]],[[1035,22],[1035,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_40",[[1036,2],[1036,37]],[[1036,22],[1036,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_41",[[1037,2],[1037,37]],[[1037,22],[1037,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_42",[[1038,2],[1038,37]],[[1038,22],[1038,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_43",[[1039,2],[1039,37]],[[1039,22],[1039,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_44",[[1040,2],[1040,37]],[[1040,22],[1040,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_45",[[1041,2],[1041,37]],[[1041,22],[1041,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_46",[[1042,2],[1042,37]],[[1042,22],[1042,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_47",[[1043,2],[1043,37]],[[1043,22],[1043,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_48",[[1044,2],[1044,37]],[[1044,22],[1044,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_49",[[1045,2],[1045,37]],[[1045,22],[1045,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_50",[[1046,2],[1046,37]],[[1046,22],[1046,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_51",[[1047,2],[1047,37]],[[1047,22],[1047,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_52",[[1048,2],[1048,37]],[[1048,22],[1048,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_53",[[1049,2],[1049,37]],[[1049,22],[1049,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_54",[[1050,2],[1050,37]],[[1050,22],[1050,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_55",[[1051,2],[1051,37]],[[1051,22],[1051,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_56",[[1052,2],[1052,37]],[[1052,22],[1052,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_57",[[1053,2],[1053,37]],[[1053,22],[1053,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_58",[[1054,2],[1054,37]],[[1054,22],[1054,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_59",[[1055,2],[1055,37]],[[1055,22],[1055,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_60",[[1056,2],[1056,37]],[[1056,22],[1056,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_61",[[1057,2],[1057,37]],[[1057,22],[1057,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_62",[[1058,2],[1058,37]],[[1058,22],[1058,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_63",[[1059,2],[1059,37]],[[1059,22],[1059,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_64",[[1060,2],[1060,37]],[[1060,22],[1060,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_65",[[1061,2],[1061,37]],[[1061,22],[1061,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_66",[[1062,2],[1062,37]],[[1062,22],[1062,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_67",[[1063,2],[1063,37]],[[1063,22],[1063,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_68",[[1064,2],[1064,37]],[[1064,22],[1064,37]],["CRCCombinational"],["variable","wire"]],["_zz_next_crc_69",[[1065,2],[1065,37]],[[1065,22],[1065,37]],["CRCCombinational"],["variable","wire"]],["crc_reg",[[1066,2],[1066,29]],[[1066,22],[1066,29]],["CRCCombinational"],["variable","reg"]],["_zz_dataIn",[[1067,2],[1067,32]],[[1067,22],[1067,32]],["CRCCombinational"],["variable","reg"]],["dataIn",[[1068,2],[1068,28]],[[1068,22],[1068,28]],["CRCCombinational"],["variable","reg"]],["next_crc",[[1069,2],[1069,30]],[[1069,22],[1069,30]],["CRCCombinational"],["variable","reg"]],["when_CRCCombinational_l83",[[1070,2],[1070,47]],[[1070,22],[1070,47]],["CRCCombinational"],["variable","wire"]],["when_CRCCombinational_l88",[[1071,2],[1071,47]],[[1071,22],[1071,47]],["CRCCombinational"],["variable","wire"]],["result_reflected",[[1072,2],[1072,38]],[[1072,22],[1072,38]],["CRCCombinational"],["variable","reg"]],["io_cmd_payload_mode_string",[[1074,2],[1074,39]],[[1074,13],[1074,39]],["CRCCombinational"],["variable","reg"]]]]]],null,null,null,[["CRCCombinationalCmdMode_binary_sequential_type",[[4,0],[5,0]],[[4,8],[4,54]],["source.systemverilog"],["macro"]],["CRCCombinationalCmdMode_binary_sequential_INIT",[[5,0],[6,0]],[[5,8],[5,54]],["source.systemverilog"],["macro"]],["CRCCombinationalCmdMode_binary_sequential_UPDATE",[[6,0],[8,0]],[[6,8],[6,56]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_type",[[8,0],[9,0]],[[8,8],[8,49]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_BOOT",[[9,0],[10,0]],[[9,8],[9,53]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_Get_Header",[[10,0],[11,0]],[[10,8],[10,59]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_Get_Data",[[11,0],[13,0]],[[11,8],[11,57]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_1_binary_sequential_type",[[13,0],[14,0]],[[13,8],[13,51]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_1_binary_sequential_fsm_BOOT",[[14,0],[15,0]],[[14,8],[14,55]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_1_binary_sequential_fsm_Wait_Start",[[15,0],[16,0]],[[15,8],[15,61]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_1_binary_sequential_fsm_Send_Data",[[16,0],[17,0]],[[16,8],[16,60]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_1_binary_sequential_fsm_End",[[17,0],[20,0]],[[17,8],[17,54]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\FiberTest.v",[[[[["FiberTest",[[5,0],[18,2]],[[5,7],[5,16]],[],["module"]],[[["input_valid",[[6,2],[6,33]],[[6,22],[6,33]],["FiberTest"],["port","input"]],["input_ready",[[7,2],[7,33]],[[7,22],[7,33]],["FiberTest"],["port","output"]],["input_payload_last",[[8,2],[8,40]],[[8,22],[8,40]],["FiberTest"],["port","input"]],["input_payload_fragment",[[9,2],[9,44]],[[9,22],[9,44]],["FiberTest"],["port","input"]],["output_valid",[[10,2],[10,34]],[[10,22],[10,34]],["FiberTest"],["port","output"]],["output_ready",[[11,2],[11,34]],[[11,22],[11,34]],["FiberTest"],["port","input"]],["output_payload_last",[[12,2],[12,41]],[[12,22],[12,41]],["FiberTest"],["port","output"]],["output_payload_fragment",[[13,2],[13,45]],[[13,22],[13,45]],["FiberTest"],["port","output"]],["timer_tick",[[14,2],[14,32]],[[14,22],[14,32]],["FiberTest"],["port","input"]],["clk",[[15,2],[15,25]],[[15,22],[15,25]],["FiberTest"],["port","input"]],["reset",[[16,2],[16,27]],[[16,22],[16,27]],["FiberTest"],["port","input"]],["led",[[17,2],[17,25]],[[17,22],[17,25]],["FiberTest"],["port","output"]],["fiberarea_fiberrxpreamble_input_ready",[[20,2],[20,59]],[[20,22],[20,59]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxpreamble_output_valid",[[21,2],[21,60]],[[21,22],[21,60]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxpreamble_output_payload_last",[[22,2],[22,67]],[[22,22],[22,67]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxpreamble_output_payload_fragment",[[23,2],[23,71]],[[23,22],[23,71]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxbuffer_push_stream_ready",[[24,2],[24,63]],[[24,22],[24,63]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxbuffer_pop_stream_valid",[[25,2],[25,62]],[[25,22],[25,62]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxbuffer_pop_stream_payload_last",[[26,2],[26,69]],[[26,22],[26,69]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxbuffer_pop_stream_payload_fragment",[[27,2],[27,73]],[[27,22],[27,73]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_input_ready",[[28,2],[28,57]],[[28,22],[28,57]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_0_valid",[[29,2],[29,60]],[[29,22],[29,60]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_0_payload",[[30,2],[30,62]],[[30,22],[30,62]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_1_valid",[[31,2],[31,60]],[[31,22],[31,60]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_1_payload",[[32,2],[32,62]],[[32,22],[32,62]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_2_valid",[[33,2],[33,60]],[[33,22],[33,60]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_2_payload",[[34,2],[34,62]],[[34,22],[34,62]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_3_valid",[[35,2],[35,60]],[[35,22],[35,60]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_3_payload",[[36,2],[36,62]],[[36,22],[36,62]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_4_valid",[[37,2],[37,60]],[[37,22],[37,60]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_4_payload",[[38,2],[38,62]],[[38,22],[38,62]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_5_valid",[[39,2],[39,60]],[[39,22],[39,60]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_5_payload",[[40,2],[40,62]],[[40,22],[40,62]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_6_valid",[[41,2],[41,60]],[[41,22],[41,60]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxstream_output_6_payload",[[42,2],[42,62]],[[42,22],[42,62]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_0_input_ready",[[43,2],[43,52]],[[43,22],[43,52]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_0_reads_dataOut",[[44,2],[44,54]],[[44,22],[44,54]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_1_input_ready",[[45,2],[45,52]],[[45,22],[45,52]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_1_reads_dataOut",[[46,2],[46,54]],[[46,22],[46,54]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_2_input_ready",[[47,2],[47,52]],[[47,22],[47,52]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_2_reads_dataOut",[[48,2],[48,54]],[[48,22],[48,54]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_3_input_ready",[[49,2],[49,52]],[[49,22],[49,52]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_3_reads_dataOut",[[50,2],[50,54]],[[50,22],[50,54]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_4_input_ready",[[51,2],[51,52]],[[51,22],[51,52]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_4_reads_dataOut",[[52,2],[52,54]],[[52,22],[52,54]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_5_input_ready",[[53,2],[53,52]],[[53,22],[53,52]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_5_reads_dataOut",[[54,2],[54,54]],[[54,22],[54,54]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_6_input_ready",[[55,2],[55,52]],[[55,22],[55,52]],["FiberTest"],["variable","wire"]],["fiberarea_modbus_6_reads_dataOut",[[56,2],[56,54]],[[56,22],[56,54]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_0_addr",[[57,2],[57,58]],[[57,22],[57,58]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_0_en",[[58,2],[58,56]],[[58,22],[58,56]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_1_addr",[[59,2],[59,58]],[[59,22],[59,58]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_1_en",[[60,2],[60,56]],[[60,22],[60,56]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_2_addr",[[61,2],[61,58]],[[61,22],[61,58]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_2_en",[[62,2],[62,56]],[[62,22],[62,56]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_3_addr",[[63,2],[63,58]],[[63,22],[63,58]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_3_en",[[64,2],[64,56]],[[64,22],[64,56]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_4_addr",[[65,2],[65,58]],[[65,22],[65,58]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_4_en",[[66,2],[66,56]],[[66,22],[66,56]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_5_addr",[[67,2],[67,58]],[[67,22],[67,58]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_5_en",[[68,2],[68,56]],[[68,22],[68,56]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_6_addr",[[69,2],[69,58]],[[69,22],[69,58]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_reads_6_en",[[70,2],[70,56]],[[70,22],[70,56]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_output_valid",[[71,2],[71,58]],[[71,22],[71,58]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_output_payload_last",[[72,2],[72,65]],[[72,22],[72,65]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxstream_output_payload_fragment",[[73,2],[73,69]],[[73,22],[73,69]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxheader_io_input_ready",[[74,2],[74,60]],[[74,22],[74,60]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxheader_io_output_valid",[[75,2],[75,61]],[[75,22],[75,61]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxheader_io_output_payload_last",[[76,2],[76,68]],[[76,22],[76,68]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxheader_io_output_payload_fragment",[[77,2],[77,72]],[[77,22],[77,72]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxpadder_input_ready",[[78,2],[78,57]],[[78,22],[78,57]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxpadder_output_valid",[[79,2],[79,58]],[[79,22],[79,58]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxpadder_output_payload_last",[[80,2],[80,65]],[[80,22],[80,65]],["FiberTest"],["variable","wire"]],["fiberarea_fibertxpadder_output_payload_fragment",[[81,2],[81,69]],[[81,22],[81,69]],["FiberTest"],["variable","wire"]],["_zz_fiberarea_counter_valueNext",[[82,2],[82,53]],[[82,22],[82,53]],["FiberTest"],["variable","wire"]],["_zz_fiberarea_counter_valueNext_1",[[83,2],[83,55]],[[83,22],[83,55]],["FiberTest"],["variable","wire"]],["fiberarea_ledtemp",[[84,2],[84,39]],[[84,22],[84,39]],["FiberTest"],["variable","reg"]],["fiberarea_counter_willIncrement",[[85,2],[85,53]],[[85,22],[85,53]],["FiberTest"],["variable","wire"]],["fiberarea_counter_willClear",[[86,2],[86,49]],[[86,22],[86,49]],["FiberTest"],["variable","reg"]],["fiberarea_counter_valueNext",[[87,2],[87,49]],[[87,22],[87,49]],["FiberTest"],["variable","reg"]],["fiberarea_counter_value",[[88,2],[88,45]],[[88,22],[88,45]],["FiberTest"],["variable","reg"]],["fiberarea_counter_willOverflowIfInc",[[89,2],[89,57]],[[89,22],[89,57]],["FiberTest"],["variable","wire"]],["fiberarea_counter_willOverflow",[[90,2],[90,52]],[[90,22],[90,52]],["FiberTest"],["variable","wire"]],["fiberarea_fiberrxpreamble",[[94,2],[106,3]],[[94,18],[94,43]],["FiberTest"],["instance","FiberRxPreamble"]],["fiberarea_fiberrxbuffer",[[107,2],[118,3]],[[107,16],[107,39]],["FiberTest"],["instance","FiberRxBuffer"]],["fiberarea_fiberrxstream",[[119,2],[147,3]],[[119,16],[119,39]],["FiberTest"],["instance","FiberRxStream"]],["fiberarea_modbus_0",[[148,2],[158,3]],[[148,11],[148,29]],["FiberTest"],["instance","ModusTop"]],["fiberarea_modbus_1",[[159,2],[169,3]],[[159,13],[159,31]],["FiberTest"],["instance","ModusTop_1"]],["fiberarea_modbus_2",[[170,2],[180,3]],[[170,13],[170,31]],["FiberTest"],["instance","ModusTop_2"]],["fiberarea_modbus_3",[[181,2],[191,3]],[[181,13],[181,31]],["FiberTest"],["instance","ModusTop_3"]],["fiberarea_modbus_4",[[192,2],[202,3]],[[192,13],[192,31]],["FiberTest"],["instance","ModusTop_4"]],["fiberarea_modbus_5",[[203,2],[213,3]],[[203,13],[203,31]],["FiberTest"],["instance","ModusTop_5"]],["fiberarea_modbus_6",[[214,2],[224,3]],[[214,13],[214,31]],["FiberTest"],["instance","ModusTop_6"]],["fiberarea_fibertxstream",[[225,2],[254,3]],[[225,16],[225,39]],["FiberTest"],["instance","FiberTxStream"]],["fiberarea_fibertxheader",[[255,2],[266,3]],[[255,16],[255,39]],["FiberTest"],["instance","FiberTxHeader"]],["fiberarea_fibertxpadder",[[267,2],[278,3]],[[267,16],[267,39]],["FiberTest"],["instance","FiberTxPadder"]]]]],[["FiberTxPadder",[[320,0],[331,2]],[[320,7],[320,20]],[],["module"]],[[["input_valid",[[321,2],[321,33]],[[321,22],[321,33]],["FiberTxPadder"],["port","input"]],["input_ready",[[322,2],[322,33]],[[322,22],[322,33]],["FiberTxPadder"],["port","output"]],["input_payload_last",[[323,2],[323,40]],[[323,22],[323,40]],["FiberTxPadder"],["port","input"]],["input_payload_fragment",[[324,2],[324,44]],[[324,22],[324,44]],["FiberTxPadder"],["port","input"]],["output_valid",[[325,2],[325,34]],[[325,22],[325,34]],["FiberTxPadder"],["port","reg"]],["output_ready",[[326,2],[326,34]],[[326,22],[326,34]],["FiberTxPadder"],["port","input"]],["output_payload_last",[[327,2],[327,41]],[[327,22],[327,41]],["FiberTxPadder"],["port","reg"]],["output_payload_fragment",[[328,2],[328,45]],[[328,22],[328,45]],["FiberTxPadder"],["port","reg"]],["clk",[[329,2],[329,25]],[[329,22],[329,25]],["FiberTxPadder"],["port","input"]],["reset",[[330,2],[330,27]],[[330,22],[330,27]],["FiberTxPadder"],["port","input"]],["counter",[[333,2],[333,29]],[[333,22],[333,29]],["FiberTxPadder"],["variable","reg"]],["ok",[[334,2],[334,24]],[[334,22],[334,24]],["FiberTxPadder"],["variable","wire"]],["input_fire",[[335,2],[335,32]],[[335,22],[335,32]],["FiberTxPadder"],["variable","wire"]],["input_payload_first",[[336,2],[336,41]],[[336,22],[336,41]],["FiberTxPadder"],["variable","reg"]],["fill",[[337,2],[337,26]],[[337,22],[337,26]],["FiberTxPadder"],["variable","wire"]],["output_fire",[[338,2],[338,33]],[[338,22],[338,33]],["FiberTxPadder"],["variable","wire"]],["when_FiberTxPadder_l18",[[339,2],[339,44]],[[339,22],[339,44]],["FiberTxPadder"],["variable","wire"]],["output_fire_1",[[340,2],[340,35]],[[340,22],[340,35]],["FiberTxPadder"],["variable","wire"]],["when_FiberTxPadder_l21",[[341,2],[341,44]],[[341,22],[341,44]],["FiberTxPadder"],["variable","wire"]],["_zz_input_ready",[[342,2],[342,37]],[[342,22],[342,37]],["FiberTxPadder"],["variable","wire"]],["when_FiberTxPadder_l25",[[343,2],[343,44]],[[343,22],[343,44]],["FiberTxPadder"],["variable","wire"]]]]],[["FiberTxHeader",[[399,0],[410,2]],[[399,7],[399,20]],[],["module"]],[[["io_input_valid",[[400,2],[400,36]],[[400,22],[400,36]],["FiberTxHeader"],["port","input"]],["io_input_ready",[[401,2],[401,36]],[[401,22],[401,36]],["FiberTxHeader"],["port","reg"]],["io_input_payload_last",[[402,2],[402,43]],[[402,22],[402,43]],["FiberTxHeader"],["port","input"]],["io_input_payload_fragment",[[403,2],[403,47]],[[403,22],[403,47]],["FiberTxHeader"],["port","input"]],["io_output_valid",[[404,2],[404,37]],[[404,22],[404,37]],["FiberTxHeader"],["port","output"]],["io_output_ready",[[405,2],[405,37]],[[405,22],[405,37]],["FiberTxHeader"],["port","input"]],["io_output_payload_last",[[406,2],[406,44]],[[406,22],[406,44]],["FiberTxHeader"],["port","output"]],["io_output_payload_fragment",[[407,2],[407,48]],[[407,22],[407,48]],["FiberTxHeader"],["port","reg"]],["clk",[[408,2],[408,25]],[[408,22],[408,25]],["FiberTxHeader"],["port","input"]],["reset",[[409,2],[409,27]],[[409,22],[409,27]],["FiberTxHeader"],["port","input"]],["_zz_io_output_payload_fragment",[[412,2],[412,52]],[[412,22],[412,52]],["FiberTxHeader"],["variable","reg"]],["_zz_io_output_payload_fragment_1",[[413,2],[413,54]],[[413,22],[413,54]],["FiberTxHeader"],["variable","wire"]],["header",[[414,2],[414,28]],[[414,22],[414,28]],["FiberTxHeader"],["variable","wire"]],["state",[[415,2],[415,27]],[[415,22],[415,27]],["FiberTxHeader"],["variable","reg"]],["when_FiberTxHeader_l18",[[416,2],[416,44]],[[416,22],[416,44]],["FiberTxHeader"],["variable","wire"]],["io_output_fire",[[417,2],[417,36]],[[417,22],[417,36]],["FiberTxHeader"],["variable","wire"]],["io_input_fire",[[418,2],[418,35]],[[418,22],[418,35]],["FiberTxHeader"],["variable","wire"]],["when_FiberTxHeader_l30",[[419,2],[419,44]],[[419,22],[419,44]],["FiberTxHeader"],["variable","wire"]]]]],[["FiberTxStream",[[473,0],[502,2]],[[473,7],[473,20]],[],["module"]],[[["reads_0_addr",[[474,2],[474,34]],[[474,22],[474,34]],["FiberTxStream"],["port","output"]],["reads_0_dataOut",[[475,2],[475,37]],[[475,22],[475,37]],["FiberTxStream"],["port","input"]],["reads_0_en",[[476,2],[476,32]],[[476,22],[476,32]],["FiberTxStream"],["port","output"]],["reads_1_addr",[[477,2],[477,34]],[[477,22],[477,34]],["FiberTxStream"],["port","output"]],["reads_1_dataOut",[[478,2],[478,37]],[[478,22],[478,37]],["FiberTxStream"],["port","input"]],["reads_1_en",[[479,2],[479,32]],[[479,22],[479,32]],["FiberTxStream"],["port","output"]],["reads_2_addr",[[480,2],[480,34]],[[480,22],[480,34]],["FiberTxStream"],["port","output"]],["reads_2_dataOut",[[481,2],[481,37]],[[481,22],[481,37]],["FiberTxStream"],["port","input"]],["reads_2_en",[[482,2],[482,32]],[[482,22],[482,32]],["FiberTxStream"],["port","output"]],["reads_3_addr",[[483,2],[483,34]],[[483,22],[483,34]],["FiberTxStream"],["port","output"]],["reads_3_dataOut",[[484,2],[484,37]],[[484,22],[484,37]],["FiberTxStream"],["port","input"]],["reads_3_en",[[485,2],[485,32]],[[485,22],[485,32]],["FiberTxStream"],["port","output"]],["reads_4_addr",[[486,2],[486,34]],[[486,22],[486,34]],["FiberTxStream"],["port","output"]],["reads_4_dataOut",[[487,2],[487,37]],[[487,22],[487,37]],["FiberTxStream"],["port","input"]],["reads_4_en",[[488,2],[488,32]],[[488,22],[488,32]],["FiberTxStream"],["port","output"]],["reads_5_addr",[[489,2],[489,34]],[[489,22],[489,34]],["FiberTxStream"],["port","output"]],["reads_5_dataOut",[[490,2],[490,37]],[[490,22],[490,37]],["FiberTxStream"],["port","input"]],["reads_5_en",[[491,2],[491,32]],[[491,22],[491,32]],["FiberTxStream"],["port","output"]],["reads_6_addr",[[492,2],[492,34]],[[492,22],[492,34]],["FiberTxStream"],["port","output"]],["reads_6_dataOut",[[493,2],[493,37]],[[493,22],[493,37]],["FiberTxStream"],["port","input"]],["reads_6_en",[[494,2],[494,32]],[[494,22],[494,32]],["FiberTxStream"],["port","output"]],["output_valid",[[495,2],[495,34]],[[495,22],[495,34]],["FiberTxStream"],["port","output"]],["output_ready",[[496,2],[496,34]],[[496,22],[496,34]],["FiberTxStream"],["port","input"]],["output_payload_last",[[497,2],[497,41]],[[497,22],[497,41]],["FiberTxStream"],["port","output"]],["output_payload_fragment",[[498,2],[498,45]],[[498,22],[498,45]],["FiberTxStream"],["port","output"]],["timer_tick",[[499,2],[499,32]],[[499,22],[499,32]],["FiberTxStream"],["port","input"]],["clk",[[500,2],[500,25]],[[500,22],[500,25]],["FiberTxStream"],["port","input"]],["reset",[[501,2],[501,27]],[[501,22],[501,27]],["FiberTxStream"],["port","input"]],["push_fsm_enumDef_BOOT",[[503,2],[503,42]],[[503,13],[503,34]],["FiberTxStream"],["localparam"]],["push_fsm_enumDef_Wait_Start",[[504,2],[504,48]],[[504,13],[504,40]],["FiberTxStream"],["localparam"]],["push_fsm_enumDef_Send_Data",[[505,2],[505,47]],[[505,13],[505,39]],["FiberTxStream"],["localparam"]],["push_fsm_enumDef_End_1",[[506,2],[506,43]],[[506,13],[506,35]],["FiberTxStream"],["localparam"]],["push_timer_io_clear",[[508,2],[508,41]],[[508,22],[508,41]],["FiberTxStream"],["variable","reg"]],["push_timer_io_full",[[509,2],[509,40]],[[509,22],[509,40]],["FiberTxStream"],["variable","wire"]],["push_timer_io_value",[[510,2],[510,41]],[[510,22],[510,41]],["FiberTxStream"],["variable","wire"]],["push_fibertxbuffer_io_push_stream_ready",[[511,2],[511,61]],[[511,22],[511,61]],["FiberTxStream"],["variable","wire"]],["push_fibertxbuffer_io_pop_stream_valid",[[512,2],[512,60]],[[512,22],[512,60]],["FiberTxStream"],["variable","wire"]],["push_fibertxbuffer_io_pop_stream_payload",[[513,2],[513,62]],[[513,22],[513,62]],["FiberTxStream"],["variable","wire"]],["push_fibertxbuffer_io_pop_last",[[514,2],[514,52]],[[514,22],[514,52]],["FiberTxStream"],["variable","wire"]],["_zz_push_rd_data",[[515,2],[515,38]],[[515,22],[515,38]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_1",[[516,2],[516,40]],[[516,22],[516,40]],["FiberTxStream"],["variable","wire"]],["_zz_push_rd_data_2",[[517,2],[517,40]],[[517,22],[517,40]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_3",[[518,2],[518,40]],[[518,22],[518,40]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_4",[[519,2],[519,40]],[[519,22],[519,40]],["FiberTxStream"],["variable","wire"]],["_zz_push_rd_data_5",[[520,2],[520,40]],[[520,22],[520,40]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_6",[[521,2],[521,40]],[[521,22],[521,40]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_7",[[522,2],[522,40]],[[522,22],[522,40]],["FiberTxStream"],["variable","wire"]],["_zz_push_rd_data_8",[[523,2],[523,40]],[[523,22],[523,40]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_9",[[524,2],[524,40]],[[524,22],[524,40]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_10",[[525,2],[525,41]],[[525,22],[525,41]],["FiberTxStream"],["variable","wire"]],["_zz_push_rd_data_11",[[526,2],[526,41]],[[526,22],[526,41]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_12",[[527,2],[527,41]],[[527,22],[527,41]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_13",[[528,2],[528,41]],[[528,22],[528,41]],["FiberTxStream"],["variable","wire"]],["_zz_push_rd_data_14",[[529,2],[529,41]],[[529,22],[529,41]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_15",[[530,2],[530,41]],[[530,22],[530,41]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_16",[[531,2],[531,41]],[[531,22],[531,41]],["FiberTxStream"],["variable","wire"]],["_zz_push_rd_data_17",[[532,2],[532,41]],[[532,22],[532,41]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_18",[[533,2],[533,41]],[[533,22],[533,41]],["FiberTxStream"],["variable","reg"]],["_zz_push_rd_data_19",[[534,2],[534,41]],[[534,22],[534,41]],["FiberTxStream"],["variable","wire"]],["_zz_push_rd_data_20",[[535,2],[535,41]],[[535,22],[535,41]],["FiberTxStream"],["variable","reg"]],["when_FiberTxStream_l24",[[536,2],[536,44]],[[536,22],[536,44]],["FiberTxStream"],["variable","wire"]],["push_send_length",[[537,2],[537,38]],[[537,22],[537,38]],["FiberTxStream"],["variable","reg"]],["push_rd_addr",[[538,2],[538,34]],[[538,22],[538,34]],["FiberTxStream"],["variable","reg"]],["push_portcnt",[[539,2],[539,34]],[[539,22],[539,34]],["FiberTxStream"],["variable","reg"]],["push_rd_data",[[540,2],[540,34]],[[540,22],[540,34]],["FiberTxStream"],["variable","reg"]],["push_valid",[[541,2],[541,32]],[[541,22],[541,32]],["FiberTxStream"],["variable","reg"]],["push_last",[[542,2],[542,31]],[[542,22],[542,31]],["FiberTxStream"],["variable","reg"]],["push_fsm_wantExit",[[543,2],[543,39]],[[543,22],[543,39]],["FiberTxStream"],["variable","wire"]],["push_fsm_wantStart",[[544,2],[544,40]],[[544,22],[544,40]],["FiberTxStream"],["variable","reg"]],["push_fsm_wantKill",[[545,2],[545,39]],[[545,22],[545,39]],["FiberTxStream"],["variable","wire"]],["when_FiberTxStream_l82",[[546,2],[546,44]],[[546,22],[546,44]],["FiberTxStream"],["variable","wire"]],["when_FiberTxStream_l82_1",[[547,2],[547,46]],[[547,22],[547,46]],["FiberTxStream"],["variable","wire"]],["when_FiberTxStream_l82_2",[[548,2],[548,46]],[[548,22],[548,46]],["FiberTxStream"],["variable","wire"]],["when_FiberTxStream_l82_3",[[549,2],[549,46]],[[549,22],[549,46]],["FiberTxStream"],["variable","wire"]],["when_FiberTxStream_l82_4",[[550,2],[550,46]],[[550,22],[550,46]],["FiberTxStream"],["variable","wire"]],["when_FiberTxStream_l82_5",[[551,2],[551,46]],[[551,22],[551,46]],["FiberTxStream"],["variable","wire"]],["when_FiberTxStream_l82_6",[[552,2],[552,46]],[[552,22],[552,46]],["FiberTxStream"],["variable","wire"]],["push_valid_regNext",[[553,2],[553,40]],[[553,22],[553,40]],["FiberTxStream"],["variable","reg"]],["push_last_regNext",[[554,2],[554,39]],[[554,22],[554,39]],["FiberTxStream"],["variable","reg"]],["push_fsm_stateReg",[[555,2],[555,39]],[[555,22],[555,39]],["FiberTxStream"],["variable","reg"]],["push_fsm_stateNext",[[556,2],[556,40]],[[556,22],[556,40]],["FiberTxStream"],["variable","reg"]],["when_FiberTxStream_l58",[[557,2],[557,44]],[[557,22],[557,44]],["FiberTxStream"],["variable","wire"]],["when_FiberTxStream_l65",[[558,2],[558,44]],[[558,22],[558,44]],["FiberTxStream"],["variable","wire"]],["push_fsm_stateReg_string",[[560,2],[560,37]],[[560,13],[560,37]],["FiberTxStream"],["variable","reg"]],["push_fsm_stateNext_string",[[561,2],[561,38]],[[561,13],[561,38]],["FiberTxStream"],["variable","reg"]],["push_timer",[[572,2],[580,3]],[[572,8],[572,18]],["FiberTxStream"],["instance","Timer"]],["push_fibertxbuffer",[[581,2],[592,3]],[[581,16],[581,34]],["FiberTxStream"],["instance","FiberTxBuffer"]]]]],[["ModusTop_6",[[1050,0],[1060,2]],[[1050,7],[1050,17]],[],["module"]],[[["input_valid",[[1051,2],[1051,33]],[[1051,22],[1051,33]],["ModusTop_6"],["port","input"]],["input_ready",[[1052,2],[1052,33]],[[1052,22],[1052,33]],["ModusTop_6"],["port","output"]],["input_payload",[[1053,2],[1053,35]],[[1053,22],[1053,35]],["ModusTop_6"],["port","input"]],["slaveid",[[1054,2],[1054,29]],[[1054,22],[1054,29]],["ModusTop_6"],["port","input"]],["reads_addr",[[1055,2],[1055,32]],[[1055,22],[1055,32]],["ModusTop_6"],["port","input"]],["reads_dataOut",[[1056,2],[1056,35]],[[1056,22],[1056,35]],["ModusTop_6"],["port","output"]],["reads_en",[[1057,2],[1057,30]],[[1057,22],[1057,30]],["ModusTop_6"],["port","input"]],["clk",[[1058,2],[1058,25]],[[1058,22],[1058,25]],["ModusTop_6"],["port","input"]],["reset",[[1059,2],[1059,27]],[[1059,22],[1059,27]],["ModusTop_6"],["port","input"]],["uartctrl_stream_7_stream_out_ready",[[1062,2],[1062,56]],[[1062,22],[1062,56]],["ModusTop_6"],["variable","reg"]],["uartctrl_stream_7_rxfiforead",[[1063,2],[1063,50]],[[1063,22],[1063,50]],["ModusTop_6"],["variable","reg"]],["_zz_mem_port1",[[1064,2],[1064,35]],[[1064,22],[1064,35]],["ModusTop_6"],["variable","reg"]],["decoderxstream_7_input_ready",[[1065,2],[1065,50]],[[1065,22],[1065,50]],["ModusTop_6"],["variable","wire"]],["decoderxstream_7_output_valid",[[1066,2],[1066,51]],[[1066,22],[1066,51]],["ModusTop_6"],["variable","wire"]],["decoderxstream_7_output_payload",[[1067,2],[1067,53]],[[1067,22],[1067,53]],["ModusTop_6"],["variable","wire"]],["uartctrl_stream_7_stream_in_ready",[[1068,2],[1068,55]],[[1068,22],[1068,55]],["ModusTop_6"],["variable","wire"]],["uartctrl_stream_7_stream_out_valid",[[1069,2],[1069,56]],[[1069,22],[1069,56]],["ModusTop_6"],["variable","wire"]],["uartctrl_stream_7_stream_out_payload",[[1070,2],[1070,58]],[[1070,22],[1070,58]],["ModusTop_6"],["variable","wire"]],["uartctrl_stream_7_uart_txd",[[1071,2],[1071,48]],[[1071,22],[1071,48]],["ModusTop_6"],["variable","wire"]],["uartctrl_stream_7_rxint",[[1072,2],[1072,45]],[[1072,22],[1072,45]],["ModusTop_6"],["variable","wire"]],["uartctrl_stream_7_rxfifooccupancy",[[1073,2],[1073,55]],[[1073,22],[1073,55]],["ModusTop_6"],["variable","wire"]],["mem_addr",[[1074,2],[1074,30]],[[1074,22],[1074,30]],["ModusTop_6"],["variable","reg"]],["when_ModusTop_l40",[[1075,2],[1075,39]],[[1075,22],[1075,39]],["ModusTop_6"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire",[[1076,2],[1076,55]],[[1076,22],[1076,55]],["ModusTop_6"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire_1",[[1077,2],[1077,57]],[[1077,22],[1077,57]],["ModusTop_6"],["variable","wire"]],["mem",[[1078,28],[1078,48]],[[1078,38],[1078,41]],["ModusTop_6"],["variable","reg"]],["decoderxstream_7",[[1095,2],[1105,3]],[[1095,19],[1095,35]],["ModusTop_6"],["instance","DecodeRxStream_6"]],["uartctrl_stream_7",[[1106,2],[1120,3]],[[1106,18],[1106,35]],["ModusTop_6"],["instance","uartctrl_stream"]]]]],[["ModusTop_5",[[1159,0],[1169,2]],[[1159,7],[1159,17]],[],["module"]],[[["input_valid",[[1160,2],[1160,33]],[[1160,22],[1160,33]],["ModusTop_5"],["port","input"]],["input_ready",[[1161,2],[1161,33]],[[1161,22],[1161,33]],["ModusTop_5"],["port","output"]],["input_payload",[[1162,2],[1162,35]],[[1162,22],[1162,35]],["ModusTop_5"],["port","input"]],["slaveid",[[1163,2],[1163,29]],[[1163,22],[1163,29]],["ModusTop_5"],["port","input"]],["reads_addr",[[1164,2],[1164,32]],[[1164,22],[1164,32]],["ModusTop_5"],["port","input"]],["reads_dataOut",[[1165,2],[1165,35]],[[1165,22],[1165,35]],["ModusTop_5"],["port","output"]],["reads_en",[[1166,2],[1166,30]],[[1166,22],[1166,30]],["ModusTop_5"],["port","input"]],["clk",[[1167,2],[1167,25]],[[1167,22],[1167,25]],["ModusTop_5"],["port","input"]],["reset",[[1168,2],[1168,27]],[[1168,22],[1168,27]],["ModusTop_5"],["port","input"]],["uartctrl_stream_7_stream_out_ready",[[1171,2],[1171,56]],[[1171,22],[1171,56]],["ModusTop_5"],["variable","reg"]],["uartctrl_stream_7_rxfiforead",[[1172,2],[1172,50]],[[1172,22],[1172,50]],["ModusTop_5"],["variable","reg"]],["_zz_mem_port1",[[1173,2],[1173,35]],[[1173,22],[1173,35]],["ModusTop_5"],["variable","reg"]],["decoderxstream_7_input_ready",[[1174,2],[1174,50]],[[1174,22],[1174,50]],["ModusTop_5"],["variable","wire"]],["decoderxstream_7_output_valid",[[1175,2],[1175,51]],[[1175,22],[1175,51]],["ModusTop_5"],["variable","wire"]],["decoderxstream_7_output_payload",[[1176,2],[1176,53]],[[1176,22],[1176,53]],["ModusTop_5"],["variable","wire"]],["uartctrl_stream_7_stream_in_ready",[[1177,2],[1177,55]],[[1177,22],[1177,55]],["ModusTop_5"],["variable","wire"]],["uartctrl_stream_7_stream_out_valid",[[1178,2],[1178,56]],[[1178,22],[1178,56]],["ModusTop_5"],["variable","wire"]],["uartctrl_stream_7_stream_out_payload",[[1179,2],[1179,58]],[[1179,22],[1179,58]],["ModusTop_5"],["variable","wire"]],["uartctrl_stream_7_uart_txd",[[1180,2],[1180,48]],[[1180,22],[1180,48]],["ModusTop_5"],["variable","wire"]],["uartctrl_stream_7_rxint",[[1181,2],[1181,45]],[[1181,22],[1181,45]],["ModusTop_5"],["variable","wire"]],["uartctrl_stream_7_rxfifooccupancy",[[1182,2],[1182,55]],[[1182,22],[1182,55]],["ModusTop_5"],["variable","wire"]],["mem_addr",[[1183,2],[1183,30]],[[1183,22],[1183,30]],["ModusTop_5"],["variable","reg"]],["when_ModusTop_l40",[[1184,2],[1184,39]],[[1184,22],[1184,39]],["ModusTop_5"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire",[[1185,2],[1185,55]],[[1185,22],[1185,55]],["ModusTop_5"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire_1",[[1186,2],[1186,57]],[[1186,22],[1186,57]],["ModusTop_5"],["variable","wire"]],["mem",[[1187,28],[1187,48]],[[1187,38],[1187,41]],["ModusTop_5"],["variable","reg"]],["decoderxstream_7",[[1204,2],[1214,3]],[[1204,19],[1204,35]],["ModusTop_5"],["instance","DecodeRxStream_5"]],["uartctrl_stream_7",[[1215,2],[1229,3]],[[1215,18],[1215,35]],["ModusTop_5"],["instance","uartctrl_stream"]]]]],[["ModusTop_4",[[1268,0],[1278,2]],[[1268,7],[1268,17]],[],["module"]],[[["input_valid",[[1269,2],[1269,33]],[[1269,22],[1269,33]],["ModusTop_4"],["port","input"]],["input_ready",[[1270,2],[1270,33]],[[1270,22],[1270,33]],["ModusTop_4"],["port","output"]],["input_payload",[[1271,2],[1271,35]],[[1271,22],[1271,35]],["ModusTop_4"],["port","input"]],["slaveid",[[1272,2],[1272,29]],[[1272,22],[1272,29]],["ModusTop_4"],["port","input"]],["reads_addr",[[1273,2],[1273,32]],[[1273,22],[1273,32]],["ModusTop_4"],["port","input"]],["reads_dataOut",[[1274,2],[1274,35]],[[1274,22],[1274,35]],["ModusTop_4"],["port","output"]],["reads_en",[[1275,2],[1275,30]],[[1275,22],[1275,30]],["ModusTop_4"],["port","input"]],["clk",[[1276,2],[1276,25]],[[1276,22],[1276,25]],["ModusTop_4"],["port","input"]],["reset",[[1277,2],[1277,27]],[[1277,22],[1277,27]],["ModusTop_4"],["port","input"]],["uartctrl_stream_7_stream_out_ready",[[1280,2],[1280,56]],[[1280,22],[1280,56]],["ModusTop_4"],["variable","reg"]],["uartctrl_stream_7_rxfiforead",[[1281,2],[1281,50]],[[1281,22],[1281,50]],["ModusTop_4"],["variable","reg"]],["_zz_mem_port1",[[1282,2],[1282,35]],[[1282,22],[1282,35]],["ModusTop_4"],["variable","reg"]],["decoderxstream_7_input_ready",[[1283,2],[1283,50]],[[1283,22],[1283,50]],["ModusTop_4"],["variable","wire"]],["decoderxstream_7_output_valid",[[1284,2],[1284,51]],[[1284,22],[1284,51]],["ModusTop_4"],["variable","wire"]],["decoderxstream_7_output_payload",[[1285,2],[1285,53]],[[1285,22],[1285,53]],["ModusTop_4"],["variable","wire"]],["uartctrl_stream_7_stream_in_ready",[[1286,2],[1286,55]],[[1286,22],[1286,55]],["ModusTop_4"],["variable","wire"]],["uartctrl_stream_7_stream_out_valid",[[1287,2],[1287,56]],[[1287,22],[1287,56]],["ModusTop_4"],["variable","wire"]],["uartctrl_stream_7_stream_out_payload",[[1288,2],[1288,58]],[[1288,22],[1288,58]],["ModusTop_4"],["variable","wire"]],["uartctrl_stream_7_uart_txd",[[1289,2],[1289,48]],[[1289,22],[1289,48]],["ModusTop_4"],["variable","wire"]],["uartctrl_stream_7_rxint",[[1290,2],[1290,45]],[[1290,22],[1290,45]],["ModusTop_4"],["variable","wire"]],["uartctrl_stream_7_rxfifooccupancy",[[1291,2],[1291,55]],[[1291,22],[1291,55]],["ModusTop_4"],["variable","wire"]],["mem_addr",[[1292,2],[1292,30]],[[1292,22],[1292,30]],["ModusTop_4"],["variable","reg"]],["when_ModusTop_l40",[[1293,2],[1293,39]],[[1293,22],[1293,39]],["ModusTop_4"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire",[[1294,2],[1294,55]],[[1294,22],[1294,55]],["ModusTop_4"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire_1",[[1295,2],[1295,57]],[[1295,22],[1295,57]],["ModusTop_4"],["variable","wire"]],["mem",[[1296,28],[1296,48]],[[1296,38],[1296,41]],["ModusTop_4"],["variable","reg"]],["decoderxstream_7",[[1313,2],[1323,3]],[[1313,19],[1313,35]],["ModusTop_4"],["instance","DecodeRxStream_4"]],["uartctrl_stream_7",[[1324,2],[1338,3]],[[1324,18],[1324,35]],["ModusTop_4"],["instance","uartctrl_stream"]]]]],[["ModusTop_3",[[1377,0],[1387,2]],[[1377,7],[1377,17]],[],["module"]],[[["input_valid",[[1378,2],[1378,33]],[[1378,22],[1378,33]],["ModusTop_3"],["port","input"]],["input_ready",[[1379,2],[1379,33]],[[1379,22],[1379,33]],["ModusTop_3"],["port","output"]],["input_payload",[[1380,2],[1380,35]],[[1380,22],[1380,35]],["ModusTop_3"],["port","input"]],["slaveid",[[1381,2],[1381,29]],[[1381,22],[1381,29]],["ModusTop_3"],["port","input"]],["reads_addr",[[1382,2],[1382,32]],[[1382,22],[1382,32]],["ModusTop_3"],["port","input"]],["reads_dataOut",[[1383,2],[1383,35]],[[1383,22],[1383,35]],["ModusTop_3"],["port","output"]],["reads_en",[[1384,2],[1384,30]],[[1384,22],[1384,30]],["ModusTop_3"],["port","input"]],["clk",[[1385,2],[1385,25]],[[1385,22],[1385,25]],["ModusTop_3"],["port","input"]],["reset",[[1386,2],[1386,27]],[[1386,22],[1386,27]],["ModusTop_3"],["port","input"]],["uartctrl_stream_7_stream_out_ready",[[1389,2],[1389,56]],[[1389,22],[1389,56]],["ModusTop_3"],["variable","reg"]],["uartctrl_stream_7_rxfiforead",[[1390,2],[1390,50]],[[1390,22],[1390,50]],["ModusTop_3"],["variable","reg"]],["_zz_mem_port1",[[1391,2],[1391,35]],[[1391,22],[1391,35]],["ModusTop_3"],["variable","reg"]],["decoderxstream_7_input_ready",[[1392,2],[1392,50]],[[1392,22],[1392,50]],["ModusTop_3"],["variable","wire"]],["decoderxstream_7_output_valid",[[1393,2],[1393,51]],[[1393,22],[1393,51]],["ModusTop_3"],["variable","wire"]],["decoderxstream_7_output_payload",[[1394,2],[1394,53]],[[1394,22],[1394,53]],["ModusTop_3"],["variable","wire"]],["uartctrl_stream_7_stream_in_ready",[[1395,2],[1395,55]],[[1395,22],[1395,55]],["ModusTop_3"],["variable","wire"]],["uartctrl_stream_7_stream_out_valid",[[1396,2],[1396,56]],[[1396,22],[1396,56]],["ModusTop_3"],["variable","wire"]],["uartctrl_stream_7_stream_out_payload",[[1397,2],[1397,58]],[[1397,22],[1397,58]],["ModusTop_3"],["variable","wire"]],["uartctrl_stream_7_uart_txd",[[1398,2],[1398,48]],[[1398,22],[1398,48]],["ModusTop_3"],["variable","wire"]],["uartctrl_stream_7_rxint",[[1399,2],[1399,45]],[[1399,22],[1399,45]],["ModusTop_3"],["variable","wire"]],["uartctrl_stream_7_rxfifooccupancy",[[1400,2],[1400,55]],[[1400,22],[1400,55]],["ModusTop_3"],["variable","wire"]],["mem_addr",[[1401,2],[1401,30]],[[1401,22],[1401,30]],["ModusTop_3"],["variable","reg"]],["when_ModusTop_l40",[[1402,2],[1402,39]],[[1402,22],[1402,39]],["ModusTop_3"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire",[[1403,2],[1403,55]],[[1403,22],[1403,55]],["ModusTop_3"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire_1",[[1404,2],[1404,57]],[[1404,22],[1404,57]],["ModusTop_3"],["variable","wire"]],["mem",[[1405,28],[1405,48]],[[1405,38],[1405,41]],["ModusTop_3"],["variable","reg"]],["decoderxstream_7",[[1422,2],[1432,3]],[[1422,19],[1422,35]],["ModusTop_3"],["instance","DecodeRxStream_3"]],["uartctrl_stream_7",[[1433,2],[1447,3]],[[1433,18],[1433,35]],["ModusTop_3"],["instance","uartctrl_stream"]]]]],[["ModusTop_2",[[1486,0],[1496,2]],[[1486,7],[1486,17]],[],["module"]],[[["input_valid",[[1487,2],[1487,33]],[[1487,22],[1487,33]],["ModusTop_2"],["port","input"]],["input_ready",[[1488,2],[1488,33]],[[1488,22],[1488,33]],["ModusTop_2"],["port","output"]],["input_payload",[[1489,2],[1489,35]],[[1489,22],[1489,35]],["ModusTop_2"],["port","input"]],["slaveid",[[1490,2],[1490,29]],[[1490,22],[1490,29]],["ModusTop_2"],["port","input"]],["reads_addr",[[1491,2],[1491,32]],[[1491,22],[1491,32]],["ModusTop_2"],["port","input"]],["reads_dataOut",[[1492,2],[1492,35]],[[1492,22],[1492,35]],["ModusTop_2"],["port","output"]],["reads_en",[[1493,2],[1493,30]],[[1493,22],[1493,30]],["ModusTop_2"],["port","input"]],["clk",[[1494,2],[1494,25]],[[1494,22],[1494,25]],["ModusTop_2"],["port","input"]],["reset",[[1495,2],[1495,27]],[[1495,22],[1495,27]],["ModusTop_2"],["port","input"]],["uartctrl_stream_7_stream_out_ready",[[1498,2],[1498,56]],[[1498,22],[1498,56]],["ModusTop_2"],["variable","reg"]],["uartctrl_stream_7_rxfiforead",[[1499,2],[1499,50]],[[1499,22],[1499,50]],["ModusTop_2"],["variable","reg"]],["_zz_mem_port1",[[1500,2],[1500,35]],[[1500,22],[1500,35]],["ModusTop_2"],["variable","reg"]],["decoderxstream_7_input_ready",[[1501,2],[1501,50]],[[1501,22],[1501,50]],["ModusTop_2"],["variable","wire"]],["decoderxstream_7_output_valid",[[1502,2],[1502,51]],[[1502,22],[1502,51]],["ModusTop_2"],["variable","wire"]],["decoderxstream_7_output_payload",[[1503,2],[1503,53]],[[1503,22],[1503,53]],["ModusTop_2"],["variable","wire"]],["uartctrl_stream_7_stream_in_ready",[[1504,2],[1504,55]],[[1504,22],[1504,55]],["ModusTop_2"],["variable","wire"]],["uartctrl_stream_7_stream_out_valid",[[1505,2],[1505,56]],[[1505,22],[1505,56]],["ModusTop_2"],["variable","wire"]],["uartctrl_stream_7_stream_out_payload",[[1506,2],[1506,58]],[[1506,22],[1506,58]],["ModusTop_2"],["variable","wire"]],["uartctrl_stream_7_uart_txd",[[1507,2],[1507,48]],[[1507,22],[1507,48]],["ModusTop_2"],["variable","wire"]],["uartctrl_stream_7_rxint",[[1508,2],[1508,45]],[[1508,22],[1508,45]],["ModusTop_2"],["variable","wire"]],["uartctrl_stream_7_rxfifooccupancy",[[1509,2],[1509,55]],[[1509,22],[1509,55]],["ModusTop_2"],["variable","wire"]],["mem_addr",[[1510,2],[1510,30]],[[1510,22],[1510,30]],["ModusTop_2"],["variable","reg"]],["when_ModusTop_l40",[[1511,2],[1511,39]],[[1511,22],[1511,39]],["ModusTop_2"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire",[[1512,2],[1512,55]],[[1512,22],[1512,55]],["ModusTop_2"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire_1",[[1513,2],[1513,57]],[[1513,22],[1513,57]],["ModusTop_2"],["variable","wire"]],["mem",[[1514,28],[1514,48]],[[1514,38],[1514,41]],["ModusTop_2"],["variable","reg"]],["decoderxstream_7",[[1531,2],[1541,3]],[[1531,19],[1531,35]],["ModusTop_2"],["instance","DecodeRxStream_2"]],["uartctrl_stream_7",[[1542,2],[1556,3]],[[1542,18],[1542,35]],["ModusTop_2"],["instance","uartctrl_stream"]]]]],[["ModusTop_1",[[1595,0],[1605,2]],[[1595,7],[1595,17]],[],["module"]],[[["input_valid",[[1596,2],[1596,33]],[[1596,22],[1596,33]],["ModusTop_1"],["port","input"]],["input_ready",[[1597,2],[1597,33]],[[1597,22],[1597,33]],["ModusTop_1"],["port","output"]],["input_payload",[[1598,2],[1598,35]],[[1598,22],[1598,35]],["ModusTop_1"],["port","input"]],["slaveid",[[1599,2],[1599,29]],[[1599,22],[1599,29]],["ModusTop_1"],["port","input"]],["reads_addr",[[1600,2],[1600,32]],[[1600,22],[1600,32]],["ModusTop_1"],["port","input"]],["reads_dataOut",[[1601,2],[1601,35]],[[1601,22],[1601,35]],["ModusTop_1"],["port","output"]],["reads_en",[[1602,2],[1602,30]],[[1602,22],[1602,30]],["ModusTop_1"],["port","input"]],["clk",[[1603,2],[1603,25]],[[1603,22],[1603,25]],["ModusTop_1"],["port","input"]],["reset",[[1604,2],[1604,27]],[[1604,22],[1604,27]],["ModusTop_1"],["port","input"]],["uartctrl_stream_7_stream_out_ready",[[1607,2],[1607,56]],[[1607,22],[1607,56]],["ModusTop_1"],["variable","reg"]],["uartctrl_stream_7_rxfiforead",[[1608,2],[1608,50]],[[1608,22],[1608,50]],["ModusTop_1"],["variable","reg"]],["_zz_mem_port1",[[1609,2],[1609,35]],[[1609,22],[1609,35]],["ModusTop_1"],["variable","reg"]],["decoderxstream_7_input_ready",[[1610,2],[1610,50]],[[1610,22],[1610,50]],["ModusTop_1"],["variable","wire"]],["decoderxstream_7_output_valid",[[1611,2],[1611,51]],[[1611,22],[1611,51]],["ModusTop_1"],["variable","wire"]],["decoderxstream_7_output_payload",[[1612,2],[1612,53]],[[1612,22],[1612,53]],["ModusTop_1"],["variable","wire"]],["uartctrl_stream_7_stream_in_ready",[[1613,2],[1613,55]],[[1613,22],[1613,55]],["ModusTop_1"],["variable","wire"]],["uartctrl_stream_7_stream_out_valid",[[1614,2],[1614,56]],[[1614,22],[1614,56]],["ModusTop_1"],["variable","wire"]],["uartctrl_stream_7_stream_out_payload",[[1615,2],[1615,58]],[[1615,22],[1615,58]],["ModusTop_1"],["variable","wire"]],["uartctrl_stream_7_uart_txd",[[1616,2],[1616,48]],[[1616,22],[1616,48]],["ModusTop_1"],["variable","wire"]],["uartctrl_stream_7_rxint",[[1617,2],[1617,45]],[[1617,22],[1617,45]],["ModusTop_1"],["variable","wire"]],["uartctrl_stream_7_rxfifooccupancy",[[1618,2],[1618,55]],[[1618,22],[1618,55]],["ModusTop_1"],["variable","wire"]],["mem_addr",[[1619,2],[1619,30]],[[1619,22],[1619,30]],["ModusTop_1"],["variable","reg"]],["when_ModusTop_l40",[[1620,2],[1620,39]],[[1620,22],[1620,39]],["ModusTop_1"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire",[[1621,2],[1621,55]],[[1621,22],[1621,55]],["ModusTop_1"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire_1",[[1622,2],[1622,57]],[[1622,22],[1622,57]],["ModusTop_1"],["variable","wire"]],["mem",[[1623,28],[1623,48]],[[1623,38],[1623,41]],["ModusTop_1"],["variable","reg"]],["decoderxstream_7",[[1640,2],[1650,3]],[[1640,19],[1640,35]],["ModusTop_1"],["instance","DecodeRxStream_1"]],["uartctrl_stream_7",[[1651,2],[1665,3]],[[1651,18],[1651,35]],["ModusTop_1"],["instance","uartctrl_stream"]]]]],[["ModusTop",[[1704,0],[1714,2]],[[1704,7],[1704,15]],[],["module"]],[[["input_valid",[[1705,2],[1705,33]],[[1705,22],[1705,33]],["ModusTop"],["port","input"]],["input_ready",[[1706,2],[1706,33]],[[1706,22],[1706,33]],["ModusTop"],["port","output"]],["input_payload",[[1707,2],[1707,35]],[[1707,22],[1707,35]],["ModusTop"],["port","input"]],["slaveid",[[1708,2],[1708,29]],[[1708,22],[1708,29]],["ModusTop"],["port","input"]],["reads_addr",[[1709,2],[1709,32]],[[1709,22],[1709,32]],["ModusTop"],["port","input"]],["reads_dataOut",[[1710,2],[1710,35]],[[1710,22],[1710,35]],["ModusTop"],["port","output"]],["reads_en",[[1711,2],[1711,30]],[[1711,22],[1711,30]],["ModusTop"],["port","input"]],["clk",[[1712,2],[1712,25]],[[1712,22],[1712,25]],["ModusTop"],["port","input"]],["reset",[[1713,2],[1713,27]],[[1713,22],[1713,27]],["ModusTop"],["port","input"]],["uartctrl_stream_7_stream_out_ready",[[1716,2],[1716,56]],[[1716,22],[1716,56]],["ModusTop"],["variable","reg"]],["uartctrl_stream_7_rxfiforead",[[1717,2],[1717,50]],[[1717,22],[1717,50]],["ModusTop"],["variable","reg"]],["_zz_mem_port1",[[1718,2],[1718,35]],[[1718,22],[1718,35]],["ModusTop"],["variable","reg"]],["decoderxstream_7_input_ready",[[1719,2],[1719,50]],[[1719,22],[1719,50]],["ModusTop"],["variable","wire"]],["decoderxstream_7_output_valid",[[1720,2],[1720,51]],[[1720,22],[1720,51]],["ModusTop"],["variable","wire"]],["decoderxstream_7_output_payload",[[1721,2],[1721,53]],[[1721,22],[1721,53]],["ModusTop"],["variable","wire"]],["uartctrl_stream_7_stream_in_ready",[[1722,2],[1722,55]],[[1722,22],[1722,55]],["ModusTop"],["variable","wire"]],["uartctrl_stream_7_stream_out_valid",[[1723,2],[1723,56]],[[1723,22],[1723,56]],["ModusTop"],["variable","wire"]],["uartctrl_stream_7_stream_out_payload",[[1724,2],[1724,58]],[[1724,22],[1724,58]],["ModusTop"],["variable","wire"]],["uartctrl_stream_7_uart_txd",[[1725,2],[1725,48]],[[1725,22],[1725,48]],["ModusTop"],["variable","wire"]],["uartctrl_stream_7_rxint",[[1726,2],[1726,45]],[[1726,22],[1726,45]],["ModusTop"],["variable","wire"]],["uartctrl_stream_7_rxfifooccupancy",[[1727,2],[1727,55]],[[1727,22],[1727,55]],["ModusTop"],["variable","wire"]],["mem_addr",[[1728,2],[1728,30]],[[1728,22],[1728,30]],["ModusTop"],["variable","reg"]],["when_ModusTop_l40",[[1729,2],[1729,39]],[[1729,22],[1729,39]],["ModusTop"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire",[[1730,2],[1730,55]],[[1730,22],[1730,55]],["ModusTop"],["variable","wire"]],["uartctrl_stream_7_stream_out_fire_1",[[1731,2],[1731,57]],[[1731,22],[1731,57]],["ModusTop"],["variable","wire"]],["mem",[[1732,28],[1732,48]],[[1732,38],[1732,41]],["ModusTop"],["variable","reg"]],["decoderxstream_7",[[1749,2],[1759,3]],[[1749,17],[1749,33]],["ModusTop"],["instance","DecodeRxStream"]],["uartctrl_stream_7",[[1760,2],[1774,3]],[[1760,18],[1760,35]],["ModusTop"],["instance","uartctrl_stream"]]]]],[["FiberRxStream",[[1813,0],[1841,2]],[[1813,7],[1813,20]],[],["module"]],[[["input_valid",[[1814,2],[1814,33]],[[1814,22],[1814,33]],["FiberRxStream"],["port","input"]],["input_ready",[[1815,2],[1815,33]],[[1815,22],[1815,33]],["FiberRxStream"],["port","output"]],["input_payload_last",[[1816,2],[1816,40]],[[1816,22],[1816,40]],["FiberRxStream"],["port","input"]],["input_payload_fragment",[[1817,2],[1817,44]],[[1817,22],[1817,44]],["FiberRxStream"],["port","input"]],["output_0_valid",[[1818,2],[1818,36]],[[1818,22],[1818,36]],["FiberRxStream"],["port","output"]],["output_0_ready",[[1819,2],[1819,36]],[[1819,22],[1819,36]],["FiberRxStream"],["port","input"]],["output_0_payload",[[1820,2],[1820,38]],[[1820,22],[1820,38]],["FiberRxStream"],["port","output"]],["output_1_valid",[[1821,2],[1821,36]],[[1821,22],[1821,36]],["FiberRxStream"],["port","output"]],["output_1_ready",[[1822,2],[1822,36]],[[1822,22],[1822,36]],["FiberRxStream"],["port","input"]],["output_1_payload",[[1823,2],[1823,38]],[[1823,22],[1823,38]],["FiberRxStream"],["port","output"]],["output_2_valid",[[1824,2],[1824,36]],[[1824,22],[1824,36]],["FiberRxStream"],["port","output"]],["output_2_ready",[[1825,2],[1825,36]],[[1825,22],[1825,36]],["FiberRxStream"],["port","input"]],["output_2_payload",[[1826,2],[1826,38]],[[1826,22],[1826,38]],["FiberRxStream"],["port","output"]],["output_3_valid",[[1827,2],[1827,36]],[[1827,22],[1827,36]],["FiberRxStream"],["port","output"]],["output_3_ready",[[1828,2],[1828,36]],[[1828,22],[1828,36]],["FiberRxStream"],["port","input"]],["output_3_payload",[[1829,2],[1829,38]],[[1829,22],[1829,38]],["FiberRxStream"],["port","output"]],["output_4_valid",[[1830,2],[1830,36]],[[1830,22],[1830,36]],["FiberRxStream"],["port","output"]],["output_4_ready",[[1831,2],[1831,36]],[[1831,22],[1831,36]],["FiberRxStream"],["port","input"]],["output_4_payload",[[1832,2],[1832,38]],[[1832,22],[1832,38]],["FiberRxStream"],["port","output"]],["output_5_valid",[[1833,2],[1833,36]],[[1833,22],[1833,36]],["FiberRxStream"],["port","output"]],["output_5_ready",[[1834,2],[1834,36]],[[1834,22],[1834,36]],["FiberRxStream"],["port","input"]],["output_5_payload",[[1835,2],[1835,38]],[[1835,22],[1835,38]],["FiberRxStream"],["port","output"]],["output_6_valid",[[1836,2],[1836,36]],[[1836,22],[1836,36]],["FiberRxStream"],["port","output"]],["output_6_ready",[[1837,2],[1837,36]],[[1837,22],[1837,36]],["FiberRxStream"],["port","input"]],["output_6_payload",[[1838,2],[1838,38]],[[1838,22],[1838,38]],["FiberRxStream"],["port","output"]],["clk",[[1839,2],[1839,25]],[[1839,22],[1839,25]],["FiberRxStream"],["port","input"]],["reset",[[1840,2],[1840,27]],[[1840,22],[1840,27]],["FiberRxStream"],["port","input"]],["fsm_enumDef_BOOT",[[1842,2],[1842,37]],[[1842,13],[1842,29]],["FiberRxStream"],["localparam"]],["fsm_enumDef_IDLE",[[1843,2],[1843,37]],[[1843,13],[1843,29]],["FiberRxStream"],["localparam"]],["fsm_enumDef_DATA_RECIEVE",[[1844,2],[1844,45]],[[1844,13],[1844,37]],["FiberRxStream"],["localparam"]],["rec_cnt",[[1846,2],[1846,29]],[[1846,22],[1846,29]],["FiberRxStream"],["variable","reg"]],["fsm_wantExit",[[1847,2],[1847,34]],[[1847,22],[1847,34]],["FiberRxStream"],["variable","wire"]],["fsm_wantStart",[[1848,2],[1848,35]],[[1848,22],[1848,35]],["FiberRxStream"],["variable","reg"]],["fsm_wantKill",[[1849,2],[1849,34]],[[1849,22],[1849,34]],["FiberRxStream"],["variable","wire"]],["fsm_stateReg",[[1850,2],[1850,34]],[[1850,22],[1850,34]],["FiberRxStream"],["variable","reg"]],["fsm_stateNext",[[1851,2],[1851,35]],[[1851,22],[1851,35]],["FiberRxStream"],["variable","reg"]],["input_fire",[[1852,2],[1852,32]],[[1852,22],[1852,32]],["FiberRxStream"],["variable","wire"]],["input_fire_1",[[1853,2],[1853,34]],[[1853,22],[1853,34]],["FiberRxStream"],["variable","wire"]],["fsm_stateReg_string",[[1855,2],[1855,32]],[[1855,13],[1855,32]],["FiberRxStream"],["variable","reg"]],["fsm_stateNext_string",[[1856,2],[1856,33]],[[1856,13],[1856,33]],["FiberRxStream"],["variable","reg"]]]]],[["FiberRxBuffer",[[1965,0],[1976,2]],[[1965,7],[1965,20]],[],["module"]],[[["push_stream_valid",[[1966,2],[1966,39]],[[1966,22],[1966,39]],["FiberRxBuffer"],["port","input"]],["push_stream_ready",[[1967,2],[1967,39]],[[1967,22],[1967,39]],["FiberRxBuffer"],["port","output"]],["push_stream_payload_last",[[1968,2],[1968,46]],[[1968,22],[1968,46]],["FiberRxBuffer"],["port","input"]],["push_stream_payload_fragment",[[1969,2],[1969,50]],[[1969,22],[1969,50]],["FiberRxBuffer"],["port","input"]],["pop_stream_valid",[[1970,2],[1970,38]],[[1970,22],[1970,38]],["FiberRxBuffer"],["port","reg"]],["pop_stream_ready",[[1971,2],[1971,38]],[[1971,22],[1971,38]],["FiberRxBuffer"],["port","input"]],["pop_stream_payload_last",[[1972,2],[1972,45]],[[1972,22],[1972,45]],["FiberRxBuffer"],["port","reg"]],["pop_stream_payload_fragment",[[1973,2],[1973,49]],[[1973,22],[1973,49]],["FiberRxBuffer"],["port","output"]],["clk",[[1974,2],[1974,25]],[[1974,22],[1974,25]],["FiberRxBuffer"],["port","input"]],["reset",[[1975,2],[1975,27]],[[1975,22],[1975,27]],["FiberRxBuffer"],["port","input"]],["pop_State_START",[[1977,2],[1977,36]],[[1977,13],[1977,28]],["FiberRxBuffer"],["localparam"]],["pop_State_WAIT_1",[[1978,2],[1978,37]],[[1978,13],[1978,29]],["FiberRxBuffer"],["localparam"]],["pop_State_DATA",[[1979,2],[1979,35]],[[1979,13],[1979,27]],["FiberRxBuffer"],["localparam"]],["fifo_io_push_ready",[[1981,2],[1981,40]],[[1981,22],[1981,40]],["FiberRxBuffer"],["variable","wire"]],["fifo_io_pop_valid",[[1982,2],[1982,39]],[[1982,22],[1982,39]],["FiberRxBuffer"],["variable","wire"]],["fifo_io_pop_payload",[[1983,2],[1983,41]],[[1983,22],[1983,41]],["FiberRxBuffer"],["variable","wire"]],["fifo_io_pushOccupancy",[[1984,2],[1984,43]],[[1984,22],[1984,43]],["FiberRxBuffer"],["variable","wire"]],["fifo_io_popOccupancy",[[1985,2],[1985,42]],[[1985,22],[1985,42]],["FiberRxBuffer"],["variable","wire"]],["_zz_pop_stream_payload_fragment",[[1986,2],[1986,53]],[[1986,22],[1986,53]],["FiberRxBuffer"],["variable","reg"]],["pop_state_2",[[1987,2],[1987,33]],[[1987,22],[1987,33]],["FiberRxBuffer"],["variable","reg"]],["pop_spliter",[[1988,2],[1988,33]],[[1988,22],[1988,33]],["FiberRxBuffer"],["variable","reg"]],["pop_fifo_pop_ready",[[1989,2],[1989,40]],[[1989,22],[1989,40]],["FiberRxBuffer"],["variable","reg"]],["pop_fif_payload_temp",[[1990,2],[1990,42]],[[1990,22],[1990,42]],["FiberRxBuffer"],["variable","reg"]],["when_FiberRxBuffer_l50",[[1991,2],[1991,44]],[[1991,22],[1991,44]],["FiberRxBuffer"],["variable","wire"]],["when_FiberRxBuffer_l60",[[1992,2],[1992,44]],[[1992,22],[1992,44]],["FiberRxBuffer"],["variable","wire"]],["when_FiberRxBuffer_l66",[[1993,2],[1993,44]],[[1993,22],[1993,44]],["FiberRxBuffer"],["variable","wire"]],["pop_state_2_string",[[1995,2],[1995,31]],[[1995,13],[1995,31]],["FiberRxBuffer"],["variable","reg"]],["fifo",[[1999,2],[2010,3]],[[1999,15],[1999,19]],["FiberRxBuffer"],["instance","StreamFifoCC"]]]]],[["FiberRxPreamble",[[2131,0],[2143,2]],[[2131,7],[2131,22]],[],["module"]],[[["input_valid",[[2132,2],[2132,33]],[[2132,22],[2132,33]],["FiberRxPreamble"],["port","input"]],["input_ready",[[2133,2],[2133,33]],[[2133,22],[2133,33]],["FiberRxPreamble"],["port","output"]],["input_payload_last",[[2134,2],[2134,40]],[[2134,22],[2134,40]],["FiberRxPreamble"],["port","input"]],["input_payload_fragment",[[2135,2],[2135,44]],[[2135,22],[2135,44]],["FiberRxPreamble"],["port","input"]],["slave_id",[[2136,2],[2136,30]],[[2136,22],[2136,30]],["FiberRxPreamble"],["port","input"]],["output_valid",[[2137,2],[2137,34]],[[2137,22],[2137,34]],["FiberRxPreamble"],["port","reg"]],["output_ready",[[2138,2],[2138,34]],[[2138,22],[2138,34]],["FiberRxPreamble"],["port","input"]],["output_payload_last",[[2139,2],[2139,41]],[[2139,22],[2139,41]],["FiberRxPreamble"],["port","output"]],["output_payload_fragment",[[2140,2],[2140,45]],[[2140,22],[2140,45]],["FiberRxPreamble"],["port","output"]],["clk",[[2141,2],[2141,25]],[[2141,22],[2141,25]],["FiberRxPreamble"],["port","input"]],["reset",[[2142,2],[2142,27]],[[2142,22],[2142,27]],["FiberRxPreamble"],["port","input"]],["startDelimiter",[[2145,2],[2145,36]],[[2145,22],[2145,36]],["FiberRxPreamble"],["variable","wire"]],["input_fire",[[2146,2],[2146,32]],[[2146,22],[2146,32]],["FiberRxPreamble"],["variable","wire"]],["history_0_valid",[[2147,2],[2147,37]],[[2147,22],[2147,37]],["FiberRxPreamble"],["variable","wire"]],["history_0_ready",[[2148,2],[2148,37]],[[2148,22],[2148,37]],["FiberRxPreamble"],["variable","wire"]],["history_0_payload_last",[[2149,2],[2149,44]],[[2149,22],[2149,44]],["FiberRxPreamble"],["variable","wire"]],["history_0_payload_fragment",[[2150,2],[2150,48]],[[2150,22],[2150,48]],["FiberRxPreamble"],["variable","wire"]],["history_1_valid",[[2151,2],[2151,37]],[[2151,22],[2151,37]],["FiberRxPreamble"],["variable","wire"]],["history_1_ready",[[2152,2],[2152,37]],[[2152,22],[2152,37]],["FiberRxPreamble"],["variable","wire"]],["history_1_payload_last",[[2153,2],[2153,44]],[[2153,22],[2153,44]],["FiberRxPreamble"],["variable","wire"]],["history_1_payload_fragment",[[2154,2],[2154,48]],[[2154,22],[2154,48]],["FiberRxPreamble"],["variable","wire"]],["_zz_history_0_valid",[[2155,2],[2155,41]],[[2155,22],[2155,41]],["FiberRxPreamble"],["variable","wire"]],["_zz_history_0_ready",[[2156,2],[2156,41]],[[2156,22],[2156,41]],["FiberRxPreamble"],["variable","wire"]],["_zz_history_0_payload_last",[[2157,2],[2157,48]],[[2157,22],[2157,48]],["FiberRxPreamble"],["variable","wire"]],["_zz_history_0_payload_fragment",[[2158,2],[2158,52]],[[2158,22],[2158,52]],["FiberRxPreamble"],["variable","wire"]],["_zz_history_1_valid",[[2159,2],[2159,41]],[[2159,22],[2159,41]],["FiberRxPreamble"],["variable","reg"]],["_zz_history_1_ready",[[2160,2],[2160,41]],[[2160,22],[2160,41]],["FiberRxPreamble"],["variable","reg"]],["_zz_history_1_payload_last",[[2161,2],[2161,48]],[[2161,22],[2161,48]],["FiberRxPreamble"],["variable","reg"]],["_zz_history_1_payload_fragment",[[2162,2],[2162,52]],[[2162,22],[2162,52]],["FiberRxPreamble"],["variable","reg"]],["historyDataCat",[[2163,2],[2163,36]],[[2163,22],[2163,36]],["FiberRxPreamble"],["variable","wire"]],["hit",[[2164,2],[2164,25]],[[2164,22],[2164,25]],["FiberRxPreamble"],["variable","wire"]],["inFrame",[[2165,2],[2165,29]],[[2165,22],[2165,29]],["FiberRxPreamble"],["variable","reg"]],["when_FiberRxPreamble_l26",[[2166,2],[2166,46]],[[2166,22],[2166,46]],["FiberRxPreamble"],["variable","wire"]],["when_FiberRxPreamble_l33",[[2167,2],[2167,46]],[[2167,22],[2167,46]],["FiberRxPreamble"],["variable","wire"]]]]],[["FiberTxBuffer",[[2229,0],[2240,2]],[[2229,7],[2229,20]],[],["module"]],[[["io_push_stream_valid",[[2230,2],[2230,42]],[[2230,22],[2230,42]],["FiberTxBuffer"],["port","input"]],["io_push_stream_ready",[[2231,2],[2231,42]],[[2231,22],[2231,42]],["FiberTxBuffer"],["port","output"]],["io_push_stream_payload_last",[[2232,2],[2232,49]],[[2232,22],[2232,49]],["FiberTxBuffer"],["port","input"]],["io_push_stream_payload_fragment",[[2233,2],[2233,53]],[[2233,22],[2233,53]],["FiberTxBuffer"],["port","input"]],["io_pop_stream_valid",[[2234,2],[2234,41]],[[2234,22],[2234,41]],["FiberTxBuffer"],["port","output"]],["io_pop_stream_ready",[[2235,2],[2235,41]],[[2235,22],[2235,41]],["FiberTxBuffer"],["port","input"]],["io_pop_stream_payload",[[2236,2],[2236,43]],[[2236,22],[2236,43]],["FiberTxBuffer"],["port","output"]],["io_pop_last",[[2237,2],[2237,33]],[[2237,22],[2237,33]],["FiberTxBuffer"],["port","output"]],["clk",[[2238,2],[2238,25]],[[2238,22],[2238,25]],["FiberTxBuffer"],["port","input"]],["reset",[[2239,2],[2239,27]],[[2239,22],[2239,27]],["FiberTxBuffer"],["port","input"]],["pop_State_1_START",[[2241,2],[2241,38]],[[2241,13],[2241,30]],["FiberTxBuffer"],["localparam"]],["pop_State_1_DATA",[[2242,2],[2242,37]],[[2242,13],[2242,29]],["FiberTxBuffer"],["localparam"]],["_zz_ram_port1",[[2244,2],[2244,35]],[[2244,22],[2244,35]],["FiberTxBuffer"],["variable","reg"]],["popToPush_io_input_ready",[[2245,2],[2245,46]],[[2245,22],[2245,46]],["FiberTxBuffer"],["variable","wire"]],["popToPush_io_output_valid",[[2246,2],[2246,47]],[[2246,22],[2246,47]],["FiberTxBuffer"],["variable","wire"]],["popToPush_io_output_payload",[[2247,2],[2247,49]],[[2247,22],[2247,49]],["FiberTxBuffer"],["variable","wire"]],["pushToPop_io_input_ready",[[2248,2],[2248,46]],[[2248,22],[2248,46]],["FiberTxBuffer"],["variable","wire"]],["pushToPop_io_output_valid",[[2249,2],[2249,47]],[[2249,22],[2249,47]],["FiberTxBuffer"],["variable","wire"]],["pushToPop_io_output_payload",[[2250,2],[2250,49]],[[2250,22],[2250,49]],["FiberTxBuffer"],["variable","wire"]],["_zz_1",[[2251,2],[2251,27]],[[2251,22],[2251,27]],["FiberTxBuffer"],["variable","reg"]],["push_currentPtr",[[2252,2],[2252,37]],[[2252,22],[2252,37]],["FiberTxBuffer"],["variable","reg"]],["push_popPtr",[[2253,2],[2253,33]],[[2253,22],[2253,33]],["FiberTxBuffer"],["variable","reg"]],["push_length",[[2254,27],[2254,58]],[[2254,47],[2254,58]],["FiberTxBuffer"],["variable","reg"]],["push_buffer",[[2255,2],[2255,33]],[[2255,22],[2255,33]],["FiberTxBuffer"],["variable","reg"]],["push_state",[[2256,2],[2256,32]],[[2256,22],[2256,32]],["FiberTxBuffer"],["variable","reg"]],["push_port_valid",[[2257,2],[2257,37]],[[2257,22],[2257,37]],["FiberTxBuffer"],["variable","reg"]],["push_port_payload_address",[[2258,2],[2258,47]],[[2258,22],[2258,47]],["FiberTxBuffer"],["variable","reg"]],["push_port_payload_data",[[2259,2],[2259,44]],[[2259,22],[2259,44]],["FiberTxBuffer"],["variable","reg"]],["push_drop",[[2260,2],[2260,31]],[[2260,22],[2260,31]],["FiberTxBuffer"],["variable","reg"]],["push_doWrite",[[2261,2],[2261,34]],[[2261,22],[2261,34]],["FiberTxBuffer"],["variable","reg"]],["io_push_stream_fire",[[2262,2],[2262,41]],[[2262,22],[2262,41]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l61",[[2263,2],[2263,44]],[[2263,22],[2263,44]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l61_1",[[2264,2],[2264,46]],[[2264,22],[2264,46]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l61_2",[[2265,2],[2265,46]],[[2265,22],[2265,46]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l64",[[2266,2],[2266,44]],[[2266,22],[2266,44]],["FiberTxBuffer"],["variable","wire"]],["push_full",[[2267,2],[2267,31]],[[2267,22],[2267,31]],["FiberTxBuffer"],["variable","wire"]],["io_push_stream_fire_1",[[2268,2],[2268,43]],[[2268,22],[2268,43]],["FiberTxBuffer"],["variable","wire"]],["push_cleanup",[[2269,27],[2269,59]],[[2269,47],[2269,59]],["FiberTxBuffer"],["variable","reg"]],["push_commit",[[2270,2],[2270,33]],[[2270,22],[2270,33]],["FiberTxBuffer"],["variable","reg"]],["when_FiberTxBuffer_l86",[[2271,2],[2271,44]],[[2271,22],[2271,44]],["FiberTxBuffer"],["variable","wire"]],["pop_currentPtr",[[2272,2],[2272,36]],[[2272,22],[2272,36]],["FiberTxBuffer"],["variable","reg"]],["pop_pushPtr",[[2273,2],[2273,33]],[[2273,22],[2273,33]],["FiberTxBuffer"],["variable","reg"]],["pop_cmd_valid",[[2274,2],[2274,35]],[[2274,22],[2274,35]],["FiberTxBuffer"],["variable","wire"]],["pop_cmd_ready",[[2275,2],[2275,35]],[[2275,22],[2275,35]],["FiberTxBuffer"],["variable","wire"]],["pop_cmd_payload",[[2276,2],[2276,37]],[[2276,22],[2276,37]],["FiberTxBuffer"],["variable","wire"]],["pop_state_2",[[2277,2],[2277,33]],[[2277,22],[2277,33]],["FiberTxBuffer"],["variable","reg"]],["pop_send_number",[[2278,2],[2278,37]],[[2278,22],[2278,37]],["FiberTxBuffer"],["variable","reg"]],["io_push_stream_fire_2",[[2279,2],[2279,43]],[[2279,22],[2279,43]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l109",[[2280,2],[2280,45]],[[2280,22],[2280,45]],["FiberTxBuffer"],["variable","wire"]],["pop_cmd_fire",[[2281,2],[2281,34]],[[2281,22],[2281,34]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l119",[[2282,2],[2282,45]],[[2282,22],[2282,45]],["FiberTxBuffer"],["variable","wire"]],["_zz_io_pop_stream_valid",[[2283,2],[2283,45]],[[2283,22],[2283,45]],["FiberTxBuffer"],["variable","wire"]],["_zz_pop_cmd_ready",[[2284,2],[2284,39]],[[2284,22],[2284,39]],["FiberTxBuffer"],["variable","wire"]],["_zz_io_pop_stream_valid_1",[[2285,2],[2285,47]],[[2285,22],[2285,47]],["FiberTxBuffer"],["variable","reg"]],["pop_state_2_string",[[2287,2],[2287,31]],[[2287,13],[2287,31]],["FiberTxBuffer"],["variable","reg"]],["ram",[[2290,2],[2290,23]],[[2290,13],[2290,16]],["FiberTxBuffer"],["variable","reg"]],["popToPush",[[2304,2],[2313,3]],[[2304,19],[2304,28]],["FiberTxBuffer"],["instance","StreamCCByToggle"]],["pushToPop",[[2314,2],[2323,3]],[[2314,19],[2314,28]],["FiberTxBuffer"],["instance","StreamCCByToggle"]]]]],[["Timer",[[2495,0],[2503,2]],[[2495,7],[2495,12]],[],["module"]],[[["io_tick",[[2496,2],[2496,29]],[[2496,22],[2496,29]],["Timer"],["port","input"]],["io_clear",[[2497,2],[2497,30]],[[2497,22],[2497,30]],["Timer"],["port","input"]],["io_limit",[[2498,2],[2498,30]],[[2498,22],[2498,30]],["Timer"],["port","input"]],["io_full",[[2499,2],[2499,29]],[[2499,22],[2499,29]],["Timer"],["port","output"]],["io_value",[[2500,2],[2500,30]],[[2500,22],[2500,30]],["Timer"],["port","output"]],["clk",[[2501,2],[2501,25]],[[2501,22],[2501,25]],["Timer"],["port","input"]],["reset",[[2502,2],[2502,27]],[[2502,22],[2502,27]],["Timer"],["port","input"]],["_zz_counter",[[2505,2],[2505,33]],[[2505,22],[2505,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[2506,2],[2506,35]],[[2506,22],[2506,35]],["Timer"],["variable","wire"]],["counter",[[2507,2],[2507,29]],[[2507,22],[2507,29]],["Timer"],["variable","reg"]],["limitHit",[[2508,2],[2508,30]],[[2508,22],[2508,30]],["Timer"],["variable","wire"]],["inhibitFull",[[2509,2],[2509,33]],[[2509,22],[2509,33]],["Timer"],["variable","reg"]]]]],[["DecodeRxStream_6",[[2543,0],[2553,2]],[[2543,7],[2543,23]],[],["module"]],[[["input_valid",[[2544,2],[2544,33]],[[2544,22],[2544,33]],["DecodeRxStream_6"],["port","input"]],["input_ready",[[2545,2],[2545,33]],[[2545,22],[2545,33]],["DecodeRxStream_6"],["port","output"]],["input_payload",[[2546,2],[2546,35]],[[2546,22],[2546,35]],["DecodeRxStream_6"],["port","input"]],["output_valid",[[2547,2],[2547,34]],[[2547,22],[2547,34]],["DecodeRxStream_6"],["port","output"]],["output_ready",[[2548,2],[2548,34]],[[2548,22],[2548,34]],["DecodeRxStream_6"],["port","input"]],["output_payload",[[2549,2],[2549,36]],[[2549,22],[2549,36]],["DecodeRxStream_6"],["port","output"]],["slaveid",[[2550,2],[2550,29]],[[2550,22],[2550,29]],["DecodeRxStream_6"],["port","input"]],["clk",[[2551,2],[2551,25]],[[2551,22],[2551,25]],["DecodeRxStream_6"],["port","input"]],["reset",[[2552,2],[2552,27]],[[2552,22],[2552,27]],["DecodeRxStream_6"],["port","input"]],["fsm_enumDef_7_BOOT",[[2554,2],[2554,39]],[[2554,13],[2554,31]],["DecodeRxStream_6"],["localparam"]],["fsm_enumDef_7_SlaveId",[[2555,2],[2555,42]],[[2555,13],[2555,34]],["DecodeRxStream_6"],["localparam"]],["fsm_enumDef_7_FunctionCode",[[2556,2],[2556,47]],[[2556,13],[2556,39]],["DecodeRxStream_6"],["localparam"]],["fsm_enumDef_7_GetAddress",[[2557,2],[2557,45]],[[2557,13],[2557,37]],["DecodeRxStream_6"],["localparam"]],["fsm_enumDef_7_ReadLength_WriteOneData",[[2558,2],[2558,58]],[[2558,13],[2558,50]],["DecodeRxStream_6"],["localparam"]],["fsm_enumDef_7_GetDataLength",[[2559,2],[2559,48]],[[2559,13],[2559,40]],["DecodeRxStream_6"],["localparam"]],["fsm_enumDef_7_WriteMultiData",[[2560,2],[2560,49]],[[2560,13],[2560,41]],["DecodeRxStream_6"],["localparam"]],["fsm_enumDef_7_GetCRC",[[2561,2],[2561,41]],[[2561,13],[2561,33]],["DecodeRxStream_6"],["localparam"]],["fsm_enumDef_7_End_1",[[2562,2],[2562,40]],[[2562,13],[2562,32]],["DecodeRxStream_6"],["localparam"]],["_zz_when_FiberRxStream_l128",[[2564,2],[2564,49]],[[2564,22],[2564,49]],["DecodeRxStream_6"],["variable","wire"]],["rec_cnt",[[2565,2],[2565,29]],[[2565,22],[2565,29]],["DecodeRxStream_6"],["variable","reg"]],["length",[[2566,2],[2566,28]],[[2566,22],[2566,28]],["DecodeRxStream_6"],["variable","reg"]],["valid",[[2567,2],[2567,27]],[[2567,22],[2567,27]],["DecodeRxStream_6"],["variable","reg"]],["functioncode",[[2568,2],[2568,34]],[[2568,22],[2568,34]],["DecodeRxStream_6"],["variable","reg"]],["fsm_wantExit",[[2569,2],[2569,34]],[[2569,22],[2569,34]],["DecodeRxStream_6"],["variable","wire"]],["fsm_wantStart",[[2570,2],[2570,35]],[[2570,22],[2570,35]],["DecodeRxStream_6"],["variable","reg"]],["fsm_wantKill",[[2571,2],[2571,34]],[[2571,22],[2571,34]],["DecodeRxStream_6"],["variable","wire"]],["input_valid_regNext",[[2572,2],[2572,41]],[[2572,22],[2572,41]],["DecodeRxStream_6"],["variable","reg"]],["input_payload_regNext",[[2573,2],[2573,43]],[[2573,22],[2573,43]],["DecodeRxStream_6"],["variable","reg"]],["fsm_stateReg",[[2574,2],[2574,34]],[[2574,22],[2574,34]],["DecodeRxStream_6"],["variable","reg"]],["fsm_stateNext",[[2575,2],[2575,35]],[[2575,22],[2575,35]],["DecodeRxStream_6"],["variable","reg"]],["when_FiberRxStream_l65",[[2576,2],[2576,44]],[[2576,22],[2576,44]],["DecodeRxStream_6"],["variable","wire"]],["when_FiberRxStream_l77",[[2577,2],[2577,44]],[[2577,22],[2577,44]],["DecodeRxStream_6"],["variable","wire"]],["when_FiberRxStream_l90",[[2578,2],[2578,44]],[[2578,22],[2578,44]],["DecodeRxStream_6"],["variable","wire"]],["when_FiberRxStream_l92",[[2579,2],[2579,44]],[[2579,22],[2579,44]],["DecodeRxStream_6"],["variable","wire"]],["when_FiberRxStream_l105",[[2580,2],[2580,45]],[[2580,22],[2580,45]],["DecodeRxStream_6"],["variable","wire"]],["when_FiberRxStream_l116",[[2581,2],[2581,45]],[[2581,22],[2581,45]],["DecodeRxStream_6"],["variable","wire"]],["when_FiberRxStream_l128",[[2582,2],[2582,45]],[[2582,22],[2582,45]],["DecodeRxStream_6"],["variable","wire"]],["when_FiberRxStream_l139",[[2583,2],[2583,45]],[[2583,22],[2583,45]],["DecodeRxStream_6"],["variable","wire"]],["fsm_stateReg_string",[[2585,2],[2585,33]],[[2585,14],[2585,33]],["DecodeRxStream_6"],["variable","reg"]],["fsm_stateNext_string",[[2586,2],[2586,34]],[[2586,14],[2586,34]],["DecodeRxStream_6"],["variable","reg"]]]]],[["DecodeRxStream_5",[[2834,0],[2844,2]],[[2834,7],[2834,23]],[],["module"]],[[["input_valid",[[2835,2],[2835,33]],[[2835,22],[2835,33]],["DecodeRxStream_5"],["port","input"]],["input_ready",[[2836,2],[2836,33]],[[2836,22],[2836,33]],["DecodeRxStream_5"],["port","output"]],["input_payload",[[2837,2],[2837,35]],[[2837,22],[2837,35]],["DecodeRxStream_5"],["port","input"]],["output_valid",[[2838,2],[2838,34]],[[2838,22],[2838,34]],["DecodeRxStream_5"],["port","output"]],["output_ready",[[2839,2],[2839,34]],[[2839,22],[2839,34]],["DecodeRxStream_5"],["port","input"]],["output_payload",[[2840,2],[2840,36]],[[2840,22],[2840,36]],["DecodeRxStream_5"],["port","output"]],["slaveid",[[2841,2],[2841,29]],[[2841,22],[2841,29]],["DecodeRxStream_5"],["port","input"]],["clk",[[2842,2],[2842,25]],[[2842,22],[2842,25]],["DecodeRxStream_5"],["port","input"]],["reset",[[2843,2],[2843,27]],[[2843,22],[2843,27]],["DecodeRxStream_5"],["port","input"]],["fsm_enumDef_6_BOOT",[[2845,2],[2845,39]],[[2845,13],[2845,31]],["DecodeRxStream_5"],["localparam"]],["fsm_enumDef_6_SlaveId",[[2846,2],[2846,42]],[[2846,13],[2846,34]],["DecodeRxStream_5"],["localparam"]],["fsm_enumDef_6_FunctionCode",[[2847,2],[2847,47]],[[2847,13],[2847,39]],["DecodeRxStream_5"],["localparam"]],["fsm_enumDef_6_GetAddress",[[2848,2],[2848,45]],[[2848,13],[2848,37]],["DecodeRxStream_5"],["localparam"]],["fsm_enumDef_6_ReadLength_WriteOneData",[[2849,2],[2849,58]],[[2849,13],[2849,50]],["DecodeRxStream_5"],["localparam"]],["fsm_enumDef_6_GetDataLength",[[2850,2],[2850,48]],[[2850,13],[2850,40]],["DecodeRxStream_5"],["localparam"]],["fsm_enumDef_6_WriteMultiData",[[2851,2],[2851,49]],[[2851,13],[2851,41]],["DecodeRxStream_5"],["localparam"]],["fsm_enumDef_6_GetCRC",[[2852,2],[2852,41]],[[2852,13],[2852,33]],["DecodeRxStream_5"],["localparam"]],["fsm_enumDef_6_End_1",[[2853,2],[2853,40]],[[2853,13],[2853,32]],["DecodeRxStream_5"],["localparam"]],["_zz_when_FiberRxStream_l128",[[2855,2],[2855,49]],[[2855,22],[2855,49]],["DecodeRxStream_5"],["variable","wire"]],["rec_cnt",[[2856,2],[2856,29]],[[2856,22],[2856,29]],["DecodeRxStream_5"],["variable","reg"]],["length",[[2857,2],[2857,28]],[[2857,22],[2857,28]],["DecodeRxStream_5"],["variable","reg"]],["valid",[[2858,2],[2858,27]],[[2858,22],[2858,27]],["DecodeRxStream_5"],["variable","reg"]],["functioncode",[[2859,2],[2859,34]],[[2859,22],[2859,34]],["DecodeRxStream_5"],["variable","reg"]],["fsm_wantExit",[[2860,2],[2860,34]],[[2860,22],[2860,34]],["DecodeRxStream_5"],["variable","wire"]],["fsm_wantStart",[[2861,2],[2861,35]],[[2861,22],[2861,35]],["DecodeRxStream_5"],["variable","reg"]],["fsm_wantKill",[[2862,2],[2862,34]],[[2862,22],[2862,34]],["DecodeRxStream_5"],["variable","wire"]],["input_valid_regNext",[[2863,2],[2863,41]],[[2863,22],[2863,41]],["DecodeRxStream_5"],["variable","reg"]],["input_payload_regNext",[[2864,2],[2864,43]],[[2864,22],[2864,43]],["DecodeRxStream_5"],["variable","reg"]],["fsm_stateReg",[[2865,2],[2865,34]],[[2865,22],[2865,34]],["DecodeRxStream_5"],["variable","reg"]],["fsm_stateNext",[[2866,2],[2866,35]],[[2866,22],[2866,35]],["DecodeRxStream_5"],["variable","reg"]],["when_FiberRxStream_l65",[[2867,2],[2867,44]],[[2867,22],[2867,44]],["DecodeRxStream_5"],["variable","wire"]],["when_FiberRxStream_l77",[[2868,2],[2868,44]],[[2868,22],[2868,44]],["DecodeRxStream_5"],["variable","wire"]],["when_FiberRxStream_l90",[[2869,2],[2869,44]],[[2869,22],[2869,44]],["DecodeRxStream_5"],["variable","wire"]],["when_FiberRxStream_l92",[[2870,2],[2870,44]],[[2870,22],[2870,44]],["DecodeRxStream_5"],["variable","wire"]],["when_FiberRxStream_l105",[[2871,2],[2871,45]],[[2871,22],[2871,45]],["DecodeRxStream_5"],["variable","wire"]],["when_FiberRxStream_l116",[[2872,2],[2872,45]],[[2872,22],[2872,45]],["DecodeRxStream_5"],["variable","wire"]],["when_FiberRxStream_l128",[[2873,2],[2873,45]],[[2873,22],[2873,45]],["DecodeRxStream_5"],["variable","wire"]],["when_FiberRxStream_l139",[[2874,2],[2874,45]],[[2874,22],[2874,45]],["DecodeRxStream_5"],["variable","wire"]],["fsm_stateReg_string",[[2876,2],[2876,33]],[[2876,14],[2876,33]],["DecodeRxStream_5"],["variable","reg"]],["fsm_stateNext_string",[[2877,2],[2877,34]],[[2877,14],[2877,34]],["DecodeRxStream_5"],["variable","reg"]]]]],[["DecodeRxStream_4",[[3125,0],[3135,2]],[[3125,7],[3125,23]],[],["module"]],[[["input_valid",[[3126,2],[3126,33]],[[3126,22],[3126,33]],["DecodeRxStream_4"],["port","input"]],["input_ready",[[3127,2],[3127,33]],[[3127,22],[3127,33]],["DecodeRxStream_4"],["port","output"]],["input_payload",[[3128,2],[3128,35]],[[3128,22],[3128,35]],["DecodeRxStream_4"],["port","input"]],["output_valid",[[3129,2],[3129,34]],[[3129,22],[3129,34]],["DecodeRxStream_4"],["port","output"]],["output_ready",[[3130,2],[3130,34]],[[3130,22],[3130,34]],["DecodeRxStream_4"],["port","input"]],["output_payload",[[3131,2],[3131,36]],[[3131,22],[3131,36]],["DecodeRxStream_4"],["port","output"]],["slaveid",[[3132,2],[3132,29]],[[3132,22],[3132,29]],["DecodeRxStream_4"],["port","input"]],["clk",[[3133,2],[3133,25]],[[3133,22],[3133,25]],["DecodeRxStream_4"],["port","input"]],["reset",[[3134,2],[3134,27]],[[3134,22],[3134,27]],["DecodeRxStream_4"],["port","input"]],["fsm_enumDef_5_BOOT",[[3136,2],[3136,39]],[[3136,13],[3136,31]],["DecodeRxStream_4"],["localparam"]],["fsm_enumDef_5_SlaveId",[[3137,2],[3137,42]],[[3137,13],[3137,34]],["DecodeRxStream_4"],["localparam"]],["fsm_enumDef_5_FunctionCode",[[3138,2],[3138,47]],[[3138,13],[3138,39]],["DecodeRxStream_4"],["localparam"]],["fsm_enumDef_5_GetAddress",[[3139,2],[3139,45]],[[3139,13],[3139,37]],["DecodeRxStream_4"],["localparam"]],["fsm_enumDef_5_ReadLength_WriteOneData",[[3140,2],[3140,58]],[[3140,13],[3140,50]],["DecodeRxStream_4"],["localparam"]],["fsm_enumDef_5_GetDataLength",[[3141,2],[3141,48]],[[3141,13],[3141,40]],["DecodeRxStream_4"],["localparam"]],["fsm_enumDef_5_WriteMultiData",[[3142,2],[3142,49]],[[3142,13],[3142,41]],["DecodeRxStream_4"],["localparam"]],["fsm_enumDef_5_GetCRC",[[3143,2],[3143,41]],[[3143,13],[3143,33]],["DecodeRxStream_4"],["localparam"]],["fsm_enumDef_5_End_1",[[3144,2],[3144,40]],[[3144,13],[3144,32]],["DecodeRxStream_4"],["localparam"]],["_zz_when_FiberRxStream_l128",[[3146,2],[3146,49]],[[3146,22],[3146,49]],["DecodeRxStream_4"],["variable","wire"]],["rec_cnt",[[3147,2],[3147,29]],[[3147,22],[3147,29]],["DecodeRxStream_4"],["variable","reg"]],["length",[[3148,2],[3148,28]],[[3148,22],[3148,28]],["DecodeRxStream_4"],["variable","reg"]],["valid",[[3149,2],[3149,27]],[[3149,22],[3149,27]],["DecodeRxStream_4"],["variable","reg"]],["functioncode",[[3150,2],[3150,34]],[[3150,22],[3150,34]],["DecodeRxStream_4"],["variable","reg"]],["fsm_wantExit",[[3151,2],[3151,34]],[[3151,22],[3151,34]],["DecodeRxStream_4"],["variable","wire"]],["fsm_wantStart",[[3152,2],[3152,35]],[[3152,22],[3152,35]],["DecodeRxStream_4"],["variable","reg"]],["fsm_wantKill",[[3153,2],[3153,34]],[[3153,22],[3153,34]],["DecodeRxStream_4"],["variable","wire"]],["input_valid_regNext",[[3154,2],[3154,41]],[[3154,22],[3154,41]],["DecodeRxStream_4"],["variable","reg"]],["input_payload_regNext",[[3155,2],[3155,43]],[[3155,22],[3155,43]],["DecodeRxStream_4"],["variable","reg"]],["fsm_stateReg",[[3156,2],[3156,34]],[[3156,22],[3156,34]],["DecodeRxStream_4"],["variable","reg"]],["fsm_stateNext",[[3157,2],[3157,35]],[[3157,22],[3157,35]],["DecodeRxStream_4"],["variable","reg"]],["when_FiberRxStream_l65",[[3158,2],[3158,44]],[[3158,22],[3158,44]],["DecodeRxStream_4"],["variable","wire"]],["when_FiberRxStream_l77",[[3159,2],[3159,44]],[[3159,22],[3159,44]],["DecodeRxStream_4"],["variable","wire"]],["when_FiberRxStream_l90",[[3160,2],[3160,44]],[[3160,22],[3160,44]],["DecodeRxStream_4"],["variable","wire"]],["when_FiberRxStream_l92",[[3161,2],[3161,44]],[[3161,22],[3161,44]],["DecodeRxStream_4"],["variable","wire"]],["when_FiberRxStream_l105",[[3162,2],[3162,45]],[[3162,22],[3162,45]],["DecodeRxStream_4"],["variable","wire"]],["when_FiberRxStream_l116",[[3163,2],[3163,45]],[[3163,22],[3163,45]],["DecodeRxStream_4"],["variable","wire"]],["when_FiberRxStream_l128",[[3164,2],[3164,45]],[[3164,22],[3164,45]],["DecodeRxStream_4"],["variable","wire"]],["when_FiberRxStream_l139",[[3165,2],[3165,45]],[[3165,22],[3165,45]],["DecodeRxStream_4"],["variable","wire"]],["fsm_stateReg_string",[[3167,2],[3167,33]],[[3167,14],[3167,33]],["DecodeRxStream_4"],["variable","reg"]],["fsm_stateNext_string",[[3168,2],[3168,34]],[[3168,14],[3168,34]],["DecodeRxStream_4"],["variable","reg"]]]]],[["DecodeRxStream_3",[[3416,0],[3426,2]],[[3416,7],[3416,23]],[],["module"]],[[["input_valid",[[3417,2],[3417,33]],[[3417,22],[3417,33]],["DecodeRxStream_3"],["port","input"]],["input_ready",[[3418,2],[3418,33]],[[3418,22],[3418,33]],["DecodeRxStream_3"],["port","output"]],["input_payload",[[3419,2],[3419,35]],[[3419,22],[3419,35]],["DecodeRxStream_3"],["port","input"]],["output_valid",[[3420,2],[3420,34]],[[3420,22],[3420,34]],["DecodeRxStream_3"],["port","output"]],["output_ready",[[3421,2],[3421,34]],[[3421,22],[3421,34]],["DecodeRxStream_3"],["port","input"]],["output_payload",[[3422,2],[3422,36]],[[3422,22],[3422,36]],["DecodeRxStream_3"],["port","output"]],["slaveid",[[3423,2],[3423,29]],[[3423,22],[3423,29]],["DecodeRxStream_3"],["port","input"]],["clk",[[3424,2],[3424,25]],[[3424,22],[3424,25]],["DecodeRxStream_3"],["port","input"]],["reset",[[3425,2],[3425,27]],[[3425,22],[3425,27]],["DecodeRxStream_3"],["port","input"]],["fsm_enumDef_4_BOOT",[[3427,2],[3427,39]],[[3427,13],[3427,31]],["DecodeRxStream_3"],["localparam"]],["fsm_enumDef_4_SlaveId",[[3428,2],[3428,42]],[[3428,13],[3428,34]],["DecodeRxStream_3"],["localparam"]],["fsm_enumDef_4_FunctionCode",[[3429,2],[3429,47]],[[3429,13],[3429,39]],["DecodeRxStream_3"],["localparam"]],["fsm_enumDef_4_GetAddress",[[3430,2],[3430,45]],[[3430,13],[3430,37]],["DecodeRxStream_3"],["localparam"]],["fsm_enumDef_4_ReadLength_WriteOneData",[[3431,2],[3431,58]],[[3431,13],[3431,50]],["DecodeRxStream_3"],["localparam"]],["fsm_enumDef_4_GetDataLength",[[3432,2],[3432,48]],[[3432,13],[3432,40]],["DecodeRxStream_3"],["localparam"]],["fsm_enumDef_4_WriteMultiData",[[3433,2],[3433,49]],[[3433,13],[3433,41]],["DecodeRxStream_3"],["localparam"]],["fsm_enumDef_4_GetCRC",[[3434,2],[3434,41]],[[3434,13],[3434,33]],["DecodeRxStream_3"],["localparam"]],["fsm_enumDef_4_End_1",[[3435,2],[3435,40]],[[3435,13],[3435,32]],["DecodeRxStream_3"],["localparam"]],["_zz_when_FiberRxStream_l128",[[3437,2],[3437,49]],[[3437,22],[3437,49]],["DecodeRxStream_3"],["variable","wire"]],["rec_cnt",[[3438,2],[3438,29]],[[3438,22],[3438,29]],["DecodeRxStream_3"],["variable","reg"]],["length",[[3439,2],[3439,28]],[[3439,22],[3439,28]],["DecodeRxStream_3"],["variable","reg"]],["valid",[[3440,2],[3440,27]],[[3440,22],[3440,27]],["DecodeRxStream_3"],["variable","reg"]],["functioncode",[[3441,2],[3441,34]],[[3441,22],[3441,34]],["DecodeRxStream_3"],["variable","reg"]],["fsm_wantExit",[[3442,2],[3442,34]],[[3442,22],[3442,34]],["DecodeRxStream_3"],["variable","wire"]],["fsm_wantStart",[[3443,2],[3443,35]],[[3443,22],[3443,35]],["DecodeRxStream_3"],["variable","reg"]],["fsm_wantKill",[[3444,2],[3444,34]],[[3444,22],[3444,34]],["DecodeRxStream_3"],["variable","wire"]],["input_valid_regNext",[[3445,2],[3445,41]],[[3445,22],[3445,41]],["DecodeRxStream_3"],["variable","reg"]],["input_payload_regNext",[[3446,2],[3446,43]],[[3446,22],[3446,43]],["DecodeRxStream_3"],["variable","reg"]],["fsm_stateReg",[[3447,2],[3447,34]],[[3447,22],[3447,34]],["DecodeRxStream_3"],["variable","reg"]],["fsm_stateNext",[[3448,2],[3448,35]],[[3448,22],[3448,35]],["DecodeRxStream_3"],["variable","reg"]],["when_FiberRxStream_l65",[[3449,2],[3449,44]],[[3449,22],[3449,44]],["DecodeRxStream_3"],["variable","wire"]],["when_FiberRxStream_l77",[[3450,2],[3450,44]],[[3450,22],[3450,44]],["DecodeRxStream_3"],["variable","wire"]],["when_FiberRxStream_l90",[[3451,2],[3451,44]],[[3451,22],[3451,44]],["DecodeRxStream_3"],["variable","wire"]],["when_FiberRxStream_l92",[[3452,2],[3452,44]],[[3452,22],[3452,44]],["DecodeRxStream_3"],["variable","wire"]],["when_FiberRxStream_l105",[[3453,2],[3453,45]],[[3453,22],[3453,45]],["DecodeRxStream_3"],["variable","wire"]],["when_FiberRxStream_l116",[[3454,2],[3454,45]],[[3454,22],[3454,45]],["DecodeRxStream_3"],["variable","wire"]],["when_FiberRxStream_l128",[[3455,2],[3455,45]],[[3455,22],[3455,45]],["DecodeRxStream_3"],["variable","wire"]],["when_FiberRxStream_l139",[[3456,2],[3456,45]],[[3456,22],[3456,45]],["DecodeRxStream_3"],["variable","wire"]],["fsm_stateReg_string",[[3458,2],[3458,33]],[[3458,14],[3458,33]],["DecodeRxStream_3"],["variable","reg"]],["fsm_stateNext_string",[[3459,2],[3459,34]],[[3459,14],[3459,34]],["DecodeRxStream_3"],["variable","reg"]]]]],[["DecodeRxStream_2",[[3707,0],[3717,2]],[[3707,7],[3707,23]],[],["module"]],[[["input_valid",[[3708,2],[3708,33]],[[3708,22],[3708,33]],["DecodeRxStream_2"],["port","input"]],["input_ready",[[3709,2],[3709,33]],[[3709,22],[3709,33]],["DecodeRxStream_2"],["port","output"]],["input_payload",[[3710,2],[3710,35]],[[3710,22],[3710,35]],["DecodeRxStream_2"],["port","input"]],["output_valid",[[3711,2],[3711,34]],[[3711,22],[3711,34]],["DecodeRxStream_2"],["port","output"]],["output_ready",[[3712,2],[3712,34]],[[3712,22],[3712,34]],["DecodeRxStream_2"],["port","input"]],["output_payload",[[3713,2],[3713,36]],[[3713,22],[3713,36]],["DecodeRxStream_2"],["port","output"]],["slaveid",[[3714,2],[3714,29]],[[3714,22],[3714,29]],["DecodeRxStream_2"],["port","input"]],["clk",[[3715,2],[3715,25]],[[3715,22],[3715,25]],["DecodeRxStream_2"],["port","input"]],["reset",[[3716,2],[3716,27]],[[3716,22],[3716,27]],["DecodeRxStream_2"],["port","input"]],["fsm_enumDef_3_BOOT",[[3718,2],[3718,39]],[[3718,13],[3718,31]],["DecodeRxStream_2"],["localparam"]],["fsm_enumDef_3_SlaveId",[[3719,2],[3719,42]],[[3719,13],[3719,34]],["DecodeRxStream_2"],["localparam"]],["fsm_enumDef_3_FunctionCode",[[3720,2],[3720,47]],[[3720,13],[3720,39]],["DecodeRxStream_2"],["localparam"]],["fsm_enumDef_3_GetAddress",[[3721,2],[3721,45]],[[3721,13],[3721,37]],["DecodeRxStream_2"],["localparam"]],["fsm_enumDef_3_ReadLength_WriteOneData",[[3722,2],[3722,58]],[[3722,13],[3722,50]],["DecodeRxStream_2"],["localparam"]],["fsm_enumDef_3_GetDataLength",[[3723,2],[3723,48]],[[3723,13],[3723,40]],["DecodeRxStream_2"],["localparam"]],["fsm_enumDef_3_WriteMultiData",[[3724,2],[3724,49]],[[3724,13],[3724,41]],["DecodeRxStream_2"],["localparam"]],["fsm_enumDef_3_GetCRC",[[3725,2],[3725,41]],[[3725,13],[3725,33]],["DecodeRxStream_2"],["localparam"]],["fsm_enumDef_3_End_1",[[3726,2],[3726,40]],[[3726,13],[3726,32]],["DecodeRxStream_2"],["localparam"]],["_zz_when_FiberRxStream_l128",[[3728,2],[3728,49]],[[3728,22],[3728,49]],["DecodeRxStream_2"],["variable","wire"]],["rec_cnt",[[3729,2],[3729,29]],[[3729,22],[3729,29]],["DecodeRxStream_2"],["variable","reg"]],["length",[[3730,2],[3730,28]],[[3730,22],[3730,28]],["DecodeRxStream_2"],["variable","reg"]],["valid",[[3731,2],[3731,27]],[[3731,22],[3731,27]],["DecodeRxStream_2"],["variable","reg"]],["functioncode",[[3732,2],[3732,34]],[[3732,22],[3732,34]],["DecodeRxStream_2"],["variable","reg"]],["fsm_wantExit",[[3733,2],[3733,34]],[[3733,22],[3733,34]],["DecodeRxStream_2"],["variable","wire"]],["fsm_wantStart",[[3734,2],[3734,35]],[[3734,22],[3734,35]],["DecodeRxStream_2"],["variable","reg"]],["fsm_wantKill",[[3735,2],[3735,34]],[[3735,22],[3735,34]],["DecodeRxStream_2"],["variable","wire"]],["input_valid_regNext",[[3736,2],[3736,41]],[[3736,22],[3736,41]],["DecodeRxStream_2"],["variable","reg"]],["input_payload_regNext",[[3737,2],[3737,43]],[[3737,22],[3737,43]],["DecodeRxStream_2"],["variable","reg"]],["fsm_stateReg",[[3738,2],[3738,34]],[[3738,22],[3738,34]],["DecodeRxStream_2"],["variable","reg"]],["fsm_stateNext",[[3739,2],[3739,35]],[[3739,22],[3739,35]],["DecodeRxStream_2"],["variable","reg"]],["when_FiberRxStream_l65",[[3740,2],[3740,44]],[[3740,22],[3740,44]],["DecodeRxStream_2"],["variable","wire"]],["when_FiberRxStream_l77",[[3741,2],[3741,44]],[[3741,22],[3741,44]],["DecodeRxStream_2"],["variable","wire"]],["when_FiberRxStream_l90",[[3742,2],[3742,44]],[[3742,22],[3742,44]],["DecodeRxStream_2"],["variable","wire"]],["when_FiberRxStream_l92",[[3743,2],[3743,44]],[[3743,22],[3743,44]],["DecodeRxStream_2"],["variable","wire"]],["when_FiberRxStream_l105",[[3744,2],[3744,45]],[[3744,22],[3744,45]],["DecodeRxStream_2"],["variable","wire"]],["when_FiberRxStream_l116",[[3745,2],[3745,45]],[[3745,22],[3745,45]],["DecodeRxStream_2"],["variable","wire"]],["when_FiberRxStream_l128",[[3746,2],[3746,45]],[[3746,22],[3746,45]],["DecodeRxStream_2"],["variable","wire"]],["when_FiberRxStream_l139",[[3747,2],[3747,45]],[[3747,22],[3747,45]],["DecodeRxStream_2"],["variable","wire"]],["fsm_stateReg_string",[[3749,2],[3749,33]],[[3749,14],[3749,33]],["DecodeRxStream_2"],["variable","reg"]],["fsm_stateNext_string",[[3750,2],[3750,34]],[[3750,14],[3750,34]],["DecodeRxStream_2"],["variable","reg"]]]]],[["DecodeRxStream_1",[[3998,0],[4008,2]],[[3998,7],[3998,23]],[],["module"]],[[["input_valid",[[3999,2],[3999,33]],[[3999,22],[3999,33]],["DecodeRxStream_1"],["port","input"]],["input_ready",[[4000,2],[4000,33]],[[4000,22],[4000,33]],["DecodeRxStream_1"],["port","output"]],["input_payload",[[4001,2],[4001,35]],[[4001,22],[4001,35]],["DecodeRxStream_1"],["port","input"]],["output_valid",[[4002,2],[4002,34]],[[4002,22],[4002,34]],["DecodeRxStream_1"],["port","output"]],["output_ready",[[4003,2],[4003,34]],[[4003,22],[4003,34]],["DecodeRxStream_1"],["port","input"]],["output_payload",[[4004,2],[4004,36]],[[4004,22],[4004,36]],["DecodeRxStream_1"],["port","output"]],["slaveid",[[4005,2],[4005,29]],[[4005,22],[4005,29]],["DecodeRxStream_1"],["port","input"]],["clk",[[4006,2],[4006,25]],[[4006,22],[4006,25]],["DecodeRxStream_1"],["port","input"]],["reset",[[4007,2],[4007,27]],[[4007,22],[4007,27]],["DecodeRxStream_1"],["port","input"]],["fsm_enumDef_2_BOOT",[[4009,2],[4009,39]],[[4009,13],[4009,31]],["DecodeRxStream_1"],["localparam"]],["fsm_enumDef_2_SlaveId",[[4010,2],[4010,42]],[[4010,13],[4010,34]],["DecodeRxStream_1"],["localparam"]],["fsm_enumDef_2_FunctionCode",[[4011,2],[4011,47]],[[4011,13],[4011,39]],["DecodeRxStream_1"],["localparam"]],["fsm_enumDef_2_GetAddress",[[4012,2],[4012,45]],[[4012,13],[4012,37]],["DecodeRxStream_1"],["localparam"]],["fsm_enumDef_2_ReadLength_WriteOneData",[[4013,2],[4013,58]],[[4013,13],[4013,50]],["DecodeRxStream_1"],["localparam"]],["fsm_enumDef_2_GetDataLength",[[4014,2],[4014,48]],[[4014,13],[4014,40]],["DecodeRxStream_1"],["localparam"]],["fsm_enumDef_2_WriteMultiData",[[4015,2],[4015,49]],[[4015,13],[4015,41]],["DecodeRxStream_1"],["localparam"]],["fsm_enumDef_2_GetCRC",[[4016,2],[4016,41]],[[4016,13],[4016,33]],["DecodeRxStream_1"],["localparam"]],["fsm_enumDef_2_End_1",[[4017,2],[4017,40]],[[4017,13],[4017,32]],["DecodeRxStream_1"],["localparam"]],["_zz_when_FiberRxStream_l128",[[4019,2],[4019,49]],[[4019,22],[4019,49]],["DecodeRxStream_1"],["variable","wire"]],["rec_cnt",[[4020,2],[4020,29]],[[4020,22],[4020,29]],["DecodeRxStream_1"],["variable","reg"]],["length",[[4021,2],[4021,28]],[[4021,22],[4021,28]],["DecodeRxStream_1"],["variable","reg"]],["valid",[[4022,2],[4022,27]],[[4022,22],[4022,27]],["DecodeRxStream_1"],["variable","reg"]],["functioncode",[[4023,2],[4023,34]],[[4023,22],[4023,34]],["DecodeRxStream_1"],["variable","reg"]],["fsm_wantExit",[[4024,2],[4024,34]],[[4024,22],[4024,34]],["DecodeRxStream_1"],["variable","wire"]],["fsm_wantStart",[[4025,2],[4025,35]],[[4025,22],[4025,35]],["DecodeRxStream_1"],["variable","reg"]],["fsm_wantKill",[[4026,2],[4026,34]],[[4026,22],[4026,34]],["DecodeRxStream_1"],["variable","wire"]],["input_valid_regNext",[[4027,2],[4027,41]],[[4027,22],[4027,41]],["DecodeRxStream_1"],["variable","reg"]],["input_payload_regNext",[[4028,2],[4028,43]],[[4028,22],[4028,43]],["DecodeRxStream_1"],["variable","reg"]],["fsm_stateReg",[[4029,2],[4029,34]],[[4029,22],[4029,34]],["DecodeRxStream_1"],["variable","reg"]],["fsm_stateNext",[[4030,2],[4030,35]],[[4030,22],[4030,35]],["DecodeRxStream_1"],["variable","reg"]],["when_FiberRxStream_l65",[[4031,2],[4031,44]],[[4031,22],[4031,44]],["DecodeRxStream_1"],["variable","wire"]],["when_FiberRxStream_l77",[[4032,2],[4032,44]],[[4032,22],[4032,44]],["DecodeRxStream_1"],["variable","wire"]],["when_FiberRxStream_l90",[[4033,2],[4033,44]],[[4033,22],[4033,44]],["DecodeRxStream_1"],["variable","wire"]],["when_FiberRxStream_l92",[[4034,2],[4034,44]],[[4034,22],[4034,44]],["DecodeRxStream_1"],["variable","wire"]],["when_FiberRxStream_l105",[[4035,2],[4035,45]],[[4035,22],[4035,45]],["DecodeRxStream_1"],["variable","wire"]],["when_FiberRxStream_l116",[[4036,2],[4036,45]],[[4036,22],[4036,45]],["DecodeRxStream_1"],["variable","wire"]],["when_FiberRxStream_l128",[[4037,2],[4037,45]],[[4037,22],[4037,45]],["DecodeRxStream_1"],["variable","wire"]],["when_FiberRxStream_l139",[[4038,2],[4038,45]],[[4038,22],[4038,45]],["DecodeRxStream_1"],["variable","wire"]],["fsm_stateReg_string",[[4040,2],[4040,33]],[[4040,14],[4040,33]],["DecodeRxStream_1"],["variable","reg"]],["fsm_stateNext_string",[[4041,2],[4041,34]],[[4041,14],[4041,34]],["DecodeRxStream_1"],["variable","reg"]]]]],[["uartctrl_stream",[[4287,0],[4301,2]],[[4287,7],[4287,22]],[],["module"]],[[["stream_in_valid",[[4288,2],[4288,37]],[[4288,22],[4288,37]],["uartctrl_stream"],["port","input"]],["stream_in_ready",[[4289,2],[4289,37]],[[4289,22],[4289,37]],["uartctrl_stream"],["port","output"]],["stream_in_payload",[[4290,2],[4290,39]],[[4290,22],[4290,39]],["uartctrl_stream"],["port","input"]],["stream_out_valid",[[4291,2],[4291,38]],[[4291,22],[4291,38]],["uartctrl_stream"],["port","output"]],["stream_out_ready",[[4292,2],[4292,38]],[[4292,22],[4292,38]],["uartctrl_stream"],["port","input"]],["stream_out_payload",[[4293,2],[4293,40]],[[4293,22],[4293,40]],["uartctrl_stream"],["port","output"]],["uart_txd",[[4294,2],[4294,30]],[[4294,22],[4294,30]],["uartctrl_stream"],["port","output"]],["uart_rxd",[[4295,2],[4295,30]],[[4295,22],[4295,30]],["uartctrl_stream"],["port","input"]],["rxint",[[4296,2],[4296,27]],[[4296,22],[4296,27]],["uartctrl_stream"],["port","output"]],["rxfiforead",[[4297,2],[4297,32]],[[4297,22],[4297,32]],["uartctrl_stream"],["port","input"]],["rxfifooccupancy",[[4298,2],[4298,37]],[[4298,22],[4298,37]],["uartctrl_stream"],["port","output"]],["clk",[[4299,2],[4299,25]],[[4299,22],[4299,25]],["uartctrl_stream"],["port","input"]],["reset",[[4300,2],[4300,27]],[[4300,22],[4300,27]],["uartctrl_stream"],["port","input"]],["UartParityType_NONE",[[4302,2],[4302,40]],[[4302,13],[4302,32]],["uartctrl_stream"],["localparam"]],["UartParityType_EVEN",[[4303,2],[4303,40]],[[4303,13],[4303,32]],["uartctrl_stream"],["localparam"]],["UartParityType_ODD",[[4304,2],[4304,39]],[[4304,13],[4304,31]],["uartctrl_stream"],["localparam"]],["UartStopType_ONE",[[4305,2],[4305,37]],[[4305,13],[4305,29]],["uartctrl_stream"],["localparam"]],["UartStopType_TWO",[[4306,2],[4306,37]],[[4306,13],[4306,29]],["uartctrl_stream"],["localparam"]],["uartCtrl_7_io_write_ready",[[4308,2],[4308,47]],[[4308,22],[4308,47]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_read_valid",[[4309,2],[4309,46]],[[4309,22],[4309,46]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_read_payload",[[4310,2],[4310,48]],[[4310,22],[4310,48]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_uart_txd",[[4311,2],[4311,44]],[[4311,22],[4311,44]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_readError",[[4312,2],[4312,45]],[[4312,22],[4312,45]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_readBreak",[[4313,2],[4313,45]],[[4313,22],[4313,45]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_push_ready",[[4314,2],[4314,42]],[[4314,22],[4314,42]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_pop_valid",[[4315,2],[4315,41]],[[4315,22],[4315,41]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_pop_payload",[[4316,2],[4316,43]],[[4316,22],[4316,43]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_occupancy",[[4317,2],[4317,41]],[[4317,22],[4317,41]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_availability",[[4318,2],[4318,44]],[[4318,22],[4318,44]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_push_ready",[[4319,2],[4319,42]],[[4319,22],[4319,42]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_pop_valid",[[4320,2],[4320,41]],[[4320,22],[4320,41]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_pop_payload",[[4321,2],[4321,43]],[[4321,22],[4321,43]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_occupancy",[[4322,2],[4322,41]],[[4322,22],[4322,41]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_availability",[[4323,2],[4323,44]],[[4323,22],[4323,44]],["uartctrl_stream"],["variable","wire"]],["_zz_counter_valueNext",[[4324,2],[4324,43]],[[4324,22],[4324,43]],["uartctrl_stream"],["variable","wire"]],["_zz_counter_valueNext_1",[[4325,2],[4325,45]],[[4325,22],[4325,45]],["uartctrl_stream"],["variable","wire"]],["nodatareceive",[[4326,2],[4326,35]],[[4326,22],[4326,35]],["uartctrl_stream"],["variable","reg"]],["counter_willIncrement",[[4327,2],[4327,43]],[[4327,22],[4327,43]],["uartctrl_stream"],["variable","reg"]],["counter_willClear",[[4328,2],[4328,39]],[[4328,22],[4328,39]],["uartctrl_stream"],["variable","reg"]],["counter_valueNext",[[4329,2],[4329,39]],[[4329,22],[4329,39]],["uartctrl_stream"],["variable","reg"]],["counter_value",[[4330,2],[4330,35]],[[4330,22],[4330,35]],["uartctrl_stream"],["variable","reg"]],["counter_willOverflowIfInc",[[4331,2],[4331,47]],[[4331,22],[4331,47]],["uartctrl_stream"],["variable","wire"]],["counter_willOverflow",[[4332,2],[4332,42]],[[4332,22],[4332,42]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_read_valid_regNext",[[4333,2],[4333,54]],[[4333,22],[4333,54]],["uartctrl_stream"],["variable","reg"]],["when_UartStream_l37",[[4334,2],[4334,41]],[[4334,22],[4334,41]],["uartctrl_stream"],["variable","wire"]],["when_UartStream_l41",[[4335,2],[4335,41]],[[4335,22],[4335,41]],["uartctrl_stream"],["variable","wire"]],["interrupt",[[4336,2],[4336,31]],[[4336,22],[4336,31]],["uartctrl_stream"],["variable","reg"]],["nodatareceive_regNext",[[4337,2],[4337,43]],[[4337,22],[4337,43]],["uartctrl_stream"],["variable","reg"]],["when_UartStream_l49",[[4338,2],[4338,41]],[[4338,22],[4338,41]],["uartctrl_stream"],["variable","wire"]],["when_UartStream_l51",[[4339,2],[4339,41]],[[4339,22],[4339,41]],["uartctrl_stream"],["variable","wire"]],["counter_willIncrement_const",[[4340,2],[4340,49]],[[4340,22],[4340,49]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7",[[4344,2],[4362,3]],[[4344,11],[4344,21]],["uartctrl_stream"],["instance","UartCtrl"]],["txfifo",[[4363,2],[4375,3]],[[4363,13],[4363,19]],["uartctrl_stream"],["instance","StreamFifo"]],["rxfifo",[[4376,2],[4388,3]],[[4376,13],[4376,19]],["uartctrl_stream"],["instance","StreamFifo"]]]]],[["DecodeRxStream",[[4458,0],[4468,2]],[[4458,7],[4458,21]],[],["module"]],[[["input_valid",[[4459,2],[4459,33]],[[4459,22],[4459,33]],["DecodeRxStream"],["port","input"]],["input_ready",[[4460,2],[4460,33]],[[4460,22],[4460,33]],["DecodeRxStream"],["port","output"]],["input_payload",[[4461,2],[4461,35]],[[4461,22],[4461,35]],["DecodeRxStream"],["port","input"]],["output_valid",[[4462,2],[4462,34]],[[4462,22],[4462,34]],["DecodeRxStream"],["port","output"]],["output_ready",[[4463,2],[4463,34]],[[4463,22],[4463,34]],["DecodeRxStream"],["port","input"]],["output_payload",[[4464,2],[4464,36]],[[4464,22],[4464,36]],["DecodeRxStream"],["port","output"]],["slaveid",[[4465,2],[4465,29]],[[4465,22],[4465,29]],["DecodeRxStream"],["port","input"]],["clk",[[4466,2],[4466,25]],[[4466,22],[4466,25]],["DecodeRxStream"],["port","input"]],["reset",[[4467,2],[4467,27]],[[4467,22],[4467,27]],["DecodeRxStream"],["port","input"]],["fsm_enumDef_1_BOOT",[[4469,2],[4469,39]],[[4469,13],[4469,31]],["DecodeRxStream"],["localparam"]],["fsm_enumDef_1_SlaveId",[[4470,2],[4470,42]],[[4470,13],[4470,34]],["DecodeRxStream"],["localparam"]],["fsm_enumDef_1_FunctionCode",[[4471,2],[4471,47]],[[4471,13],[4471,39]],["DecodeRxStream"],["localparam"]],["fsm_enumDef_1_GetAddress",[[4472,2],[4472,45]],[[4472,13],[4472,37]],["DecodeRxStream"],["localparam"]],["fsm_enumDef_1_ReadLength_WriteOneData",[[4473,2],[4473,58]],[[4473,13],[4473,50]],["DecodeRxStream"],["localparam"]],["fsm_enumDef_1_GetDataLength",[[4474,2],[4474,48]],[[4474,13],[4474,40]],["DecodeRxStream"],["localparam"]],["fsm_enumDef_1_WriteMultiData",[[4475,2],[4475,49]],[[4475,13],[4475,41]],["DecodeRxStream"],["localparam"]],["fsm_enumDef_1_GetCRC",[[4476,2],[4476,41]],[[4476,13],[4476,33]],["DecodeRxStream"],["localparam"]],["fsm_enumDef_1_End_1",[[4477,2],[4477,40]],[[4477,13],[4477,32]],["DecodeRxStream"],["localparam"]],["_zz_when_FiberRxStream_l128",[[4479,2],[4479,49]],[[4479,22],[4479,49]],["DecodeRxStream"],["variable","wire"]],["rec_cnt",[[4480,2],[4480,29]],[[4480,22],[4480,29]],["DecodeRxStream"],["variable","reg"]],["length",[[4481,2],[4481,28]],[[4481,22],[4481,28]],["DecodeRxStream"],["variable","reg"]],["valid",[[4482,2],[4482,27]],[[4482,22],[4482,27]],["DecodeRxStream"],["variable","reg"]],["functioncode",[[4483,2],[4483,34]],[[4483,22],[4483,34]],["DecodeRxStream"],["variable","reg"]],["fsm_wantExit",[[4484,2],[4484,34]],[[4484,22],[4484,34]],["DecodeRxStream"],["variable","wire"]],["fsm_wantStart",[[4485,2],[4485,35]],[[4485,22],[4485,35]],["DecodeRxStream"],["variable","reg"]],["fsm_wantKill",[[4486,2],[4486,34]],[[4486,22],[4486,34]],["DecodeRxStream"],["variable","wire"]],["input_valid_regNext",[[4487,2],[4487,41]],[[4487,22],[4487,41]],["DecodeRxStream"],["variable","reg"]],["input_payload_regNext",[[4488,2],[4488,43]],[[4488,22],[4488,43]],["DecodeRxStream"],["variable","reg"]],["fsm_stateReg",[[4489,2],[4489,34]],[[4489,22],[4489,34]],["DecodeRxStream"],["variable","reg"]],["fsm_stateNext",[[4490,2],[4490,35]],[[4490,22],[4490,35]],["DecodeRxStream"],["variable","reg"]],["when_FiberRxStream_l65",[[4491,2],[4491,44]],[[4491,22],[4491,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l77",[[4492,2],[4492,44]],[[4492,22],[4492,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l90",[[4493,2],[4493,44]],[[4493,22],[4493,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l92",[[4494,2],[4494,44]],[[4494,22],[4494,44]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l105",[[4495,2],[4495,45]],[[4495,22],[4495,45]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l116",[[4496,2],[4496,45]],[[4496,22],[4496,45]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l128",[[4497,2],[4497,45]],[[4497,22],[4497,45]],["DecodeRxStream"],["variable","wire"]],["when_FiberRxStream_l139",[[4498,2],[4498,45]],[[4498,22],[4498,45]],["DecodeRxStream"],["variable","wire"]],["fsm_stateReg_string",[[4500,2],[4500,33]],[[4500,14],[4500,33]],["DecodeRxStream"],["variable","reg"]],["fsm_stateNext_string",[[4501,2],[4501,34]],[[4501,14],[4501,34]],["DecodeRxStream"],["variable","reg"]]]]],[["StreamFifoCC",[[4747,0],[4758,2]],[[4747,7],[4747,19]],[],["module"]],[[["io_push_valid",[[4748,2],[4748,35]],[[4748,22],[4748,35]],["StreamFifoCC"],["port","input"]],["io_push_ready",[[4749,2],[4749,35]],[[4749,22],[4749,35]],["StreamFifoCC"],["port","output"]],["io_push_payload",[[4750,2],[4750,37]],[[4750,22],[4750,37]],["StreamFifoCC"],["port","input"]],["io_pop_valid",[[4751,2],[4751,34]],[[4751,22],[4751,34]],["StreamFifoCC"],["port","output"]],["io_pop_ready",[[4752,2],[4752,34]],[[4752,22],[4752,34]],["StreamFifoCC"],["port","input"]],["io_pop_payload",[[4753,2],[4753,36]],[[4753,22],[4753,36]],["StreamFifoCC"],["port","output"]],["io_pushOccupancy",[[4754,2],[4754,38]],[[4754,22],[4754,38]],["StreamFifoCC"],["port","output"]],["io_popOccupancy",[[4755,2],[4755,37]],[[4755,22],[4755,37]],["StreamFifoCC"],["port","output"]],["clk",[[4756,2],[4756,25]],[[4756,22],[4756,25]],["StreamFifoCC"],["port","input"]],["reset",[[4757,2],[4757,27]],[[4757,22],[4757,27]],["StreamFifoCC"],["port","input"]],["_zz_ram_port1",[[4760,2],[4760,35]],[[4760,22],[4760,35]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[4761,2],[4761,55]],[[4761,22],[4761,55]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[4762,2],[4762,55]],[[4762,22],[4762,55]],["StreamFifoCC"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[4763,2],[4763,44]],[[4763,22],[4763,44]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port",[[4764,2],[4764,34]],[[4764,22],[4764,34]],["StreamFifoCC"],["variable","wire"]],["_zz_popCC_popPtrGray",[[4765,2],[4765,42]],[[4765,22],[4765,42]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_1",[[4766,2],[4766,36]],[[4766,22],[4766,36]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_2",[[4767,2],[4767,36]],[[4767,22],[4767,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_1",[[4768,2],[4768,42]],[[4768,22],[4768,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_2",[[4769,2],[4769,42]],[[4769,22],[4769,42]],["StreamFifoCC"],["variable","wire"]],["_zz_1",[[4770,2],[4770,27]],[[4770,22],[4770,27]],["StreamFifoCC"],["variable","reg"]],["popToPushGray",[[4771,2],[4771,35]],[[4771,22],[4771,35]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray",[[4772,2],[4772,35]],[[4772,22],[4772,35]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtr",[[4773,2],[4773,36]],[[4773,22],[4773,36]],["StreamFifoCC"],["variable","reg"]],["pushCC_pushPtrPlus",[[4774,2],[4774,40]],[[4774,22],[4774,40]],["StreamFifoCC"],["variable","wire"]],["io_push_fire",[[4775,2],[4775,34]],[[4775,22],[4775,34]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtrGray",[[4776,2],[4776,40]],[[4776,22],[4776,40]],["StreamFifoCC"],["variable","reg"]],["pushCC_popPtrGray",[[4777,2],[4777,39]],[[4777,22],[4777,39]],["StreamFifoCC"],["variable","wire"]],["pushCC_full",[[4778,2],[4778,33]],[[4778,22],[4778,33]],["StreamFifoCC"],["variable","wire"]],["io_push_fire_1",[[4779,2],[4779,36]],[[4779,22],[4779,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy",[[4780,2],[4780,42]],[[4780,22],[4780,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[4781,2],[4781,44]],[[4781,22],[4781,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[4782,2],[4782,44]],[[4782,22],[4782,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[4783,2],[4783,44]],[[4783,22],[4783,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[4784,2],[4784,44]],[[4784,22],[4784,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_5",[[4785,2],[4785,44]],[[4785,22],[4785,44]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtr",[[4786,2],[4786,34]],[[4786,22],[4786,34]],["StreamFifoCC"],["variable","reg"]],["popCC_popPtrPlus",[[4787,2],[4787,38]],[[4787,22],[4787,38]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire",[[4788,2],[4788,33]],[[4788,22],[4788,33]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtrGray",[[4789,2],[4789,38]],[[4789,22],[4789,38]],["StreamFifoCC"],["variable","reg"]],["popCC_pushPtrGray",[[4790,2],[4790,39]],[[4790,22],[4790,39]],["StreamFifoCC"],["variable","wire"]],["popCC_empty",[[4791,2],[4791,33]],[[4791,22],[4791,33]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_1",[[4792,2],[4792,35]],[[4792,22],[4792,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload",[[4793,2],[4793,40]],[[4793,22],[4793,40]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_2",[[4794,2],[4794,35]],[[4794,22],[4794,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy",[[4795,2],[4795,41]],[[4795,22],[4795,41]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_1",[[4796,2],[4796,43]],[[4796,22],[4796,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_2",[[4797,2],[4797,43]],[[4797,22],[4797,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_3",[[4798,2],[4798,43]],[[4798,22],[4798,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_4",[[4799,2],[4799,43]],[[4799,22],[4799,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_5",[[4800,2],[4800,43]],[[4800,22],[4800,43]],["StreamFifoCC"],["variable","wire"]],["ram",[[4801,2],[4801,23]],[[4801,13],[4801,16]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc",[[4820,2],[4825,3]],[[4820,14],[4820,36]],["StreamFifoCC"],["instance","BufferCC_11"]],["pushToPopGray_buffercc",[[4826,2],[4831,3]],[[4826,14],[4826,36]],["StreamFifoCC"],["instance","BufferCC_11"]]]]],[["StreamCCByToggle",[[4897,0],[4906,2]],[[4897,7],[4897,23]],[],["module"]],[[["io_input_valid",[[4898,2],[4898,36]],[[4898,22],[4898,36]],["StreamCCByToggle"],["port","input"]],["io_input_ready",[[4899,2],[4899,36]],[[4899,22],[4899,36]],["StreamCCByToggle"],["port","output"]],["io_input_payload",[[4900,2],[4900,38]],[[4900,22],[4900,38]],["StreamCCByToggle"],["port","input"]],["io_output_valid",[[4901,2],[4901,37]],[[4901,22],[4901,37]],["StreamCCByToggle"],["port","output"]],["io_output_ready",[[4902,2],[4902,37]],[[4902,22],[4902,37]],["StreamCCByToggle"],["port","input"]],["io_output_payload",[[4903,2],[4903,39]],[[4903,22],[4903,39]],["StreamCCByToggle"],["port","output"]],["clk",[[4904,2],[4904,25]],[[4904,22],[4904,25]],["StreamCCByToggle"],["port","input"]],["reset",[[4905,2],[4905,27]],[[4905,22],[4905,27]],["StreamCCByToggle"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[4908,2],[4908,54]],[[4908,22],[4908,54]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[4909,2],[4909,57]],[[4909,22],[4909,57]],["StreamCCByToggle"],["variable","wire"]],["outHitSignal",[[4910,2],[4910,34]],[[4910,22],[4910,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_hit",[[4911,2],[4911,34]],[[4911,22],[4911,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_accept",[[4912,2],[4912,37]],[[4912,22],[4912,37]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target",[[4913,2],[4913,37]],[[4913,22],[4913,37]],["StreamCCByToggle"],["variable","reg"]],["pushArea_data",[[4914,2],[4914,35]],[[4914,22],[4914,35]],["StreamCCByToggle"],["variable","reg"]],["io_input_fire",[[4915,2],[4915,35]],[[4915,22],[4915,35]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_valid",[[4916,2],[4916,42]],[[4916,22],[4916,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_ready",[[4917,2],[4917,42]],[[4917,22],[4917,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_payload",[[4918,2],[4918,44]],[[4918,22],[4918,44]],["StreamCCByToggle"],["variable","wire"]],["popArea_target",[[4919,2],[4919,36]],[[4919,22],[4919,36]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_fire",[[4920,2],[4920,41]],[[4920,22],[4920,41]],["StreamCCByToggle"],["variable","wire"]],["popArea_hit",[[4921,2],[4921,33]],[[4921,22],[4921,33]],["StreamCCByToggle"],["variable","reg"]],["outHitSignal_buffercc",[[4923,2],[4928,3]],[[4923,11],[4923,32]],["StreamCCByToggle"],["instance","BufferCC"]],["pushArea_target_buffercc",[[4929,2],[4934,3]],[[4929,11],[4929,35]],["StreamCCByToggle"],["instance","BufferCC"]]]]],[["StreamFifo",[[5006,0],[5018,2]],[[5006,7],[5006,17]],[],["module"]],[[["io_push_valid",[[5007,2],[5007,35]],[[5007,22],[5007,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[5008,2],[5008,35]],[[5008,22],[5008,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[5009,2],[5009,37]],[[5009,22],[5009,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[5010,2],[5010,34]],[[5010,22],[5010,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[5011,2],[5011,34]],[[5011,22],[5011,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[5012,2],[5012,36]],[[5012,22],[5012,36]],["StreamFifo"],["port","output"]],["io_flush",[[5013,2],[5013,30]],[[5013,22],[5013,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[5014,2],[5014,34]],[[5014,22],[5014,34]],["StreamFifo"],["port","output"]],["io_availability",[[5015,2],[5015,37]],[[5015,22],[5015,37]],["StreamFifo"],["port","output"]],["clk",[[5016,2],[5016,25]],[[5016,22],[5016,25]],["StreamFifo"],["port","input"]],["reset",[[5017,2],[5017,27]],[[5017,22],[5017,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[5020,2],[5020,41]],[[5020,22],[5020,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[5021,2],[5021,49]],[[5021,22],[5021,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[5022,2],[5022,51]],[[5022,22],[5022,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[5023,2],[5023,48]],[[5023,22],[5023,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[5024,2],[5024,50]],[[5024,22],[5024,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[5025,2],[5025,40]],[[5025,22],[5025,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[5026,2],[5026,40]],[[5026,22],[5026,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[5027,2],[5027,41]],[[5027,22],[5027,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[5028,2],[5028,27]],[[5028,22],[5028,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[5029,2],[5029,49]],[[5029,22],[5029,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[5030,2],[5030,45]],[[5030,22],[5030,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[5031,2],[5031,45]],[[5031,22],[5031,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[5032,2],[5032,41]],[[5032,22],[5032,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[5033,2],[5033,53]],[[5033,22],[5033,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[5034,2],[5034,48]],[[5034,22],[5034,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[5035,2],[5035,48]],[[5035,22],[5035,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[5036,2],[5036,44]],[[5036,22],[5036,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[5037,2],[5037,44]],[[5037,22],[5037,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[5038,2],[5038,40]],[[5038,22],[5038,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[5039,2],[5039,52]],[[5039,22],[5039,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[5040,2],[5040,47]],[[5040,22],[5040,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[5041,2],[5041,36]],[[5041,22],[5041,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[5042,2],[5042,43]],[[5042,22],[5042,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[5043,2],[5043,35]],[[5043,22],[5043,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[5044,2],[5044,35]],[[5044,22],[5044,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[5045,2],[5045,33]],[[5045,22],[5045,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[5046,2],[5046,32]],[[5046,22],[5046,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[5047,2],[5047,38]],[[5047,22],[5047,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l946",[[5048,2],[5048,38]],[[5048,22],[5048,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[5049,2],[5049,34]],[[5049,22],[5049,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[5050,2],[5050,28]],[[5050,12],[5050,21]],["StreamFifo"],["variable","reg"]]]]],[["UartCtrl",[[5157,0],[5175,2]],[[5157,7],[5157,15]],[],["module"]],[[["io_config_frame_dataLength",[[5158,2],[5158,48]],[[5158,22],[5158,48]],["UartCtrl"],["port","input"]],["io_config_frame_stop",[[5159,2],[5159,42]],[[5159,22],[5159,42]],["UartCtrl"],["port","input"]],["io_config_frame_parity",[[5160,2],[5160,44]],[[5160,22],[5160,44]],["UartCtrl"],["port","input"]],["io_config_clockDivider",[[5161,2],[5161,44]],[[5161,22],[5161,44]],["UartCtrl"],["port","input"]],["io_write_valid",[[5162,2],[5162,36]],[[5162,22],[5162,36]],["UartCtrl"],["port","input"]],["io_write_ready",[[5163,2],[5163,36]],[[5163,22],[5163,36]],["UartCtrl"],["port","reg"]],["io_write_payload",[[5164,2],[5164,38]],[[5164,22],[5164,38]],["UartCtrl"],["port","input"]],["io_read_valid",[[5165,2],[5165,35]],[[5165,22],[5165,35]],["UartCtrl"],["port","output"]],["io_read_ready",[[5166,2],[5166,35]],[[5166,22],[5166,35]],["UartCtrl"],["port","input"]],["io_read_payload",[[5167,2],[5167,37]],[[5167,22],[5167,37]],["UartCtrl"],["port","output"]],["io_uart_txd",[[5168,2],[5168,33]],[[5168,22],[5168,33]],["UartCtrl"],["port","output"]],["io_uart_rxd",[[5169,2],[5169,33]],[[5169,22],[5169,33]],["UartCtrl"],["port","input"]],["io_readError",[[5170,2],[5170,34]],[[5170,22],[5170,34]],["UartCtrl"],["port","output"]],["io_writeBreak",[[5171,2],[5171,35]],[[5171,22],[5171,35]],["UartCtrl"],["port","input"]],["io_readBreak",[[5172,2],[5172,34]],[[5172,22],[5172,34]],["UartCtrl"],["port","output"]],["clk",[[5173,2],[5173,25]],[[5173,22],[5173,25]],["UartCtrl"],["port","input"]],["reset",[[5174,2],[5174,27]],[[5174,22],[5174,27]],["UartCtrl"],["port","input"]],["UartStopType_ONE",[[5176,2],[5176,37]],[[5176,13],[5176,29]],["UartCtrl"],["localparam"]],["UartStopType_TWO",[[5177,2],[5177,37]],[[5177,13],[5177,29]],["UartCtrl"],["localparam"]],["UartParityType_NONE",[[5178,2],[5178,40]],[[5178,13],[5178,32]],["UartCtrl"],["localparam"]],["UartParityType_EVEN",[[5179,2],[5179,40]],[[5179,13],[5179,32]],["UartCtrl"],["localparam"]],["UartParityType_ODD",[[5180,2],[5180,39]],[[5180,13],[5180,31]],["UartCtrl"],["localparam"]],["tx_io_write_ready",[[5182,2],[5182,39]],[[5182,22],[5182,39]],["UartCtrl"],["variable","wire"]],["tx_io_txd",[[5183,2],[5183,31]],[[5183,22],[5183,31]],["UartCtrl"],["variable","wire"]],["rx_io_read_valid",[[5184,2],[5184,38]],[[5184,22],[5184,38]],["UartCtrl"],["variable","wire"]],["rx_io_read_payload",[[5185,2],[5185,40]],[[5185,22],[5185,40]],["UartCtrl"],["variable","wire"]],["rx_io_rts",[[5186,2],[5186,31]],[[5186,22],[5186,31]],["UartCtrl"],["variable","wire"]],["rx_io_error",[[5187,2],[5187,33]],[[5187,22],[5187,33]],["UartCtrl"],["variable","wire"]],["rx_io_break",[[5188,2],[5188,33]],[[5188,22],[5188,33]],["UartCtrl"],["variable","wire"]],["clockDivider_counter",[[5189,2],[5189,42]],[[5189,22],[5189,42]],["UartCtrl"],["variable","reg"]],["clockDivider_tick",[[5190,2],[5190,39]],[[5190,22],[5190,39]],["UartCtrl"],["variable","wire"]],["clockDivider_tickReg",[[5191,2],[5191,42]],[[5191,22],[5191,42]],["UartCtrl"],["variable","reg"]],["io_write_thrown_valid",[[5192,2],[5192,43]],[[5192,22],[5192,43]],["UartCtrl"],["variable","reg"]],["io_write_thrown_ready",[[5193,2],[5193,43]],[[5193,22],[5193,43]],["UartCtrl"],["variable","wire"]],["io_write_thrown_payload",[[5194,2],[5194,45]],[[5194,22],[5194,45]],["UartCtrl"],["variable","wire"]],["io_config_frame_stop_string",[[5196,2],[5196,40]],[[5196,13],[5196,40]],["UartCtrl"],["variable","reg"]],["io_config_frame_parity_string",[[5197,2],[5197,42]],[[5197,13],[5197,42]],["UartCtrl"],["variable","reg"]],["tx",[[5201,2],[5214,3]],[[5201,13],[5201,15]],["UartCtrl"],["instance","UartCtrlTx"]],["rx",[[5215,2],[5229,3]],[[5215,13],[5215,15]],["UartCtrl"],["instance","UartCtrlRx"]]]]],[["BufferCC_11",[[5288,0],[5293,2]],[[5288,7],[5288,18]],[],["module"]],[[["io_dataIn",[[5289,2],[5289,31]],[[5289,22],[5289,31]],["BufferCC_11"],["port","input"]],["io_dataOut",[[5290,2],[5290,32]],[[5290,22],[5290,32]],["BufferCC_11"],["port","output"]],["clk",[[5291,2],[5291,25]],[[5291,22],[5291,25]],["BufferCC_11"],["port","input"]],["reset",[[5292,2],[5292,27]],[[5292,22],[5292,27]],["BufferCC_11"],["port","input"]],["buffers_0",[[5295,27],[5295,56]],[[5295,47],[5295,56]],["BufferCC_11"],["variable","reg"]],["buffers_1",[[5296,27],[5296,56]],[[5296,47],[5296,56]],["BufferCC_11"],["variable","reg"]]]]],[["UartCtrlRx",[[5344,0],[5358,2]],[[5344,7],[5344,17]],[],["module"]],[[["io_configFrame_dataLength",[[5345,2],[5345,47]],[[5345,22],[5345,47]],["UartCtrlRx"],["port","input"]],["io_configFrame_stop",[[5346,2],[5346,41]],[[5346,22],[5346,41]],["UartCtrlRx"],["port","input"]],["io_configFrame_parity",[[5347,2],[5347,43]],[[5347,22],[5347,43]],["UartCtrlRx"],["port","input"]],["io_samplingTick",[[5348,2],[5348,37]],[[5348,22],[5348,37]],["UartCtrlRx"],["port","input"]],["io_read_valid",[[5349,2],[5349,35]],[[5349,22],[5349,35]],["UartCtrlRx"],["port","output"]],["io_read_ready",[[5350,2],[5350,35]],[[5350,22],[5350,35]],["UartCtrlRx"],["port","input"]],["io_read_payload",[[5351,2],[5351,37]],[[5351,22],[5351,37]],["UartCtrlRx"],["port","output"]],["io_rxd",[[5352,2],[5352,28]],[[5352,22],[5352,28]],["UartCtrlRx"],["port","input"]],["io_rts",[[5353,2],[5353,28]],[[5353,22],[5353,28]],["UartCtrlRx"],["port","output"]],["io_error",[[5354,2],[5354,30]],[[5354,22],[5354,30]],["UartCtrlRx"],["port","reg"]],["io_break",[[5355,2],[5355,30]],[[5355,22],[5355,30]],["UartCtrlRx"],["port","output"]],["clk",[[5356,2],[5356,25]],[[5356,22],[5356,25]],["UartCtrlRx"],["port","input"]],["reset",[[5357,2],[5357,27]],[[5357,22],[5357,27]],["UartCtrlRx"],["port","input"]],["UartStopType_ONE",[[5359,2],[5359,37]],[[5359,13],[5359,29]],["UartCtrlRx"],["localparam"]],["UartStopType_TWO",[[5360,2],[5360,37]],[[5360,13],[5360,29]],["UartCtrlRx"],["localparam"]],["UartParityType_NONE",[[5361,2],[5361,40]],[[5361,13],[5361,32]],["UartCtrlRx"],["localparam"]],["UartParityType_EVEN",[[5362,2],[5362,40]],[[5362,13],[5362,32]],["UartCtrlRx"],["localparam"]],["UartParityType_ODD",[[5363,2],[5363,39]],[[5363,13],[5363,31]],["UartCtrlRx"],["localparam"]],["UartCtrlRxState_IDLE",[[5364,2],[5364,41]],[[5364,13],[5364,33]],["UartCtrlRx"],["localparam"]],["UartCtrlRxState_START",[[5365,2],[5365,42]],[[5365,13],[5365,34]],["UartCtrlRx"],["localparam"]],["UartCtrlRxState_DATA",[[5366,2],[5366,41]],[[5366,13],[5366,33]],["UartCtrlRx"],["localparam"]],["UartCtrlRxState_PARITY",[[5367,2],[5367,43]],[[5367,13],[5367,35]],["UartCtrlRx"],["localparam"]],["UartCtrlRxState_STOP",[[5368,2],[5368,41]],[[5368,13],[5368,33]],["UartCtrlRx"],["localparam"]],["io_rxd_buffercc_io_dataOut",[[5370,2],[5370,48]],[[5370,22],[5370,48]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value",[[5371,2],[5371,39]],[[5371,22],[5371,39]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_1",[[5372,2],[5372,41]],[[5372,22],[5372,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_2",[[5373,2],[5373,41]],[[5373,22],[5373,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_3",[[5374,2],[5374,41]],[[5374,22],[5374,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_4",[[5375,2],[5375,41]],[[5375,22],[5375,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_5",[[5376,2],[5376,41]],[[5376,22],[5376,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_6",[[5377,2],[5377,41]],[[5377,22],[5377,41]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139",[[5378,2],[5378,46]],[[5378,22],[5378,46]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139_1",[[5379,2],[5379,48]],[[5379,22],[5379,48]],["UartCtrlRx"],["variable","wire"]],["_zz_io_rts",[[5380,2],[5380,32]],[[5380,22],[5380,32]],["UartCtrlRx"],["variable","reg"]],["sampler_synchroniser",[[5381,2],[5381,42]],[[5381,22],[5381,42]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_0",[[5382,2],[5382,39]],[[5382,22],[5382,39]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_1",[[5383,2],[5383,39]],[[5383,22],[5383,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_2",[[5384,2],[5384,39]],[[5384,22],[5384,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_3",[[5385,2],[5385,39]],[[5385,22],[5385,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_4",[[5386,2],[5386,39]],[[5386,22],[5386,39]],["UartCtrlRx"],["variable","reg"]],["sampler_value",[[5387,2],[5387,35]],[[5387,22],[5387,35]],["UartCtrlRx"],["variable","reg"]],["sampler_tick",[[5388,2],[5388,34]],[[5388,22],[5388,34]],["UartCtrlRx"],["variable","reg"]],["bitTimer_counter",[[5389,2],[5389,38]],[[5389,22],[5389,38]],["UartCtrlRx"],["variable","reg"]],["bitTimer_tick",[[5390,2],[5390,35]],[[5390,22],[5390,35]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l43",[[5391,2],[5391,41]],[[5391,22],[5391,41]],["UartCtrlRx"],["variable","wire"]],["bitCounter_value",[[5392,2],[5392,38]],[[5392,22],[5392,38]],["UartCtrlRx"],["variable","reg"]],["break_counter",[[5393,2],[5393,35]],[[5393,22],[5393,35]],["UartCtrlRx"],["variable","reg"]],["break_valid",[[5394,2],[5394,33]],[[5394,22],[5394,33]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l69",[[5395,2],[5395,41]],[[5395,22],[5395,41]],["UartCtrlRx"],["variable","wire"]],["stateMachine_state",[[5396,2],[5396,40]],[[5396,22],[5396,40]],["UartCtrlRx"],["variable","reg"]],["stateMachine_parity",[[5397,2],[5397,41]],[[5397,22],[5397,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_shifter",[[5398,2],[5398,42]],[[5398,22],[5398,42]],["UartCtrlRx"],["variable","reg"]],["stateMachine_validReg",[[5399,2],[5399,43]],[[5399,22],[5399,43]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l93",[[5400,2],[5400,41]],[[5400,22],[5400,41]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l103",[[5401,2],[5401,42]],[[5401,22],[5401,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l111",[[5402,2],[5402,42]],[[5402,22],[5402,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l113",[[5403,2],[5403,42]],[[5403,22],[5403,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l125",[[5404,2],[5404,42]],[[5404,22],[5404,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l136",[[5405,2],[5405,42]],[[5405,22],[5405,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l139",[[5406,2],[5406,42]],[[5406,22],[5406,42]],["UartCtrlRx"],["variable","wire"]],["io_configFrame_stop_string",[[5408,2],[5408,39]],[[5408,13],[5408,39]],["UartCtrlRx"],["variable","reg"]],["io_configFrame_parity_string",[[5409,2],[5409,41]],[[5409,13],[5409,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_state_string",[[5410,2],[5410,38]],[[5410,13],[5410,38]],["UartCtrlRx"],["variable","reg"]],["io_rxd_buffercc",[[5423,2],[5428,3]],[[5423,11],[5423,26]],["UartCtrlRx"],["instance","BufferCC"]]]]],[["UartCtrlTx",[[5638,0],[5651,2]],[[5638,7],[5638,17]],[],["module"]],[[["io_configFrame_dataLength",[[5639,2],[5639,47]],[[5639,22],[5639,47]],["UartCtrlTx"],["port","input"]],["io_configFrame_stop",[[5640,2],[5640,41]],[[5640,22],[5640,41]],["UartCtrlTx"],["port","input"]],["io_configFrame_parity",[[5641,2],[5641,43]],[[5641,22],[5641,43]],["UartCtrlTx"],["port","input"]],["io_samplingTick",[[5642,2],[5642,37]],[[5642,22],[5642,37]],["UartCtrlTx"],["port","input"]],["io_write_valid",[[5643,2],[5643,36]],[[5643,22],[5643,36]],["UartCtrlTx"],["port","input"]],["io_write_ready",[[5644,2],[5644,36]],[[5644,22],[5644,36]],["UartCtrlTx"],["port","reg"]],["io_write_payload",[[5645,2],[5645,38]],[[5645,22],[5645,38]],["UartCtrlTx"],["port","input"]],["io_cts",[[5646,2],[5646,28]],[[5646,22],[5646,28]],["UartCtrlTx"],["port","input"]],["io_txd",[[5647,2],[5647,28]],[[5647,22],[5647,28]],["UartCtrlTx"],["port","output"]],["io_break",[[5648,2],[5648,30]],[[5648,22],[5648,30]],["UartCtrlTx"],["port","input"]],["clk",[[5649,2],[5649,25]],[[5649,22],[5649,25]],["UartCtrlTx"],["port","input"]],["reset",[[5650,2],[5650,27]],[[5650,22],[5650,27]],["UartCtrlTx"],["port","input"]],["UartStopType_ONE",[[5652,2],[5652,37]],[[5652,13],[5652,29]],["UartCtrlTx"],["localparam"]],["UartStopType_TWO",[[5653,2],[5653,37]],[[5653,13],[5653,29]],["UartCtrlTx"],["localparam"]],["UartParityType_NONE",[[5654,2],[5654,40]],[[5654,13],[5654,32]],["UartCtrlTx"],["localparam"]],["UartParityType_EVEN",[[5655,2],[5655,40]],[[5655,13],[5655,32]],["UartCtrlTx"],["localparam"]],["UartParityType_ODD",[[5656,2],[5656,39]],[[5656,13],[5656,31]],["UartCtrlTx"],["localparam"]],["UartCtrlTxState_IDLE",[[5657,2],[5657,41]],[[5657,13],[5657,33]],["UartCtrlTx"],["localparam"]],["UartCtrlTxState_START",[[5658,2],[5658,42]],[[5658,13],[5658,34]],["UartCtrlTx"],["localparam"]],["UartCtrlTxState_DATA",[[5659,2],[5659,41]],[[5659,13],[5659,33]],["UartCtrlTx"],["localparam"]],["UartCtrlTxState_PARITY",[[5660,2],[5660,43]],[[5660,13],[5660,35]],["UartCtrlTx"],["localparam"]],["UartCtrlTxState_STOP",[[5661,2],[5661,41]],[[5661,13],[5661,33]],["UartCtrlTx"],["localparam"]],["_zz_clockDivider_counter_valueNext",[[5663,2],[5663,56]],[[5663,22],[5663,56]],["UartCtrlTx"],["variable","wire"]],["_zz_clockDivider_counter_valueNext_1",[[5664,2],[5664,58]],[[5664,22],[5664,58]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93",[[5665,2],[5665,45]],[[5665,22],[5665,45]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93_1",[[5666,2],[5666,47]],[[5666,22],[5666,47]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willIncrement",[[5667,2],[5667,56]],[[5667,22],[5667,56]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willClear",[[5668,2],[5668,52]],[[5668,22],[5668,52]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_valueNext",[[5669,2],[5669,52]],[[5669,22],[5669,52]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_value",[[5670,2],[5670,48]],[[5670,22],[5670,48]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willOverflowIfInc",[[5671,2],[5671,60]],[[5671,22],[5671,60]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willOverflow",[[5672,2],[5672,55]],[[5672,22],[5672,55]],["UartCtrlTx"],["variable","wire"]],["tickCounter_value",[[5673,2],[5673,39]],[[5673,22],[5673,39]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state",[[5674,2],[5674,40]],[[5674,22],[5674,40]],["UartCtrlTx"],["variable","reg"]],["stateMachine_parity",[[5675,2],[5675,41]],[[5675,22],[5675,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_txd",[[5676,2],[5676,38]],[[5676,22],[5676,38]],["UartCtrlTx"],["variable","reg"]],["when_UartCtrlTx_l58",[[5677,2],[5677,41]],[[5677,22],[5677,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l73",[[5678,2],[5678,41]],[[5678,22],[5678,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l76",[[5679,2],[5679,41]],[[5679,22],[5679,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l93",[[5680,2],[5680,41]],[[5680,22],[5680,41]],["UartCtrlTx"],["variable","wire"]],["_zz_io_txd",[[5681,2],[5681,32]],[[5681,22],[5681,32]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_stop_string",[[5683,2],[5683,39]],[[5683,13],[5683,39]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_parity_string",[[5684,2],[5684,41]],[[5684,13],[5684,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state_string",[[5685,2],[5685,38]],[[5685,13],[5685,38]],["UartCtrlTx"],["variable","reg"]]]]],[["BufferCC",[[5877,0],[5882,2]],[[5877,7],[5877,15]],[],["module"]],[[["io_dataIn",[[5878,2],[5878,31]],[[5878,22],[5878,31]],["BufferCC"],["port","input"]],["io_dataOut",[[5879,2],[5879,32]],[[5879,22],[5879,32]],["BufferCC"],["port","output"]],["clk",[[5880,2],[5880,25]],[[5880,22],[5880,25]],["BufferCC"],["port","input"]],["reset",[[5881,2],[5881,27]],[[5881,22],[5881,27]],["BufferCC"],["port","input"]],["buffers_0",[[5884,27],[5884,56]],[[5884,47],[5884,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[5885,27],[5885,56]],[[5885,47],[5885,56]],["BufferCC"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\FiberTxBuffer.v",[[[[["FiberTxBuffer",[[5,0],[18,2]],[[5,7],[5,20]],[],["module"]],[[["io_push_stream_valid",[[6,2],[6,42]],[[6,22],[6,42]],["FiberTxBuffer"],["port","input"]],["io_push_stream_ready",[[7,2],[7,42]],[[7,22],[7,42]],["FiberTxBuffer"],["port","output"]],["io_push_stream_payload_last",[[8,2],[8,49]],[[8,22],[8,49]],["FiberTxBuffer"],["port","input"]],["io_push_stream_payload_fragment",[[9,2],[9,53]],[[9,22],[9,53]],["FiberTxBuffer"],["port","input"]],["io_pop_stream_valid",[[10,2],[10,41]],[[10,22],[10,41]],["FiberTxBuffer"],["port","output"]],["io_pop_stream_ready",[[11,2],[11,41]],[[11,22],[11,41]],["FiberTxBuffer"],["port","input"]],["io_pop_stream_payload",[[12,2],[12,43]],[[12,22],[12,43]],["FiberTxBuffer"],["port","output"]],["io_pop_last",[[13,2],[13,33]],[[13,22],[13,33]],["FiberTxBuffer"],["port","output"]],["pushclk_clk",[[14,2],[14,33]],[[14,22],[14,33]],["FiberTxBuffer"],["port","input"]],["pushclk_reset",[[15,2],[15,35]],[[15,22],[15,35]],["FiberTxBuffer"],["port","input"]],["popclk_clk",[[16,2],[16,32]],[[16,22],[16,32]],["FiberTxBuffer"],["port","input"]],["popclk_reset",[[17,2],[17,34]],[[17,22],[17,34]],["FiberTxBuffer"],["port","input"]],["_zz_ram_port1",[[20,2],[20,35]],[[20,22],[20,35]],["FiberTxBuffer"],["variable","reg"]],["popToPush_io_input_ready",[[21,2],[21,46]],[[21,22],[21,46]],["FiberTxBuffer"],["variable","wire"]],["popToPush_io_output_valid",[[22,2],[22,47]],[[22,22],[22,47]],["FiberTxBuffer"],["variable","wire"]],["popToPush_io_output_payload",[[23,2],[23,49]],[[23,22],[23,49]],["FiberTxBuffer"],["variable","wire"]],["pushToPop_io_input_ready",[[24,2],[24,46]],[[24,22],[24,46]],["FiberTxBuffer"],["variable","wire"]],["pushToPop_io_output_valid",[[25,2],[25,47]],[[25,22],[25,47]],["FiberTxBuffer"],["variable","wire"]],["pushToPop_io_output_payload",[[26,2],[26,49]],[[26,22],[26,49]],["FiberTxBuffer"],["variable","wire"]],["_zz_1",[[27,2],[27,27]],[[27,22],[27,27]],["FiberTxBuffer"],["variable","reg"]],["push_currentPtr",[[28,2],[28,37]],[[28,22],[28,37]],["FiberTxBuffer"],["variable","reg"]],["push_popPtr",[[29,2],[29,33]],[[29,22],[29,33]],["FiberTxBuffer"],["variable","reg"]],["push_length",[[30,27],[30,58]],[[30,47],[30,58]],["FiberTxBuffer"],["variable","reg"]],["push_buffer",[[31,2],[31,33]],[[31,22],[31,33]],["FiberTxBuffer"],["variable","reg"]],["push_state",[[32,2],[32,32]],[[32,22],[32,32]],["FiberTxBuffer"],["variable","reg"]],["push_port_valid",[[33,2],[33,37]],[[33,22],[33,37]],["FiberTxBuffer"],["variable","reg"]],["push_port_payload_address",[[34,2],[34,47]],[[34,22],[34,47]],["FiberTxBuffer"],["variable","reg"]],["push_port_payload_data",[[35,2],[35,44]],[[35,22],[35,44]],["FiberTxBuffer"],["variable","reg"]],["push_drop",[[36,2],[36,31]],[[36,22],[36,31]],["FiberTxBuffer"],["variable","reg"]],["push_doWrite",[[37,2],[37,34]],[[37,22],[37,34]],["FiberTxBuffer"],["variable","reg"]],["io_push_stream_fire",[[38,2],[38,41]],[[38,22],[38,41]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l61",[[39,2],[39,44]],[[39,22],[39,44]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l61_1",[[40,2],[40,46]],[[40,22],[40,46]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l61_2",[[41,2],[41,46]],[[41,22],[41,46]],["FiberTxBuffer"],["variable","wire"]],["when_FiberTxBuffer_l64",[[42,2],[42,44]],[[42,22],[42,44]],["FiberTxBuffer"],["variable","wire"]],["push_full",[[43,2],[43,31]],[[43,22],[43,31]],["FiberTxBuffer"],["variable","wire"]],["io_push_stream_fire_1",[[44,2],[44,43]],[[44,22],[44,43]],["FiberTxBuffer"],["variable","wire"]],["push_cleanup",[[45,2],[45,34]],[[45,22],[45,34]],["FiberTxBuffer"],["variable","reg"]],["push_commit",[[46,2],[46,33]],[[46,22],[46,33]],["FiberTxBuffer"],["variable","reg"]],["when_FiberTxBuffer_l86",[[47,2],[47,44]],[[47,22],[47,44]],["FiberTxBuffer"],["variable","wire"]],["pop_currentPtr",[[48,2],[48,36]],[[48,22],[48,36]],["FiberTxBuffer"],["variable","reg"]],["pop_pushPtr",[[49,2],[49,33]],[[49,22],[49,33]],["FiberTxBuffer"],["variable","reg"]],["pop_cmd_valid",[[50,2],[50,35]],[[50,22],[50,35]],["FiberTxBuffer"],["variable","wire"]],["pop_cmd_ready",[[51,2],[51,35]],[[51,22],[51,35]],["FiberTxBuffer"],["variable","wire"]],["pop_cmd_payload",[[52,2],[52,37]],[[52,22],[52,37]],["FiberTxBuffer"],["variable","wire"]],["_zz_io_pop_stream_valid",[[53,2],[53,45]],[[53,22],[53,45]],["FiberTxBuffer"],["variable","wire"]],["_zz_pop_cmd_ready",[[54,2],[54,39]],[[54,22],[54,39]],["FiberTxBuffer"],["variable","wire"]],["_zz_io_pop_stream_valid_1",[[55,2],[55,47]],[[55,22],[55,47]],["FiberTxBuffer"],["variable","reg"]],["pop_cleanup",[[56,2],[56,33]],[[56,22],[56,33]],["FiberTxBuffer"],["variable","reg"]],["pop_cmd_fire",[[57,2],[57,34]],[[57,22],[57,34]],["FiberTxBuffer"],["variable","wire"]],["ram",[[58,2],[58,23]],[[58,13],[58,16]],["FiberTxBuffer"],["variable","reg"]],["popToPush",[[72,2],[83,3]],[[72,19],[72,28]],["FiberTxBuffer"],["instance","StreamCCByToggle"]],["pushToPop",[[84,2],[95,3]],[[84,21],[84,30]],["FiberTxBuffer"],["instance","StreamCCByToggle_1"]]]]],[["StreamCCByToggle_1",[[236,0],[247,2]],[[236,7],[236,25]],[],["module"]],[[["io_input_valid",[[237,2],[237,36]],[[237,22],[237,36]],["StreamCCByToggle_1"],["port","input"]],["io_input_ready",[[238,2],[238,36]],[[238,22],[238,36]],["StreamCCByToggle_1"],["port","output"]],["io_input_payload",[[239,2],[239,38]],[[239,22],[239,38]],["StreamCCByToggle_1"],["port","input"]],["io_output_valid",[[240,2],[240,37]],[[240,22],[240,37]],["StreamCCByToggle_1"],["port","output"]],["io_output_ready",[[241,2],[241,37]],[[241,22],[241,37]],["StreamCCByToggle_1"],["port","input"]],["io_output_payload",[[242,2],[242,39]],[[242,22],[242,39]],["StreamCCByToggle_1"],["port","output"]],["pushclk_clk",[[243,2],[243,33]],[[243,22],[243,33]],["StreamCCByToggle_1"],["port","input"]],["pushclk_reset",[[244,2],[244,35]],[[244,22],[244,35]],["StreamCCByToggle_1"],["port","input"]],["popclk_clk",[[245,2],[245,32]],[[245,22],[245,32]],["StreamCCByToggle_1"],["port","input"]],["popclk_reset",[[246,2],[246,34]],[[246,22],[246,34]],["StreamCCByToggle_1"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[249,2],[249,54]],[[249,22],[249,54]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[250,2],[250,57]],[[250,22],[250,57]],["StreamCCByToggle_1"],["variable","wire"]],["outHitSignal",[[251,2],[251,34]],[[251,22],[251,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_hit",[[252,2],[252,34]],[[252,22],[252,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_accept",[[253,2],[253,37]],[[253,22],[253,37]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target",[[254,2],[254,37]],[[254,22],[254,37]],["StreamCCByToggle_1"],["variable","reg"]],["pushArea_data",[[255,2],[255,35]],[[255,22],[255,35]],["StreamCCByToggle_1"],["variable","reg"]],["io_input_fire",[[256,2],[256,35]],[[256,22],[256,35]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_valid",[[257,2],[257,42]],[[257,22],[257,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_ready",[[258,2],[258,42]],[[258,22],[258,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_payload",[[259,2],[259,44]],[[259,22],[259,44]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_target",[[260,2],[260,36]],[[260,22],[260,36]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_fire",[[261,2],[261,41]],[[261,22],[261,41]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_hit",[[262,2],[262,33]],[[262,22],[262,33]],["StreamCCByToggle_1"],["variable","reg"]],["outHitSignal_buffercc",[[264,2],[269,3]],[[264,13],[264,34]],["StreamCCByToggle_1"],["instance","BufferCC_1"]],["pushArea_target_buffercc",[[270,2],[275,3]],[[270,11],[270,35]],["StreamCCByToggle_1"],["instance","BufferCC"]]]]],[["StreamCCByToggle",[[315,0],[326,2]],[[315,7],[315,23]],[],["module"]],[[["io_input_valid",[[316,2],[316,36]],[[316,22],[316,36]],["StreamCCByToggle"],["port","input"]],["io_input_ready",[[317,2],[317,36]],[[317,22],[317,36]],["StreamCCByToggle"],["port","output"]],["io_input_payload",[[318,2],[318,38]],[[318,22],[318,38]],["StreamCCByToggle"],["port","input"]],["io_output_valid",[[319,2],[319,37]],[[319,22],[319,37]],["StreamCCByToggle"],["port","output"]],["io_output_ready",[[320,2],[320,37]],[[320,22],[320,37]],["StreamCCByToggle"],["port","input"]],["io_output_payload",[[321,2],[321,39]],[[321,22],[321,39]],["StreamCCByToggle"],["port","output"]],["popclk_clk",[[322,2],[322,32]],[[322,22],[322,32]],["StreamCCByToggle"],["port","input"]],["popclk_reset",[[323,2],[323,34]],[[323,22],[323,34]],["StreamCCByToggle"],["port","input"]],["pushclk_clk",[[324,2],[324,33]],[[324,22],[324,33]],["StreamCCByToggle"],["port","input"]],["pushclk_reset",[[325,2],[325,35]],[[325,22],[325,35]],["StreamCCByToggle"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[328,2],[328,54]],[[328,22],[328,54]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[329,2],[329,57]],[[329,22],[329,57]],["StreamCCByToggle"],["variable","wire"]],["outHitSignal",[[330,2],[330,34]],[[330,22],[330,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_hit",[[331,2],[331,34]],[[331,22],[331,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_accept",[[332,2],[332,37]],[[332,22],[332,37]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target",[[333,2],[333,37]],[[333,22],[333,37]],["StreamCCByToggle"],["variable","reg"]],["pushArea_data",[[334,2],[334,35]],[[334,22],[334,35]],["StreamCCByToggle"],["variable","reg"]],["io_input_fire",[[335,2],[335,35]],[[335,22],[335,35]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_valid",[[336,2],[336,42]],[[336,22],[336,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_ready",[[337,2],[337,42]],[[337,22],[337,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_payload",[[338,2],[338,44]],[[338,22],[338,44]],["StreamCCByToggle"],["variable","wire"]],["popArea_target",[[339,2],[339,36]],[[339,22],[339,36]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_fire",[[340,2],[340,41]],[[340,22],[340,41]],["StreamCCByToggle"],["variable","wire"]],["popArea_hit",[[341,2],[341,33]],[[341,22],[341,33]],["StreamCCByToggle"],["variable","reg"]],["outHitSignal_buffercc",[[343,2],[348,3]],[[343,11],[343,32]],["StreamCCByToggle"],["instance","BufferCC"]],["pushArea_target_buffercc",[[349,2],[354,3]],[[349,13],[349,37]],["StreamCCByToggle"],["instance","BufferCC_1"]]]]],[["BufferCC_1",[[398,0],[403,2]],[[398,7],[398,17]],[],["module"]],[[["io_dataIn",[[399,2],[399,31]],[[399,22],[399,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[400,2],[400,32]],[[400,22],[400,32]],["BufferCC_1"],["port","output"]],["pushclk_clk",[[401,2],[401,33]],[[401,22],[401,33]],["BufferCC_1"],["port","input"]],["pushclk_reset",[[402,2],[402,35]],[[402,22],[402,35]],["BufferCC_1"],["port","input"]],["buffers_0",[[405,27],[405,56]],[[405,47],[405,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[406,27],[406,56]],[[406,47],[406,56]],["BufferCC_1"],["variable","reg"]]]]],[["BufferCC",[[422,0],[427,2]],[[422,7],[422,15]],[],["module"]],[[["io_dataIn",[[423,2],[423,31]],[[423,22],[423,31]],["BufferCC"],["port","input"]],["io_dataOut",[[424,2],[424,32]],[[424,22],[424,32]],["BufferCC"],["port","output"]],["popclk_clk",[[425,2],[425,32]],[[425,22],[425,32]],["BufferCC"],["port","input"]],["popclk_reset",[[426,2],[426,34]],[[426,22],[426,34]],["BufferCC"],["port","input"]],["buffers_0",[[429,27],[429,56]],[[429,47],[429,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[430,27],[430,56]],[[430,47],[430,56]],["BufferCC"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\FiberTxSimpleBus.v",[[[[["FiberTxSimpleBus",[[11,0],[22,2]],[[11,7],[11,23]],[],["module"]],[[["output_valid",[[12,2],[12,34]],[[12,22],[12,34]],["FiberTxSimpleBus"],["port","output"]],["output_ready",[[13,2],[13,34]],[[13,22],[13,34]],["FiberTxSimpleBus"],["port","input"]],["output_payload_last",[[14,2],[14,41]],[[14,22],[14,41]],["FiberTxSimpleBus"],["port","output"]],["output_payload_fragment",[[15,2],[15,45]],[[15,22],[15,45]],["FiberTxSimpleBus"],["port","output"]],["RENABLE",[[16,2],[16,29]],[[16,22],[16,29]],["FiberTxSimpleBus"],["port","output"]],["RADDR",[[17,2],[17,27]],[[17,22],[17,27]],["FiberTxSimpleBus"],["port","output"]],["RDATA",[[18,2],[18,27]],[[18,22],[18,27]],["FiberTxSimpleBus"],["port","input"]],["timer_tick",[[19,2],[19,32]],[[19,22],[19,32]],["FiberTxSimpleBus"],["port","input"]],["clk",[[20,2],[20,25]],[[20,22],[20,25]],["FiberTxSimpleBus"],["port","input"]],["reset",[[21,2],[21,27]],[[21,22],[21,27]],["FiberTxSimpleBus"],["port","input"]],["timer_1_io_clear",[[23,2],[23,38]],[[23,22],[23,38]],["FiberTxSimpleBus"],["variable","reg"]],["timer_1_io_full",[[24,2],[24,37]],[[24,22],[24,37]],["FiberTxSimpleBus"],["variable","wire"]],["timer_1_io_value",[[25,2],[25,38]],[[25,22],[25,38]],["FiberTxSimpleBus"],["variable","wire"]],["RENABLE_1",[[26,2],[26,31]],[[26,22],[26,31]],["FiberTxSimpleBus"],["variable","reg"]],["RADDR_1",[[27,2],[27,29]],[[27,22],[27,29]],["FiberTxSimpleBus"],["variable","reg"]],["RDATA_1",[[28,2],[28,29]],[[28,22],[28,29]],["FiberTxSimpleBus"],["variable","reg"]],["send_length",[[29,2],[29,33]],[[29,22],[29,33]],["FiberTxSimpleBus"],["variable","reg"]],["when_FiberTxSimpleBus_l29",[[30,2],[30,47]],[[30,22],[30,47]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_wantExit",[[31,2],[31,34]],[[31,22],[31,34]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_wantStart",[[32,2],[32,35]],[[32,22],[32,35]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_wantKill",[[33,2],[33,34]],[[33,22],[33,34]],["FiberTxSimpleBus"],["variable","wire"]],["RENABLE_1_regNext",[[34,2],[34,39]],[[34,22],[34,39]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_stateReg",[[35,2],[35,68]],[[35,56],[35,68]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_stateNext",[[36,2],[36,69]],[[36,56],[36,69]],["FiberTxSimpleBus"],["variable","reg"]],["when_FiberTxSimpleBus_l50",[[37,2],[37,47]],[[37,22],[37,47]],["FiberTxSimpleBus"],["variable","wire"]],["fsm_stateReg_string",[[39,2],[39,33]],[[39,14],[39,33]],["FiberTxSimpleBus"],["variable","reg"]],["fsm_stateNext_string",[[40,2],[40,34]],[[40,14],[40,34]],["FiberTxSimpleBus"],["variable","reg"]],["timer_1",[[44,2],[52,3]],[[44,8],[44,15]],["FiberTxSimpleBus"],["instance","Timer"]]]]],[["Timer",[[169,0],[177,2]],[[169,7],[169,12]],[],["module"]],[[["io_tick",[[170,2],[170,29]],[[170,22],[170,29]],["Timer"],["port","input"]],["io_clear",[[171,2],[171,30]],[[171,22],[171,30]],["Timer"],["port","input"]],["io_limit",[[172,2],[172,30]],[[172,22],[172,30]],["Timer"],["port","input"]],["io_full",[[173,2],[173,29]],[[173,22],[173,29]],["Timer"],["port","output"]],["io_value",[[174,2],[174,30]],[[174,22],[174,30]],["Timer"],["port","output"]],["clk",[[175,2],[175,25]],[[175,22],[175,25]],["Timer"],["port","input"]],["reset",[[176,2],[176,27]],[[176,22],[176,27]],["Timer"],["port","input"]],["_zz_counter",[[178,2],[178,33]],[[178,22],[178,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[179,2],[179,35]],[[179,22],[179,35]],["Timer"],["variable","wire"]],["counter",[[180,2],[180,29]],[[180,22],[180,29]],["Timer"],["variable","reg"]],["limitHit",[[181,2],[181,30]],[[181,22],[181,30]],["Timer"],["variable","wire"]],["inhibitFull",[[182,2],[182,33]],[[182,22],[182,33]],["Timer"],["variable","reg"]]]]]],null,null,null,[["fsm_enumDefinition_binary_sequential_type",[[4,0],[5,0]],[[4,8],[4,49]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_BOOT",[[5,0],[6,0]],[[5,8],[5,53]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_Wait_Start",[[6,0],[7,0]],[[6,8],[6,59]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_Send_Data",[[7,0],[8,0]],[[7,8],[7,58]],["source.systemverilog"],["macro"]],["fsm_enumDefinition_binary_sequential_fsm_End",[[8,0],[11,0]],[[8,8],[8,52]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Mlmc_Sim.v",[[[[["Mlmc_Sim",[[5,0],[80,2]],[[5,7],[5,15]],[],["module"]],[[["emif_emif_addr",[[6,2],[6,36]],[[6,22],[6,36]],["Mlmc_Sim"],["port","input"]],["emif_emif_data_read",[[7,2],[7,41]],[[7,22],[7,41]],["Mlmc_Sim"],["port","input"]],["emif_emif_data_write",[[8,2],[8,42]],[[8,22],[8,42]],["Mlmc_Sim"],["port","output"]],["emif_emif_data_writeEnable",[[9,2],[9,48]],[[9,22],[9,48]],["Mlmc_Sim"],["port","output"]],["emif_emif_cs",[[10,2],[10,34]],[[10,22],[10,34]],["Mlmc_Sim"],["port","input"]],["emif_emif_we",[[11,2],[11,34]],[[11,22],[11,34]],["Mlmc_Sim"],["port","input"]],["emif_emif_oe",[[12,2],[12,34]],[[12,22],[12,34]],["Mlmc_Sim"],["port","input"]],["ad5544_A_AD5544_CS",[[13,2],[13,40]],[[13,22],[13,40]],["Mlmc_Sim"],["port","output"]],["ad5544_A_AD5544_LDAC",[[14,2],[14,42]],[[14,22],[14,42]],["Mlmc_Sim"],["port","output"]],["ad5544_A_AD5544_MSB",[[15,2],[15,41]],[[15,22],[15,41]],["Mlmc_Sim"],["port","output"]],["ad5544_A_AD5544_RS",[[16,2],[16,40]],[[16,22],[16,40]],["Mlmc_Sim"],["port","output"]],["ad5544_A_AD5544_SCLK",[[17,2],[17,42]],[[17,22],[17,42]],["Mlmc_Sim"],["port","output"]],["ad5544_A_AD5544_SDIN",[[18,2],[18,42]],[[18,22],[18,42]],["Mlmc_Sim"],["port","output"]],["ad5544_B_AD5544_CS",[[19,2],[19,40]],[[19,22],[19,40]],["Mlmc_Sim"],["port","output"]],["ad5544_B_AD5544_LDAC",[[20,2],[20,42]],[[20,22],[20,42]],["Mlmc_Sim"],["port","output"]],["ad5544_B_AD5544_MSB",[[21,2],[21,41]],[[21,22],[21,41]],["Mlmc_Sim"],["port","output"]],["ad5544_B_AD5544_RS",[[22,2],[22,40]],[[22,22],[22,40]],["Mlmc_Sim"],["port","output"]],["ad5544_B_AD5544_SCLK",[[23,2],[23,42]],[[23,22],[23,42]],["Mlmc_Sim"],["port","output"]],["ad5544_B_AD5544_SDIN",[[24,2],[24,42]],[[24,22],[24,42]],["Mlmc_Sim"],["port","output"]],["bissc_master_enc_clk",[[25,2],[25,42]],[[25,22],[25,42]],["Mlmc_Sim"],["port","output"]],["bissc_master_enc_data",[[26,2],[26,43]],[[26,22],[26,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_0_enc_clk",[[27,2],[27,43]],[[27,22],[27,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_0_enc_data",[[28,2],[28,44]],[[28,22],[28,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_1_enc_clk",[[29,2],[29,43]],[[29,22],[29,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_1_enc_data",[[30,2],[30,44]],[[30,22],[30,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_2_enc_clk",[[31,2],[31,43]],[[31,22],[31,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_2_enc_data",[[32,2],[32,44]],[[32,22],[32,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_3_enc_clk",[[33,2],[33,43]],[[33,22],[33,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_3_enc_data",[[34,2],[34,44]],[[34,22],[34,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_4_enc_clk",[[35,2],[35,43]],[[35,22],[35,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_4_enc_data",[[36,2],[36,44]],[[36,22],[36,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_5_enc_clk",[[37,2],[37,43]],[[37,22],[37,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_5_enc_data",[[38,2],[38,44]],[[38,22],[38,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_6_enc_clk",[[39,2],[39,43]],[[39,22],[39,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_6_enc_data",[[40,2],[40,44]],[[40,22],[40,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_7_enc_clk",[[41,2],[41,43]],[[41,22],[41,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_7_enc_data",[[42,2],[42,44]],[[42,22],[42,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_8_enc_clk",[[43,2],[43,43]],[[43,22],[43,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_8_enc_data",[[44,2],[44,44]],[[44,22],[44,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_9_enc_clk",[[45,2],[45,43]],[[45,22],[45,43]],["Mlmc_Sim"],["port","input"]],["bissc_slave_9_enc_data",[[46,2],[46,44]],[[46,22],[46,44]],["Mlmc_Sim"],["port","output"]],["bissc_slave_10_enc_clk",[[47,2],[47,44]],[[47,22],[47,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_10_enc_data",[[48,2],[48,45]],[[48,22],[48,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_11_enc_clk",[[49,2],[49,44]],[[49,22],[49,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_11_enc_data",[[50,2],[50,45]],[[50,22],[50,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_12_enc_clk",[[51,2],[51,44]],[[51,22],[51,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_12_enc_data",[[52,2],[52,45]],[[52,22],[52,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_13_enc_clk",[[53,2],[53,44]],[[53,22],[53,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_13_enc_data",[[54,2],[54,45]],[[54,22],[54,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_14_enc_clk",[[55,2],[55,44]],[[55,22],[55,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_14_enc_data",[[56,2],[56,45]],[[56,22],[56,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_15_enc_clk",[[57,2],[57,44]],[[57,22],[57,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_15_enc_data",[[58,2],[58,45]],[[58,22],[58,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_16_enc_clk",[[59,2],[59,44]],[[59,22],[59,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_16_enc_data",[[60,2],[60,45]],[[60,22],[60,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_17_enc_clk",[[61,2],[61,44]],[[61,22],[61,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_17_enc_data",[[62,2],[62,45]],[[62,22],[62,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_18_enc_clk",[[63,2],[63,44]],[[63,22],[63,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_18_enc_data",[[64,2],[64,45]],[[64,22],[64,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_19_enc_clk",[[65,2],[65,44]],[[65,22],[65,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_19_enc_data",[[66,2],[66,45]],[[66,22],[66,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_20_enc_clk",[[67,2],[67,44]],[[67,22],[67,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_20_enc_data",[[68,2],[68,45]],[[68,22],[68,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_21_enc_clk",[[69,2],[69,44]],[[69,22],[69,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_21_enc_data",[[70,2],[70,45]],[[70,22],[70,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_22_enc_clk",[[71,2],[71,44]],[[71,22],[71,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_22_enc_data",[[72,2],[72,45]],[[72,22],[72,45]],["Mlmc_Sim"],["port","output"]],["bissc_slave_23_enc_clk",[[73,2],[73,44]],[[73,22],[73,44]],["Mlmc_Sim"],["port","input"]],["bissc_slave_23_enc_data",[[74,2],[74,45]],[[74,22],[74,45]],["Mlmc_Sim"],["port","output"]],["gpioA",[[75,2],[75,27]],[[75,22],[75,27]],["Mlmc_Sim"],["port","output"]],["gpioB",[[76,2],[76,27]],[[76,22],[76,27]],["Mlmc_Sim"],["port","output"]],["clk",[[77,2],[77,25]],[[77,22],[77,25]],["Mlmc_Sim"],["port","input"]],["reset",[[78,2],[78,27]],[[78,22],[78,27]],["Mlmc_Sim"],["port","input"]],["led",[[79,2],[79,25]],[[79,22],[79,25]],["Mlmc_Sim"],["port","output"]],["area_ad5544_triger_apb_PADDR",[[82,2],[82,50]],[[82,22],[82,50]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_apb_PADDR",[[83,2],[83,50]],[[83,22],[83,50]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_apb_PADDR",[[84,2],[84,50]],[[84,22],[84,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_ctrl_apb_PADDR",[[85,2],[85,47]],[[85,22],[85,47]],["Mlmc_Sim"],["variable","wire"]],["area_apb_gpio_io_apb_PADDR",[[86,2],[86,48]],[[86,22],[86,48]],["Mlmc_Sim"],["variable","wire"]],["area_apb_ram_apb_PADDR",[[87,2],[87,44]],[[87,22],[87,44]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_0_m_postion",[[88,2],[88,50]],[[88,22],[88,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_1_m_postion",[[89,2],[89,50]],[[89,22],[89,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_2_m_postion",[[90,2],[90,50]],[[90,22],[90,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_3_m_postion",[[91,2],[91,50]],[[91,22],[91,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_4_m_postion",[[92,2],[92,50]],[[92,22],[92,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_5_m_postion",[[93,2],[93,50]],[[93,22],[93,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_6_m_postion",[[94,2],[94,50]],[[94,22],[94,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_7_m_postion",[[95,2],[95,50]],[[95,22],[95,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_8_m_postion",[[96,2],[96,50]],[[96,22],[96,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_9_m_postion",[[97,2],[97,50]],[[97,22],[97,50]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_10_m_postion",[[98,2],[98,51]],[[98,22],[98,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_11_m_postion",[[99,2],[99,51]],[[99,22],[99,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_12_m_postion",[[100,2],[100,51]],[[100,22],[100,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_13_m_postion",[[101,2],[101,51]],[[101,22],[101,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_14_m_postion",[[102,2],[102,51]],[[102,22],[102,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_15_m_postion",[[103,2],[103,51]],[[103,22],[103,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_16_m_postion",[[104,2],[104,51]],[[104,22],[104,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_17_m_postion",[[105,2],[105,51]],[[105,22],[105,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_18_m_postion",[[106,2],[106,51]],[[106,22],[106,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_19_m_postion",[[107,2],[107,51]],[[107,22],[107,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_20_m_postion",[[108,2],[108,51]],[[108,22],[108,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_21_m_postion",[[109,2],[109,51]],[[109,22],[109,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_22_m_postion",[[110,2],[110,51]],[[110,22],[110,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_23_m_postion",[[111,2],[111,51]],[[111,22],[111,51]],["Mlmc_Sim"],["variable","wire"]],["area_emif_interface_emif_emif_data_write",[[112,2],[112,62]],[[112,22],[112,62]],["Mlmc_Sim"],["variable","wire"]],["area_emif_interface_emif_emif_data_writeEnable",[[113,2],[113,68]],[[113,22],[113,68]],["Mlmc_Sim"],["variable","wire"]],["area_emif_interface_apb_PADDR",[[114,2],[114,51]],[[114,22],[114,51]],["Mlmc_Sim"],["variable","wire"]],["area_emif_interface_apb_PSEL",[[115,2],[115,50]],[[115,22],[115,50]],["Mlmc_Sim"],["variable","wire"]],["area_emif_interface_apb_PENABLE",[[116,2],[116,53]],[[116,22],[116,53]],["Mlmc_Sim"],["variable","wire"]],["area_emif_interface_apb_PWRITE",[[117,2],[117,52]],[[117,22],[117,52]],["Mlmc_Sim"],["variable","wire"]],["area_emif_interface_apb_PWDATA",[[118,2],[118,52]],[[118,22],[118,52]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_triger_apb_PREADY",[[119,2],[119,51]],[[119,22],[119,51]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_triger_apb_PRDATA",[[120,2],[120,51]],[[120,22],[120,51]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_triger_apb_PSLVERROR",[[121,2],[121,54]],[[121,22],[121,54]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_triger_ad5544_tri",[[122,2],[122,51]],[[122,22],[122,51]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_apb_PREADY",[[123,2],[123,51]],[[123,22],[123,51]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_apb_PRDATA",[[124,2],[124,51]],[[124,22],[124,51]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_apb_PSLVERROR",[[125,2],[125,54]],[[125,22],[125,54]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_ad5544Interface_AD5544_CS",[[126,2],[126,66]],[[126,22],[126,66]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_ad5544Interface_AD5544_LDAC",[[127,2],[127,68]],[[127,22],[127,68]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_ad5544Interface_AD5544_MSB",[[128,2],[128,67]],[[128,22],[128,67]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_ad5544Interface_AD5544_RS",[[129,2],[129,66]],[[129,22],[129,66]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_ad5544Interface_AD5544_SCLK",[[130,2],[130,68]],[[130,22],[130,68]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_1_Ctrl_ad5544Interface_AD5544_SDIN",[[131,2],[131,68]],[[131,22],[131,68]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_apb_PREADY",[[132,2],[132,51]],[[132,22],[132,51]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_apb_PRDATA",[[133,2],[133,51]],[[133,22],[133,51]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_apb_PSLVERROR",[[134,2],[134,54]],[[134,22],[134,54]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_ad5544Interface_AD5544_CS",[[135,2],[135,66]],[[135,22],[135,66]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_ad5544Interface_AD5544_LDAC",[[136,2],[136,68]],[[136,22],[136,68]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_ad5544Interface_AD5544_MSB",[[137,2],[137,67]],[[137,22],[137,67]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_ad5544Interface_AD5544_RS",[[138,2],[138,66]],[[138,22],[138,66]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_ad5544Interface_AD5544_SCLK",[[139,2],[139,68]],[[139,22],[139,68]],["Mlmc_Sim"],["variable","wire"]],["area_ad5544_2_Ctrl_ad5544Interface_AD5544_SDIN",[[140,2],[140,68]],[[140,22],[140,68]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_ctrl_apb_PREADY",[[141,2],[141,48]],[[141,22],[141,48]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_ctrl_apb_PRDATA",[[142,2],[142,48]],[[142,22],[142,48]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_ctrl_apb_PSLVERROR",[[143,2],[143,51]],[[143,22],[143,51]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_ctrl_bisscInterface_enc_clk",[[144,2],[144,60]],[[144,22],[144,60]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_ctrl_enc_position_all",[[145,2],[145,54]],[[145,22],[145,54]],["Mlmc_Sim"],["variable","wire"]],["area_apb_gpio_io_apb_PREADY",[[146,2],[146,49]],[[146,22],[146,49]],["Mlmc_Sim"],["variable","wire"]],["area_apb_gpio_io_apb_PRDATA",[[147,2],[147,49]],[[147,22],[147,49]],["Mlmc_Sim"],["variable","wire"]],["area_apb_gpio_io_apb_PSLVERROR",[[148,2],[148,52]],[[148,22],[148,52]],["Mlmc_Sim"],["variable","wire"]],["area_apb_gpio_io_gpioA",[[149,2],[149,44]],[[149,22],[149,44]],["Mlmc_Sim"],["variable","wire"]],["area_apb_gpio_io_gpioB",[[150,2],[150,44]],[[150,22],[150,44]],["Mlmc_Sim"],["variable","wire"]],["area_apb_ram_apb_PREADY",[[151,2],[151,45]],[[151,22],[151,45]],["Mlmc_Sim"],["variable","wire"]],["area_apb_ram_apb_PRDATA",[[152,2],[152,45]],[[152,22],[152,45]],["Mlmc_Sim"],["variable","wire"]],["area_apb_ram_apb_PSLVERROR",[[153,2],[153,48]],[[153,22],[153,48]],["Mlmc_Sim"],["variable","wire"]],["apb_decoder_io_input_PREADY",[[154,2],[154,49]],[[154,22],[154,49]],["Mlmc_Sim"],["variable","wire"]],["apb_decoder_io_input_PRDATA",[[155,2],[155,49]],[[155,22],[155,49]],["Mlmc_Sim"],["variable","wire"]],["apb_decoder_io_input_PSLVERROR",[[156,2],[156,52]],[[156,22],[156,52]],["Mlmc_Sim"],["variable","wire"]],["apb_decoder_io_output_PADDR",[[157,2],[157,49]],[[157,22],[157,49]],["Mlmc_Sim"],["variable","wire"]],["apb_decoder_io_output_PSEL",[[158,2],[158,48]],[[158,22],[158,48]],["Mlmc_Sim"],["variable","wire"]],["apb_decoder_io_output_PENABLE",[[159,2],[159,51]],[[159,22],[159,51]],["Mlmc_Sim"],["variable","wire"]],["apb_decoder_io_output_PWRITE",[[160,2],[160,50]],[[160,22],[160,50]],["Mlmc_Sim"],["variable","wire"]],["apb_decoder_io_output_PWDATA",[[161,2],[161,50]],[[161,22],[161,50]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_input_PREADY",[[162,2],[162,50]],[[162,22],[162,50]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_input_PRDATA",[[163,2],[163,50]],[[163,22],[163,50]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_input_PSLVERROR",[[164,2],[164,53]],[[164,22],[164,53]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_0_PADDR",[[165,2],[165,53]],[[165,22],[165,53]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_0_PSEL",[[166,2],[166,52]],[[166,22],[166,52]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_0_PENABLE",[[167,2],[167,55]],[[167,22],[167,55]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_0_PWRITE",[[168,2],[168,54]],[[168,22],[168,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_0_PWDATA",[[169,2],[169,54]],[[169,22],[169,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_1_PADDR",[[170,2],[170,53]],[[170,22],[170,53]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_1_PSEL",[[171,2],[171,52]],[[171,22],[171,52]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_1_PENABLE",[[172,2],[172,55]],[[172,22],[172,55]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_1_PWRITE",[[173,2],[173,54]],[[173,22],[173,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_1_PWDATA",[[174,2],[174,54]],[[174,22],[174,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_2_PADDR",[[175,2],[175,53]],[[175,22],[175,53]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_2_PSEL",[[176,2],[176,52]],[[176,22],[176,52]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_2_PENABLE",[[177,2],[177,55]],[[177,22],[177,55]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_2_PWRITE",[[178,2],[178,54]],[[178,22],[178,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_2_PWDATA",[[179,2],[179,54]],[[179,22],[179,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_3_PADDR",[[180,2],[180,53]],[[180,22],[180,53]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_3_PSEL",[[181,2],[181,52]],[[181,22],[181,52]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_3_PENABLE",[[182,2],[182,55]],[[182,22],[182,55]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_3_PWRITE",[[183,2],[183,54]],[[183,22],[183,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_3_PWDATA",[[184,2],[184,54]],[[184,22],[184,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_4_PADDR",[[185,2],[185,53]],[[185,22],[185,53]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_4_PSEL",[[186,2],[186,52]],[[186,22],[186,52]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_4_PENABLE",[[187,2],[187,55]],[[187,22],[187,55]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_4_PWRITE",[[188,2],[188,54]],[[188,22],[188,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_4_PWDATA",[[189,2],[189,54]],[[189,22],[189,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_5_PADDR",[[190,2],[190,53]],[[190,22],[190,53]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_5_PSEL",[[191,2],[191,52]],[[191,22],[191,52]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_5_PENABLE",[[192,2],[192,55]],[[192,22],[192,55]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_5_PWRITE",[[193,2],[193,54]],[[193,22],[193,54]],["Mlmc_Sim"],["variable","wire"]],["apb3Router_1_io_outputs_5_PWDATA",[[194,2],[194,54]],[[194,22],[194,54]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_0_s_bissc_enc_data",[[195,2],[195,57]],[[195,22],[195,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_1_s_bissc_enc_data",[[196,2],[196,57]],[[196,22],[196,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_2_s_bissc_enc_data",[[197,2],[197,57]],[[197,22],[197,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_3_s_bissc_enc_data",[[198,2],[198,57]],[[198,22],[198,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_4_s_bissc_enc_data",[[199,2],[199,57]],[[199,22],[199,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_5_s_bissc_enc_data",[[200,2],[200,57]],[[200,22],[200,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_6_s_bissc_enc_data",[[201,2],[201,57]],[[201,22],[201,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_7_s_bissc_enc_data",[[202,2],[202,57]],[[202,22],[202,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_8_s_bissc_enc_data",[[203,2],[203,57]],[[203,22],[203,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_9_s_bissc_enc_data",[[204,2],[204,57]],[[204,22],[204,57]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_10_s_bissc_enc_data",[[205,2],[205,58]],[[205,22],[205,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_11_s_bissc_enc_data",[[206,2],[206,58]],[[206,22],[206,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_12_s_bissc_enc_data",[[207,2],[207,58]],[[207,22],[207,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_13_s_bissc_enc_data",[[208,2],[208,58]],[[208,22],[208,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_14_s_bissc_enc_data",[[209,2],[209,58]],[[209,22],[209,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_15_s_bissc_enc_data",[[210,2],[210,58]],[[210,22],[210,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_16_s_bissc_enc_data",[[211,2],[211,58]],[[211,22],[211,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_17_s_bissc_enc_data",[[212,2],[212,58]],[[212,22],[212,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_18_s_bissc_enc_data",[[213,2],[213,58]],[[213,22],[213,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_19_s_bissc_enc_data",[[214,2],[214,58]],[[214,22],[214,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_20_s_bissc_enc_data",[[215,2],[215,58]],[[215,22],[215,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_21_s_bissc_enc_data",[[216,2],[216,58]],[[216,22],[216,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_22_s_bissc_enc_data",[[217,2],[217,58]],[[217,22],[217,58]],["Mlmc_Sim"],["variable","wire"]],["area_bissc_slave_23_s_bissc_enc_data",[[218,2],[218,58]],[[218,22],[218,58]],["Mlmc_Sim"],["variable","wire"]],["_zz_area_counter_valueNext",[[219,2],[219,48]],[[219,22],[219,48]],["Mlmc_Sim"],["variable","wire"]],["_zz_area_counter_valueNext_1",[[220,2],[220,50]],[[220,22],[220,50]],["Mlmc_Sim"],["variable","wire"]],["area_ledtemp",[[221,2],[221,34]],[[221,22],[221,34]],["Mlmc_Sim"],["variable","reg"]],["area_counter_willIncrement",[[222,2],[222,48]],[[222,22],[222,48]],["Mlmc_Sim"],["variable","wire"]],["area_counter_willClear",[[223,2],[223,44]],[[223,22],[223,44]],["Mlmc_Sim"],["variable","reg"]],["area_counter_valueNext",[[224,2],[224,44]],[[224,22],[224,44]],["Mlmc_Sim"],["variable","reg"]],["area_counter_value",[[225,2],[225,40]],[[225,22],[225,40]],["Mlmc_Sim"],["variable","reg"]],["area_counter_willOverflowIfInc",[[226,2],[226,52]],[[226,22],[226,52]],["Mlmc_Sim"],["variable","wire"]],["area_counter_willOverflow",[[227,2],[227,47]],[[227,22],[227,47]],["Mlmc_Sim"],["variable","wire"]],["area_emif_interface",[[231,2],[249,3]],[[231,11],[231,30]],["Mlmc_Sim"],["instance","Emif_Apb"]],["area_ad5544_triger",[[250,2],[262,3]],[[250,16],[250,34]],["Mlmc_Sim"],["instance","AD5544_triger"]],["area_ad5544_1_Ctrl",[[263,2],[281,3]],[[263,9],[263,27]],["Mlmc_Sim"],["instance","AD5544"]],["area_ad5544_2_Ctrl",[[282,2],[300,3]],[[282,9],[282,27]],["Mlmc_Sim"],["instance","AD5544"]],["area_bissc_ctrl",[[301,2],[315,3]],[[301,9],[301,24]],["Mlmc_Sim"],["instance","Biss_C"]],["area_apb_gpio",[[316,2],[329,3]],[[316,15],[316,28]],["Mlmc_Sim"],["instance","Mlmc300_Gpio"]],["area_apb_ram",[[330,2],[341,3]],[[330,9],[330,21]],["Mlmc_Sim"],["instance","ApbRam"]],["apb_decoder",[[342,2],[359,3]],[[342,14],[342,25]],["Mlmc_Sim"],["instance","Apb3Decoder"]],["apb3Router_1",[[360,2],[419,3]],[[360,13],[360,25]],["Mlmc_Sim"],["instance","Apb3Router"]],["area_bissc_slave_0",[[420,2],[426,3]],[[420,14],[420,32]],["Mlmc_Sim"],["instance","BissC_Slave"]],["area_bissc_slave_1",[[427,2],[433,3]],[[427,16],[427,34]],["Mlmc_Sim"],["instance","BissC_Slave_1"]],["area_bissc_slave_2",[[434,2],[440,3]],[[434,16],[434,34]],["Mlmc_Sim"],["instance","BissC_Slave_2"]],["area_bissc_slave_3",[[441,2],[447,3]],[[441,16],[441,34]],["Mlmc_Sim"],["instance","BissC_Slave_3"]],["area_bissc_slave_4",[[448,2],[454,3]],[[448,16],[448,34]],["Mlmc_Sim"],["instance","BissC_Slave_4"]],["area_bissc_slave_5",[[455,2],[461,3]],[[455,16],[455,34]],["Mlmc_Sim"],["instance","BissC_Slave_5"]],["area_bissc_slave_6",[[462,2],[468,3]],[[462,16],[462,34]],["Mlmc_Sim"],["instance","BissC_Slave_6"]],["area_bissc_slave_7",[[469,2],[475,3]],[[469,16],[469,34]],["Mlmc_Sim"],["instance","BissC_Slave_7"]],["area_bissc_slave_8",[[476,2],[482,3]],[[476,16],[476,34]],["Mlmc_Sim"],["instance","BissC_Slave_8"]],["area_bissc_slave_9",[[483,2],[489,3]],[[483,16],[483,34]],["Mlmc_Sim"],["instance","BissC_Slave_9"]],["area_bissc_slave_10",[[490,2],[496,3]],[[490,17],[490,36]],["Mlmc_Sim"],["instance","BissC_Slave_10"]],["area_bissc_slave_11",[[497,2],[503,3]],[[497,17],[497,36]],["Mlmc_Sim"],["instance","BissC_Slave_11"]],["area_bissc_slave_12",[[504,2],[510,3]],[[504,17],[504,36]],["Mlmc_Sim"],["instance","BissC_Slave_12"]],["area_bissc_slave_13",[[511,2],[517,3]],[[511,17],[511,36]],["Mlmc_Sim"],["instance","BissC_Slave_13"]],["area_bissc_slave_14",[[518,2],[524,3]],[[518,17],[518,36]],["Mlmc_Sim"],["instance","BissC_Slave_14"]],["area_bissc_slave_15",[[525,2],[531,3]],[[525,17],[525,36]],["Mlmc_Sim"],["instance","BissC_Slave_15"]],["area_bissc_slave_16",[[532,2],[538,3]],[[532,17],[532,36]],["Mlmc_Sim"],["instance","BissC_Slave_16"]],["area_bissc_slave_17",[[539,2],[545,3]],[[539,17],[539,36]],["Mlmc_Sim"],["instance","BissC_Slave_17"]],["area_bissc_slave_18",[[546,2],[552,3]],[[546,17],[546,36]],["Mlmc_Sim"],["instance","BissC_Slave_18"]],["area_bissc_slave_19",[[553,2],[559,3]],[[553,17],[553,36]],["Mlmc_Sim"],["instance","BissC_Slave_19"]],["area_bissc_slave_20",[[560,2],[566,3]],[[560,17],[560,36]],["Mlmc_Sim"],["instance","BissC_Slave_20"]],["area_bissc_slave_21",[[567,2],[573,3]],[[567,17],[567,36]],["Mlmc_Sim"],["instance","BissC_Slave_21"]],["area_bissc_slave_22",[[574,2],[580,3]],[[574,17],[574,36]],["Mlmc_Sim"],["instance","BissC_Slave_22"]],["area_bissc_slave_23",[[581,2],[587,3]],[[581,17],[581,36]],["Mlmc_Sim"],["instance","BissC_Slave_23"]]]]],[["BissC_Slave_23",[[696,0],[702,2]],[[696,7],[696,21]],[],["module"]],[[["s_bissc_enc_clk",[[697,2],[697,37]],[[697,22],[697,37]],["BissC_Slave_23"],["port","input"]],["s_bissc_enc_data",[[698,2],[698,38]],[[698,22],[698,38]],["BissC_Slave_23"],["port","output"]],["m_postion",[[699,2],[699,31]],[[699,22],[699,31]],["BissC_Slave_23"],["port","input"]],["clk",[[700,2],[700,25]],[[700,22],[700,25]],["BissC_Slave_23"],["port","input"]],["reset",[[701,2],[701,27]],[[701,22],[701,27]],["BissC_Slave_23"],["port","input"]],["fsm_enumDef_23_BOOT",[[703,2],[703,40]],[[703,13],[703,32]],["BissC_Slave_23"],["localparam"]],["fsm_enumDef_23_Wait_Start",[[704,2],[704,46]],[[704,13],[704,38]],["BissC_Slave_23"],["localparam"]],["fsm_enumDef_23_Slo",[[705,2],[705,39]],[[705,13],[705,31]],["BissC_Slave_23"],["localparam"]],["fsm_enumDef_23_Ack",[[706,2],[706,39]],[[706,13],[706,31]],["BissC_Slave_23"],["localparam"]],["fsm_enumDef_23_Start",[[707,2],[707,41]],[[707,13],[707,33]],["BissC_Slave_23"],["localparam"]],["fsm_enumDef_23_Zero",[[708,2],[708,40]],[[708,13],[708,32]],["BissC_Slave_23"],["localparam"]],["fsm_enumDef_23_PostionOut",[[709,2],[709,46]],[[709,13],[709,38]],["BissC_Slave_23"],["localparam"]],["fsm_enumDef_23_TimeOut",[[710,2],[710,43]],[[710,13],[710,35]],["BissC_Slave_23"],["localparam"]],["_zz_bisscdata",[[712,2],[712,35]],[[712,22],[712,35]],["BissC_Slave_23"],["variable","wire"]],["_zz_bisscdata_1",[[713,2],[713,37]],[[713,22],[713,37]],["BissC_Slave_23"],["variable","wire"]],["_zz_bisscdata_2",[[714,2],[714,37]],[[714,22],[714,37]],["BissC_Slave_23"],["variable","wire"]],["_zz_bisscdata_3",[[715,2],[715,37]],[[715,22],[715,37]],["BissC_Slave_23"],["variable","wire"]],["_zz_when_BissC_l97",[[716,2],[716,40]],[[716,22],[716,40]],["BissC_Slave_23"],["variable","wire"]],["bisscdata",[[717,2],[717,31]],[[717,22],[717,31]],["BissC_Slave_23"],["variable","reg"]],["clkrise_cnt",[[718,2],[718,33]],[[718,22],[718,33]],["BissC_Slave_23"],["variable","reg"]],["timeout_cnt",[[719,2],[719,33]],[[719,22],[719,33]],["BissC_Slave_23"],["variable","reg"]],["postion_reg",[[720,2],[720,33]],[[720,22],[720,33]],["BissC_Slave_23"],["variable","reg"]],["fsm_wantExit",[[721,2],[721,34]],[[721,22],[721,34]],["BissC_Slave_23"],["variable","wire"]],["fsm_wantStart",[[722,2],[722,35]],[[722,22],[722,35]],["BissC_Slave_23"],["variable","reg"]],["fsm_wantKill",[[723,2],[723,34]],[[723,22],[723,34]],["BissC_Slave_23"],["variable","wire"]],["fsm_stateReg",[[724,2],[724,34]],[[724,22],[724,34]],["BissC_Slave_23"],["variable","reg"]],["fsm_stateNext",[[725,2],[725,35]],[[725,22],[725,35]],["BissC_Slave_23"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[726,2],[726,45]],[[726,22],[726,45]],["BissC_Slave_23"],["variable","reg"]],["when_BissC_l33",[[727,2],[727,36]],[[727,22],[727,36]],["BissC_Slave_23"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[728,2],[728,47]],[[728,22],[728,47]],["BissC_Slave_23"],["variable","reg"]],["when_BissC_l43",[[729,2],[729,36]],[[729,22],[729,36]],["BissC_Slave_23"],["variable","wire"]],["when_BissC_l45",[[730,2],[730,36]],[[730,22],[730,36]],["BissC_Slave_23"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[731,2],[731,47]],[[731,22],[731,47]],["BissC_Slave_23"],["variable","reg"]],["when_BissC_l55",[[732,2],[732,36]],[[732,22],[732,36]],["BissC_Slave_23"],["variable","wire"]],["when_BissC_l57",[[733,2],[733,36]],[[733,22],[733,36]],["BissC_Slave_23"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[734,2],[734,47]],[[734,22],[734,47]],["BissC_Slave_23"],["variable","reg"]],["when_BissC_l67",[[735,2],[735,36]],[[735,22],[735,36]],["BissC_Slave_23"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[736,2],[736,47]],[[736,22],[736,47]],["BissC_Slave_23"],["variable","reg"]],["when_BissC_l75",[[737,2],[737,36]],[[737,22],[737,36]],["BissC_Slave_23"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[738,2],[738,47]],[[738,22],[738,47]],["BissC_Slave_23"],["variable","reg"]],["when_BissC_l84",[[739,2],[739,36]],[[739,22],[739,36]],["BissC_Slave_23"],["variable","wire"]],["when_BissC_l87",[[740,2],[740,36]],[[740,22],[740,36]],["BissC_Slave_23"],["variable","wire"]],["when_BissC_l97",[[741,2],[741,36]],[[741,22],[741,36]],["BissC_Slave_23"],["variable","wire"]],["fsm_stateReg_string",[[743,2],[743,32]],[[743,13],[743,32]],["BissC_Slave_23"],["variable","reg"]],["fsm_stateNext_string",[[744,2],[744,33]],[[744,13],[744,33]],["BissC_Slave_23"],["variable","reg"]]]]],[["BissC_Slave_22",[[990,0],[996,2]],[[990,7],[990,21]],[],["module"]],[[["s_bissc_enc_clk",[[991,2],[991,37]],[[991,22],[991,37]],["BissC_Slave_22"],["port","input"]],["s_bissc_enc_data",[[992,2],[992,38]],[[992,22],[992,38]],["BissC_Slave_22"],["port","output"]],["m_postion",[[993,2],[993,31]],[[993,22],[993,31]],["BissC_Slave_22"],["port","input"]],["clk",[[994,2],[994,25]],[[994,22],[994,25]],["BissC_Slave_22"],["port","input"]],["reset",[[995,2],[995,27]],[[995,22],[995,27]],["BissC_Slave_22"],["port","input"]],["fsm_enumDef_22_BOOT",[[997,2],[997,40]],[[997,13],[997,32]],["BissC_Slave_22"],["localparam"]],["fsm_enumDef_22_Wait_Start",[[998,2],[998,46]],[[998,13],[998,38]],["BissC_Slave_22"],["localparam"]],["fsm_enumDef_22_Slo",[[999,2],[999,39]],[[999,13],[999,31]],["BissC_Slave_22"],["localparam"]],["fsm_enumDef_22_Ack",[[1000,2],[1000,39]],[[1000,13],[1000,31]],["BissC_Slave_22"],["localparam"]],["fsm_enumDef_22_Start",[[1001,2],[1001,41]],[[1001,13],[1001,33]],["BissC_Slave_22"],["localparam"]],["fsm_enumDef_22_Zero",[[1002,2],[1002,40]],[[1002,13],[1002,32]],["BissC_Slave_22"],["localparam"]],["fsm_enumDef_22_PostionOut",[[1003,2],[1003,46]],[[1003,13],[1003,38]],["BissC_Slave_22"],["localparam"]],["fsm_enumDef_22_TimeOut",[[1004,2],[1004,43]],[[1004,13],[1004,35]],["BissC_Slave_22"],["localparam"]],["_zz_bisscdata",[[1006,2],[1006,35]],[[1006,22],[1006,35]],["BissC_Slave_22"],["variable","wire"]],["_zz_bisscdata_1",[[1007,2],[1007,37]],[[1007,22],[1007,37]],["BissC_Slave_22"],["variable","wire"]],["_zz_bisscdata_2",[[1008,2],[1008,37]],[[1008,22],[1008,37]],["BissC_Slave_22"],["variable","wire"]],["_zz_bisscdata_3",[[1009,2],[1009,37]],[[1009,22],[1009,37]],["BissC_Slave_22"],["variable","wire"]],["_zz_when_BissC_l97",[[1010,2],[1010,40]],[[1010,22],[1010,40]],["BissC_Slave_22"],["variable","wire"]],["bisscdata",[[1011,2],[1011,31]],[[1011,22],[1011,31]],["BissC_Slave_22"],["variable","reg"]],["clkrise_cnt",[[1012,2],[1012,33]],[[1012,22],[1012,33]],["BissC_Slave_22"],["variable","reg"]],["timeout_cnt",[[1013,2],[1013,33]],[[1013,22],[1013,33]],["BissC_Slave_22"],["variable","reg"]],["postion_reg",[[1014,2],[1014,33]],[[1014,22],[1014,33]],["BissC_Slave_22"],["variable","reg"]],["fsm_wantExit",[[1015,2],[1015,34]],[[1015,22],[1015,34]],["BissC_Slave_22"],["variable","wire"]],["fsm_wantStart",[[1016,2],[1016,35]],[[1016,22],[1016,35]],["BissC_Slave_22"],["variable","reg"]],["fsm_wantKill",[[1017,2],[1017,34]],[[1017,22],[1017,34]],["BissC_Slave_22"],["variable","wire"]],["fsm_stateReg",[[1018,2],[1018,34]],[[1018,22],[1018,34]],["BissC_Slave_22"],["variable","reg"]],["fsm_stateNext",[[1019,2],[1019,35]],[[1019,22],[1019,35]],["BissC_Slave_22"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[1020,2],[1020,45]],[[1020,22],[1020,45]],["BissC_Slave_22"],["variable","reg"]],["when_BissC_l33",[[1021,2],[1021,36]],[[1021,22],[1021,36]],["BissC_Slave_22"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[1022,2],[1022,47]],[[1022,22],[1022,47]],["BissC_Slave_22"],["variable","reg"]],["when_BissC_l43",[[1023,2],[1023,36]],[[1023,22],[1023,36]],["BissC_Slave_22"],["variable","wire"]],["when_BissC_l45",[[1024,2],[1024,36]],[[1024,22],[1024,36]],["BissC_Slave_22"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[1025,2],[1025,47]],[[1025,22],[1025,47]],["BissC_Slave_22"],["variable","reg"]],["when_BissC_l55",[[1026,2],[1026,36]],[[1026,22],[1026,36]],["BissC_Slave_22"],["variable","wire"]],["when_BissC_l57",[[1027,2],[1027,36]],[[1027,22],[1027,36]],["BissC_Slave_22"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[1028,2],[1028,47]],[[1028,22],[1028,47]],["BissC_Slave_22"],["variable","reg"]],["when_BissC_l67",[[1029,2],[1029,36]],[[1029,22],[1029,36]],["BissC_Slave_22"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[1030,2],[1030,47]],[[1030,22],[1030,47]],["BissC_Slave_22"],["variable","reg"]],["when_BissC_l75",[[1031,2],[1031,36]],[[1031,22],[1031,36]],["BissC_Slave_22"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[1032,2],[1032,47]],[[1032,22],[1032,47]],["BissC_Slave_22"],["variable","reg"]],["when_BissC_l84",[[1033,2],[1033,36]],[[1033,22],[1033,36]],["BissC_Slave_22"],["variable","wire"]],["when_BissC_l87",[[1034,2],[1034,36]],[[1034,22],[1034,36]],["BissC_Slave_22"],["variable","wire"]],["when_BissC_l97",[[1035,2],[1035,36]],[[1035,22],[1035,36]],["BissC_Slave_22"],["variable","wire"]],["fsm_stateReg_string",[[1037,2],[1037,32]],[[1037,13],[1037,32]],["BissC_Slave_22"],["variable","reg"]],["fsm_stateNext_string",[[1038,2],[1038,33]],[[1038,13],[1038,33]],["BissC_Slave_22"],["variable","reg"]]]]],[["BissC_Slave_21",[[1284,0],[1290,2]],[[1284,7],[1284,21]],[],["module"]],[[["s_bissc_enc_clk",[[1285,2],[1285,37]],[[1285,22],[1285,37]],["BissC_Slave_21"],["port","input"]],["s_bissc_enc_data",[[1286,2],[1286,38]],[[1286,22],[1286,38]],["BissC_Slave_21"],["port","output"]],["m_postion",[[1287,2],[1287,31]],[[1287,22],[1287,31]],["BissC_Slave_21"],["port","input"]],["clk",[[1288,2],[1288,25]],[[1288,22],[1288,25]],["BissC_Slave_21"],["port","input"]],["reset",[[1289,2],[1289,27]],[[1289,22],[1289,27]],["BissC_Slave_21"],["port","input"]],["fsm_enumDef_21_BOOT",[[1291,2],[1291,40]],[[1291,13],[1291,32]],["BissC_Slave_21"],["localparam"]],["fsm_enumDef_21_Wait_Start",[[1292,2],[1292,46]],[[1292,13],[1292,38]],["BissC_Slave_21"],["localparam"]],["fsm_enumDef_21_Slo",[[1293,2],[1293,39]],[[1293,13],[1293,31]],["BissC_Slave_21"],["localparam"]],["fsm_enumDef_21_Ack",[[1294,2],[1294,39]],[[1294,13],[1294,31]],["BissC_Slave_21"],["localparam"]],["fsm_enumDef_21_Start",[[1295,2],[1295,41]],[[1295,13],[1295,33]],["BissC_Slave_21"],["localparam"]],["fsm_enumDef_21_Zero",[[1296,2],[1296,40]],[[1296,13],[1296,32]],["BissC_Slave_21"],["localparam"]],["fsm_enumDef_21_PostionOut",[[1297,2],[1297,46]],[[1297,13],[1297,38]],["BissC_Slave_21"],["localparam"]],["fsm_enumDef_21_TimeOut",[[1298,2],[1298,43]],[[1298,13],[1298,35]],["BissC_Slave_21"],["localparam"]],["_zz_bisscdata",[[1300,2],[1300,35]],[[1300,22],[1300,35]],["BissC_Slave_21"],["variable","wire"]],["_zz_bisscdata_1",[[1301,2],[1301,37]],[[1301,22],[1301,37]],["BissC_Slave_21"],["variable","wire"]],["_zz_bisscdata_2",[[1302,2],[1302,37]],[[1302,22],[1302,37]],["BissC_Slave_21"],["variable","wire"]],["_zz_bisscdata_3",[[1303,2],[1303,37]],[[1303,22],[1303,37]],["BissC_Slave_21"],["variable","wire"]],["_zz_when_BissC_l97",[[1304,2],[1304,40]],[[1304,22],[1304,40]],["BissC_Slave_21"],["variable","wire"]],["bisscdata",[[1305,2],[1305,31]],[[1305,22],[1305,31]],["BissC_Slave_21"],["variable","reg"]],["clkrise_cnt",[[1306,2],[1306,33]],[[1306,22],[1306,33]],["BissC_Slave_21"],["variable","reg"]],["timeout_cnt",[[1307,2],[1307,33]],[[1307,22],[1307,33]],["BissC_Slave_21"],["variable","reg"]],["postion_reg",[[1308,2],[1308,33]],[[1308,22],[1308,33]],["BissC_Slave_21"],["variable","reg"]],["fsm_wantExit",[[1309,2],[1309,34]],[[1309,22],[1309,34]],["BissC_Slave_21"],["variable","wire"]],["fsm_wantStart",[[1310,2],[1310,35]],[[1310,22],[1310,35]],["BissC_Slave_21"],["variable","reg"]],["fsm_wantKill",[[1311,2],[1311,34]],[[1311,22],[1311,34]],["BissC_Slave_21"],["variable","wire"]],["fsm_stateReg",[[1312,2],[1312,34]],[[1312,22],[1312,34]],["BissC_Slave_21"],["variable","reg"]],["fsm_stateNext",[[1313,2],[1313,35]],[[1313,22],[1313,35]],["BissC_Slave_21"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[1314,2],[1314,45]],[[1314,22],[1314,45]],["BissC_Slave_21"],["variable","reg"]],["when_BissC_l33",[[1315,2],[1315,36]],[[1315,22],[1315,36]],["BissC_Slave_21"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[1316,2],[1316,47]],[[1316,22],[1316,47]],["BissC_Slave_21"],["variable","reg"]],["when_BissC_l43",[[1317,2],[1317,36]],[[1317,22],[1317,36]],["BissC_Slave_21"],["variable","wire"]],["when_BissC_l45",[[1318,2],[1318,36]],[[1318,22],[1318,36]],["BissC_Slave_21"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[1319,2],[1319,47]],[[1319,22],[1319,47]],["BissC_Slave_21"],["variable","reg"]],["when_BissC_l55",[[1320,2],[1320,36]],[[1320,22],[1320,36]],["BissC_Slave_21"],["variable","wire"]],["when_BissC_l57",[[1321,2],[1321,36]],[[1321,22],[1321,36]],["BissC_Slave_21"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[1322,2],[1322,47]],[[1322,22],[1322,47]],["BissC_Slave_21"],["variable","reg"]],["when_BissC_l67",[[1323,2],[1323,36]],[[1323,22],[1323,36]],["BissC_Slave_21"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[1324,2],[1324,47]],[[1324,22],[1324,47]],["BissC_Slave_21"],["variable","reg"]],["when_BissC_l75",[[1325,2],[1325,36]],[[1325,22],[1325,36]],["BissC_Slave_21"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[1326,2],[1326,47]],[[1326,22],[1326,47]],["BissC_Slave_21"],["variable","reg"]],["when_BissC_l84",[[1327,2],[1327,36]],[[1327,22],[1327,36]],["BissC_Slave_21"],["variable","wire"]],["when_BissC_l87",[[1328,2],[1328,36]],[[1328,22],[1328,36]],["BissC_Slave_21"],["variable","wire"]],["when_BissC_l97",[[1329,2],[1329,36]],[[1329,22],[1329,36]],["BissC_Slave_21"],["variable","wire"]],["fsm_stateReg_string",[[1331,2],[1331,32]],[[1331,13],[1331,32]],["BissC_Slave_21"],["variable","reg"]],["fsm_stateNext_string",[[1332,2],[1332,33]],[[1332,13],[1332,33]],["BissC_Slave_21"],["variable","reg"]]]]],[["BissC_Slave_20",[[1578,0],[1584,2]],[[1578,7],[1578,21]],[],["module"]],[[["s_bissc_enc_clk",[[1579,2],[1579,37]],[[1579,22],[1579,37]],["BissC_Slave_20"],["port","input"]],["s_bissc_enc_data",[[1580,2],[1580,38]],[[1580,22],[1580,38]],["BissC_Slave_20"],["port","output"]],["m_postion",[[1581,2],[1581,31]],[[1581,22],[1581,31]],["BissC_Slave_20"],["port","input"]],["clk",[[1582,2],[1582,25]],[[1582,22],[1582,25]],["BissC_Slave_20"],["port","input"]],["reset",[[1583,2],[1583,27]],[[1583,22],[1583,27]],["BissC_Slave_20"],["port","input"]],["fsm_enumDef_20_BOOT",[[1585,2],[1585,40]],[[1585,13],[1585,32]],["BissC_Slave_20"],["localparam"]],["fsm_enumDef_20_Wait_Start",[[1586,2],[1586,46]],[[1586,13],[1586,38]],["BissC_Slave_20"],["localparam"]],["fsm_enumDef_20_Slo",[[1587,2],[1587,39]],[[1587,13],[1587,31]],["BissC_Slave_20"],["localparam"]],["fsm_enumDef_20_Ack",[[1588,2],[1588,39]],[[1588,13],[1588,31]],["BissC_Slave_20"],["localparam"]],["fsm_enumDef_20_Start",[[1589,2],[1589,41]],[[1589,13],[1589,33]],["BissC_Slave_20"],["localparam"]],["fsm_enumDef_20_Zero",[[1590,2],[1590,40]],[[1590,13],[1590,32]],["BissC_Slave_20"],["localparam"]],["fsm_enumDef_20_PostionOut",[[1591,2],[1591,46]],[[1591,13],[1591,38]],["BissC_Slave_20"],["localparam"]],["fsm_enumDef_20_TimeOut",[[1592,2],[1592,43]],[[1592,13],[1592,35]],["BissC_Slave_20"],["localparam"]],["_zz_bisscdata",[[1594,2],[1594,35]],[[1594,22],[1594,35]],["BissC_Slave_20"],["variable","wire"]],["_zz_bisscdata_1",[[1595,2],[1595,37]],[[1595,22],[1595,37]],["BissC_Slave_20"],["variable","wire"]],["_zz_bisscdata_2",[[1596,2],[1596,37]],[[1596,22],[1596,37]],["BissC_Slave_20"],["variable","wire"]],["_zz_bisscdata_3",[[1597,2],[1597,37]],[[1597,22],[1597,37]],["BissC_Slave_20"],["variable","wire"]],["_zz_when_BissC_l97",[[1598,2],[1598,40]],[[1598,22],[1598,40]],["BissC_Slave_20"],["variable","wire"]],["bisscdata",[[1599,2],[1599,31]],[[1599,22],[1599,31]],["BissC_Slave_20"],["variable","reg"]],["clkrise_cnt",[[1600,2],[1600,33]],[[1600,22],[1600,33]],["BissC_Slave_20"],["variable","reg"]],["timeout_cnt",[[1601,2],[1601,33]],[[1601,22],[1601,33]],["BissC_Slave_20"],["variable","reg"]],["postion_reg",[[1602,2],[1602,33]],[[1602,22],[1602,33]],["BissC_Slave_20"],["variable","reg"]],["fsm_wantExit",[[1603,2],[1603,34]],[[1603,22],[1603,34]],["BissC_Slave_20"],["variable","wire"]],["fsm_wantStart",[[1604,2],[1604,35]],[[1604,22],[1604,35]],["BissC_Slave_20"],["variable","reg"]],["fsm_wantKill",[[1605,2],[1605,34]],[[1605,22],[1605,34]],["BissC_Slave_20"],["variable","wire"]],["fsm_stateReg",[[1606,2],[1606,34]],[[1606,22],[1606,34]],["BissC_Slave_20"],["variable","reg"]],["fsm_stateNext",[[1607,2],[1607,35]],[[1607,22],[1607,35]],["BissC_Slave_20"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[1608,2],[1608,45]],[[1608,22],[1608,45]],["BissC_Slave_20"],["variable","reg"]],["when_BissC_l33",[[1609,2],[1609,36]],[[1609,22],[1609,36]],["BissC_Slave_20"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[1610,2],[1610,47]],[[1610,22],[1610,47]],["BissC_Slave_20"],["variable","reg"]],["when_BissC_l43",[[1611,2],[1611,36]],[[1611,22],[1611,36]],["BissC_Slave_20"],["variable","wire"]],["when_BissC_l45",[[1612,2],[1612,36]],[[1612,22],[1612,36]],["BissC_Slave_20"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[1613,2],[1613,47]],[[1613,22],[1613,47]],["BissC_Slave_20"],["variable","reg"]],["when_BissC_l55",[[1614,2],[1614,36]],[[1614,22],[1614,36]],["BissC_Slave_20"],["variable","wire"]],["when_BissC_l57",[[1615,2],[1615,36]],[[1615,22],[1615,36]],["BissC_Slave_20"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[1616,2],[1616,47]],[[1616,22],[1616,47]],["BissC_Slave_20"],["variable","reg"]],["when_BissC_l67",[[1617,2],[1617,36]],[[1617,22],[1617,36]],["BissC_Slave_20"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[1618,2],[1618,47]],[[1618,22],[1618,47]],["BissC_Slave_20"],["variable","reg"]],["when_BissC_l75",[[1619,2],[1619,36]],[[1619,22],[1619,36]],["BissC_Slave_20"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[1620,2],[1620,47]],[[1620,22],[1620,47]],["BissC_Slave_20"],["variable","reg"]],["when_BissC_l84",[[1621,2],[1621,36]],[[1621,22],[1621,36]],["BissC_Slave_20"],["variable","wire"]],["when_BissC_l87",[[1622,2],[1622,36]],[[1622,22],[1622,36]],["BissC_Slave_20"],["variable","wire"]],["when_BissC_l97",[[1623,2],[1623,36]],[[1623,22],[1623,36]],["BissC_Slave_20"],["variable","wire"]],["fsm_stateReg_string",[[1625,2],[1625,32]],[[1625,13],[1625,32]],["BissC_Slave_20"],["variable","reg"]],["fsm_stateNext_string",[[1626,2],[1626,33]],[[1626,13],[1626,33]],["BissC_Slave_20"],["variable","reg"]]]]],[["BissC_Slave_19",[[1872,0],[1878,2]],[[1872,7],[1872,21]],[],["module"]],[[["s_bissc_enc_clk",[[1873,2],[1873,37]],[[1873,22],[1873,37]],["BissC_Slave_19"],["port","input"]],["s_bissc_enc_data",[[1874,2],[1874,38]],[[1874,22],[1874,38]],["BissC_Slave_19"],["port","output"]],["m_postion",[[1875,2],[1875,31]],[[1875,22],[1875,31]],["BissC_Slave_19"],["port","input"]],["clk",[[1876,2],[1876,25]],[[1876,22],[1876,25]],["BissC_Slave_19"],["port","input"]],["reset",[[1877,2],[1877,27]],[[1877,22],[1877,27]],["BissC_Slave_19"],["port","input"]],["fsm_enumDef_19_BOOT",[[1879,2],[1879,40]],[[1879,13],[1879,32]],["BissC_Slave_19"],["localparam"]],["fsm_enumDef_19_Wait_Start",[[1880,2],[1880,46]],[[1880,13],[1880,38]],["BissC_Slave_19"],["localparam"]],["fsm_enumDef_19_Slo",[[1881,2],[1881,39]],[[1881,13],[1881,31]],["BissC_Slave_19"],["localparam"]],["fsm_enumDef_19_Ack",[[1882,2],[1882,39]],[[1882,13],[1882,31]],["BissC_Slave_19"],["localparam"]],["fsm_enumDef_19_Start",[[1883,2],[1883,41]],[[1883,13],[1883,33]],["BissC_Slave_19"],["localparam"]],["fsm_enumDef_19_Zero",[[1884,2],[1884,40]],[[1884,13],[1884,32]],["BissC_Slave_19"],["localparam"]],["fsm_enumDef_19_PostionOut",[[1885,2],[1885,46]],[[1885,13],[1885,38]],["BissC_Slave_19"],["localparam"]],["fsm_enumDef_19_TimeOut",[[1886,2],[1886,43]],[[1886,13],[1886,35]],["BissC_Slave_19"],["localparam"]],["_zz_bisscdata",[[1888,2],[1888,35]],[[1888,22],[1888,35]],["BissC_Slave_19"],["variable","wire"]],["_zz_bisscdata_1",[[1889,2],[1889,37]],[[1889,22],[1889,37]],["BissC_Slave_19"],["variable","wire"]],["_zz_bisscdata_2",[[1890,2],[1890,37]],[[1890,22],[1890,37]],["BissC_Slave_19"],["variable","wire"]],["_zz_bisscdata_3",[[1891,2],[1891,37]],[[1891,22],[1891,37]],["BissC_Slave_19"],["variable","wire"]],["_zz_when_BissC_l97",[[1892,2],[1892,40]],[[1892,22],[1892,40]],["BissC_Slave_19"],["variable","wire"]],["bisscdata",[[1893,2],[1893,31]],[[1893,22],[1893,31]],["BissC_Slave_19"],["variable","reg"]],["clkrise_cnt",[[1894,2],[1894,33]],[[1894,22],[1894,33]],["BissC_Slave_19"],["variable","reg"]],["timeout_cnt",[[1895,2],[1895,33]],[[1895,22],[1895,33]],["BissC_Slave_19"],["variable","reg"]],["postion_reg",[[1896,2],[1896,33]],[[1896,22],[1896,33]],["BissC_Slave_19"],["variable","reg"]],["fsm_wantExit",[[1897,2],[1897,34]],[[1897,22],[1897,34]],["BissC_Slave_19"],["variable","wire"]],["fsm_wantStart",[[1898,2],[1898,35]],[[1898,22],[1898,35]],["BissC_Slave_19"],["variable","reg"]],["fsm_wantKill",[[1899,2],[1899,34]],[[1899,22],[1899,34]],["BissC_Slave_19"],["variable","wire"]],["fsm_stateReg",[[1900,2],[1900,34]],[[1900,22],[1900,34]],["BissC_Slave_19"],["variable","reg"]],["fsm_stateNext",[[1901,2],[1901,35]],[[1901,22],[1901,35]],["BissC_Slave_19"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[1902,2],[1902,45]],[[1902,22],[1902,45]],["BissC_Slave_19"],["variable","reg"]],["when_BissC_l33",[[1903,2],[1903,36]],[[1903,22],[1903,36]],["BissC_Slave_19"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[1904,2],[1904,47]],[[1904,22],[1904,47]],["BissC_Slave_19"],["variable","reg"]],["when_BissC_l43",[[1905,2],[1905,36]],[[1905,22],[1905,36]],["BissC_Slave_19"],["variable","wire"]],["when_BissC_l45",[[1906,2],[1906,36]],[[1906,22],[1906,36]],["BissC_Slave_19"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[1907,2],[1907,47]],[[1907,22],[1907,47]],["BissC_Slave_19"],["variable","reg"]],["when_BissC_l55",[[1908,2],[1908,36]],[[1908,22],[1908,36]],["BissC_Slave_19"],["variable","wire"]],["when_BissC_l57",[[1909,2],[1909,36]],[[1909,22],[1909,36]],["BissC_Slave_19"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[1910,2],[1910,47]],[[1910,22],[1910,47]],["BissC_Slave_19"],["variable","reg"]],["when_BissC_l67",[[1911,2],[1911,36]],[[1911,22],[1911,36]],["BissC_Slave_19"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[1912,2],[1912,47]],[[1912,22],[1912,47]],["BissC_Slave_19"],["variable","reg"]],["when_BissC_l75",[[1913,2],[1913,36]],[[1913,22],[1913,36]],["BissC_Slave_19"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[1914,2],[1914,47]],[[1914,22],[1914,47]],["BissC_Slave_19"],["variable","reg"]],["when_BissC_l84",[[1915,2],[1915,36]],[[1915,22],[1915,36]],["BissC_Slave_19"],["variable","wire"]],["when_BissC_l87",[[1916,2],[1916,36]],[[1916,22],[1916,36]],["BissC_Slave_19"],["variable","wire"]],["when_BissC_l97",[[1917,2],[1917,36]],[[1917,22],[1917,36]],["BissC_Slave_19"],["variable","wire"]],["fsm_stateReg_string",[[1919,2],[1919,32]],[[1919,13],[1919,32]],["BissC_Slave_19"],["variable","reg"]],["fsm_stateNext_string",[[1920,2],[1920,33]],[[1920,13],[1920,33]],["BissC_Slave_19"],["variable","reg"]]]]],[["BissC_Slave_18",[[2166,0],[2172,2]],[[2166,7],[2166,21]],[],["module"]],[[["s_bissc_enc_clk",[[2167,2],[2167,37]],[[2167,22],[2167,37]],["BissC_Slave_18"],["port","input"]],["s_bissc_enc_data",[[2168,2],[2168,38]],[[2168,22],[2168,38]],["BissC_Slave_18"],["port","output"]],["m_postion",[[2169,2],[2169,31]],[[2169,22],[2169,31]],["BissC_Slave_18"],["port","input"]],["clk",[[2170,2],[2170,25]],[[2170,22],[2170,25]],["BissC_Slave_18"],["port","input"]],["reset",[[2171,2],[2171,27]],[[2171,22],[2171,27]],["BissC_Slave_18"],["port","input"]],["fsm_enumDef_18_BOOT",[[2173,2],[2173,40]],[[2173,13],[2173,32]],["BissC_Slave_18"],["localparam"]],["fsm_enumDef_18_Wait_Start",[[2174,2],[2174,46]],[[2174,13],[2174,38]],["BissC_Slave_18"],["localparam"]],["fsm_enumDef_18_Slo",[[2175,2],[2175,39]],[[2175,13],[2175,31]],["BissC_Slave_18"],["localparam"]],["fsm_enumDef_18_Ack",[[2176,2],[2176,39]],[[2176,13],[2176,31]],["BissC_Slave_18"],["localparam"]],["fsm_enumDef_18_Start",[[2177,2],[2177,41]],[[2177,13],[2177,33]],["BissC_Slave_18"],["localparam"]],["fsm_enumDef_18_Zero",[[2178,2],[2178,40]],[[2178,13],[2178,32]],["BissC_Slave_18"],["localparam"]],["fsm_enumDef_18_PostionOut",[[2179,2],[2179,46]],[[2179,13],[2179,38]],["BissC_Slave_18"],["localparam"]],["fsm_enumDef_18_TimeOut",[[2180,2],[2180,43]],[[2180,13],[2180,35]],["BissC_Slave_18"],["localparam"]],["_zz_bisscdata",[[2182,2],[2182,35]],[[2182,22],[2182,35]],["BissC_Slave_18"],["variable","wire"]],["_zz_bisscdata_1",[[2183,2],[2183,37]],[[2183,22],[2183,37]],["BissC_Slave_18"],["variable","wire"]],["_zz_bisscdata_2",[[2184,2],[2184,37]],[[2184,22],[2184,37]],["BissC_Slave_18"],["variable","wire"]],["_zz_bisscdata_3",[[2185,2],[2185,37]],[[2185,22],[2185,37]],["BissC_Slave_18"],["variable","wire"]],["_zz_when_BissC_l97",[[2186,2],[2186,40]],[[2186,22],[2186,40]],["BissC_Slave_18"],["variable","wire"]],["bisscdata",[[2187,2],[2187,31]],[[2187,22],[2187,31]],["BissC_Slave_18"],["variable","reg"]],["clkrise_cnt",[[2188,2],[2188,33]],[[2188,22],[2188,33]],["BissC_Slave_18"],["variable","reg"]],["timeout_cnt",[[2189,2],[2189,33]],[[2189,22],[2189,33]],["BissC_Slave_18"],["variable","reg"]],["postion_reg",[[2190,2],[2190,33]],[[2190,22],[2190,33]],["BissC_Slave_18"],["variable","reg"]],["fsm_wantExit",[[2191,2],[2191,34]],[[2191,22],[2191,34]],["BissC_Slave_18"],["variable","wire"]],["fsm_wantStart",[[2192,2],[2192,35]],[[2192,22],[2192,35]],["BissC_Slave_18"],["variable","reg"]],["fsm_wantKill",[[2193,2],[2193,34]],[[2193,22],[2193,34]],["BissC_Slave_18"],["variable","wire"]],["fsm_stateReg",[[2194,2],[2194,34]],[[2194,22],[2194,34]],["BissC_Slave_18"],["variable","reg"]],["fsm_stateNext",[[2195,2],[2195,35]],[[2195,22],[2195,35]],["BissC_Slave_18"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[2196,2],[2196,45]],[[2196,22],[2196,45]],["BissC_Slave_18"],["variable","reg"]],["when_BissC_l33",[[2197,2],[2197,36]],[[2197,22],[2197,36]],["BissC_Slave_18"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[2198,2],[2198,47]],[[2198,22],[2198,47]],["BissC_Slave_18"],["variable","reg"]],["when_BissC_l43",[[2199,2],[2199,36]],[[2199,22],[2199,36]],["BissC_Slave_18"],["variable","wire"]],["when_BissC_l45",[[2200,2],[2200,36]],[[2200,22],[2200,36]],["BissC_Slave_18"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[2201,2],[2201,47]],[[2201,22],[2201,47]],["BissC_Slave_18"],["variable","reg"]],["when_BissC_l55",[[2202,2],[2202,36]],[[2202,22],[2202,36]],["BissC_Slave_18"],["variable","wire"]],["when_BissC_l57",[[2203,2],[2203,36]],[[2203,22],[2203,36]],["BissC_Slave_18"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[2204,2],[2204,47]],[[2204,22],[2204,47]],["BissC_Slave_18"],["variable","reg"]],["when_BissC_l67",[[2205,2],[2205,36]],[[2205,22],[2205,36]],["BissC_Slave_18"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[2206,2],[2206,47]],[[2206,22],[2206,47]],["BissC_Slave_18"],["variable","reg"]],["when_BissC_l75",[[2207,2],[2207,36]],[[2207,22],[2207,36]],["BissC_Slave_18"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[2208,2],[2208,47]],[[2208,22],[2208,47]],["BissC_Slave_18"],["variable","reg"]],["when_BissC_l84",[[2209,2],[2209,36]],[[2209,22],[2209,36]],["BissC_Slave_18"],["variable","wire"]],["when_BissC_l87",[[2210,2],[2210,36]],[[2210,22],[2210,36]],["BissC_Slave_18"],["variable","wire"]],["when_BissC_l97",[[2211,2],[2211,36]],[[2211,22],[2211,36]],["BissC_Slave_18"],["variable","wire"]],["fsm_stateReg_string",[[2213,2],[2213,32]],[[2213,13],[2213,32]],["BissC_Slave_18"],["variable","reg"]],["fsm_stateNext_string",[[2214,2],[2214,33]],[[2214,13],[2214,33]],["BissC_Slave_18"],["variable","reg"]]]]],[["BissC_Slave_17",[[2460,0],[2466,2]],[[2460,7],[2460,21]],[],["module"]],[[["s_bissc_enc_clk",[[2461,2],[2461,37]],[[2461,22],[2461,37]],["BissC_Slave_17"],["port","input"]],["s_bissc_enc_data",[[2462,2],[2462,38]],[[2462,22],[2462,38]],["BissC_Slave_17"],["port","output"]],["m_postion",[[2463,2],[2463,31]],[[2463,22],[2463,31]],["BissC_Slave_17"],["port","input"]],["clk",[[2464,2],[2464,25]],[[2464,22],[2464,25]],["BissC_Slave_17"],["port","input"]],["reset",[[2465,2],[2465,27]],[[2465,22],[2465,27]],["BissC_Slave_17"],["port","input"]],["fsm_enumDef_17_BOOT",[[2467,2],[2467,40]],[[2467,13],[2467,32]],["BissC_Slave_17"],["localparam"]],["fsm_enumDef_17_Wait_Start",[[2468,2],[2468,46]],[[2468,13],[2468,38]],["BissC_Slave_17"],["localparam"]],["fsm_enumDef_17_Slo",[[2469,2],[2469,39]],[[2469,13],[2469,31]],["BissC_Slave_17"],["localparam"]],["fsm_enumDef_17_Ack",[[2470,2],[2470,39]],[[2470,13],[2470,31]],["BissC_Slave_17"],["localparam"]],["fsm_enumDef_17_Start",[[2471,2],[2471,41]],[[2471,13],[2471,33]],["BissC_Slave_17"],["localparam"]],["fsm_enumDef_17_Zero",[[2472,2],[2472,40]],[[2472,13],[2472,32]],["BissC_Slave_17"],["localparam"]],["fsm_enumDef_17_PostionOut",[[2473,2],[2473,46]],[[2473,13],[2473,38]],["BissC_Slave_17"],["localparam"]],["fsm_enumDef_17_TimeOut",[[2474,2],[2474,43]],[[2474,13],[2474,35]],["BissC_Slave_17"],["localparam"]],["_zz_bisscdata",[[2476,2],[2476,35]],[[2476,22],[2476,35]],["BissC_Slave_17"],["variable","wire"]],["_zz_bisscdata_1",[[2477,2],[2477,37]],[[2477,22],[2477,37]],["BissC_Slave_17"],["variable","wire"]],["_zz_bisscdata_2",[[2478,2],[2478,37]],[[2478,22],[2478,37]],["BissC_Slave_17"],["variable","wire"]],["_zz_bisscdata_3",[[2479,2],[2479,37]],[[2479,22],[2479,37]],["BissC_Slave_17"],["variable","wire"]],["_zz_when_BissC_l97",[[2480,2],[2480,40]],[[2480,22],[2480,40]],["BissC_Slave_17"],["variable","wire"]],["bisscdata",[[2481,2],[2481,31]],[[2481,22],[2481,31]],["BissC_Slave_17"],["variable","reg"]],["clkrise_cnt",[[2482,2],[2482,33]],[[2482,22],[2482,33]],["BissC_Slave_17"],["variable","reg"]],["timeout_cnt",[[2483,2],[2483,33]],[[2483,22],[2483,33]],["BissC_Slave_17"],["variable","reg"]],["postion_reg",[[2484,2],[2484,33]],[[2484,22],[2484,33]],["BissC_Slave_17"],["variable","reg"]],["fsm_wantExit",[[2485,2],[2485,34]],[[2485,22],[2485,34]],["BissC_Slave_17"],["variable","wire"]],["fsm_wantStart",[[2486,2],[2486,35]],[[2486,22],[2486,35]],["BissC_Slave_17"],["variable","reg"]],["fsm_wantKill",[[2487,2],[2487,34]],[[2487,22],[2487,34]],["BissC_Slave_17"],["variable","wire"]],["fsm_stateReg",[[2488,2],[2488,34]],[[2488,22],[2488,34]],["BissC_Slave_17"],["variable","reg"]],["fsm_stateNext",[[2489,2],[2489,35]],[[2489,22],[2489,35]],["BissC_Slave_17"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[2490,2],[2490,45]],[[2490,22],[2490,45]],["BissC_Slave_17"],["variable","reg"]],["when_BissC_l33",[[2491,2],[2491,36]],[[2491,22],[2491,36]],["BissC_Slave_17"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[2492,2],[2492,47]],[[2492,22],[2492,47]],["BissC_Slave_17"],["variable","reg"]],["when_BissC_l43",[[2493,2],[2493,36]],[[2493,22],[2493,36]],["BissC_Slave_17"],["variable","wire"]],["when_BissC_l45",[[2494,2],[2494,36]],[[2494,22],[2494,36]],["BissC_Slave_17"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[2495,2],[2495,47]],[[2495,22],[2495,47]],["BissC_Slave_17"],["variable","reg"]],["when_BissC_l55",[[2496,2],[2496,36]],[[2496,22],[2496,36]],["BissC_Slave_17"],["variable","wire"]],["when_BissC_l57",[[2497,2],[2497,36]],[[2497,22],[2497,36]],["BissC_Slave_17"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[2498,2],[2498,47]],[[2498,22],[2498,47]],["BissC_Slave_17"],["variable","reg"]],["when_BissC_l67",[[2499,2],[2499,36]],[[2499,22],[2499,36]],["BissC_Slave_17"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[2500,2],[2500,47]],[[2500,22],[2500,47]],["BissC_Slave_17"],["variable","reg"]],["when_BissC_l75",[[2501,2],[2501,36]],[[2501,22],[2501,36]],["BissC_Slave_17"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[2502,2],[2502,47]],[[2502,22],[2502,47]],["BissC_Slave_17"],["variable","reg"]],["when_BissC_l84",[[2503,2],[2503,36]],[[2503,22],[2503,36]],["BissC_Slave_17"],["variable","wire"]],["when_BissC_l87",[[2504,2],[2504,36]],[[2504,22],[2504,36]],["BissC_Slave_17"],["variable","wire"]],["when_BissC_l97",[[2505,2],[2505,36]],[[2505,22],[2505,36]],["BissC_Slave_17"],["variable","wire"]],["fsm_stateReg_string",[[2507,2],[2507,32]],[[2507,13],[2507,32]],["BissC_Slave_17"],["variable","reg"]],["fsm_stateNext_string",[[2508,2],[2508,33]],[[2508,13],[2508,33]],["BissC_Slave_17"],["variable","reg"]]]]],[["BissC_Slave_16",[[2754,0],[2760,2]],[[2754,7],[2754,21]],[],["module"]],[[["s_bissc_enc_clk",[[2755,2],[2755,37]],[[2755,22],[2755,37]],["BissC_Slave_16"],["port","input"]],["s_bissc_enc_data",[[2756,2],[2756,38]],[[2756,22],[2756,38]],["BissC_Slave_16"],["port","output"]],["m_postion",[[2757,2],[2757,31]],[[2757,22],[2757,31]],["BissC_Slave_16"],["port","input"]],["clk",[[2758,2],[2758,25]],[[2758,22],[2758,25]],["BissC_Slave_16"],["port","input"]],["reset",[[2759,2],[2759,27]],[[2759,22],[2759,27]],["BissC_Slave_16"],["port","input"]],["fsm_enumDef_16_BOOT",[[2761,2],[2761,40]],[[2761,13],[2761,32]],["BissC_Slave_16"],["localparam"]],["fsm_enumDef_16_Wait_Start",[[2762,2],[2762,46]],[[2762,13],[2762,38]],["BissC_Slave_16"],["localparam"]],["fsm_enumDef_16_Slo",[[2763,2],[2763,39]],[[2763,13],[2763,31]],["BissC_Slave_16"],["localparam"]],["fsm_enumDef_16_Ack",[[2764,2],[2764,39]],[[2764,13],[2764,31]],["BissC_Slave_16"],["localparam"]],["fsm_enumDef_16_Start",[[2765,2],[2765,41]],[[2765,13],[2765,33]],["BissC_Slave_16"],["localparam"]],["fsm_enumDef_16_Zero",[[2766,2],[2766,40]],[[2766,13],[2766,32]],["BissC_Slave_16"],["localparam"]],["fsm_enumDef_16_PostionOut",[[2767,2],[2767,46]],[[2767,13],[2767,38]],["BissC_Slave_16"],["localparam"]],["fsm_enumDef_16_TimeOut",[[2768,2],[2768,43]],[[2768,13],[2768,35]],["BissC_Slave_16"],["localparam"]],["_zz_bisscdata",[[2770,2],[2770,35]],[[2770,22],[2770,35]],["BissC_Slave_16"],["variable","wire"]],["_zz_bisscdata_1",[[2771,2],[2771,37]],[[2771,22],[2771,37]],["BissC_Slave_16"],["variable","wire"]],["_zz_bisscdata_2",[[2772,2],[2772,37]],[[2772,22],[2772,37]],["BissC_Slave_16"],["variable","wire"]],["_zz_bisscdata_3",[[2773,2],[2773,37]],[[2773,22],[2773,37]],["BissC_Slave_16"],["variable","wire"]],["_zz_when_BissC_l97",[[2774,2],[2774,40]],[[2774,22],[2774,40]],["BissC_Slave_16"],["variable","wire"]],["bisscdata",[[2775,2],[2775,31]],[[2775,22],[2775,31]],["BissC_Slave_16"],["variable","reg"]],["clkrise_cnt",[[2776,2],[2776,33]],[[2776,22],[2776,33]],["BissC_Slave_16"],["variable","reg"]],["timeout_cnt",[[2777,2],[2777,33]],[[2777,22],[2777,33]],["BissC_Slave_16"],["variable","reg"]],["postion_reg",[[2778,2],[2778,33]],[[2778,22],[2778,33]],["BissC_Slave_16"],["variable","reg"]],["fsm_wantExit",[[2779,2],[2779,34]],[[2779,22],[2779,34]],["BissC_Slave_16"],["variable","wire"]],["fsm_wantStart",[[2780,2],[2780,35]],[[2780,22],[2780,35]],["BissC_Slave_16"],["variable","reg"]],["fsm_wantKill",[[2781,2],[2781,34]],[[2781,22],[2781,34]],["BissC_Slave_16"],["variable","wire"]],["fsm_stateReg",[[2782,2],[2782,34]],[[2782,22],[2782,34]],["BissC_Slave_16"],["variable","reg"]],["fsm_stateNext",[[2783,2],[2783,35]],[[2783,22],[2783,35]],["BissC_Slave_16"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[2784,2],[2784,45]],[[2784,22],[2784,45]],["BissC_Slave_16"],["variable","reg"]],["when_BissC_l33",[[2785,2],[2785,36]],[[2785,22],[2785,36]],["BissC_Slave_16"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[2786,2],[2786,47]],[[2786,22],[2786,47]],["BissC_Slave_16"],["variable","reg"]],["when_BissC_l43",[[2787,2],[2787,36]],[[2787,22],[2787,36]],["BissC_Slave_16"],["variable","wire"]],["when_BissC_l45",[[2788,2],[2788,36]],[[2788,22],[2788,36]],["BissC_Slave_16"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[2789,2],[2789,47]],[[2789,22],[2789,47]],["BissC_Slave_16"],["variable","reg"]],["when_BissC_l55",[[2790,2],[2790,36]],[[2790,22],[2790,36]],["BissC_Slave_16"],["variable","wire"]],["when_BissC_l57",[[2791,2],[2791,36]],[[2791,22],[2791,36]],["BissC_Slave_16"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[2792,2],[2792,47]],[[2792,22],[2792,47]],["BissC_Slave_16"],["variable","reg"]],["when_BissC_l67",[[2793,2],[2793,36]],[[2793,22],[2793,36]],["BissC_Slave_16"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[2794,2],[2794,47]],[[2794,22],[2794,47]],["BissC_Slave_16"],["variable","reg"]],["when_BissC_l75",[[2795,2],[2795,36]],[[2795,22],[2795,36]],["BissC_Slave_16"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[2796,2],[2796,47]],[[2796,22],[2796,47]],["BissC_Slave_16"],["variable","reg"]],["when_BissC_l84",[[2797,2],[2797,36]],[[2797,22],[2797,36]],["BissC_Slave_16"],["variable","wire"]],["when_BissC_l87",[[2798,2],[2798,36]],[[2798,22],[2798,36]],["BissC_Slave_16"],["variable","wire"]],["when_BissC_l97",[[2799,2],[2799,36]],[[2799,22],[2799,36]],["BissC_Slave_16"],["variable","wire"]],["fsm_stateReg_string",[[2801,2],[2801,32]],[[2801,13],[2801,32]],["BissC_Slave_16"],["variable","reg"]],["fsm_stateNext_string",[[2802,2],[2802,33]],[[2802,13],[2802,33]],["BissC_Slave_16"],["variable","reg"]]]]],[["BissC_Slave_15",[[3048,0],[3054,2]],[[3048,7],[3048,21]],[],["module"]],[[["s_bissc_enc_clk",[[3049,2],[3049,37]],[[3049,22],[3049,37]],["BissC_Slave_15"],["port","input"]],["s_bissc_enc_data",[[3050,2],[3050,38]],[[3050,22],[3050,38]],["BissC_Slave_15"],["port","output"]],["m_postion",[[3051,2],[3051,31]],[[3051,22],[3051,31]],["BissC_Slave_15"],["port","input"]],["clk",[[3052,2],[3052,25]],[[3052,22],[3052,25]],["BissC_Slave_15"],["port","input"]],["reset",[[3053,2],[3053,27]],[[3053,22],[3053,27]],["BissC_Slave_15"],["port","input"]],["fsm_enumDef_15_BOOT",[[3055,2],[3055,40]],[[3055,13],[3055,32]],["BissC_Slave_15"],["localparam"]],["fsm_enumDef_15_Wait_Start",[[3056,2],[3056,46]],[[3056,13],[3056,38]],["BissC_Slave_15"],["localparam"]],["fsm_enumDef_15_Slo",[[3057,2],[3057,39]],[[3057,13],[3057,31]],["BissC_Slave_15"],["localparam"]],["fsm_enumDef_15_Ack",[[3058,2],[3058,39]],[[3058,13],[3058,31]],["BissC_Slave_15"],["localparam"]],["fsm_enumDef_15_Start",[[3059,2],[3059,41]],[[3059,13],[3059,33]],["BissC_Slave_15"],["localparam"]],["fsm_enumDef_15_Zero",[[3060,2],[3060,40]],[[3060,13],[3060,32]],["BissC_Slave_15"],["localparam"]],["fsm_enumDef_15_PostionOut",[[3061,2],[3061,46]],[[3061,13],[3061,38]],["BissC_Slave_15"],["localparam"]],["fsm_enumDef_15_TimeOut",[[3062,2],[3062,43]],[[3062,13],[3062,35]],["BissC_Slave_15"],["localparam"]],["_zz_bisscdata",[[3064,2],[3064,35]],[[3064,22],[3064,35]],["BissC_Slave_15"],["variable","wire"]],["_zz_bisscdata_1",[[3065,2],[3065,37]],[[3065,22],[3065,37]],["BissC_Slave_15"],["variable","wire"]],["_zz_bisscdata_2",[[3066,2],[3066,37]],[[3066,22],[3066,37]],["BissC_Slave_15"],["variable","wire"]],["_zz_bisscdata_3",[[3067,2],[3067,37]],[[3067,22],[3067,37]],["BissC_Slave_15"],["variable","wire"]],["_zz_when_BissC_l97",[[3068,2],[3068,40]],[[3068,22],[3068,40]],["BissC_Slave_15"],["variable","wire"]],["bisscdata",[[3069,2],[3069,31]],[[3069,22],[3069,31]],["BissC_Slave_15"],["variable","reg"]],["clkrise_cnt",[[3070,2],[3070,33]],[[3070,22],[3070,33]],["BissC_Slave_15"],["variable","reg"]],["timeout_cnt",[[3071,2],[3071,33]],[[3071,22],[3071,33]],["BissC_Slave_15"],["variable","reg"]],["postion_reg",[[3072,2],[3072,33]],[[3072,22],[3072,33]],["BissC_Slave_15"],["variable","reg"]],["fsm_wantExit",[[3073,2],[3073,34]],[[3073,22],[3073,34]],["BissC_Slave_15"],["variable","wire"]],["fsm_wantStart",[[3074,2],[3074,35]],[[3074,22],[3074,35]],["BissC_Slave_15"],["variable","reg"]],["fsm_wantKill",[[3075,2],[3075,34]],[[3075,22],[3075,34]],["BissC_Slave_15"],["variable","wire"]],["fsm_stateReg",[[3076,2],[3076,34]],[[3076,22],[3076,34]],["BissC_Slave_15"],["variable","reg"]],["fsm_stateNext",[[3077,2],[3077,35]],[[3077,22],[3077,35]],["BissC_Slave_15"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[3078,2],[3078,45]],[[3078,22],[3078,45]],["BissC_Slave_15"],["variable","reg"]],["when_BissC_l33",[[3079,2],[3079,36]],[[3079,22],[3079,36]],["BissC_Slave_15"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[3080,2],[3080,47]],[[3080,22],[3080,47]],["BissC_Slave_15"],["variable","reg"]],["when_BissC_l43",[[3081,2],[3081,36]],[[3081,22],[3081,36]],["BissC_Slave_15"],["variable","wire"]],["when_BissC_l45",[[3082,2],[3082,36]],[[3082,22],[3082,36]],["BissC_Slave_15"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[3083,2],[3083,47]],[[3083,22],[3083,47]],["BissC_Slave_15"],["variable","reg"]],["when_BissC_l55",[[3084,2],[3084,36]],[[3084,22],[3084,36]],["BissC_Slave_15"],["variable","wire"]],["when_BissC_l57",[[3085,2],[3085,36]],[[3085,22],[3085,36]],["BissC_Slave_15"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[3086,2],[3086,47]],[[3086,22],[3086,47]],["BissC_Slave_15"],["variable","reg"]],["when_BissC_l67",[[3087,2],[3087,36]],[[3087,22],[3087,36]],["BissC_Slave_15"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[3088,2],[3088,47]],[[3088,22],[3088,47]],["BissC_Slave_15"],["variable","reg"]],["when_BissC_l75",[[3089,2],[3089,36]],[[3089,22],[3089,36]],["BissC_Slave_15"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[3090,2],[3090,47]],[[3090,22],[3090,47]],["BissC_Slave_15"],["variable","reg"]],["when_BissC_l84",[[3091,2],[3091,36]],[[3091,22],[3091,36]],["BissC_Slave_15"],["variable","wire"]],["when_BissC_l87",[[3092,2],[3092,36]],[[3092,22],[3092,36]],["BissC_Slave_15"],["variable","wire"]],["when_BissC_l97",[[3093,2],[3093,36]],[[3093,22],[3093,36]],["BissC_Slave_15"],["variable","wire"]],["fsm_stateReg_string",[[3095,2],[3095,32]],[[3095,13],[3095,32]],["BissC_Slave_15"],["variable","reg"]],["fsm_stateNext_string",[[3096,2],[3096,33]],[[3096,13],[3096,33]],["BissC_Slave_15"],["variable","reg"]]]]],[["BissC_Slave_14",[[3342,0],[3348,2]],[[3342,7],[3342,21]],[],["module"]],[[["s_bissc_enc_clk",[[3343,2],[3343,37]],[[3343,22],[3343,37]],["BissC_Slave_14"],["port","input"]],["s_bissc_enc_data",[[3344,2],[3344,38]],[[3344,22],[3344,38]],["BissC_Slave_14"],["port","output"]],["m_postion",[[3345,2],[3345,31]],[[3345,22],[3345,31]],["BissC_Slave_14"],["port","input"]],["clk",[[3346,2],[3346,25]],[[3346,22],[3346,25]],["BissC_Slave_14"],["port","input"]],["reset",[[3347,2],[3347,27]],[[3347,22],[3347,27]],["BissC_Slave_14"],["port","input"]],["fsm_enumDef_14_BOOT",[[3349,2],[3349,40]],[[3349,13],[3349,32]],["BissC_Slave_14"],["localparam"]],["fsm_enumDef_14_Wait_Start",[[3350,2],[3350,46]],[[3350,13],[3350,38]],["BissC_Slave_14"],["localparam"]],["fsm_enumDef_14_Slo",[[3351,2],[3351,39]],[[3351,13],[3351,31]],["BissC_Slave_14"],["localparam"]],["fsm_enumDef_14_Ack",[[3352,2],[3352,39]],[[3352,13],[3352,31]],["BissC_Slave_14"],["localparam"]],["fsm_enumDef_14_Start",[[3353,2],[3353,41]],[[3353,13],[3353,33]],["BissC_Slave_14"],["localparam"]],["fsm_enumDef_14_Zero",[[3354,2],[3354,40]],[[3354,13],[3354,32]],["BissC_Slave_14"],["localparam"]],["fsm_enumDef_14_PostionOut",[[3355,2],[3355,46]],[[3355,13],[3355,38]],["BissC_Slave_14"],["localparam"]],["fsm_enumDef_14_TimeOut",[[3356,2],[3356,43]],[[3356,13],[3356,35]],["BissC_Slave_14"],["localparam"]],["_zz_bisscdata",[[3358,2],[3358,35]],[[3358,22],[3358,35]],["BissC_Slave_14"],["variable","wire"]],["_zz_bisscdata_1",[[3359,2],[3359,37]],[[3359,22],[3359,37]],["BissC_Slave_14"],["variable","wire"]],["_zz_bisscdata_2",[[3360,2],[3360,37]],[[3360,22],[3360,37]],["BissC_Slave_14"],["variable","wire"]],["_zz_bisscdata_3",[[3361,2],[3361,37]],[[3361,22],[3361,37]],["BissC_Slave_14"],["variable","wire"]],["_zz_when_BissC_l97",[[3362,2],[3362,40]],[[3362,22],[3362,40]],["BissC_Slave_14"],["variable","wire"]],["bisscdata",[[3363,2],[3363,31]],[[3363,22],[3363,31]],["BissC_Slave_14"],["variable","reg"]],["clkrise_cnt",[[3364,2],[3364,33]],[[3364,22],[3364,33]],["BissC_Slave_14"],["variable","reg"]],["timeout_cnt",[[3365,2],[3365,33]],[[3365,22],[3365,33]],["BissC_Slave_14"],["variable","reg"]],["postion_reg",[[3366,2],[3366,33]],[[3366,22],[3366,33]],["BissC_Slave_14"],["variable","reg"]],["fsm_wantExit",[[3367,2],[3367,34]],[[3367,22],[3367,34]],["BissC_Slave_14"],["variable","wire"]],["fsm_wantStart",[[3368,2],[3368,35]],[[3368,22],[3368,35]],["BissC_Slave_14"],["variable","reg"]],["fsm_wantKill",[[3369,2],[3369,34]],[[3369,22],[3369,34]],["BissC_Slave_14"],["variable","wire"]],["fsm_stateReg",[[3370,2],[3370,34]],[[3370,22],[3370,34]],["BissC_Slave_14"],["variable","reg"]],["fsm_stateNext",[[3371,2],[3371,35]],[[3371,22],[3371,35]],["BissC_Slave_14"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[3372,2],[3372,45]],[[3372,22],[3372,45]],["BissC_Slave_14"],["variable","reg"]],["when_BissC_l33",[[3373,2],[3373,36]],[[3373,22],[3373,36]],["BissC_Slave_14"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[3374,2],[3374,47]],[[3374,22],[3374,47]],["BissC_Slave_14"],["variable","reg"]],["when_BissC_l43",[[3375,2],[3375,36]],[[3375,22],[3375,36]],["BissC_Slave_14"],["variable","wire"]],["when_BissC_l45",[[3376,2],[3376,36]],[[3376,22],[3376,36]],["BissC_Slave_14"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[3377,2],[3377,47]],[[3377,22],[3377,47]],["BissC_Slave_14"],["variable","reg"]],["when_BissC_l55",[[3378,2],[3378,36]],[[3378,22],[3378,36]],["BissC_Slave_14"],["variable","wire"]],["when_BissC_l57",[[3379,2],[3379,36]],[[3379,22],[3379,36]],["BissC_Slave_14"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[3380,2],[3380,47]],[[3380,22],[3380,47]],["BissC_Slave_14"],["variable","reg"]],["when_BissC_l67",[[3381,2],[3381,36]],[[3381,22],[3381,36]],["BissC_Slave_14"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[3382,2],[3382,47]],[[3382,22],[3382,47]],["BissC_Slave_14"],["variable","reg"]],["when_BissC_l75",[[3383,2],[3383,36]],[[3383,22],[3383,36]],["BissC_Slave_14"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[3384,2],[3384,47]],[[3384,22],[3384,47]],["BissC_Slave_14"],["variable","reg"]],["when_BissC_l84",[[3385,2],[3385,36]],[[3385,22],[3385,36]],["BissC_Slave_14"],["variable","wire"]],["when_BissC_l87",[[3386,2],[3386,36]],[[3386,22],[3386,36]],["BissC_Slave_14"],["variable","wire"]],["when_BissC_l97",[[3387,2],[3387,36]],[[3387,22],[3387,36]],["BissC_Slave_14"],["variable","wire"]],["fsm_stateReg_string",[[3389,2],[3389,32]],[[3389,13],[3389,32]],["BissC_Slave_14"],["variable","reg"]],["fsm_stateNext_string",[[3390,2],[3390,33]],[[3390,13],[3390,33]],["BissC_Slave_14"],["variable","reg"]]]]],[["BissC_Slave_13",[[3636,0],[3642,2]],[[3636,7],[3636,21]],[],["module"]],[[["s_bissc_enc_clk",[[3637,2],[3637,37]],[[3637,22],[3637,37]],["BissC_Slave_13"],["port","input"]],["s_bissc_enc_data",[[3638,2],[3638,38]],[[3638,22],[3638,38]],["BissC_Slave_13"],["port","output"]],["m_postion",[[3639,2],[3639,31]],[[3639,22],[3639,31]],["BissC_Slave_13"],["port","input"]],["clk",[[3640,2],[3640,25]],[[3640,22],[3640,25]],["BissC_Slave_13"],["port","input"]],["reset",[[3641,2],[3641,27]],[[3641,22],[3641,27]],["BissC_Slave_13"],["port","input"]],["fsm_enumDef_13_BOOT",[[3643,2],[3643,40]],[[3643,13],[3643,32]],["BissC_Slave_13"],["localparam"]],["fsm_enumDef_13_Wait_Start",[[3644,2],[3644,46]],[[3644,13],[3644,38]],["BissC_Slave_13"],["localparam"]],["fsm_enumDef_13_Slo",[[3645,2],[3645,39]],[[3645,13],[3645,31]],["BissC_Slave_13"],["localparam"]],["fsm_enumDef_13_Ack",[[3646,2],[3646,39]],[[3646,13],[3646,31]],["BissC_Slave_13"],["localparam"]],["fsm_enumDef_13_Start",[[3647,2],[3647,41]],[[3647,13],[3647,33]],["BissC_Slave_13"],["localparam"]],["fsm_enumDef_13_Zero",[[3648,2],[3648,40]],[[3648,13],[3648,32]],["BissC_Slave_13"],["localparam"]],["fsm_enumDef_13_PostionOut",[[3649,2],[3649,46]],[[3649,13],[3649,38]],["BissC_Slave_13"],["localparam"]],["fsm_enumDef_13_TimeOut",[[3650,2],[3650,43]],[[3650,13],[3650,35]],["BissC_Slave_13"],["localparam"]],["_zz_bisscdata",[[3652,2],[3652,35]],[[3652,22],[3652,35]],["BissC_Slave_13"],["variable","wire"]],["_zz_bisscdata_1",[[3653,2],[3653,37]],[[3653,22],[3653,37]],["BissC_Slave_13"],["variable","wire"]],["_zz_bisscdata_2",[[3654,2],[3654,37]],[[3654,22],[3654,37]],["BissC_Slave_13"],["variable","wire"]],["_zz_bisscdata_3",[[3655,2],[3655,37]],[[3655,22],[3655,37]],["BissC_Slave_13"],["variable","wire"]],["_zz_when_BissC_l97",[[3656,2],[3656,40]],[[3656,22],[3656,40]],["BissC_Slave_13"],["variable","wire"]],["bisscdata",[[3657,2],[3657,31]],[[3657,22],[3657,31]],["BissC_Slave_13"],["variable","reg"]],["clkrise_cnt",[[3658,2],[3658,33]],[[3658,22],[3658,33]],["BissC_Slave_13"],["variable","reg"]],["timeout_cnt",[[3659,2],[3659,33]],[[3659,22],[3659,33]],["BissC_Slave_13"],["variable","reg"]],["postion_reg",[[3660,2],[3660,33]],[[3660,22],[3660,33]],["BissC_Slave_13"],["variable","reg"]],["fsm_wantExit",[[3661,2],[3661,34]],[[3661,22],[3661,34]],["BissC_Slave_13"],["variable","wire"]],["fsm_wantStart",[[3662,2],[3662,35]],[[3662,22],[3662,35]],["BissC_Slave_13"],["variable","reg"]],["fsm_wantKill",[[3663,2],[3663,34]],[[3663,22],[3663,34]],["BissC_Slave_13"],["variable","wire"]],["fsm_stateReg",[[3664,2],[3664,34]],[[3664,22],[3664,34]],["BissC_Slave_13"],["variable","reg"]],["fsm_stateNext",[[3665,2],[3665,35]],[[3665,22],[3665,35]],["BissC_Slave_13"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[3666,2],[3666,45]],[[3666,22],[3666,45]],["BissC_Slave_13"],["variable","reg"]],["when_BissC_l33",[[3667,2],[3667,36]],[[3667,22],[3667,36]],["BissC_Slave_13"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[3668,2],[3668,47]],[[3668,22],[3668,47]],["BissC_Slave_13"],["variable","reg"]],["when_BissC_l43",[[3669,2],[3669,36]],[[3669,22],[3669,36]],["BissC_Slave_13"],["variable","wire"]],["when_BissC_l45",[[3670,2],[3670,36]],[[3670,22],[3670,36]],["BissC_Slave_13"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[3671,2],[3671,47]],[[3671,22],[3671,47]],["BissC_Slave_13"],["variable","reg"]],["when_BissC_l55",[[3672,2],[3672,36]],[[3672,22],[3672,36]],["BissC_Slave_13"],["variable","wire"]],["when_BissC_l57",[[3673,2],[3673,36]],[[3673,22],[3673,36]],["BissC_Slave_13"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[3674,2],[3674,47]],[[3674,22],[3674,47]],["BissC_Slave_13"],["variable","reg"]],["when_BissC_l67",[[3675,2],[3675,36]],[[3675,22],[3675,36]],["BissC_Slave_13"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[3676,2],[3676,47]],[[3676,22],[3676,47]],["BissC_Slave_13"],["variable","reg"]],["when_BissC_l75",[[3677,2],[3677,36]],[[3677,22],[3677,36]],["BissC_Slave_13"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[3678,2],[3678,47]],[[3678,22],[3678,47]],["BissC_Slave_13"],["variable","reg"]],["when_BissC_l84",[[3679,2],[3679,36]],[[3679,22],[3679,36]],["BissC_Slave_13"],["variable","wire"]],["when_BissC_l87",[[3680,2],[3680,36]],[[3680,22],[3680,36]],["BissC_Slave_13"],["variable","wire"]],["when_BissC_l97",[[3681,2],[3681,36]],[[3681,22],[3681,36]],["BissC_Slave_13"],["variable","wire"]],["fsm_stateReg_string",[[3683,2],[3683,32]],[[3683,13],[3683,32]],["BissC_Slave_13"],["variable","reg"]],["fsm_stateNext_string",[[3684,2],[3684,33]],[[3684,13],[3684,33]],["BissC_Slave_13"],["variable","reg"]]]]],[["BissC_Slave_12",[[3930,0],[3936,2]],[[3930,7],[3930,21]],[],["module"]],[[["s_bissc_enc_clk",[[3931,2],[3931,37]],[[3931,22],[3931,37]],["BissC_Slave_12"],["port","input"]],["s_bissc_enc_data",[[3932,2],[3932,38]],[[3932,22],[3932,38]],["BissC_Slave_12"],["port","output"]],["m_postion",[[3933,2],[3933,31]],[[3933,22],[3933,31]],["BissC_Slave_12"],["port","input"]],["clk",[[3934,2],[3934,25]],[[3934,22],[3934,25]],["BissC_Slave_12"],["port","input"]],["reset",[[3935,2],[3935,27]],[[3935,22],[3935,27]],["BissC_Slave_12"],["port","input"]],["fsm_enumDef_12_BOOT",[[3937,2],[3937,40]],[[3937,13],[3937,32]],["BissC_Slave_12"],["localparam"]],["fsm_enumDef_12_Wait_Start",[[3938,2],[3938,46]],[[3938,13],[3938,38]],["BissC_Slave_12"],["localparam"]],["fsm_enumDef_12_Slo",[[3939,2],[3939,39]],[[3939,13],[3939,31]],["BissC_Slave_12"],["localparam"]],["fsm_enumDef_12_Ack",[[3940,2],[3940,39]],[[3940,13],[3940,31]],["BissC_Slave_12"],["localparam"]],["fsm_enumDef_12_Start",[[3941,2],[3941,41]],[[3941,13],[3941,33]],["BissC_Slave_12"],["localparam"]],["fsm_enumDef_12_Zero",[[3942,2],[3942,40]],[[3942,13],[3942,32]],["BissC_Slave_12"],["localparam"]],["fsm_enumDef_12_PostionOut",[[3943,2],[3943,46]],[[3943,13],[3943,38]],["BissC_Slave_12"],["localparam"]],["fsm_enumDef_12_TimeOut",[[3944,2],[3944,43]],[[3944,13],[3944,35]],["BissC_Slave_12"],["localparam"]],["_zz_bisscdata",[[3946,2],[3946,35]],[[3946,22],[3946,35]],["BissC_Slave_12"],["variable","wire"]],["_zz_bisscdata_1",[[3947,2],[3947,37]],[[3947,22],[3947,37]],["BissC_Slave_12"],["variable","wire"]],["_zz_bisscdata_2",[[3948,2],[3948,37]],[[3948,22],[3948,37]],["BissC_Slave_12"],["variable","wire"]],["_zz_bisscdata_3",[[3949,2],[3949,37]],[[3949,22],[3949,37]],["BissC_Slave_12"],["variable","wire"]],["_zz_when_BissC_l97",[[3950,2],[3950,40]],[[3950,22],[3950,40]],["BissC_Slave_12"],["variable","wire"]],["bisscdata",[[3951,2],[3951,31]],[[3951,22],[3951,31]],["BissC_Slave_12"],["variable","reg"]],["clkrise_cnt",[[3952,2],[3952,33]],[[3952,22],[3952,33]],["BissC_Slave_12"],["variable","reg"]],["timeout_cnt",[[3953,2],[3953,33]],[[3953,22],[3953,33]],["BissC_Slave_12"],["variable","reg"]],["postion_reg",[[3954,2],[3954,33]],[[3954,22],[3954,33]],["BissC_Slave_12"],["variable","reg"]],["fsm_wantExit",[[3955,2],[3955,34]],[[3955,22],[3955,34]],["BissC_Slave_12"],["variable","wire"]],["fsm_wantStart",[[3956,2],[3956,35]],[[3956,22],[3956,35]],["BissC_Slave_12"],["variable","reg"]],["fsm_wantKill",[[3957,2],[3957,34]],[[3957,22],[3957,34]],["BissC_Slave_12"],["variable","wire"]],["fsm_stateReg",[[3958,2],[3958,34]],[[3958,22],[3958,34]],["BissC_Slave_12"],["variable","reg"]],["fsm_stateNext",[[3959,2],[3959,35]],[[3959,22],[3959,35]],["BissC_Slave_12"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[3960,2],[3960,45]],[[3960,22],[3960,45]],["BissC_Slave_12"],["variable","reg"]],["when_BissC_l33",[[3961,2],[3961,36]],[[3961,22],[3961,36]],["BissC_Slave_12"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[3962,2],[3962,47]],[[3962,22],[3962,47]],["BissC_Slave_12"],["variable","reg"]],["when_BissC_l43",[[3963,2],[3963,36]],[[3963,22],[3963,36]],["BissC_Slave_12"],["variable","wire"]],["when_BissC_l45",[[3964,2],[3964,36]],[[3964,22],[3964,36]],["BissC_Slave_12"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[3965,2],[3965,47]],[[3965,22],[3965,47]],["BissC_Slave_12"],["variable","reg"]],["when_BissC_l55",[[3966,2],[3966,36]],[[3966,22],[3966,36]],["BissC_Slave_12"],["variable","wire"]],["when_BissC_l57",[[3967,2],[3967,36]],[[3967,22],[3967,36]],["BissC_Slave_12"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[3968,2],[3968,47]],[[3968,22],[3968,47]],["BissC_Slave_12"],["variable","reg"]],["when_BissC_l67",[[3969,2],[3969,36]],[[3969,22],[3969,36]],["BissC_Slave_12"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[3970,2],[3970,47]],[[3970,22],[3970,47]],["BissC_Slave_12"],["variable","reg"]],["when_BissC_l75",[[3971,2],[3971,36]],[[3971,22],[3971,36]],["BissC_Slave_12"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[3972,2],[3972,47]],[[3972,22],[3972,47]],["BissC_Slave_12"],["variable","reg"]],["when_BissC_l84",[[3973,2],[3973,36]],[[3973,22],[3973,36]],["BissC_Slave_12"],["variable","wire"]],["when_BissC_l87",[[3974,2],[3974,36]],[[3974,22],[3974,36]],["BissC_Slave_12"],["variable","wire"]],["when_BissC_l97",[[3975,2],[3975,36]],[[3975,22],[3975,36]],["BissC_Slave_12"],["variable","wire"]],["fsm_stateReg_string",[[3977,2],[3977,32]],[[3977,13],[3977,32]],["BissC_Slave_12"],["variable","reg"]],["fsm_stateNext_string",[[3978,2],[3978,33]],[[3978,13],[3978,33]],["BissC_Slave_12"],["variable","reg"]]]]],[["BissC_Slave_11",[[4224,0],[4230,2]],[[4224,7],[4224,21]],[],["module"]],[[["s_bissc_enc_clk",[[4225,2],[4225,37]],[[4225,22],[4225,37]],["BissC_Slave_11"],["port","input"]],["s_bissc_enc_data",[[4226,2],[4226,38]],[[4226,22],[4226,38]],["BissC_Slave_11"],["port","output"]],["m_postion",[[4227,2],[4227,31]],[[4227,22],[4227,31]],["BissC_Slave_11"],["port","input"]],["clk",[[4228,2],[4228,25]],[[4228,22],[4228,25]],["BissC_Slave_11"],["port","input"]],["reset",[[4229,2],[4229,27]],[[4229,22],[4229,27]],["BissC_Slave_11"],["port","input"]],["fsm_enumDef_11_BOOT",[[4231,2],[4231,40]],[[4231,13],[4231,32]],["BissC_Slave_11"],["localparam"]],["fsm_enumDef_11_Wait_Start",[[4232,2],[4232,46]],[[4232,13],[4232,38]],["BissC_Slave_11"],["localparam"]],["fsm_enumDef_11_Slo",[[4233,2],[4233,39]],[[4233,13],[4233,31]],["BissC_Slave_11"],["localparam"]],["fsm_enumDef_11_Ack",[[4234,2],[4234,39]],[[4234,13],[4234,31]],["BissC_Slave_11"],["localparam"]],["fsm_enumDef_11_Start",[[4235,2],[4235,41]],[[4235,13],[4235,33]],["BissC_Slave_11"],["localparam"]],["fsm_enumDef_11_Zero",[[4236,2],[4236,40]],[[4236,13],[4236,32]],["BissC_Slave_11"],["localparam"]],["fsm_enumDef_11_PostionOut",[[4237,2],[4237,46]],[[4237,13],[4237,38]],["BissC_Slave_11"],["localparam"]],["fsm_enumDef_11_TimeOut",[[4238,2],[4238,43]],[[4238,13],[4238,35]],["BissC_Slave_11"],["localparam"]],["_zz_bisscdata",[[4240,2],[4240,35]],[[4240,22],[4240,35]],["BissC_Slave_11"],["variable","wire"]],["_zz_bisscdata_1",[[4241,2],[4241,37]],[[4241,22],[4241,37]],["BissC_Slave_11"],["variable","wire"]],["_zz_bisscdata_2",[[4242,2],[4242,37]],[[4242,22],[4242,37]],["BissC_Slave_11"],["variable","wire"]],["_zz_bisscdata_3",[[4243,2],[4243,37]],[[4243,22],[4243,37]],["BissC_Slave_11"],["variable","wire"]],["_zz_when_BissC_l97",[[4244,2],[4244,40]],[[4244,22],[4244,40]],["BissC_Slave_11"],["variable","wire"]],["bisscdata",[[4245,2],[4245,31]],[[4245,22],[4245,31]],["BissC_Slave_11"],["variable","reg"]],["clkrise_cnt",[[4246,2],[4246,33]],[[4246,22],[4246,33]],["BissC_Slave_11"],["variable","reg"]],["timeout_cnt",[[4247,2],[4247,33]],[[4247,22],[4247,33]],["BissC_Slave_11"],["variable","reg"]],["postion_reg",[[4248,2],[4248,33]],[[4248,22],[4248,33]],["BissC_Slave_11"],["variable","reg"]],["fsm_wantExit",[[4249,2],[4249,34]],[[4249,22],[4249,34]],["BissC_Slave_11"],["variable","wire"]],["fsm_wantStart",[[4250,2],[4250,35]],[[4250,22],[4250,35]],["BissC_Slave_11"],["variable","reg"]],["fsm_wantKill",[[4251,2],[4251,34]],[[4251,22],[4251,34]],["BissC_Slave_11"],["variable","wire"]],["fsm_stateReg",[[4252,2],[4252,34]],[[4252,22],[4252,34]],["BissC_Slave_11"],["variable","reg"]],["fsm_stateNext",[[4253,2],[4253,35]],[[4253,22],[4253,35]],["BissC_Slave_11"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[4254,2],[4254,45]],[[4254,22],[4254,45]],["BissC_Slave_11"],["variable","reg"]],["when_BissC_l33",[[4255,2],[4255,36]],[[4255,22],[4255,36]],["BissC_Slave_11"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[4256,2],[4256,47]],[[4256,22],[4256,47]],["BissC_Slave_11"],["variable","reg"]],["when_BissC_l43",[[4257,2],[4257,36]],[[4257,22],[4257,36]],["BissC_Slave_11"],["variable","wire"]],["when_BissC_l45",[[4258,2],[4258,36]],[[4258,22],[4258,36]],["BissC_Slave_11"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[4259,2],[4259,47]],[[4259,22],[4259,47]],["BissC_Slave_11"],["variable","reg"]],["when_BissC_l55",[[4260,2],[4260,36]],[[4260,22],[4260,36]],["BissC_Slave_11"],["variable","wire"]],["when_BissC_l57",[[4261,2],[4261,36]],[[4261,22],[4261,36]],["BissC_Slave_11"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[4262,2],[4262,47]],[[4262,22],[4262,47]],["BissC_Slave_11"],["variable","reg"]],["when_BissC_l67",[[4263,2],[4263,36]],[[4263,22],[4263,36]],["BissC_Slave_11"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[4264,2],[4264,47]],[[4264,22],[4264,47]],["BissC_Slave_11"],["variable","reg"]],["when_BissC_l75",[[4265,2],[4265,36]],[[4265,22],[4265,36]],["BissC_Slave_11"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[4266,2],[4266,47]],[[4266,22],[4266,47]],["BissC_Slave_11"],["variable","reg"]],["when_BissC_l84",[[4267,2],[4267,36]],[[4267,22],[4267,36]],["BissC_Slave_11"],["variable","wire"]],["when_BissC_l87",[[4268,2],[4268,36]],[[4268,22],[4268,36]],["BissC_Slave_11"],["variable","wire"]],["when_BissC_l97",[[4269,2],[4269,36]],[[4269,22],[4269,36]],["BissC_Slave_11"],["variable","wire"]],["fsm_stateReg_string",[[4271,2],[4271,32]],[[4271,13],[4271,32]],["BissC_Slave_11"],["variable","reg"]],["fsm_stateNext_string",[[4272,2],[4272,33]],[[4272,13],[4272,33]],["BissC_Slave_11"],["variable","reg"]]]]],[["BissC_Slave_10",[[4518,0],[4524,2]],[[4518,7],[4518,21]],[],["module"]],[[["s_bissc_enc_clk",[[4519,2],[4519,37]],[[4519,22],[4519,37]],["BissC_Slave_10"],["port","input"]],["s_bissc_enc_data",[[4520,2],[4520,38]],[[4520,22],[4520,38]],["BissC_Slave_10"],["port","output"]],["m_postion",[[4521,2],[4521,31]],[[4521,22],[4521,31]],["BissC_Slave_10"],["port","input"]],["clk",[[4522,2],[4522,25]],[[4522,22],[4522,25]],["BissC_Slave_10"],["port","input"]],["reset",[[4523,2],[4523,27]],[[4523,22],[4523,27]],["BissC_Slave_10"],["port","input"]],["fsm_enumDef_10_BOOT",[[4525,2],[4525,40]],[[4525,13],[4525,32]],["BissC_Slave_10"],["localparam"]],["fsm_enumDef_10_Wait_Start",[[4526,2],[4526,46]],[[4526,13],[4526,38]],["BissC_Slave_10"],["localparam"]],["fsm_enumDef_10_Slo",[[4527,2],[4527,39]],[[4527,13],[4527,31]],["BissC_Slave_10"],["localparam"]],["fsm_enumDef_10_Ack",[[4528,2],[4528,39]],[[4528,13],[4528,31]],["BissC_Slave_10"],["localparam"]],["fsm_enumDef_10_Start",[[4529,2],[4529,41]],[[4529,13],[4529,33]],["BissC_Slave_10"],["localparam"]],["fsm_enumDef_10_Zero",[[4530,2],[4530,40]],[[4530,13],[4530,32]],["BissC_Slave_10"],["localparam"]],["fsm_enumDef_10_PostionOut",[[4531,2],[4531,46]],[[4531,13],[4531,38]],["BissC_Slave_10"],["localparam"]],["fsm_enumDef_10_TimeOut",[[4532,2],[4532,43]],[[4532,13],[4532,35]],["BissC_Slave_10"],["localparam"]],["_zz_bisscdata",[[4534,2],[4534,35]],[[4534,22],[4534,35]],["BissC_Slave_10"],["variable","wire"]],["_zz_bisscdata_1",[[4535,2],[4535,37]],[[4535,22],[4535,37]],["BissC_Slave_10"],["variable","wire"]],["_zz_bisscdata_2",[[4536,2],[4536,37]],[[4536,22],[4536,37]],["BissC_Slave_10"],["variable","wire"]],["_zz_bisscdata_3",[[4537,2],[4537,37]],[[4537,22],[4537,37]],["BissC_Slave_10"],["variable","wire"]],["_zz_when_BissC_l97",[[4538,2],[4538,40]],[[4538,22],[4538,40]],["BissC_Slave_10"],["variable","wire"]],["bisscdata",[[4539,2],[4539,31]],[[4539,22],[4539,31]],["BissC_Slave_10"],["variable","reg"]],["clkrise_cnt",[[4540,2],[4540,33]],[[4540,22],[4540,33]],["BissC_Slave_10"],["variable","reg"]],["timeout_cnt",[[4541,2],[4541,33]],[[4541,22],[4541,33]],["BissC_Slave_10"],["variable","reg"]],["postion_reg",[[4542,2],[4542,33]],[[4542,22],[4542,33]],["BissC_Slave_10"],["variable","reg"]],["fsm_wantExit",[[4543,2],[4543,34]],[[4543,22],[4543,34]],["BissC_Slave_10"],["variable","wire"]],["fsm_wantStart",[[4544,2],[4544,35]],[[4544,22],[4544,35]],["BissC_Slave_10"],["variable","reg"]],["fsm_wantKill",[[4545,2],[4545,34]],[[4545,22],[4545,34]],["BissC_Slave_10"],["variable","wire"]],["fsm_stateReg",[[4546,2],[4546,34]],[[4546,22],[4546,34]],["BissC_Slave_10"],["variable","reg"]],["fsm_stateNext",[[4547,2],[4547,35]],[[4547,22],[4547,35]],["BissC_Slave_10"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[4548,2],[4548,45]],[[4548,22],[4548,45]],["BissC_Slave_10"],["variable","reg"]],["when_BissC_l33",[[4549,2],[4549,36]],[[4549,22],[4549,36]],["BissC_Slave_10"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[4550,2],[4550,47]],[[4550,22],[4550,47]],["BissC_Slave_10"],["variable","reg"]],["when_BissC_l43",[[4551,2],[4551,36]],[[4551,22],[4551,36]],["BissC_Slave_10"],["variable","wire"]],["when_BissC_l45",[[4552,2],[4552,36]],[[4552,22],[4552,36]],["BissC_Slave_10"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[4553,2],[4553,47]],[[4553,22],[4553,47]],["BissC_Slave_10"],["variable","reg"]],["when_BissC_l55",[[4554,2],[4554,36]],[[4554,22],[4554,36]],["BissC_Slave_10"],["variable","wire"]],["when_BissC_l57",[[4555,2],[4555,36]],[[4555,22],[4555,36]],["BissC_Slave_10"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[4556,2],[4556,47]],[[4556,22],[4556,47]],["BissC_Slave_10"],["variable","reg"]],["when_BissC_l67",[[4557,2],[4557,36]],[[4557,22],[4557,36]],["BissC_Slave_10"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[4558,2],[4558,47]],[[4558,22],[4558,47]],["BissC_Slave_10"],["variable","reg"]],["when_BissC_l75",[[4559,2],[4559,36]],[[4559,22],[4559,36]],["BissC_Slave_10"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[4560,2],[4560,47]],[[4560,22],[4560,47]],["BissC_Slave_10"],["variable","reg"]],["when_BissC_l84",[[4561,2],[4561,36]],[[4561,22],[4561,36]],["BissC_Slave_10"],["variable","wire"]],["when_BissC_l87",[[4562,2],[4562,36]],[[4562,22],[4562,36]],["BissC_Slave_10"],["variable","wire"]],["when_BissC_l97",[[4563,2],[4563,36]],[[4563,22],[4563,36]],["BissC_Slave_10"],["variable","wire"]],["fsm_stateReg_string",[[4565,2],[4565,32]],[[4565,13],[4565,32]],["BissC_Slave_10"],["variable","reg"]],["fsm_stateNext_string",[[4566,2],[4566,33]],[[4566,13],[4566,33]],["BissC_Slave_10"],["variable","reg"]]]]],[["BissC_Slave_9",[[4812,0],[4818,2]],[[4812,7],[4812,20]],[],["module"]],[[["s_bissc_enc_clk",[[4813,2],[4813,37]],[[4813,22],[4813,37]],["BissC_Slave_9"],["port","input"]],["s_bissc_enc_data",[[4814,2],[4814,38]],[[4814,22],[4814,38]],["BissC_Slave_9"],["port","output"]],["m_postion",[[4815,2],[4815,31]],[[4815,22],[4815,31]],["BissC_Slave_9"],["port","input"]],["clk",[[4816,2],[4816,25]],[[4816,22],[4816,25]],["BissC_Slave_9"],["port","input"]],["reset",[[4817,2],[4817,27]],[[4817,22],[4817,27]],["BissC_Slave_9"],["port","input"]],["fsm_enumDef_9_BOOT",[[4819,2],[4819,39]],[[4819,13],[4819,31]],["BissC_Slave_9"],["localparam"]],["fsm_enumDef_9_Wait_Start",[[4820,2],[4820,45]],[[4820,13],[4820,37]],["BissC_Slave_9"],["localparam"]],["fsm_enumDef_9_Slo",[[4821,2],[4821,38]],[[4821,13],[4821,30]],["BissC_Slave_9"],["localparam"]],["fsm_enumDef_9_Ack",[[4822,2],[4822,38]],[[4822,13],[4822,30]],["BissC_Slave_9"],["localparam"]],["fsm_enumDef_9_Start",[[4823,2],[4823,40]],[[4823,13],[4823,32]],["BissC_Slave_9"],["localparam"]],["fsm_enumDef_9_Zero",[[4824,2],[4824,39]],[[4824,13],[4824,31]],["BissC_Slave_9"],["localparam"]],["fsm_enumDef_9_PostionOut",[[4825,2],[4825,45]],[[4825,13],[4825,37]],["BissC_Slave_9"],["localparam"]],["fsm_enumDef_9_TimeOut",[[4826,2],[4826,42]],[[4826,13],[4826,34]],["BissC_Slave_9"],["localparam"]],["_zz_bisscdata",[[4828,2],[4828,35]],[[4828,22],[4828,35]],["BissC_Slave_9"],["variable","wire"]],["_zz_bisscdata_1",[[4829,2],[4829,37]],[[4829,22],[4829,37]],["BissC_Slave_9"],["variable","wire"]],["_zz_bisscdata_2",[[4830,2],[4830,37]],[[4830,22],[4830,37]],["BissC_Slave_9"],["variable","wire"]],["_zz_bisscdata_3",[[4831,2],[4831,37]],[[4831,22],[4831,37]],["BissC_Slave_9"],["variable","wire"]],["_zz_when_BissC_l97",[[4832,2],[4832,40]],[[4832,22],[4832,40]],["BissC_Slave_9"],["variable","wire"]],["bisscdata",[[4833,2],[4833,31]],[[4833,22],[4833,31]],["BissC_Slave_9"],["variable","reg"]],["clkrise_cnt",[[4834,2],[4834,33]],[[4834,22],[4834,33]],["BissC_Slave_9"],["variable","reg"]],["timeout_cnt",[[4835,2],[4835,33]],[[4835,22],[4835,33]],["BissC_Slave_9"],["variable","reg"]],["postion_reg",[[4836,2],[4836,33]],[[4836,22],[4836,33]],["BissC_Slave_9"],["variable","reg"]],["fsm_wantExit",[[4837,2],[4837,34]],[[4837,22],[4837,34]],["BissC_Slave_9"],["variable","wire"]],["fsm_wantStart",[[4838,2],[4838,35]],[[4838,22],[4838,35]],["BissC_Slave_9"],["variable","reg"]],["fsm_wantKill",[[4839,2],[4839,34]],[[4839,22],[4839,34]],["BissC_Slave_9"],["variable","wire"]],["fsm_stateReg",[[4840,2],[4840,34]],[[4840,22],[4840,34]],["BissC_Slave_9"],["variable","reg"]],["fsm_stateNext",[[4841,2],[4841,35]],[[4841,22],[4841,35]],["BissC_Slave_9"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[4842,2],[4842,45]],[[4842,22],[4842,45]],["BissC_Slave_9"],["variable","reg"]],["when_BissC_l33",[[4843,2],[4843,36]],[[4843,22],[4843,36]],["BissC_Slave_9"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[4844,2],[4844,47]],[[4844,22],[4844,47]],["BissC_Slave_9"],["variable","reg"]],["when_BissC_l43",[[4845,2],[4845,36]],[[4845,22],[4845,36]],["BissC_Slave_9"],["variable","wire"]],["when_BissC_l45",[[4846,2],[4846,36]],[[4846,22],[4846,36]],["BissC_Slave_9"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[4847,2],[4847,47]],[[4847,22],[4847,47]],["BissC_Slave_9"],["variable","reg"]],["when_BissC_l55",[[4848,2],[4848,36]],[[4848,22],[4848,36]],["BissC_Slave_9"],["variable","wire"]],["when_BissC_l57",[[4849,2],[4849,36]],[[4849,22],[4849,36]],["BissC_Slave_9"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[4850,2],[4850,47]],[[4850,22],[4850,47]],["BissC_Slave_9"],["variable","reg"]],["when_BissC_l67",[[4851,2],[4851,36]],[[4851,22],[4851,36]],["BissC_Slave_9"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[4852,2],[4852,47]],[[4852,22],[4852,47]],["BissC_Slave_9"],["variable","reg"]],["when_BissC_l75",[[4853,2],[4853,36]],[[4853,22],[4853,36]],["BissC_Slave_9"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[4854,2],[4854,47]],[[4854,22],[4854,47]],["BissC_Slave_9"],["variable","reg"]],["when_BissC_l84",[[4855,2],[4855,36]],[[4855,22],[4855,36]],["BissC_Slave_9"],["variable","wire"]],["when_BissC_l87",[[4856,2],[4856,36]],[[4856,22],[4856,36]],["BissC_Slave_9"],["variable","wire"]],["when_BissC_l97",[[4857,2],[4857,36]],[[4857,22],[4857,36]],["BissC_Slave_9"],["variable","wire"]],["fsm_stateReg_string",[[4859,2],[4859,32]],[[4859,13],[4859,32]],["BissC_Slave_9"],["variable","reg"]],["fsm_stateNext_string",[[4860,2],[4860,33]],[[4860,13],[4860,33]],["BissC_Slave_9"],["variable","reg"]]]]],[["BissC_Slave_8",[[5106,0],[5112,2]],[[5106,7],[5106,20]],[],["module"]],[[["s_bissc_enc_clk",[[5107,2],[5107,37]],[[5107,22],[5107,37]],["BissC_Slave_8"],["port","input"]],["s_bissc_enc_data",[[5108,2],[5108,38]],[[5108,22],[5108,38]],["BissC_Slave_8"],["port","output"]],["m_postion",[[5109,2],[5109,31]],[[5109,22],[5109,31]],["BissC_Slave_8"],["port","input"]],["clk",[[5110,2],[5110,25]],[[5110,22],[5110,25]],["BissC_Slave_8"],["port","input"]],["reset",[[5111,2],[5111,27]],[[5111,22],[5111,27]],["BissC_Slave_8"],["port","input"]],["fsm_enumDef_8_BOOT",[[5113,2],[5113,39]],[[5113,13],[5113,31]],["BissC_Slave_8"],["localparam"]],["fsm_enumDef_8_Wait_Start",[[5114,2],[5114,45]],[[5114,13],[5114,37]],["BissC_Slave_8"],["localparam"]],["fsm_enumDef_8_Slo",[[5115,2],[5115,38]],[[5115,13],[5115,30]],["BissC_Slave_8"],["localparam"]],["fsm_enumDef_8_Ack",[[5116,2],[5116,38]],[[5116,13],[5116,30]],["BissC_Slave_8"],["localparam"]],["fsm_enumDef_8_Start",[[5117,2],[5117,40]],[[5117,13],[5117,32]],["BissC_Slave_8"],["localparam"]],["fsm_enumDef_8_Zero",[[5118,2],[5118,39]],[[5118,13],[5118,31]],["BissC_Slave_8"],["localparam"]],["fsm_enumDef_8_PostionOut",[[5119,2],[5119,45]],[[5119,13],[5119,37]],["BissC_Slave_8"],["localparam"]],["fsm_enumDef_8_TimeOut",[[5120,2],[5120,42]],[[5120,13],[5120,34]],["BissC_Slave_8"],["localparam"]],["_zz_bisscdata",[[5122,2],[5122,35]],[[5122,22],[5122,35]],["BissC_Slave_8"],["variable","wire"]],["_zz_bisscdata_1",[[5123,2],[5123,37]],[[5123,22],[5123,37]],["BissC_Slave_8"],["variable","wire"]],["_zz_bisscdata_2",[[5124,2],[5124,37]],[[5124,22],[5124,37]],["BissC_Slave_8"],["variable","wire"]],["_zz_bisscdata_3",[[5125,2],[5125,37]],[[5125,22],[5125,37]],["BissC_Slave_8"],["variable","wire"]],["_zz_when_BissC_l97",[[5126,2],[5126,40]],[[5126,22],[5126,40]],["BissC_Slave_8"],["variable","wire"]],["bisscdata",[[5127,2],[5127,31]],[[5127,22],[5127,31]],["BissC_Slave_8"],["variable","reg"]],["clkrise_cnt",[[5128,2],[5128,33]],[[5128,22],[5128,33]],["BissC_Slave_8"],["variable","reg"]],["timeout_cnt",[[5129,2],[5129,33]],[[5129,22],[5129,33]],["BissC_Slave_8"],["variable","reg"]],["postion_reg",[[5130,2],[5130,33]],[[5130,22],[5130,33]],["BissC_Slave_8"],["variable","reg"]],["fsm_wantExit",[[5131,2],[5131,34]],[[5131,22],[5131,34]],["BissC_Slave_8"],["variable","wire"]],["fsm_wantStart",[[5132,2],[5132,35]],[[5132,22],[5132,35]],["BissC_Slave_8"],["variable","reg"]],["fsm_wantKill",[[5133,2],[5133,34]],[[5133,22],[5133,34]],["BissC_Slave_8"],["variable","wire"]],["fsm_stateReg",[[5134,2],[5134,34]],[[5134,22],[5134,34]],["BissC_Slave_8"],["variable","reg"]],["fsm_stateNext",[[5135,2],[5135,35]],[[5135,22],[5135,35]],["BissC_Slave_8"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[5136,2],[5136,45]],[[5136,22],[5136,45]],["BissC_Slave_8"],["variable","reg"]],["when_BissC_l33",[[5137,2],[5137,36]],[[5137,22],[5137,36]],["BissC_Slave_8"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[5138,2],[5138,47]],[[5138,22],[5138,47]],["BissC_Slave_8"],["variable","reg"]],["when_BissC_l43",[[5139,2],[5139,36]],[[5139,22],[5139,36]],["BissC_Slave_8"],["variable","wire"]],["when_BissC_l45",[[5140,2],[5140,36]],[[5140,22],[5140,36]],["BissC_Slave_8"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[5141,2],[5141,47]],[[5141,22],[5141,47]],["BissC_Slave_8"],["variable","reg"]],["when_BissC_l55",[[5142,2],[5142,36]],[[5142,22],[5142,36]],["BissC_Slave_8"],["variable","wire"]],["when_BissC_l57",[[5143,2],[5143,36]],[[5143,22],[5143,36]],["BissC_Slave_8"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[5144,2],[5144,47]],[[5144,22],[5144,47]],["BissC_Slave_8"],["variable","reg"]],["when_BissC_l67",[[5145,2],[5145,36]],[[5145,22],[5145,36]],["BissC_Slave_8"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[5146,2],[5146,47]],[[5146,22],[5146,47]],["BissC_Slave_8"],["variable","reg"]],["when_BissC_l75",[[5147,2],[5147,36]],[[5147,22],[5147,36]],["BissC_Slave_8"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[5148,2],[5148,47]],[[5148,22],[5148,47]],["BissC_Slave_8"],["variable","reg"]],["when_BissC_l84",[[5149,2],[5149,36]],[[5149,22],[5149,36]],["BissC_Slave_8"],["variable","wire"]],["when_BissC_l87",[[5150,2],[5150,36]],[[5150,22],[5150,36]],["BissC_Slave_8"],["variable","wire"]],["when_BissC_l97",[[5151,2],[5151,36]],[[5151,22],[5151,36]],["BissC_Slave_8"],["variable","wire"]],["fsm_stateReg_string",[[5153,2],[5153,32]],[[5153,13],[5153,32]],["BissC_Slave_8"],["variable","reg"]],["fsm_stateNext_string",[[5154,2],[5154,33]],[[5154,13],[5154,33]],["BissC_Slave_8"],["variable","reg"]]]]],[["BissC_Slave_7",[[5400,0],[5406,2]],[[5400,7],[5400,20]],[],["module"]],[[["s_bissc_enc_clk",[[5401,2],[5401,37]],[[5401,22],[5401,37]],["BissC_Slave_7"],["port","input"]],["s_bissc_enc_data",[[5402,2],[5402,38]],[[5402,22],[5402,38]],["BissC_Slave_7"],["port","output"]],["m_postion",[[5403,2],[5403,31]],[[5403,22],[5403,31]],["BissC_Slave_7"],["port","input"]],["clk",[[5404,2],[5404,25]],[[5404,22],[5404,25]],["BissC_Slave_7"],["port","input"]],["reset",[[5405,2],[5405,27]],[[5405,22],[5405,27]],["BissC_Slave_7"],["port","input"]],["fsm_enumDef_7_BOOT",[[5407,2],[5407,39]],[[5407,13],[5407,31]],["BissC_Slave_7"],["localparam"]],["fsm_enumDef_7_Wait_Start",[[5408,2],[5408,45]],[[5408,13],[5408,37]],["BissC_Slave_7"],["localparam"]],["fsm_enumDef_7_Slo",[[5409,2],[5409,38]],[[5409,13],[5409,30]],["BissC_Slave_7"],["localparam"]],["fsm_enumDef_7_Ack",[[5410,2],[5410,38]],[[5410,13],[5410,30]],["BissC_Slave_7"],["localparam"]],["fsm_enumDef_7_Start",[[5411,2],[5411,40]],[[5411,13],[5411,32]],["BissC_Slave_7"],["localparam"]],["fsm_enumDef_7_Zero",[[5412,2],[5412,39]],[[5412,13],[5412,31]],["BissC_Slave_7"],["localparam"]],["fsm_enumDef_7_PostionOut",[[5413,2],[5413,45]],[[5413,13],[5413,37]],["BissC_Slave_7"],["localparam"]],["fsm_enumDef_7_TimeOut",[[5414,2],[5414,42]],[[5414,13],[5414,34]],["BissC_Slave_7"],["localparam"]],["_zz_bisscdata",[[5416,2],[5416,35]],[[5416,22],[5416,35]],["BissC_Slave_7"],["variable","wire"]],["_zz_bisscdata_1",[[5417,2],[5417,37]],[[5417,22],[5417,37]],["BissC_Slave_7"],["variable","wire"]],["_zz_bisscdata_2",[[5418,2],[5418,37]],[[5418,22],[5418,37]],["BissC_Slave_7"],["variable","wire"]],["_zz_bisscdata_3",[[5419,2],[5419,37]],[[5419,22],[5419,37]],["BissC_Slave_7"],["variable","wire"]],["_zz_when_BissC_l97",[[5420,2],[5420,40]],[[5420,22],[5420,40]],["BissC_Slave_7"],["variable","wire"]],["bisscdata",[[5421,2],[5421,31]],[[5421,22],[5421,31]],["BissC_Slave_7"],["variable","reg"]],["clkrise_cnt",[[5422,2],[5422,33]],[[5422,22],[5422,33]],["BissC_Slave_7"],["variable","reg"]],["timeout_cnt",[[5423,2],[5423,33]],[[5423,22],[5423,33]],["BissC_Slave_7"],["variable","reg"]],["postion_reg",[[5424,2],[5424,33]],[[5424,22],[5424,33]],["BissC_Slave_7"],["variable","reg"]],["fsm_wantExit",[[5425,2],[5425,34]],[[5425,22],[5425,34]],["BissC_Slave_7"],["variable","wire"]],["fsm_wantStart",[[5426,2],[5426,35]],[[5426,22],[5426,35]],["BissC_Slave_7"],["variable","reg"]],["fsm_wantKill",[[5427,2],[5427,34]],[[5427,22],[5427,34]],["BissC_Slave_7"],["variable","wire"]],["fsm_stateReg",[[5428,2],[5428,34]],[[5428,22],[5428,34]],["BissC_Slave_7"],["variable","reg"]],["fsm_stateNext",[[5429,2],[5429,35]],[[5429,22],[5429,35]],["BissC_Slave_7"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[5430,2],[5430,45]],[[5430,22],[5430,45]],["BissC_Slave_7"],["variable","reg"]],["when_BissC_l33",[[5431,2],[5431,36]],[[5431,22],[5431,36]],["BissC_Slave_7"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[5432,2],[5432,47]],[[5432,22],[5432,47]],["BissC_Slave_7"],["variable","reg"]],["when_BissC_l43",[[5433,2],[5433,36]],[[5433,22],[5433,36]],["BissC_Slave_7"],["variable","wire"]],["when_BissC_l45",[[5434,2],[5434,36]],[[5434,22],[5434,36]],["BissC_Slave_7"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[5435,2],[5435,47]],[[5435,22],[5435,47]],["BissC_Slave_7"],["variable","reg"]],["when_BissC_l55",[[5436,2],[5436,36]],[[5436,22],[5436,36]],["BissC_Slave_7"],["variable","wire"]],["when_BissC_l57",[[5437,2],[5437,36]],[[5437,22],[5437,36]],["BissC_Slave_7"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[5438,2],[5438,47]],[[5438,22],[5438,47]],["BissC_Slave_7"],["variable","reg"]],["when_BissC_l67",[[5439,2],[5439,36]],[[5439,22],[5439,36]],["BissC_Slave_7"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[5440,2],[5440,47]],[[5440,22],[5440,47]],["BissC_Slave_7"],["variable","reg"]],["when_BissC_l75",[[5441,2],[5441,36]],[[5441,22],[5441,36]],["BissC_Slave_7"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[5442,2],[5442,47]],[[5442,22],[5442,47]],["BissC_Slave_7"],["variable","reg"]],["when_BissC_l84",[[5443,2],[5443,36]],[[5443,22],[5443,36]],["BissC_Slave_7"],["variable","wire"]],["when_BissC_l87",[[5444,2],[5444,36]],[[5444,22],[5444,36]],["BissC_Slave_7"],["variable","wire"]],["when_BissC_l97",[[5445,2],[5445,36]],[[5445,22],[5445,36]],["BissC_Slave_7"],["variable","wire"]],["fsm_stateReg_string",[[5447,2],[5447,32]],[[5447,13],[5447,32]],["BissC_Slave_7"],["variable","reg"]],["fsm_stateNext_string",[[5448,2],[5448,33]],[[5448,13],[5448,33]],["BissC_Slave_7"],["variable","reg"]]]]],[["BissC_Slave_6",[[5694,0],[5700,2]],[[5694,7],[5694,20]],[],["module"]],[[["s_bissc_enc_clk",[[5695,2],[5695,37]],[[5695,22],[5695,37]],["BissC_Slave_6"],["port","input"]],["s_bissc_enc_data",[[5696,2],[5696,38]],[[5696,22],[5696,38]],["BissC_Slave_6"],["port","output"]],["m_postion",[[5697,2],[5697,31]],[[5697,22],[5697,31]],["BissC_Slave_6"],["port","input"]],["clk",[[5698,2],[5698,25]],[[5698,22],[5698,25]],["BissC_Slave_6"],["port","input"]],["reset",[[5699,2],[5699,27]],[[5699,22],[5699,27]],["BissC_Slave_6"],["port","input"]],["fsm_enumDef_6_BOOT",[[5701,2],[5701,39]],[[5701,13],[5701,31]],["BissC_Slave_6"],["localparam"]],["fsm_enumDef_6_Wait_Start",[[5702,2],[5702,45]],[[5702,13],[5702,37]],["BissC_Slave_6"],["localparam"]],["fsm_enumDef_6_Slo",[[5703,2],[5703,38]],[[5703,13],[5703,30]],["BissC_Slave_6"],["localparam"]],["fsm_enumDef_6_Ack",[[5704,2],[5704,38]],[[5704,13],[5704,30]],["BissC_Slave_6"],["localparam"]],["fsm_enumDef_6_Start",[[5705,2],[5705,40]],[[5705,13],[5705,32]],["BissC_Slave_6"],["localparam"]],["fsm_enumDef_6_Zero",[[5706,2],[5706,39]],[[5706,13],[5706,31]],["BissC_Slave_6"],["localparam"]],["fsm_enumDef_6_PostionOut",[[5707,2],[5707,45]],[[5707,13],[5707,37]],["BissC_Slave_6"],["localparam"]],["fsm_enumDef_6_TimeOut",[[5708,2],[5708,42]],[[5708,13],[5708,34]],["BissC_Slave_6"],["localparam"]],["_zz_bisscdata",[[5710,2],[5710,35]],[[5710,22],[5710,35]],["BissC_Slave_6"],["variable","wire"]],["_zz_bisscdata_1",[[5711,2],[5711,37]],[[5711,22],[5711,37]],["BissC_Slave_6"],["variable","wire"]],["_zz_bisscdata_2",[[5712,2],[5712,37]],[[5712,22],[5712,37]],["BissC_Slave_6"],["variable","wire"]],["_zz_bisscdata_3",[[5713,2],[5713,37]],[[5713,22],[5713,37]],["BissC_Slave_6"],["variable","wire"]],["_zz_when_BissC_l97",[[5714,2],[5714,40]],[[5714,22],[5714,40]],["BissC_Slave_6"],["variable","wire"]],["bisscdata",[[5715,2],[5715,31]],[[5715,22],[5715,31]],["BissC_Slave_6"],["variable","reg"]],["clkrise_cnt",[[5716,2],[5716,33]],[[5716,22],[5716,33]],["BissC_Slave_6"],["variable","reg"]],["timeout_cnt",[[5717,2],[5717,33]],[[5717,22],[5717,33]],["BissC_Slave_6"],["variable","reg"]],["postion_reg",[[5718,2],[5718,33]],[[5718,22],[5718,33]],["BissC_Slave_6"],["variable","reg"]],["fsm_wantExit",[[5719,2],[5719,34]],[[5719,22],[5719,34]],["BissC_Slave_6"],["variable","wire"]],["fsm_wantStart",[[5720,2],[5720,35]],[[5720,22],[5720,35]],["BissC_Slave_6"],["variable","reg"]],["fsm_wantKill",[[5721,2],[5721,34]],[[5721,22],[5721,34]],["BissC_Slave_6"],["variable","wire"]],["fsm_stateReg",[[5722,2],[5722,34]],[[5722,22],[5722,34]],["BissC_Slave_6"],["variable","reg"]],["fsm_stateNext",[[5723,2],[5723,35]],[[5723,22],[5723,35]],["BissC_Slave_6"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[5724,2],[5724,45]],[[5724,22],[5724,45]],["BissC_Slave_6"],["variable","reg"]],["when_BissC_l33",[[5725,2],[5725,36]],[[5725,22],[5725,36]],["BissC_Slave_6"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[5726,2],[5726,47]],[[5726,22],[5726,47]],["BissC_Slave_6"],["variable","reg"]],["when_BissC_l43",[[5727,2],[5727,36]],[[5727,22],[5727,36]],["BissC_Slave_6"],["variable","wire"]],["when_BissC_l45",[[5728,2],[5728,36]],[[5728,22],[5728,36]],["BissC_Slave_6"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[5729,2],[5729,47]],[[5729,22],[5729,47]],["BissC_Slave_6"],["variable","reg"]],["when_BissC_l55",[[5730,2],[5730,36]],[[5730,22],[5730,36]],["BissC_Slave_6"],["variable","wire"]],["when_BissC_l57",[[5731,2],[5731,36]],[[5731,22],[5731,36]],["BissC_Slave_6"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[5732,2],[5732,47]],[[5732,22],[5732,47]],["BissC_Slave_6"],["variable","reg"]],["when_BissC_l67",[[5733,2],[5733,36]],[[5733,22],[5733,36]],["BissC_Slave_6"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[5734,2],[5734,47]],[[5734,22],[5734,47]],["BissC_Slave_6"],["variable","reg"]],["when_BissC_l75",[[5735,2],[5735,36]],[[5735,22],[5735,36]],["BissC_Slave_6"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[5736,2],[5736,47]],[[5736,22],[5736,47]],["BissC_Slave_6"],["variable","reg"]],["when_BissC_l84",[[5737,2],[5737,36]],[[5737,22],[5737,36]],["BissC_Slave_6"],["variable","wire"]],["when_BissC_l87",[[5738,2],[5738,36]],[[5738,22],[5738,36]],["BissC_Slave_6"],["variable","wire"]],["when_BissC_l97",[[5739,2],[5739,36]],[[5739,22],[5739,36]],["BissC_Slave_6"],["variable","wire"]],["fsm_stateReg_string",[[5741,2],[5741,32]],[[5741,13],[5741,32]],["BissC_Slave_6"],["variable","reg"]],["fsm_stateNext_string",[[5742,2],[5742,33]],[[5742,13],[5742,33]],["BissC_Slave_6"],["variable","reg"]]]]],[["BissC_Slave_5",[[5988,0],[5994,2]],[[5988,7],[5988,20]],[],["module"]],[[["s_bissc_enc_clk",[[5989,2],[5989,37]],[[5989,22],[5989,37]],["BissC_Slave_5"],["port","input"]],["s_bissc_enc_data",[[5990,2],[5990,38]],[[5990,22],[5990,38]],["BissC_Slave_5"],["port","output"]],["m_postion",[[5991,2],[5991,31]],[[5991,22],[5991,31]],["BissC_Slave_5"],["port","input"]],["clk",[[5992,2],[5992,25]],[[5992,22],[5992,25]],["BissC_Slave_5"],["port","input"]],["reset",[[5993,2],[5993,27]],[[5993,22],[5993,27]],["BissC_Slave_5"],["port","input"]],["fsm_enumDef_5_BOOT",[[5995,2],[5995,39]],[[5995,13],[5995,31]],["BissC_Slave_5"],["localparam"]],["fsm_enumDef_5_Wait_Start",[[5996,2],[5996,45]],[[5996,13],[5996,37]],["BissC_Slave_5"],["localparam"]],["fsm_enumDef_5_Slo",[[5997,2],[5997,38]],[[5997,13],[5997,30]],["BissC_Slave_5"],["localparam"]],["fsm_enumDef_5_Ack",[[5998,2],[5998,38]],[[5998,13],[5998,30]],["BissC_Slave_5"],["localparam"]],["fsm_enumDef_5_Start",[[5999,2],[5999,40]],[[5999,13],[5999,32]],["BissC_Slave_5"],["localparam"]],["fsm_enumDef_5_Zero",[[6000,2],[6000,39]],[[6000,13],[6000,31]],["BissC_Slave_5"],["localparam"]],["fsm_enumDef_5_PostionOut",[[6001,2],[6001,45]],[[6001,13],[6001,37]],["BissC_Slave_5"],["localparam"]],["fsm_enumDef_5_TimeOut",[[6002,2],[6002,42]],[[6002,13],[6002,34]],["BissC_Slave_5"],["localparam"]],["_zz_bisscdata",[[6004,2],[6004,35]],[[6004,22],[6004,35]],["BissC_Slave_5"],["variable","wire"]],["_zz_bisscdata_1",[[6005,2],[6005,37]],[[6005,22],[6005,37]],["BissC_Slave_5"],["variable","wire"]],["_zz_bisscdata_2",[[6006,2],[6006,37]],[[6006,22],[6006,37]],["BissC_Slave_5"],["variable","wire"]],["_zz_bisscdata_3",[[6007,2],[6007,37]],[[6007,22],[6007,37]],["BissC_Slave_5"],["variable","wire"]],["_zz_when_BissC_l97",[[6008,2],[6008,40]],[[6008,22],[6008,40]],["BissC_Slave_5"],["variable","wire"]],["bisscdata",[[6009,2],[6009,31]],[[6009,22],[6009,31]],["BissC_Slave_5"],["variable","reg"]],["clkrise_cnt",[[6010,2],[6010,33]],[[6010,22],[6010,33]],["BissC_Slave_5"],["variable","reg"]],["timeout_cnt",[[6011,2],[6011,33]],[[6011,22],[6011,33]],["BissC_Slave_5"],["variable","reg"]],["postion_reg",[[6012,2],[6012,33]],[[6012,22],[6012,33]],["BissC_Slave_5"],["variable","reg"]],["fsm_wantExit",[[6013,2],[6013,34]],[[6013,22],[6013,34]],["BissC_Slave_5"],["variable","wire"]],["fsm_wantStart",[[6014,2],[6014,35]],[[6014,22],[6014,35]],["BissC_Slave_5"],["variable","reg"]],["fsm_wantKill",[[6015,2],[6015,34]],[[6015,22],[6015,34]],["BissC_Slave_5"],["variable","wire"]],["fsm_stateReg",[[6016,2],[6016,34]],[[6016,22],[6016,34]],["BissC_Slave_5"],["variable","reg"]],["fsm_stateNext",[[6017,2],[6017,35]],[[6017,22],[6017,35]],["BissC_Slave_5"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[6018,2],[6018,45]],[[6018,22],[6018,45]],["BissC_Slave_5"],["variable","reg"]],["when_BissC_l33",[[6019,2],[6019,36]],[[6019,22],[6019,36]],["BissC_Slave_5"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[6020,2],[6020,47]],[[6020,22],[6020,47]],["BissC_Slave_5"],["variable","reg"]],["when_BissC_l43",[[6021,2],[6021,36]],[[6021,22],[6021,36]],["BissC_Slave_5"],["variable","wire"]],["when_BissC_l45",[[6022,2],[6022,36]],[[6022,22],[6022,36]],["BissC_Slave_5"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[6023,2],[6023,47]],[[6023,22],[6023,47]],["BissC_Slave_5"],["variable","reg"]],["when_BissC_l55",[[6024,2],[6024,36]],[[6024,22],[6024,36]],["BissC_Slave_5"],["variable","wire"]],["when_BissC_l57",[[6025,2],[6025,36]],[[6025,22],[6025,36]],["BissC_Slave_5"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[6026,2],[6026,47]],[[6026,22],[6026,47]],["BissC_Slave_5"],["variable","reg"]],["when_BissC_l67",[[6027,2],[6027,36]],[[6027,22],[6027,36]],["BissC_Slave_5"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[6028,2],[6028,47]],[[6028,22],[6028,47]],["BissC_Slave_5"],["variable","reg"]],["when_BissC_l75",[[6029,2],[6029,36]],[[6029,22],[6029,36]],["BissC_Slave_5"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[6030,2],[6030,47]],[[6030,22],[6030,47]],["BissC_Slave_5"],["variable","reg"]],["when_BissC_l84",[[6031,2],[6031,36]],[[6031,22],[6031,36]],["BissC_Slave_5"],["variable","wire"]],["when_BissC_l87",[[6032,2],[6032,36]],[[6032,22],[6032,36]],["BissC_Slave_5"],["variable","wire"]],["when_BissC_l97",[[6033,2],[6033,36]],[[6033,22],[6033,36]],["BissC_Slave_5"],["variable","wire"]],["fsm_stateReg_string",[[6035,2],[6035,32]],[[6035,13],[6035,32]],["BissC_Slave_5"],["variable","reg"]],["fsm_stateNext_string",[[6036,2],[6036,33]],[[6036,13],[6036,33]],["BissC_Slave_5"],["variable","reg"]]]]],[["BissC_Slave_4",[[6282,0],[6288,2]],[[6282,7],[6282,20]],[],["module"]],[[["s_bissc_enc_clk",[[6283,2],[6283,37]],[[6283,22],[6283,37]],["BissC_Slave_4"],["port","input"]],["s_bissc_enc_data",[[6284,2],[6284,38]],[[6284,22],[6284,38]],["BissC_Slave_4"],["port","output"]],["m_postion",[[6285,2],[6285,31]],[[6285,22],[6285,31]],["BissC_Slave_4"],["port","input"]],["clk",[[6286,2],[6286,25]],[[6286,22],[6286,25]],["BissC_Slave_4"],["port","input"]],["reset",[[6287,2],[6287,27]],[[6287,22],[6287,27]],["BissC_Slave_4"],["port","input"]],["fsm_enumDef_4_BOOT",[[6289,2],[6289,39]],[[6289,13],[6289,31]],["BissC_Slave_4"],["localparam"]],["fsm_enumDef_4_Wait_Start",[[6290,2],[6290,45]],[[6290,13],[6290,37]],["BissC_Slave_4"],["localparam"]],["fsm_enumDef_4_Slo",[[6291,2],[6291,38]],[[6291,13],[6291,30]],["BissC_Slave_4"],["localparam"]],["fsm_enumDef_4_Ack",[[6292,2],[6292,38]],[[6292,13],[6292,30]],["BissC_Slave_4"],["localparam"]],["fsm_enumDef_4_Start",[[6293,2],[6293,40]],[[6293,13],[6293,32]],["BissC_Slave_4"],["localparam"]],["fsm_enumDef_4_Zero",[[6294,2],[6294,39]],[[6294,13],[6294,31]],["BissC_Slave_4"],["localparam"]],["fsm_enumDef_4_PostionOut",[[6295,2],[6295,45]],[[6295,13],[6295,37]],["BissC_Slave_4"],["localparam"]],["fsm_enumDef_4_TimeOut",[[6296,2],[6296,42]],[[6296,13],[6296,34]],["BissC_Slave_4"],["localparam"]],["_zz_bisscdata",[[6298,2],[6298,35]],[[6298,22],[6298,35]],["BissC_Slave_4"],["variable","wire"]],["_zz_bisscdata_1",[[6299,2],[6299,37]],[[6299,22],[6299,37]],["BissC_Slave_4"],["variable","wire"]],["_zz_bisscdata_2",[[6300,2],[6300,37]],[[6300,22],[6300,37]],["BissC_Slave_4"],["variable","wire"]],["_zz_bisscdata_3",[[6301,2],[6301,37]],[[6301,22],[6301,37]],["BissC_Slave_4"],["variable","wire"]],["_zz_when_BissC_l97",[[6302,2],[6302,40]],[[6302,22],[6302,40]],["BissC_Slave_4"],["variable","wire"]],["bisscdata",[[6303,2],[6303,31]],[[6303,22],[6303,31]],["BissC_Slave_4"],["variable","reg"]],["clkrise_cnt",[[6304,2],[6304,33]],[[6304,22],[6304,33]],["BissC_Slave_4"],["variable","reg"]],["timeout_cnt",[[6305,2],[6305,33]],[[6305,22],[6305,33]],["BissC_Slave_4"],["variable","reg"]],["postion_reg",[[6306,2],[6306,33]],[[6306,22],[6306,33]],["BissC_Slave_4"],["variable","reg"]],["fsm_wantExit",[[6307,2],[6307,34]],[[6307,22],[6307,34]],["BissC_Slave_4"],["variable","wire"]],["fsm_wantStart",[[6308,2],[6308,35]],[[6308,22],[6308,35]],["BissC_Slave_4"],["variable","reg"]],["fsm_wantKill",[[6309,2],[6309,34]],[[6309,22],[6309,34]],["BissC_Slave_4"],["variable","wire"]],["fsm_stateReg",[[6310,2],[6310,34]],[[6310,22],[6310,34]],["BissC_Slave_4"],["variable","reg"]],["fsm_stateNext",[[6311,2],[6311,35]],[[6311,22],[6311,35]],["BissC_Slave_4"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[6312,2],[6312,45]],[[6312,22],[6312,45]],["BissC_Slave_4"],["variable","reg"]],["when_BissC_l33",[[6313,2],[6313,36]],[[6313,22],[6313,36]],["BissC_Slave_4"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[6314,2],[6314,47]],[[6314,22],[6314,47]],["BissC_Slave_4"],["variable","reg"]],["when_BissC_l43",[[6315,2],[6315,36]],[[6315,22],[6315,36]],["BissC_Slave_4"],["variable","wire"]],["when_BissC_l45",[[6316,2],[6316,36]],[[6316,22],[6316,36]],["BissC_Slave_4"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[6317,2],[6317,47]],[[6317,22],[6317,47]],["BissC_Slave_4"],["variable","reg"]],["when_BissC_l55",[[6318,2],[6318,36]],[[6318,22],[6318,36]],["BissC_Slave_4"],["variable","wire"]],["when_BissC_l57",[[6319,2],[6319,36]],[[6319,22],[6319,36]],["BissC_Slave_4"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[6320,2],[6320,47]],[[6320,22],[6320,47]],["BissC_Slave_4"],["variable","reg"]],["when_BissC_l67",[[6321,2],[6321,36]],[[6321,22],[6321,36]],["BissC_Slave_4"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[6322,2],[6322,47]],[[6322,22],[6322,47]],["BissC_Slave_4"],["variable","reg"]],["when_BissC_l75",[[6323,2],[6323,36]],[[6323,22],[6323,36]],["BissC_Slave_4"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[6324,2],[6324,47]],[[6324,22],[6324,47]],["BissC_Slave_4"],["variable","reg"]],["when_BissC_l84",[[6325,2],[6325,36]],[[6325,22],[6325,36]],["BissC_Slave_4"],["variable","wire"]],["when_BissC_l87",[[6326,2],[6326,36]],[[6326,22],[6326,36]],["BissC_Slave_4"],["variable","wire"]],["when_BissC_l97",[[6327,2],[6327,36]],[[6327,22],[6327,36]],["BissC_Slave_4"],["variable","wire"]],["fsm_stateReg_string",[[6329,2],[6329,32]],[[6329,13],[6329,32]],["BissC_Slave_4"],["variable","reg"]],["fsm_stateNext_string",[[6330,2],[6330,33]],[[6330,13],[6330,33]],["BissC_Slave_4"],["variable","reg"]]]]],[["BissC_Slave_3",[[6576,0],[6582,2]],[[6576,7],[6576,20]],[],["module"]],[[["s_bissc_enc_clk",[[6577,2],[6577,37]],[[6577,22],[6577,37]],["BissC_Slave_3"],["port","input"]],["s_bissc_enc_data",[[6578,2],[6578,38]],[[6578,22],[6578,38]],["BissC_Slave_3"],["port","output"]],["m_postion",[[6579,2],[6579,31]],[[6579,22],[6579,31]],["BissC_Slave_3"],["port","input"]],["clk",[[6580,2],[6580,25]],[[6580,22],[6580,25]],["BissC_Slave_3"],["port","input"]],["reset",[[6581,2],[6581,27]],[[6581,22],[6581,27]],["BissC_Slave_3"],["port","input"]],["fsm_enumDef_3_BOOT",[[6583,2],[6583,39]],[[6583,13],[6583,31]],["BissC_Slave_3"],["localparam"]],["fsm_enumDef_3_Wait_Start",[[6584,2],[6584,45]],[[6584,13],[6584,37]],["BissC_Slave_3"],["localparam"]],["fsm_enumDef_3_Slo",[[6585,2],[6585,38]],[[6585,13],[6585,30]],["BissC_Slave_3"],["localparam"]],["fsm_enumDef_3_Ack",[[6586,2],[6586,38]],[[6586,13],[6586,30]],["BissC_Slave_3"],["localparam"]],["fsm_enumDef_3_Start",[[6587,2],[6587,40]],[[6587,13],[6587,32]],["BissC_Slave_3"],["localparam"]],["fsm_enumDef_3_Zero",[[6588,2],[6588,39]],[[6588,13],[6588,31]],["BissC_Slave_3"],["localparam"]],["fsm_enumDef_3_PostionOut",[[6589,2],[6589,45]],[[6589,13],[6589,37]],["BissC_Slave_3"],["localparam"]],["fsm_enumDef_3_TimeOut",[[6590,2],[6590,42]],[[6590,13],[6590,34]],["BissC_Slave_3"],["localparam"]],["_zz_bisscdata",[[6592,2],[6592,35]],[[6592,22],[6592,35]],["BissC_Slave_3"],["variable","wire"]],["_zz_bisscdata_1",[[6593,2],[6593,37]],[[6593,22],[6593,37]],["BissC_Slave_3"],["variable","wire"]],["_zz_bisscdata_2",[[6594,2],[6594,37]],[[6594,22],[6594,37]],["BissC_Slave_3"],["variable","wire"]],["_zz_bisscdata_3",[[6595,2],[6595,37]],[[6595,22],[6595,37]],["BissC_Slave_3"],["variable","wire"]],["_zz_when_BissC_l97",[[6596,2],[6596,40]],[[6596,22],[6596,40]],["BissC_Slave_3"],["variable","wire"]],["bisscdata",[[6597,2],[6597,31]],[[6597,22],[6597,31]],["BissC_Slave_3"],["variable","reg"]],["clkrise_cnt",[[6598,2],[6598,33]],[[6598,22],[6598,33]],["BissC_Slave_3"],["variable","reg"]],["timeout_cnt",[[6599,2],[6599,33]],[[6599,22],[6599,33]],["BissC_Slave_3"],["variable","reg"]],["postion_reg",[[6600,2],[6600,33]],[[6600,22],[6600,33]],["BissC_Slave_3"],["variable","reg"]],["fsm_wantExit",[[6601,2],[6601,34]],[[6601,22],[6601,34]],["BissC_Slave_3"],["variable","wire"]],["fsm_wantStart",[[6602,2],[6602,35]],[[6602,22],[6602,35]],["BissC_Slave_3"],["variable","reg"]],["fsm_wantKill",[[6603,2],[6603,34]],[[6603,22],[6603,34]],["BissC_Slave_3"],["variable","wire"]],["fsm_stateReg",[[6604,2],[6604,34]],[[6604,22],[6604,34]],["BissC_Slave_3"],["variable","reg"]],["fsm_stateNext",[[6605,2],[6605,35]],[[6605,22],[6605,35]],["BissC_Slave_3"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[6606,2],[6606,45]],[[6606,22],[6606,45]],["BissC_Slave_3"],["variable","reg"]],["when_BissC_l33",[[6607,2],[6607,36]],[[6607,22],[6607,36]],["BissC_Slave_3"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[6608,2],[6608,47]],[[6608,22],[6608,47]],["BissC_Slave_3"],["variable","reg"]],["when_BissC_l43",[[6609,2],[6609,36]],[[6609,22],[6609,36]],["BissC_Slave_3"],["variable","wire"]],["when_BissC_l45",[[6610,2],[6610,36]],[[6610,22],[6610,36]],["BissC_Slave_3"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[6611,2],[6611,47]],[[6611,22],[6611,47]],["BissC_Slave_3"],["variable","reg"]],["when_BissC_l55",[[6612,2],[6612,36]],[[6612,22],[6612,36]],["BissC_Slave_3"],["variable","wire"]],["when_BissC_l57",[[6613,2],[6613,36]],[[6613,22],[6613,36]],["BissC_Slave_3"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[6614,2],[6614,47]],[[6614,22],[6614,47]],["BissC_Slave_3"],["variable","reg"]],["when_BissC_l67",[[6615,2],[6615,36]],[[6615,22],[6615,36]],["BissC_Slave_3"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[6616,2],[6616,47]],[[6616,22],[6616,47]],["BissC_Slave_3"],["variable","reg"]],["when_BissC_l75",[[6617,2],[6617,36]],[[6617,22],[6617,36]],["BissC_Slave_3"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[6618,2],[6618,47]],[[6618,22],[6618,47]],["BissC_Slave_3"],["variable","reg"]],["when_BissC_l84",[[6619,2],[6619,36]],[[6619,22],[6619,36]],["BissC_Slave_3"],["variable","wire"]],["when_BissC_l87",[[6620,2],[6620,36]],[[6620,22],[6620,36]],["BissC_Slave_3"],["variable","wire"]],["when_BissC_l97",[[6621,2],[6621,36]],[[6621,22],[6621,36]],["BissC_Slave_3"],["variable","wire"]],["fsm_stateReg_string",[[6623,2],[6623,32]],[[6623,13],[6623,32]],["BissC_Slave_3"],["variable","reg"]],["fsm_stateNext_string",[[6624,2],[6624,33]],[[6624,13],[6624,33]],["BissC_Slave_3"],["variable","reg"]]]]],[["BissC_Slave_2",[[6870,0],[6876,2]],[[6870,7],[6870,20]],[],["module"]],[[["s_bissc_enc_clk",[[6871,2],[6871,37]],[[6871,22],[6871,37]],["BissC_Slave_2"],["port","input"]],["s_bissc_enc_data",[[6872,2],[6872,38]],[[6872,22],[6872,38]],["BissC_Slave_2"],["port","output"]],["m_postion",[[6873,2],[6873,31]],[[6873,22],[6873,31]],["BissC_Slave_2"],["port","input"]],["clk",[[6874,2],[6874,25]],[[6874,22],[6874,25]],["BissC_Slave_2"],["port","input"]],["reset",[[6875,2],[6875,27]],[[6875,22],[6875,27]],["BissC_Slave_2"],["port","input"]],["fsm_enumDef_2_BOOT",[[6877,2],[6877,39]],[[6877,13],[6877,31]],["BissC_Slave_2"],["localparam"]],["fsm_enumDef_2_Wait_Start",[[6878,2],[6878,45]],[[6878,13],[6878,37]],["BissC_Slave_2"],["localparam"]],["fsm_enumDef_2_Slo",[[6879,2],[6879,38]],[[6879,13],[6879,30]],["BissC_Slave_2"],["localparam"]],["fsm_enumDef_2_Ack",[[6880,2],[6880,38]],[[6880,13],[6880,30]],["BissC_Slave_2"],["localparam"]],["fsm_enumDef_2_Start",[[6881,2],[6881,40]],[[6881,13],[6881,32]],["BissC_Slave_2"],["localparam"]],["fsm_enumDef_2_Zero",[[6882,2],[6882,39]],[[6882,13],[6882,31]],["BissC_Slave_2"],["localparam"]],["fsm_enumDef_2_PostionOut",[[6883,2],[6883,45]],[[6883,13],[6883,37]],["BissC_Slave_2"],["localparam"]],["fsm_enumDef_2_TimeOut",[[6884,2],[6884,42]],[[6884,13],[6884,34]],["BissC_Slave_2"],["localparam"]],["_zz_bisscdata",[[6886,2],[6886,35]],[[6886,22],[6886,35]],["BissC_Slave_2"],["variable","wire"]],["_zz_bisscdata_1",[[6887,2],[6887,37]],[[6887,22],[6887,37]],["BissC_Slave_2"],["variable","wire"]],["_zz_bisscdata_2",[[6888,2],[6888,37]],[[6888,22],[6888,37]],["BissC_Slave_2"],["variable","wire"]],["_zz_bisscdata_3",[[6889,2],[6889,37]],[[6889,22],[6889,37]],["BissC_Slave_2"],["variable","wire"]],["_zz_when_BissC_l97",[[6890,2],[6890,40]],[[6890,22],[6890,40]],["BissC_Slave_2"],["variable","wire"]],["bisscdata",[[6891,2],[6891,31]],[[6891,22],[6891,31]],["BissC_Slave_2"],["variable","reg"]],["clkrise_cnt",[[6892,2],[6892,33]],[[6892,22],[6892,33]],["BissC_Slave_2"],["variable","reg"]],["timeout_cnt",[[6893,2],[6893,33]],[[6893,22],[6893,33]],["BissC_Slave_2"],["variable","reg"]],["postion_reg",[[6894,2],[6894,33]],[[6894,22],[6894,33]],["BissC_Slave_2"],["variable","reg"]],["fsm_wantExit",[[6895,2],[6895,34]],[[6895,22],[6895,34]],["BissC_Slave_2"],["variable","wire"]],["fsm_wantStart",[[6896,2],[6896,35]],[[6896,22],[6896,35]],["BissC_Slave_2"],["variable","reg"]],["fsm_wantKill",[[6897,2],[6897,34]],[[6897,22],[6897,34]],["BissC_Slave_2"],["variable","wire"]],["fsm_stateReg",[[6898,2],[6898,34]],[[6898,22],[6898,34]],["BissC_Slave_2"],["variable","reg"]],["fsm_stateNext",[[6899,2],[6899,35]],[[6899,22],[6899,35]],["BissC_Slave_2"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[6900,2],[6900,45]],[[6900,22],[6900,45]],["BissC_Slave_2"],["variable","reg"]],["when_BissC_l33",[[6901,2],[6901,36]],[[6901,22],[6901,36]],["BissC_Slave_2"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[6902,2],[6902,47]],[[6902,22],[6902,47]],["BissC_Slave_2"],["variable","reg"]],["when_BissC_l43",[[6903,2],[6903,36]],[[6903,22],[6903,36]],["BissC_Slave_2"],["variable","wire"]],["when_BissC_l45",[[6904,2],[6904,36]],[[6904,22],[6904,36]],["BissC_Slave_2"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[6905,2],[6905,47]],[[6905,22],[6905,47]],["BissC_Slave_2"],["variable","reg"]],["when_BissC_l55",[[6906,2],[6906,36]],[[6906,22],[6906,36]],["BissC_Slave_2"],["variable","wire"]],["when_BissC_l57",[[6907,2],[6907,36]],[[6907,22],[6907,36]],["BissC_Slave_2"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[6908,2],[6908,47]],[[6908,22],[6908,47]],["BissC_Slave_2"],["variable","reg"]],["when_BissC_l67",[[6909,2],[6909,36]],[[6909,22],[6909,36]],["BissC_Slave_2"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[6910,2],[6910,47]],[[6910,22],[6910,47]],["BissC_Slave_2"],["variable","reg"]],["when_BissC_l75",[[6911,2],[6911,36]],[[6911,22],[6911,36]],["BissC_Slave_2"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[6912,2],[6912,47]],[[6912,22],[6912,47]],["BissC_Slave_2"],["variable","reg"]],["when_BissC_l84",[[6913,2],[6913,36]],[[6913,22],[6913,36]],["BissC_Slave_2"],["variable","wire"]],["when_BissC_l87",[[6914,2],[6914,36]],[[6914,22],[6914,36]],["BissC_Slave_2"],["variable","wire"]],["when_BissC_l97",[[6915,2],[6915,36]],[[6915,22],[6915,36]],["BissC_Slave_2"],["variable","wire"]],["fsm_stateReg_string",[[6917,2],[6917,32]],[[6917,13],[6917,32]],["BissC_Slave_2"],["variable","reg"]],["fsm_stateNext_string",[[6918,2],[6918,33]],[[6918,13],[6918,33]],["BissC_Slave_2"],["variable","reg"]]]]],[["BissC_Slave_1",[[7164,0],[7170,2]],[[7164,7],[7164,20]],[],["module"]],[[["s_bissc_enc_clk",[[7165,2],[7165,37]],[[7165,22],[7165,37]],["BissC_Slave_1"],["port","input"]],["s_bissc_enc_data",[[7166,2],[7166,38]],[[7166,22],[7166,38]],["BissC_Slave_1"],["port","output"]],["m_postion",[[7167,2],[7167,31]],[[7167,22],[7167,31]],["BissC_Slave_1"],["port","input"]],["clk",[[7168,2],[7168,25]],[[7168,22],[7168,25]],["BissC_Slave_1"],["port","input"]],["reset",[[7169,2],[7169,27]],[[7169,22],[7169,27]],["BissC_Slave_1"],["port","input"]],["fsm_enumDef_1_BOOT",[[7171,2],[7171,39]],[[7171,13],[7171,31]],["BissC_Slave_1"],["localparam"]],["fsm_enumDef_1_Wait_Start",[[7172,2],[7172,45]],[[7172,13],[7172,37]],["BissC_Slave_1"],["localparam"]],["fsm_enumDef_1_Slo",[[7173,2],[7173,38]],[[7173,13],[7173,30]],["BissC_Slave_1"],["localparam"]],["fsm_enumDef_1_Ack",[[7174,2],[7174,38]],[[7174,13],[7174,30]],["BissC_Slave_1"],["localparam"]],["fsm_enumDef_1_Start",[[7175,2],[7175,40]],[[7175,13],[7175,32]],["BissC_Slave_1"],["localparam"]],["fsm_enumDef_1_Zero",[[7176,2],[7176,39]],[[7176,13],[7176,31]],["BissC_Slave_1"],["localparam"]],["fsm_enumDef_1_PostionOut",[[7177,2],[7177,45]],[[7177,13],[7177,37]],["BissC_Slave_1"],["localparam"]],["fsm_enumDef_1_TimeOut",[[7178,2],[7178,42]],[[7178,13],[7178,34]],["BissC_Slave_1"],["localparam"]],["_zz_bisscdata",[[7180,2],[7180,35]],[[7180,22],[7180,35]],["BissC_Slave_1"],["variable","wire"]],["_zz_bisscdata_1",[[7181,2],[7181,37]],[[7181,22],[7181,37]],["BissC_Slave_1"],["variable","wire"]],["_zz_bisscdata_2",[[7182,2],[7182,37]],[[7182,22],[7182,37]],["BissC_Slave_1"],["variable","wire"]],["_zz_bisscdata_3",[[7183,2],[7183,37]],[[7183,22],[7183,37]],["BissC_Slave_1"],["variable","wire"]],["_zz_when_BissC_l97",[[7184,2],[7184,40]],[[7184,22],[7184,40]],["BissC_Slave_1"],["variable","wire"]],["bisscdata",[[7185,2],[7185,31]],[[7185,22],[7185,31]],["BissC_Slave_1"],["variable","reg"]],["clkrise_cnt",[[7186,2],[7186,33]],[[7186,22],[7186,33]],["BissC_Slave_1"],["variable","reg"]],["timeout_cnt",[[7187,2],[7187,33]],[[7187,22],[7187,33]],["BissC_Slave_1"],["variable","reg"]],["postion_reg",[[7188,2],[7188,33]],[[7188,22],[7188,33]],["BissC_Slave_1"],["variable","reg"]],["fsm_wantExit",[[7189,2],[7189,34]],[[7189,22],[7189,34]],["BissC_Slave_1"],["variable","wire"]],["fsm_wantStart",[[7190,2],[7190,35]],[[7190,22],[7190,35]],["BissC_Slave_1"],["variable","reg"]],["fsm_wantKill",[[7191,2],[7191,34]],[[7191,22],[7191,34]],["BissC_Slave_1"],["variable","wire"]],["fsm_stateReg",[[7192,2],[7192,34]],[[7192,22],[7192,34]],["BissC_Slave_1"],["variable","reg"]],["fsm_stateNext",[[7193,2],[7193,35]],[[7193,22],[7193,35]],["BissC_Slave_1"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[7194,2],[7194,45]],[[7194,22],[7194,45]],["BissC_Slave_1"],["variable","reg"]],["when_BissC_l33",[[7195,2],[7195,36]],[[7195,22],[7195,36]],["BissC_Slave_1"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[7196,2],[7196,47]],[[7196,22],[7196,47]],["BissC_Slave_1"],["variable","reg"]],["when_BissC_l43",[[7197,2],[7197,36]],[[7197,22],[7197,36]],["BissC_Slave_1"],["variable","wire"]],["when_BissC_l45",[[7198,2],[7198,36]],[[7198,22],[7198,36]],["BissC_Slave_1"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[7199,2],[7199,47]],[[7199,22],[7199,47]],["BissC_Slave_1"],["variable","reg"]],["when_BissC_l55",[[7200,2],[7200,36]],[[7200,22],[7200,36]],["BissC_Slave_1"],["variable","wire"]],["when_BissC_l57",[[7201,2],[7201,36]],[[7201,22],[7201,36]],["BissC_Slave_1"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[7202,2],[7202,47]],[[7202,22],[7202,47]],["BissC_Slave_1"],["variable","reg"]],["when_BissC_l67",[[7203,2],[7203,36]],[[7203,22],[7203,36]],["BissC_Slave_1"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[7204,2],[7204,47]],[[7204,22],[7204,47]],["BissC_Slave_1"],["variable","reg"]],["when_BissC_l75",[[7205,2],[7205,36]],[[7205,22],[7205,36]],["BissC_Slave_1"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[7206,2],[7206,47]],[[7206,22],[7206,47]],["BissC_Slave_1"],["variable","reg"]],["when_BissC_l84",[[7207,2],[7207,36]],[[7207,22],[7207,36]],["BissC_Slave_1"],["variable","wire"]],["when_BissC_l87",[[7208,2],[7208,36]],[[7208,22],[7208,36]],["BissC_Slave_1"],["variable","wire"]],["when_BissC_l97",[[7209,2],[7209,36]],[[7209,22],[7209,36]],["BissC_Slave_1"],["variable","wire"]],["fsm_stateReg_string",[[7211,2],[7211,32]],[[7211,13],[7211,32]],["BissC_Slave_1"],["variable","reg"]],["fsm_stateNext_string",[[7212,2],[7212,33]],[[7212,13],[7212,33]],["BissC_Slave_1"],["variable","reg"]]]]],[["BissC_Slave",[[7458,0],[7464,2]],[[7458,7],[7458,18]],[],["module"]],[[["s_bissc_enc_clk",[[7459,2],[7459,37]],[[7459,22],[7459,37]],["BissC_Slave"],["port","input"]],["s_bissc_enc_data",[[7460,2],[7460,38]],[[7460,22],[7460,38]],["BissC_Slave"],["port","output"]],["m_postion",[[7461,2],[7461,31]],[[7461,22],[7461,31]],["BissC_Slave"],["port","input"]],["clk",[[7462,2],[7462,25]],[[7462,22],[7462,25]],["BissC_Slave"],["port","input"]],["reset",[[7463,2],[7463,27]],[[7463,22],[7463,27]],["BissC_Slave"],["port","input"]],["fsm_enumDef_BOOT",[[7465,2],[7465,37]],[[7465,13],[7465,29]],["BissC_Slave"],["localparam"]],["fsm_enumDef_Wait_Start",[[7466,2],[7466,43]],[[7466,13],[7466,35]],["BissC_Slave"],["localparam"]],["fsm_enumDef_Slo",[[7467,2],[7467,36]],[[7467,13],[7467,28]],["BissC_Slave"],["localparam"]],["fsm_enumDef_Ack",[[7468,2],[7468,36]],[[7468,13],[7468,28]],["BissC_Slave"],["localparam"]],["fsm_enumDef_Start",[[7469,2],[7469,38]],[[7469,13],[7469,30]],["BissC_Slave"],["localparam"]],["fsm_enumDef_Zero",[[7470,2],[7470,37]],[[7470,13],[7470,29]],["BissC_Slave"],["localparam"]],["fsm_enumDef_PostionOut",[[7471,2],[7471,43]],[[7471,13],[7471,35]],["BissC_Slave"],["localparam"]],["fsm_enumDef_TimeOut",[[7472,2],[7472,40]],[[7472,13],[7472,32]],["BissC_Slave"],["localparam"]],["_zz_bisscdata",[[7474,2],[7474,35]],[[7474,22],[7474,35]],["BissC_Slave"],["variable","wire"]],["_zz_bisscdata_1",[[7475,2],[7475,37]],[[7475,22],[7475,37]],["BissC_Slave"],["variable","wire"]],["_zz_bisscdata_2",[[7476,2],[7476,37]],[[7476,22],[7476,37]],["BissC_Slave"],["variable","wire"]],["_zz_bisscdata_3",[[7477,2],[7477,37]],[[7477,22],[7477,37]],["BissC_Slave"],["variable","wire"]],["_zz_when_BissC_l97",[[7478,2],[7478,40]],[[7478,22],[7478,40]],["BissC_Slave"],["variable","wire"]],["bisscdata",[[7479,2],[7479,31]],[[7479,22],[7479,31]],["BissC_Slave"],["variable","reg"]],["clkrise_cnt",[[7480,2],[7480,33]],[[7480,22],[7480,33]],["BissC_Slave"],["variable","reg"]],["timeout_cnt",[[7481,2],[7481,33]],[[7481,22],[7481,33]],["BissC_Slave"],["variable","reg"]],["postion_reg",[[7482,2],[7482,33]],[[7482,22],[7482,33]],["BissC_Slave"],["variable","reg"]],["fsm_wantExit",[[7483,2],[7483,34]],[[7483,22],[7483,34]],["BissC_Slave"],["variable","wire"]],["fsm_wantStart",[[7484,2],[7484,35]],[[7484,22],[7484,35]],["BissC_Slave"],["variable","reg"]],["fsm_wantKill",[[7485,2],[7485,34]],[[7485,22],[7485,34]],["BissC_Slave"],["variable","wire"]],["fsm_stateReg",[[7486,2],[7486,34]],[[7486,22],[7486,34]],["BissC_Slave"],["variable","reg"]],["fsm_stateNext",[[7487,2],[7487,35]],[[7487,22],[7487,35]],["BissC_Slave"],["variable","reg"]],["s_bissc_enc_clk_regNext",[[7488,2],[7488,45]],[[7488,22],[7488,45]],["BissC_Slave"],["variable","reg"]],["when_BissC_l33",[[7489,2],[7489,36]],[[7489,22],[7489,36]],["BissC_Slave"],["variable","wire"]],["s_bissc_enc_clk_regNext_1",[[7490,2],[7490,47]],[[7490,22],[7490,47]],["BissC_Slave"],["variable","reg"]],["when_BissC_l43",[[7491,2],[7491,36]],[[7491,22],[7491,36]],["BissC_Slave"],["variable","wire"]],["when_BissC_l45",[[7492,2],[7492,36]],[[7492,22],[7492,36]],["BissC_Slave"],["variable","wire"]],["s_bissc_enc_clk_regNext_2",[[7493,2],[7493,47]],[[7493,22],[7493,47]],["BissC_Slave"],["variable","reg"]],["when_BissC_l55",[[7494,2],[7494,36]],[[7494,22],[7494,36]],["BissC_Slave"],["variable","wire"]],["when_BissC_l57",[[7495,2],[7495,36]],[[7495,22],[7495,36]],["BissC_Slave"],["variable","wire"]],["s_bissc_enc_clk_regNext_3",[[7496,2],[7496,47]],[[7496,22],[7496,47]],["BissC_Slave"],["variable","reg"]],["when_BissC_l67",[[7497,2],[7497,36]],[[7497,22],[7497,36]],["BissC_Slave"],["variable","wire"]],["s_bissc_enc_clk_regNext_4",[[7498,2],[7498,47]],[[7498,22],[7498,47]],["BissC_Slave"],["variable","reg"]],["when_BissC_l75",[[7499,2],[7499,36]],[[7499,22],[7499,36]],["BissC_Slave"],["variable","wire"]],["s_bissc_enc_clk_regNext_5",[[7500,2],[7500,47]],[[7500,22],[7500,47]],["BissC_Slave"],["variable","reg"]],["when_BissC_l84",[[7501,2],[7501,36]],[[7501,22],[7501,36]],["BissC_Slave"],["variable","wire"]],["when_BissC_l87",[[7502,2],[7502,36]],[[7502,22],[7502,36]],["BissC_Slave"],["variable","wire"]],["when_BissC_l97",[[7503,2],[7503,36]],[[7503,22],[7503,36]],["BissC_Slave"],["variable","wire"]],["fsm_stateReg_string",[[7505,2],[7505,32]],[[7505,13],[7505,32]],["BissC_Slave"],["variable","reg"]],["fsm_stateNext_string",[[7506,2],[7506,33]],[[7506,13],[7506,33]],["BissC_Slave"],["variable","reg"]]]]],[["Apb3Router",[[7752,0],[7811,2]],[[7752,7],[7752,17]],[],["module"]],[[["io_input_PADDR",[[7753,2],[7753,36]],[[7753,22],[7753,36]],["Apb3Router"],["port","input"]],["io_input_PSEL",[[7754,2],[7754,35]],[[7754,22],[7754,35]],["Apb3Router"],["port","input"]],["io_input_PENABLE",[[7755,2],[7755,38]],[[7755,22],[7755,38]],["Apb3Router"],["port","input"]],["io_input_PREADY",[[7756,2],[7756,37]],[[7756,22],[7756,37]],["Apb3Router"],["port","output"]],["io_input_PWRITE",[[7757,2],[7757,37]],[[7757,22],[7757,37]],["Apb3Router"],["port","input"]],["io_input_PWDATA",[[7758,2],[7758,37]],[[7758,22],[7758,37]],["Apb3Router"],["port","input"]],["io_input_PRDATA",[[7759,2],[7759,37]],[[7759,22],[7759,37]],["Apb3Router"],["port","output"]],["io_input_PSLVERROR",[[7760,2],[7760,40]],[[7760,22],[7760,40]],["Apb3Router"],["port","output"]],["io_outputs_0_PADDR",[[7761,2],[7761,40]],[[7761,22],[7761,40]],["Apb3Router"],["port","output"]],["io_outputs_0_PSEL",[[7762,2],[7762,39]],[[7762,22],[7762,39]],["Apb3Router"],["port","output"]],["io_outputs_0_PENABLE",[[7763,2],[7763,42]],[[7763,22],[7763,42]],["Apb3Router"],["port","output"]],["io_outputs_0_PREADY",[[7764,2],[7764,41]],[[7764,22],[7764,41]],["Apb3Router"],["port","input"]],["io_outputs_0_PWRITE",[[7765,2],[7765,41]],[[7765,22],[7765,41]],["Apb3Router"],["port","output"]],["io_outputs_0_PWDATA",[[7766,2],[7766,41]],[[7766,22],[7766,41]],["Apb3Router"],["port","output"]],["io_outputs_0_PRDATA",[[7767,2],[7767,41]],[[7767,22],[7767,41]],["Apb3Router"],["port","input"]],["io_outputs_0_PSLVERROR",[[7768,2],[7768,44]],[[7768,22],[7768,44]],["Apb3Router"],["port","input"]],["io_outputs_1_PADDR",[[7769,2],[7769,40]],[[7769,22],[7769,40]],["Apb3Router"],["port","output"]],["io_outputs_1_PSEL",[[7770,2],[7770,39]],[[7770,22],[7770,39]],["Apb3Router"],["port","output"]],["io_outputs_1_PENABLE",[[7771,2],[7771,42]],[[7771,22],[7771,42]],["Apb3Router"],["port","output"]],["io_outputs_1_PREADY",[[7772,2],[7772,41]],[[7772,22],[7772,41]],["Apb3Router"],["port","input"]],["io_outputs_1_PWRITE",[[7773,2],[7773,41]],[[7773,22],[7773,41]],["Apb3Router"],["port","output"]],["io_outputs_1_PWDATA",[[7774,2],[7774,41]],[[7774,22],[7774,41]],["Apb3Router"],["port","output"]],["io_outputs_1_PRDATA",[[7775,2],[7775,41]],[[7775,22],[7775,41]],["Apb3Router"],["port","input"]],["io_outputs_1_PSLVERROR",[[7776,2],[7776,44]],[[7776,22],[7776,44]],["Apb3Router"],["port","input"]],["io_outputs_2_PADDR",[[7777,2],[7777,40]],[[7777,22],[7777,40]],["Apb3Router"],["port","output"]],["io_outputs_2_PSEL",[[7778,2],[7778,39]],[[7778,22],[7778,39]],["Apb3Router"],["port","output"]],["io_outputs_2_PENABLE",[[7779,2],[7779,42]],[[7779,22],[7779,42]],["Apb3Router"],["port","output"]],["io_outputs_2_PREADY",[[7780,2],[7780,41]],[[7780,22],[7780,41]],["Apb3Router"],["port","input"]],["io_outputs_2_PWRITE",[[7781,2],[7781,41]],[[7781,22],[7781,41]],["Apb3Router"],["port","output"]],["io_outputs_2_PWDATA",[[7782,2],[7782,41]],[[7782,22],[7782,41]],["Apb3Router"],["port","output"]],["io_outputs_2_PRDATA",[[7783,2],[7783,41]],[[7783,22],[7783,41]],["Apb3Router"],["port","input"]],["io_outputs_2_PSLVERROR",[[7784,2],[7784,44]],[[7784,22],[7784,44]],["Apb3Router"],["port","input"]],["io_outputs_3_PADDR",[[7785,2],[7785,40]],[[7785,22],[7785,40]],["Apb3Router"],["port","output"]],["io_outputs_3_PSEL",[[7786,2],[7786,39]],[[7786,22],[7786,39]],["Apb3Router"],["port","output"]],["io_outputs_3_PENABLE",[[7787,2],[7787,42]],[[7787,22],[7787,42]],["Apb3Router"],["port","output"]],["io_outputs_3_PREADY",[[7788,2],[7788,41]],[[7788,22],[7788,41]],["Apb3Router"],["port","input"]],["io_outputs_3_PWRITE",[[7789,2],[7789,41]],[[7789,22],[7789,41]],["Apb3Router"],["port","output"]],["io_outputs_3_PWDATA",[[7790,2],[7790,41]],[[7790,22],[7790,41]],["Apb3Router"],["port","output"]],["io_outputs_3_PRDATA",[[7791,2],[7791,41]],[[7791,22],[7791,41]],["Apb3Router"],["port","input"]],["io_outputs_3_PSLVERROR",[[7792,2],[7792,44]],[[7792,22],[7792,44]],["Apb3Router"],["port","input"]],["io_outputs_4_PADDR",[[7793,2],[7793,40]],[[7793,22],[7793,40]],["Apb3Router"],["port","output"]],["io_outputs_4_PSEL",[[7794,2],[7794,39]],[[7794,22],[7794,39]],["Apb3Router"],["port","output"]],["io_outputs_4_PENABLE",[[7795,2],[7795,42]],[[7795,22],[7795,42]],["Apb3Router"],["port","output"]],["io_outputs_4_PREADY",[[7796,2],[7796,41]],[[7796,22],[7796,41]],["Apb3Router"],["port","input"]],["io_outputs_4_PWRITE",[[7797,2],[7797,41]],[[7797,22],[7797,41]],["Apb3Router"],["port","output"]],["io_outputs_4_PWDATA",[[7798,2],[7798,41]],[[7798,22],[7798,41]],["Apb3Router"],["port","output"]],["io_outputs_4_PRDATA",[[7799,2],[7799,41]],[[7799,22],[7799,41]],["Apb3Router"],["port","input"]],["io_outputs_4_PSLVERROR",[[7800,2],[7800,44]],[[7800,22],[7800,44]],["Apb3Router"],["port","input"]],["io_outputs_5_PADDR",[[7801,2],[7801,40]],[[7801,22],[7801,40]],["Apb3Router"],["port","output"]],["io_outputs_5_PSEL",[[7802,2],[7802,39]],[[7802,22],[7802,39]],["Apb3Router"],["port","output"]],["io_outputs_5_PENABLE",[[7803,2],[7803,42]],[[7803,22],[7803,42]],["Apb3Router"],["port","output"]],["io_outputs_5_PREADY",[[7804,2],[7804,41]],[[7804,22],[7804,41]],["Apb3Router"],["port","input"]],["io_outputs_5_PWRITE",[[7805,2],[7805,41]],[[7805,22],[7805,41]],["Apb3Router"],["port","output"]],["io_outputs_5_PWDATA",[[7806,2],[7806,41]],[[7806,22],[7806,41]],["Apb3Router"],["port","output"]],["io_outputs_5_PRDATA",[[7807,2],[7807,41]],[[7807,22],[7807,41]],["Apb3Router"],["port","input"]],["io_outputs_5_PSLVERROR",[[7808,2],[7808,44]],[[7808,22],[7808,44]],["Apb3Router"],["port","input"]],["clk",[[7809,2],[7809,25]],[[7809,22],[7809,25]],["Apb3Router"],["port","input"]],["reset",[[7810,2],[7810,27]],[[7810,22],[7810,27]],["Apb3Router"],["port","input"]],["_zz_io_input_PREADY",[[7813,2],[7813,41]],[[7813,22],[7813,41]],["Apb3Router"],["variable","reg"]],["_zz_io_input_PRDATA",[[7814,2],[7814,41]],[[7814,22],[7814,41]],["Apb3Router"],["variable","reg"]],["_zz_io_input_PSLVERROR",[[7815,2],[7815,44]],[[7815,22],[7815,44]],["Apb3Router"],["variable","reg"]],["_zz_selIndex",[[7816,2],[7816,34]],[[7816,22],[7816,34]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_1",[[7817,2],[7817,36]],[[7817,22],[7817,36]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_2",[[7818,2],[7818,36]],[[7818,22],[7818,36]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_3",[[7819,2],[7819,36]],[[7819,22],[7819,36]],["Apb3Router"],["variable","wire"]],["_zz_selIndex_4",[[7820,2],[7820,36]],[[7820,22],[7820,36]],["Apb3Router"],["variable","wire"]],["selIndex",[[7821,2],[7821,30]],[[7821,22],[7821,30]],["Apb3Router"],["variable","reg"]]]]],[["Apb3Decoder",[[7903,0],[7920,2]],[[7903,7],[7903,18]],[],["module"]],[[["io_input_PADDR",[[7904,2],[7904,36]],[[7904,22],[7904,36]],["Apb3Decoder"],["port","input"]],["io_input_PSEL",[[7905,2],[7905,35]],[[7905,22],[7905,35]],["Apb3Decoder"],["port","input"]],["io_input_PENABLE",[[7906,2],[7906,38]],[[7906,22],[7906,38]],["Apb3Decoder"],["port","input"]],["io_input_PREADY",[[7907,2],[7907,37]],[[7907,22],[7907,37]],["Apb3Decoder"],["port","reg"]],["io_input_PWRITE",[[7908,2],[7908,37]],[[7908,22],[7908,37]],["Apb3Decoder"],["port","input"]],["io_input_PWDATA",[[7909,2],[7909,37]],[[7909,22],[7909,37]],["Apb3Decoder"],["port","input"]],["io_input_PRDATA",[[7910,2],[7910,37]],[[7910,22],[7910,37]],["Apb3Decoder"],["port","output"]],["io_input_PSLVERROR",[[7911,2],[7911,40]],[[7911,22],[7911,40]],["Apb3Decoder"],["port","reg"]],["io_output_PADDR",[[7912,2],[7912,37]],[[7912,22],[7912,37]],["Apb3Decoder"],["port","output"]],["io_output_PSEL",[[7913,2],[7913,36]],[[7913,22],[7913,36]],["Apb3Decoder"],["port","reg"]],["io_output_PENABLE",[[7914,2],[7914,39]],[[7914,22],[7914,39]],["Apb3Decoder"],["port","output"]],["io_output_PREADY",[[7915,2],[7915,38]],[[7915,22],[7915,38]],["Apb3Decoder"],["port","input"]],["io_output_PWRITE",[[7916,2],[7916,38]],[[7916,22],[7916,38]],["Apb3Decoder"],["port","output"]],["io_output_PWDATA",[[7917,2],[7917,38]],[[7917,22],[7917,38]],["Apb3Decoder"],["port","output"]],["io_output_PRDATA",[[7918,2],[7918,38]],[[7918,22],[7918,38]],["Apb3Decoder"],["port","input"]],["io_output_PSLVERROR",[[7919,2],[7919,41]],[[7919,22],[7919,41]],["Apb3Decoder"],["port","input"]],["when_Apb3Decoder_l88",[[7922,2],[7922,42]],[[7922,22],[7922,42]],["Apb3Decoder"],["variable","wire"]]]]],[["ApbRam",[[7956,0],[7967,2]],[[7956,7],[7956,13]],[],["module"]],[[["apb_PADDR",[[7957,2],[7957,31]],[[7957,22],[7957,31]],["ApbRam"],["port","input"]],["apb_PSEL",[[7958,2],[7958,30]],[[7958,22],[7958,30]],["ApbRam"],["port","input"]],["apb_PENABLE",[[7959,2],[7959,33]],[[7959,22],[7959,33]],["ApbRam"],["port","input"]],["apb_PREADY",[[7960,2],[7960,32]],[[7960,22],[7960,32]],["ApbRam"],["port","output"]],["apb_PWRITE",[[7961,2],[7961,32]],[[7961,22],[7961,32]],["ApbRam"],["port","input"]],["apb_PWDATA",[[7962,2],[7962,32]],[[7962,22],[7962,32]],["ApbRam"],["port","input"]],["apb_PRDATA",[[7963,2],[7963,32]],[[7963,22],[7963,32]],["ApbRam"],["port","reg"]],["apb_PSLVERROR",[[7964,2],[7964,35]],[[7964,22],[7964,35]],["ApbRam"],["port","output"]],["clk",[[7965,2],[7965,25]],[[7965,22],[7965,25]],["ApbRam"],["port","input"]],["reset",[[7966,2],[7966,27]],[[7966,22],[7966,27]],["ApbRam"],["port","input"]],["stream_fifo_io_push_payload",[[7969,2],[7969,49]],[[7969,22],[7969,49]],["ApbRam"],["variable","wire"]],["stream_fifo_io_pop_ready",[[7970,2],[7970,46]],[[7970,22],[7970,46]],["ApbRam"],["variable","reg"]],["stream_fifo_io_push_ready",[[7971,2],[7971,47]],[[7971,22],[7971,47]],["ApbRam"],["variable","wire"]],["stream_fifo_io_pop_valid",[[7972,2],[7972,46]],[[7972,22],[7972,46]],["ApbRam"],["variable","wire"]],["stream_fifo_io_pop_payload",[[7973,2],[7973,48]],[[7973,22],[7973,48]],["ApbRam"],["variable","wire"]],["stream_fifo_io_occupancy",[[7974,2],[7974,46]],[[7974,22],[7974,46]],["ApbRam"],["variable","wire"]],["stream_fifo_io_availability",[[7975,2],[7975,49]],[[7975,22],[7975,49]],["ApbRam"],["variable","wire"]],["ctrl_askWrite",[[7976,2],[7976,35]],[[7976,22],[7976,35]],["ApbRam"],["variable","wire"]],["ctrl_askRead",[[7977,2],[7977,34]],[[7977,22],[7977,34]],["ApbRam"],["variable","wire"]],["ctrl_doWrite",[[7978,2],[7978,34]],[[7978,22],[7978,34]],["ApbRam"],["variable","wire"]],["ctrl_doRead",[[7979,2],[7979,33]],[[7979,22],[7979,33]],["ApbRam"],["variable","wire"]],["_zz_io_push_valid",[[7980,2],[7980,39]],[[7980,22],[7980,39]],["ApbRam"],["variable","reg"]],["stream_fifo_io_flush_driver",[[7981,2],[7981,49]],[[7981,22],[7981,49]],["ApbRam"],["variable","reg"]],["stream_fifo",[[7983,2],[7995,3]],[[7983,13],[7983,24]],["ApbRam"],["instance","StreamFifo"]]]]],[["Mlmc300_Gpio",[[8068,0],[8081,2]],[[8068,7],[8068,19]],[],["module"]],[[["io_apb_PADDR",[[8069,2],[8069,34]],[[8069,22],[8069,34]],["Mlmc300_Gpio"],["port","input"]],["io_apb_PSEL",[[8070,2],[8070,33]],[[8070,22],[8070,33]],["Mlmc300_Gpio"],["port","input"]],["io_apb_PENABLE",[[8071,2],[8071,36]],[[8071,22],[8071,36]],["Mlmc300_Gpio"],["port","input"]],["io_apb_PREADY",[[8072,2],[8072,35]],[[8072,22],[8072,35]],["Mlmc300_Gpio"],["port","output"]],["io_apb_PWRITE",[[8073,2],[8073,35]],[[8073,22],[8073,35]],["Mlmc300_Gpio"],["port","input"]],["io_apb_PWDATA",[[8074,2],[8074,35]],[[8074,22],[8074,35]],["Mlmc300_Gpio"],["port","input"]],["io_apb_PRDATA",[[8075,2],[8075,35]],[[8075,22],[8075,35]],["Mlmc300_Gpio"],["port","reg"]],["io_apb_PSLVERROR",[[8076,2],[8076,38]],[[8076,22],[8076,38]],["Mlmc300_Gpio"],["port","output"]],["io_gpioA",[[8077,2],[8077,30]],[[8077,22],[8077,30]],["Mlmc300_Gpio"],["port","output"]],["io_gpioB",[[8078,2],[8078,30]],[[8078,22],[8078,30]],["Mlmc300_Gpio"],["port","output"]],["clk",[[8079,2],[8079,25]],[[8079,22],[8079,25]],["Mlmc300_Gpio"],["port","input"]],["reset",[[8080,2],[8080,27]],[[8080,22],[8080,27]],["Mlmc300_Gpio"],["port","input"]],["ctrl_askWrite",[[8083,2],[8083,35]],[[8083,22],[8083,35]],["Mlmc300_Gpio"],["variable","wire"]],["ctrl_askRead",[[8084,2],[8084,34]],[[8084,22],[8084,34]],["Mlmc300_Gpio"],["variable","wire"]],["ctrl_doWrite",[[8085,2],[8085,34]],[[8085,22],[8085,34]],["Mlmc300_Gpio"],["variable","wire"]],["ctrl_doRead",[[8086,2],[8086,33]],[[8086,22],[8086,33]],["Mlmc300_Gpio"],["variable","wire"]],["io_gpioA_driver",[[8087,2],[8087,37]],[[8087,22],[8087,37]],["Mlmc300_Gpio"],["variable","reg"]],["io_gpioB_driver",[[8088,2],[8088,37]],[[8088,22],[8088,37]],["Mlmc300_Gpio"],["variable","reg"]]]]],[["Biss_C",[[8132,0],[8146,2]],[[8132,7],[8132,13]],[],["module"]],[[["apb_PADDR",[[8133,2],[8133,31]],[[8133,22],[8133,31]],["Biss_C"],["port","input"]],["apb_PSEL",[[8134,2],[8134,30]],[[8134,22],[8134,30]],["Biss_C"],["port","input"]],["apb_PENABLE",[[8135,2],[8135,33]],[[8135,22],[8135,33]],["Biss_C"],["port","input"]],["apb_PREADY",[[8136,2],[8136,32]],[[8136,22],[8136,32]],["Biss_C"],["port","output"]],["apb_PWRITE",[[8137,2],[8137,32]],[[8137,22],[8137,32]],["Biss_C"],["port","input"]],["apb_PWDATA",[[8138,2],[8138,32]],[[8138,22],[8138,32]],["Biss_C"],["port","input"]],["apb_PRDATA",[[8139,2],[8139,32]],[[8139,22],[8139,32]],["Biss_C"],["port","reg"]],["apb_PSLVERROR",[[8140,2],[8140,35]],[[8140,22],[8140,35]],["Biss_C"],["port","output"]],["bisscInterface_enc_clk",[[8141,2],[8141,44]],[[8141,22],[8141,44]],["Biss_C"],["port","output"]],["bisscInterface_enc_data",[[8142,2],[8142,45]],[[8142,22],[8142,45]],["Biss_C"],["port","input"]],["clk",[[8143,2],[8143,25]],[[8143,22],[8143,25]],["Biss_C"],["port","input"]],["reset",[[8144,2],[8144,27]],[[8144,22],[8144,27]],["Biss_C"],["port","input"]],["enc_position_all",[[8145,2],[8145,38]],[[8145,22],[8145,38]],["Biss_C"],["port","output"]],["area_bissc_ctrl_enc_clk",[[8148,2],[8148,45]],[[8148,22],[8148,45]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_enc_position_all",[[8149,2],[8149,54]],[[8149,22],[8149,54]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_enc_position_out",[[8150,2],[8150,54]],[[8150,22],[8150,54]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_erro_flag",[[8151,2],[8151,47]],[[8151,22],[8151,47]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_warn_flag",[[8152,2],[8152,47]],[[8152,22],[8152,47]],["Biss_C"],["variable","wire"]],["area_bissc_ctrl_crc_flag",[[8153,2],[8153,46]],[[8153,22],[8153,46]],["Biss_C"],["variable","wire"]],["_zz_area_bissc_status_reg",[[8154,2],[8154,47]],[[8154,22],[8154,47]],["Biss_C"],["variable","wire"]],["_zz_apb_PRDATA",[[8155,2],[8155,36]],[[8155,22],[8155,36]],["Biss_C"],["variable","wire"]],["_zz_apb_PRDATA_1",[[8156,2],[8156,38]],[[8156,22],[8156,38]],["Biss_C"],["variable","wire"]],["area_ctrl_askWrite",[[8157,2],[8157,40]],[[8157,22],[8157,40]],["Biss_C"],["variable","wire"]],["area_ctrl_askRead",[[8158,2],[8158,39]],[[8158,22],[8158,39]],["Biss_C"],["variable","wire"]],["area_ctrl_doWrite",[[8159,2],[8159,39]],[[8159,22],[8159,39]],["Biss_C"],["variable","wire"]],["area_ctrl_doRead",[[8160,2],[8160,38]],[[8160,22],[8160,38]],["Biss_C"],["variable","wire"]],["area_bissc_pos_reg",[[8161,2],[8161,40]],[[8161,22],[8161,40]],["Biss_C"],["variable","reg"]],["area_bissc_status_reg",[[8162,2],[8162,43]],[[8162,22],[8162,43]],["Biss_C"],["variable","reg"]],["area_bissc_ctrl",[[8167,2],[8178,3]],[[8167,16],[8167,31]],["Biss_C"],["instance","BISS_Position"]]]]],[["AD5544",[[8219,0],[8237,2]],[[8219,7],[8219,13]],[],["module"]],[[["apb_PADDR",[[8220,2],[8220,31]],[[8220,22],[8220,31]],["AD5544"],["port","input"]],["apb_PSEL",[[8221,2],[8221,30]],[[8221,22],[8221,30]],["AD5544"],["port","input"]],["apb_PENABLE",[[8222,2],[8222,33]],[[8222,22],[8222,33]],["AD5544"],["port","input"]],["apb_PREADY",[[8223,2],[8223,32]],[[8223,22],[8223,32]],["AD5544"],["port","output"]],["apb_PWRITE",[[8224,2],[8224,32]],[[8224,22],[8224,32]],["AD5544"],["port","input"]],["apb_PWDATA",[[8225,2],[8225,32]],[[8225,22],[8225,32]],["AD5544"],["port","input"]],["apb_PRDATA",[[8226,2],[8226,32]],[[8226,22],[8226,32]],["AD5544"],["port","reg"]],["apb_PSLVERROR",[[8227,2],[8227,35]],[[8227,22],[8227,35]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_CS",[[8228,2],[8228,47]],[[8228,22],[8228,47]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_LDAC",[[8229,2],[8229,49]],[[8229,22],[8229,49]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_MSB",[[8230,2],[8230,48]],[[8230,22],[8230,48]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_RS",[[8231,2],[8231,47]],[[8231,22],[8231,47]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_SCLK",[[8232,2],[8232,49]],[[8232,22],[8232,49]],["AD5544"],["port","output"]],["ad5544Interface_AD5544_SDIN",[[8233,2],[8233,49]],[[8233,22],[8233,49]],["AD5544"],["port","output"]],["clk",[[8234,2],[8234,25]],[[8234,22],[8234,25]],["AD5544"],["port","input"]],["reset",[[8235,2],[8235,27]],[[8235,22],[8235,27]],["AD5544"],["port","input"]],["ad5544_enable",[[8236,2],[8236,35]],[[8236,22],[8236,35]],["AD5544"],["port","input"]],["area_ad5544_ctrl_AD5544_CS",[[8239,2],[8239,48]],[[8239,22],[8239,48]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_LDAC",[[8240,2],[8240,50]],[[8240,22],[8240,50]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_MSB",[[8241,2],[8241,49]],[[8241,22],[8241,49]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_RS",[[8242,2],[8242,48]],[[8242,22],[8242,48]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_SCLK",[[8243,2],[8243,50]],[[8243,22],[8243,50]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_SDIN",[[8244,2],[8244,50]],[[8244,22],[8244,50]],["AD5544"],["variable","wire"]],["area_ctrl_askWrite",[[8245,2],[8245,40]],[[8245,22],[8245,40]],["AD5544"],["variable","wire"]],["area_ctrl_askRead",[[8246,2],[8246,39]],[[8246,22],[8246,39]],["AD5544"],["variable","wire"]],["area_ctrl_doWrite",[[8247,2],[8247,39]],[[8247,22],[8247,39]],["AD5544"],["variable","wire"]],["area_ctrl_doRead",[[8248,2],[8248,38]],[[8248,22],[8248,38]],["AD5544"],["variable","wire"]],["area_ad5544_ctrl_AD5544_DATA_IN1_driver",[[8249,2],[8249,61]],[[8249,22],[8249,61]],["AD5544"],["variable","reg"]],["area_ad5544_ctrl_AD5544_DATA_IN2_driver",[[8250,2],[8250,61]],[[8250,22],[8250,61]],["AD5544"],["variable","reg"]],["area_ad5544_ctrl_AD5544_DATA_IN3_driver",[[8251,2],[8251,61]],[[8251,22],[8251,61]],["AD5544"],["variable","reg"]],["area_ad5544_ctrl_AD5544_DATA_IN4_driver",[[8252,2],[8252,61]],[[8252,22],[8252,61]],["AD5544"],["variable","reg"]],["area_ad5544_ctrl",[[8254,2],[8268,3]],[[8254,13],[8254,29]],["AD5544"],["instance","dac_ad5544"]]]]],[["AD5544_triger",[[8331,0],[8343,2]],[[8331,7],[8331,20]],[],["module"]],[[["apb_PADDR",[[8332,2],[8332,31]],[[8332,22],[8332,31]],["AD5544_triger"],["port","input"]],["apb_PSEL",[[8333,2],[8333,30]],[[8333,22],[8333,30]],["AD5544_triger"],["port","input"]],["apb_PENABLE",[[8334,2],[8334,33]],[[8334,22],[8334,33]],["AD5544_triger"],["port","input"]],["apb_PREADY",[[8335,2],[8335,32]],[[8335,22],[8335,32]],["AD5544_triger"],["port","output"]],["apb_PWRITE",[[8336,2],[8336,32]],[[8336,22],[8336,32]],["AD5544_triger"],["port","input"]],["apb_PWDATA",[[8337,2],[8337,32]],[[8337,22],[8337,32]],["AD5544_triger"],["port","input"]],["apb_PRDATA",[[8338,2],[8338,32]],[[8338,22],[8338,32]],["AD5544_triger"],["port","reg"]],["apb_PSLVERROR",[[8339,2],[8339,35]],[[8339,22],[8339,35]],["AD5544_triger"],["port","output"]],["ad5544_tri",[[8340,2],[8340,32]],[[8340,22],[8340,32]],["AD5544_triger"],["port","output"]],["clk",[[8341,2],[8341,25]],[[8341,22],[8341,25]],["AD5544_triger"],["port","input"]],["reset",[[8342,2],[8342,27]],[[8342,22],[8342,27]],["AD5544_triger"],["port","input"]],["area_temp",[[8345,2],[8345,31]],[[8345,22],[8345,31]],["AD5544_triger"],["variable","reg"]],["area_ctrl_askWrite",[[8346,2],[8346,40]],[[8346,22],[8346,40]],["AD5544_triger"],["variable","wire"]],["area_ctrl_askRead",[[8347,2],[8347,39]],[[8347,22],[8347,39]],["AD5544_triger"],["variable","wire"]],["area_ctrl_doWrite",[[8348,2],[8348,39]],[[8348,22],[8348,39]],["AD5544_triger"],["variable","wire"]],["area_ctrl_doRead",[[8349,2],[8349,38]],[[8349,22],[8349,38]],["AD5544_triger"],["variable","wire"]],["when_AD5544_l91",[[8350,2],[8350,37]],[[8350,22],[8350,37]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_1",[[8351,2],[8351,39]],[[8351,22],[8351,39]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_1_1",[[8352,2],[8352,41]],[[8352,22],[8352,41]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_2",[[8353,2],[8353,39]],[[8353,22],[8353,39]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_1_2",[[8354,2],[8354,41]],[[8354,22],[8354,41]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_2_1",[[8355,2],[8355,41]],[[8355,22],[8355,41]],["AD5544_triger"],["variable","reg"]],["area_temp_delay_3",[[8356,2],[8356,39]],[[8356,22],[8356,39]],["AD5544_triger"],["variable","reg"]]]]],[["Emif_Apb",[[8413,0],[8431,2]],[[8413,7],[8413,15]],[],["module"]],[[["emif_emif_addr",[[8414,2],[8414,36]],[[8414,22],[8414,36]],["Emif_Apb"],["port","input"]],["emif_emif_data_read",[[8415,2],[8415,41]],[[8415,22],[8415,41]],["Emif_Apb"],["port","input"]],["emif_emif_data_write",[[8416,2],[8416,42]],[[8416,22],[8416,42]],["Emif_Apb"],["port","output"]],["emif_emif_data_writeEnable",[[8417,2],[8417,48]],[[8417,22],[8417,48]],["Emif_Apb"],["port","output"]],["emif_emif_cs",[[8418,2],[8418,34]],[[8418,22],[8418,34]],["Emif_Apb"],["port","input"]],["emif_emif_we",[[8419,2],[8419,34]],[[8419,22],[8419,34]],["Emif_Apb"],["port","input"]],["emif_emif_oe",[[8420,2],[8420,34]],[[8420,22],[8420,34]],["Emif_Apb"],["port","input"]],["apb_PADDR",[[8421,2],[8421,31]],[[8421,22],[8421,31]],["Emif_Apb"],["port","output"]],["apb_PSEL",[[8422,2],[8422,30]],[[8422,22],[8422,30]],["Emif_Apb"],["port","output"]],["apb_PENABLE",[[8423,2],[8423,33]],[[8423,22],[8423,33]],["Emif_Apb"],["port","output"]],["apb_PREADY",[[8424,2],[8424,32]],[[8424,22],[8424,32]],["Emif_Apb"],["port","input"]],["apb_PWRITE",[[8425,2],[8425,32]],[[8425,22],[8425,32]],["Emif_Apb"],["port","output"]],["apb_PWDATA",[[8426,2],[8426,32]],[[8426,22],[8426,32]],["Emif_Apb"],["port","output"]],["apb_PRDATA",[[8427,2],[8427,32]],[[8427,22],[8427,32]],["Emif_Apb"],["port","input"]],["apb_PSLVERROR",[[8428,2],[8428,35]],[[8428,22],[8428,35]],["Emif_Apb"],["port","input"]],["clk",[[8429,2],[8429,25]],[[8429,22],[8429,25]],["Emif_Apb"],["port","input"]],["reset",[[8430,2],[8430,27]],[[8430,22],[8430,27]],["Emif_Apb"],["port","input"]],["_zz_apb_PADDR",[[8433,2],[8433,35]],[[8433,22],[8433,35]],["Emif_Apb"],["variable","wire"]],["penable",[[8434,2],[8434,29]],[[8434,22],[8434,29]],["Emif_Apb"],["variable","reg"]],["penable_regNext",[[8435,2],[8435,37]],[[8435,22],[8435,37]],["Emif_Apb"],["variable","reg"]],["rd_data_temp",[[8436,28],[8436,60]],[[8436,48],[8436,60]],["Emif_Apb"],["variable","reg"]]]]],[["StreamFifo",[[8466,0],[8478,2]],[[8466,7],[8466,17]],[],["module"]],[[["io_push_valid",[[8467,2],[8467,35]],[[8467,22],[8467,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[8468,2],[8468,35]],[[8468,22],[8468,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[8469,2],[8469,37]],[[8469,22],[8469,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[8470,2],[8470,34]],[[8470,22],[8470,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[8471,2],[8471,34]],[[8471,22],[8471,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[8472,2],[8472,36]],[[8472,22],[8472,36]],["StreamFifo"],["port","output"]],["io_flush",[[8473,2],[8473,30]],[[8473,22],[8473,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[8474,2],[8474,34]],[[8474,22],[8474,34]],["StreamFifo"],["port","output"]],["io_availability",[[8475,2],[8475,37]],[[8475,22],[8475,37]],["StreamFifo"],["port","output"]],["clk",[[8476,2],[8476,25]],[[8476,22],[8476,25]],["StreamFifo"],["port","input"]],["reset",[[8477,2],[8477,27]],[[8477,22],[8477,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[8480,2],[8480,41]],[[8480,22],[8480,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[8481,2],[8481,49]],[[8481,22],[8481,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[8482,2],[8482,51]],[[8482,22],[8482,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[8483,2],[8483,48]],[[8483,22],[8483,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[8484,2],[8484,50]],[[8484,22],[8484,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[8485,2],[8485,40]],[[8485,22],[8485,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[8486,2],[8486,40]],[[8486,22],[8486,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[8487,2],[8487,41]],[[8487,22],[8487,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[8488,2],[8488,27]],[[8488,22],[8488,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[8489,2],[8489,49]],[[8489,22],[8489,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[8490,2],[8490,45]],[[8490,22],[8490,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[8491,2],[8491,45]],[[8491,22],[8491,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[8492,2],[8492,41]],[[8492,22],[8492,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[8493,2],[8493,53]],[[8493,22],[8493,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[8494,2],[8494,48]],[[8494,22],[8494,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[8495,2],[8495,48]],[[8495,22],[8495,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[8496,2],[8496,44]],[[8496,22],[8496,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[8497,2],[8497,44]],[[8497,22],[8497,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[8498,2],[8498,40]],[[8498,22],[8498,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[8499,2],[8499,52]],[[8499,22],[8499,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[8500,2],[8500,47]],[[8500,22],[8500,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[8501,2],[8501,36]],[[8501,22],[8501,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[8502,2],[8502,43]],[[8502,22],[8502,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[8503,2],[8503,35]],[[8503,22],[8503,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[8504,2],[8504,35]],[[8504,22],[8504,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[8505,2],[8505,33]],[[8505,22],[8505,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[8506,2],[8506,32]],[[8506,22],[8506,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[8507,2],[8507,38]],[[8507,22],[8507,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l946",[[8508,2],[8508,38]],[[8508,22],[8508,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[8509,2],[8509,34]],[[8509,22],[8509,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[8510,2],[8510,30]],[[8510,13],[8510,22]],["StreamFifo"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\SrioRequest_Cmd.v",[[[[["SrioRequest_Cmd",[[21,0],[35,2]],[[21,7],[21,22]],[],["module"]],[[["ireq_cmd",[[22,2],[22,30]],[[22,22],[22,30]],["SrioRequest_Cmd"],["port","input"]],["ireq_addr",[[23,2],[23,31]],[[23,22],[23,31]],["SrioRequest_Cmd"],["port","input"]],["ireq_start",[[24,2],[24,32]],[[24,22],[24,32]],["SrioRequest_Cmd"],["port","input"]],["ireq_data_in_valid",[[25,2],[25,40]],[[25,22],[25,40]],["SrioRequest_Cmd"],["port","input"]],["ireq_data_in_ready",[[26,2],[26,40]],[[26,22],[26,40]],["SrioRequest_Cmd"],["port","output"]],["ireq_data_in_payload",[[27,2],[27,42]],[[27,22],[27,42]],["SrioRequest_Cmd"],["port","input"]],["iresp_data_out_valid",[[28,2],[28,42]],[[28,22],[28,42]],["SrioRequest_Cmd"],["port","output"]],["iresp_data_out_ready",[[29,2],[29,42]],[[29,22],[29,42]],["SrioRequest_Cmd"],["port","input"]],["iresp_data_out_payload",[[30,2],[30,44]],[[30,22],[30,44]],["SrioRequest_Cmd"],["port","output"]],["clk_clk",[[31,2],[31,29]],[[31,22],[31,29]],["SrioRequest_Cmd"],["port","input"]],["clk_reset",[[32,2],[32,31]],[[32,22],[32,31]],["SrioRequest_Cmd"],["port","input"]],["srioclk_clk",[[33,2],[33,33]],[[33,22],[33,33]],["SrioRequest_Cmd"],["port","input"]],["srioclk_reset",[[34,2],[34,35]],[[34,22],[34,35]],["SrioRequest_Cmd"],["port","input"]],["apterarea_srio_txbuffer_io_push_valid",[[36,2],[36,59]],[[36,22],[36,59]],["SrioRequest_Cmd"],["variable","wire"]],["apterarea_srio_txbuffer_io_push_payload",[[37,2],[37,61]],[[37,22],[37,61]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_user_addr",[[38,2],[38,56]],[[38,22],[38,56]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_user_ftype",[[39,2],[39,57]],[[39,22],[39,57]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_user_ttype",[[40,2],[40,57]],[[40,22],[40,57]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_user_size",[[41,2],[41,56]],[[41,22],[41,56]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_user_prio",[[42,2],[42,56]],[[42,22],[42,56]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_user_tid",[[43,2],[43,55]],[[43,22],[43,55]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_iresprxbuffer_io_pop_ready",[[44,2],[44,65]],[[44,22],[44,65]],["SrioRequest_Cmd"],["variable","wire"]],["apterarea_srio_txbuffer_io_push_ready",[[45,2],[45,59]],[[45,22],[45,59]],["SrioRequest_Cmd"],["variable","wire"]],["apterarea_srio_txbuffer_io_pop_valid",[[46,2],[46,58]],[[46,22],[46,58]],["SrioRequest_Cmd"],["variable","wire"]],["apterarea_srio_txbuffer_io_pop_payload",[[47,2],[47,60]],[[47,22],[47,60]],["SrioRequest_Cmd"],["variable","wire"]],["apterarea_srio_txbuffer_io_pushOccupancy",[[48,2],[48,62]],[[48,22],[48,62]],["SrioRequest_Cmd"],["variable","wire"]],["apterarea_srio_txbuffer_io_popOccupancy",[[49,2],[49,61]],[[49,22],[49,61]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_ireq_valid",[[50,2],[50,57]],[[50,22],[50,57]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_ireq_payload_last",[[51,2],[51,64]],[[51,22],[51,64]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_ireq_payload_fragment",[[52,2],[52,68]],[[52,22],[52,68]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_iresp_ready",[[53,2],[53,58]],[[53,22],[53,58]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_user_data_ready",[[54,2],[54,62]],[[54,22],[54,62]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_iresp_stream_valid",[[55,2],[55,65]],[[55,22],[55,65]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_request_iresp_stream_payload",[[56,2],[56,67]],[[56,22],[56,67]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_iresprxbuffer_io_push_ready",[[57,2],[57,66]],[[57,22],[57,66]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_iresprxbuffer_io_pop_valid",[[58,2],[58,65]],[[58,22],[58,65]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_iresprxbuffer_io_pop_payload",[[59,2],[59,67]],[[59,22],[59,67]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_iresprxbuffer_io_pushOccupancy",[[60,2],[60,69]],[[60,22],[60,69]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_iresprxbuffer_io_popOccupancy",[[61,2],[61,68]],[[61,22],[61,68]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_response_tresp_valid",[[62,2],[62,59]],[[62,22],[62,59]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_response_tresp_payload_last",[[63,2],[63,66]],[[63,22],[63,66]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_response_tresp_payload_fragment",[[64,2],[64,70]],[[64,22],[64,70]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_response_treq_ready",[[65,2],[65,58]],[[65,22],[65,58]],["SrioRequest_Cmd"],["variable","wire"]],["srio_txarea_srio_response_tresp_tuser",[[66,2],[66,59]],[[66,22],[66,59]],["SrioRequest_Cmd"],["variable","wire"]],["_zz_iresp_data_out_payload_4",[[67,2],[67,50]],[[67,22],[67,50]],["SrioRequest_Cmd"],["variable","reg"]],["ireq_data_in_fire",[[68,2],[68,39]],[[68,22],[68,39]],["SrioRequest_Cmd"],["variable","wire"]],["_zz_ireq_data_in_ready",[[69,2],[69,44]],[[69,22],[69,44]],["SrioRequest_Cmd"],["variable","reg"]],["_zz_ireq_data_in_ready_1",[[70,2],[70,46]],[[70,22],[70,46]],["SrioRequest_Cmd"],["variable","reg"]],["_zz_ireq_data_in_ready_2",[[71,2],[71,46]],[[71,22],[71,46]],["SrioRequest_Cmd"],["variable","reg"]],["_zz_ireq_data_in_ready_3",[[72,2],[72,46]],[[72,22],[72,46]],["SrioRequest_Cmd"],["variable","wire"]],["_zz_io_push_payload",[[73,2],[73,41]],[[73,22],[73,41]],["SrioRequest_Cmd"],["variable","reg"]],["ireq_data_in_fire_1",[[74,2],[74,41]],[[74,22],[74,41]],["SrioRequest_Cmd"],["variable","wire"]],["iresp_data_out_fire",[[75,2],[75,41]],[[75,22],[75,41]],["SrioRequest_Cmd"],["variable","wire"]],["_zz_iresp_data_out_payload",[[76,2],[76,48]],[[76,22],[76,48]],["SrioRequest_Cmd"],["variable","reg"]],["_zz_iresp_data_out_payload_1",[[77,2],[77,50]],[[77,22],[77,50]],["SrioRequest_Cmd"],["variable","reg"]],["_zz_iresp_data_out_payload_2",[[78,2],[78,50]],[[78,22],[78,50]],["SrioRequest_Cmd"],["variable","reg"]],["_zz_io_pop_ready",[[79,2],[79,38]],[[79,22],[79,38]],["SrioRequest_Cmd"],["variable","wire"]],["_zz_iresp_data_out_payload_3",[[80,2],[80,50]],[[80,22],[80,50]],["SrioRequest_Cmd"],["variable","wire"]],["apterarea_srio_txbuffer",[[82,2],[95,3]],[[82,15],[82,38]],["SrioRequest_Cmd"],["instance","StreamFifoCC"]],["srio_txarea_srio_request",[[96,2],[120,3]],[[96,14],[96,38]],["SrioRequest_Cmd"],["instance","SrioRequest"]],["srio_txarea_srio_iresprxbuffer",[[121,2],[134,3]],[[121,17],[121,47]],["SrioRequest_Cmd"],["instance","StreamFifoCC_1"]],["srio_txarea_srio_response",[[135,2],[150,3]],[[135,15],[135,40]],["SrioRequest_Cmd"],["instance","SrioResponse"]]]]],[["SrioResponse",[[227,0],[242,2]],[[227,7],[227,19]],[],["module"]],[[["tresp_valid",[[228,2],[228,33]],[[228,22],[228,33]],["SrioResponse"],["port","output"]],["tresp_ready",[[229,2],[229,33]],[[229,22],[229,33]],["SrioResponse"],["port","input"]],["tresp_payload_last",[[230,2],[230,40]],[[230,22],[230,40]],["SrioResponse"],["port","output"]],["tresp_payload_fragment",[[231,2],[231,44]],[[231,22],[231,44]],["SrioResponse"],["port","output"]],["treq_valid",[[232,2],[232,32]],[[232,22],[232,32]],["SrioResponse"],["port","input"]],["treq_ready",[[233,2],[233,32]],[[233,22],[233,32]],["SrioResponse"],["port","output"]],["treq_payload_last",[[234,2],[234,39]],[[234,22],[234,39]],["SrioResponse"],["port","input"]],["treq_payload_fragment",[[235,2],[235,43]],[[235,22],[235,43]],["SrioResponse"],["port","input"]],["treq_tuser",[[236,2],[236,32]],[[236,22],[236,32]],["SrioResponse"],["port","input"]],["tresp_tuser",[[237,2],[237,33]],[[237,22],[237,33]],["SrioResponse"],["port","output"]],["deviceid",[[238,2],[238,30]],[[238,22],[238,30]],["SrioResponse"],["port","input"]],["source_id",[[239,2],[239,31]],[[239,22],[239,31]],["SrioResponse"],["port","input"]],["srioclk_clk",[[240,2],[240,33]],[[240,22],[240,33]],["SrioResponse"],["port","input"]],["srioclk_reset",[[241,2],[241,35]],[[241,22],[241,35]],["SrioResponse"],["port","input"]],["_zz_rspmem_port1",[[243,2],[243,38]],[[243,22],[243,38]],["SrioResponse"],["variable","wire"]],["_zz_data_store_waddr",[[244,2],[244,42]],[[244,22],[244,42]],["SrioResponse"],["variable","wire"]],["_zz_number_of_data_beats",[[245,2],[245,46]],[[245,22],[245,46]],["SrioResponse"],["variable","wire"]],["_zz_data_store_raddr",[[246,2],[246,42]],[[246,22],[246,42]],["SrioResponse"],["variable","wire"]],["_zz_rspmem_port",[[247,2],[247,37]],[[247,22],[247,37]],["SrioResponse"],["variable","wire"]],["current_tid",[[248,2],[248,33]],[[248,22],[248,33]],["SrioResponse"],["variable","wire"]],["current_ftype",[[249,2],[249,35]],[[249,22],[249,35]],["SrioResponse"],["variable","wire"]],["current_ttype",[[250,2],[250,35]],[[250,22],[250,35]],["SrioResponse"],["variable","wire"]],["current_size",[[251,2],[251,34]],[[251,22],[251,34]],["SrioResponse"],["variable","wire"]],["current_prio",[[252,2],[252,34]],[[252,22],[252,34]],["SrioResponse"],["variable","wire"]],["current_addr",[[253,2],[253,34]],[[253,22],[253,34]],["SrioResponse"],["variable","wire"]],["current_srcid",[[254,2],[254,35]],[[254,22],[254,35]],["SrioResponse"],["variable","wire"]],["response_data_in_d",[[255,2],[255,40]],[[255,22],[255,40]],["SrioResponse"],["variable","wire"]],["response_data_in",[[256,2],[256,38]],[[256,22],[256,38]],["SrioResponse"],["variable","reg"]],["first_beat",[[257,2],[257,32]],[[257,22],[257,32]],["SrioResponse"],["variable","reg"]],["treq_fire",[[258,2],[258,31]],[[258,22],[258,31]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l59",[[259,2],[259,43]],[[259,22],[259,43]],["SrioResponse"],["variable","wire"]],["treq_fire_1",[[260,2],[260,33]],[[260,22],[260,33]],["SrioResponse"],["variable","wire"]],["generate_a_response",[[261,2],[261,41]],[[261,22],[261,41]],["SrioResponse"],["variable","reg"]],["treq_fire_2",[[262,2],[262,33]],[[262,22],[262,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l68",[[263,2],[263,43]],[[263,22],[263,43]],["SrioResponse"],["variable","wire"]],["capture_data",[[264,2],[264,34]],[[264,22],[264,34]],["SrioResponse"],["variable","reg"]],["treq_fire_3",[[265,2],[265,33]],[[265,22],[265,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l78",[[266,2],[266,43]],[[266,22],[266,43]],["SrioResponse"],["variable","wire"]],["treq_fire_4",[[267,2],[267,33]],[[267,22],[267,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l80",[[268,2],[268,43]],[[268,22],[268,43]],["SrioResponse"],["variable","wire"]],["treq_fire_5",[[269,2],[269,33]],[[269,22],[269,33]],["SrioResponse"],["variable","wire"]],["data_store_wen",[[270,2],[270,36]],[[270,22],[270,36]],["SrioResponse"],["variable","wire"]],["data_store_waddr",[[271,2],[271,38]],[[271,22],[271,38]],["SrioResponse"],["variable","reg"]],["treq_fire_6",[[272,2],[272,33]],[[272,22],[272,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l89",[[273,2],[273,43]],[[273,22],[273,43]],["SrioResponse"],["variable","wire"]],["treq_fire_7",[[274,2],[274,33]],[[274,22],[274,33]],["SrioResponse"],["variable","wire"]],["response_data_out_d",[[275,2],[275,41]],[[275,22],[275,41]],["SrioResponse"],["variable","reg"]],["response_data_out",[[276,2],[276,39]],[[276,22],[276,39]],["SrioResponse"],["variable","reg"]],["response_tid",[[277,2],[277,34]],[[277,22],[277,34]],["SrioResponse"],["variable","wire"]],["response_ftype",[[278,2],[278,36]],[[278,22],[278,36]],["SrioResponse"],["variable","wire"]],["response_size",[[279,2],[279,35]],[[279,22],[279,35]],["SrioResponse"],["variable","wire"]],["response_prio",[[280,2],[280,35]],[[280,22],[280,35]],["SrioResponse"],["variable","wire"]],["starting_read_addr",[[281,2],[281,40]],[[281,22],[281,40]],["SrioResponse"],["variable","wire"]],["dest_id",[[282,2],[282,29]],[[282,22],[282,29]],["SrioResponse"],["variable","wire"]],["pull_from_store",[[283,2],[283,37]],[[283,22],[283,37]],["SrioResponse"],["variable","wire"]],["responding_ttype",[[284,2],[284,47]],[[284,31],[284,47]],["SrioResponse"],["variable","wire"]],["current_beat_cnt",[[285,2],[285,38]],[[285,22],[285,38]],["SrioResponse"],["variable","reg"]],["number_of_data_beats",[[286,2],[286,42]],[[286,22],[286,42]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l114",[[287,2],[287,44]],[[287,22],[287,44]],["SrioResponse"],["variable","wire"]],["tresp_fire",[[288,2],[288,32]],[[288,22],[288,32]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l120",[[289,2],[289,44]],[[289,22],[289,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_1",[[290,2],[290,34]],[[290,22],[290,34]],["SrioResponse"],["variable","wire"]],["tresp_tlast",[[291,2],[291,33]],[[291,22],[291,33]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l129",[[292,2],[292,44]],[[292,22],[292,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_2",[[293,2],[293,34]],[[293,22],[293,34]],["SrioResponse"],["variable","wire"]],["tresp_fire_3",[[294,2],[294,34]],[[294,22],[294,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l131",[[295,2],[295,44]],[[295,22],[295,44]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l133",[[296,2],[296,44]],[[296,22],[296,44]],["SrioResponse"],["variable","wire"]],["data_store_raddr",[[297,2],[297,38]],[[297,22],[297,38]],["SrioResponse"],["variable","reg"]],["tresp_fire_4",[[298,2],[298,34]],[[298,22],[298,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l141",[[299,2],[299,44]],[[299,22],[299,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_5",[[300,2],[300,34]],[[300,22],[300,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l143",[[301,2],[301,44]],[[301,22],[301,44]],["SrioResponse"],["variable","wire"]],["generate_rsp",[[302,2],[302,34]],[[302,22],[302,34]],["SrioResponse"],["variable","reg"]],["generate_rsp_d",[[303,2],[303,36]],[[303,22],[303,36]],["SrioResponse"],["variable","reg"]],["pull_from_store_d",[[304,2],[304,39]],[[304,22],[304,39]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l152",[[305,2],[305,44]],[[305,22],[305,44]],["SrioResponse"],["variable","wire"]],["tresp_tvalid",[[306,2],[306,34]],[[306,22],[306,34]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l161",[[307,2],[307,44]],[[307,22],[307,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_6",[[308,2],[308,34]],[[308,22],[308,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l163",[[309,2],[309,44]],[[309,22],[309,44]],["SrioResponse"],["variable","wire"]],["header_beat",[[310,2],[310,33]],[[310,22],[310,33]],["SrioResponse"],["variable","wire"]],["tresp_tdata",[[311,2],[311,33]],[[311,22],[311,33]],["SrioResponse"],["variable","reg"]],["data_store_dout",[[312,2],[312,37]],[[312,22],[312,37]],["SrioResponse"],["variable","reg"]],["tresp_fire_7",[[313,2],[313,34]],[[313,22],[313,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l178",[[314,2],[314,44]],[[314,22],[314,44]],["SrioResponse"],["variable","wire"]],["_zz_tresp_tdata",[[315,2],[315,37]],[[315,22],[315,37]],["SrioResponse"],["variable","wire"]],["tresp_fire_8",[[316,2],[316,34]],[[316,22],[316,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l180",[[317,2],[317,44]],[[317,22],[317,44]],["SrioResponse"],["variable","wire"]],["responding_ttype_string",[[319,2],[319,36]],[[319,13],[319,36]],["SrioResponse"],["variable","reg"]],["rspmem",[[322,56],[322,81]],[[322,67],[322,73]],["SrioResponse"],["variable","reg"]]]]],[["StreamFifoCC_1",[[530,0],[543,2]],[[530,7],[530,21]],[],["module"]],[[["io_push_valid",[[531,2],[531,35]],[[531,22],[531,35]],["StreamFifoCC_1"],["port","input"]],["io_push_ready",[[532,2],[532,35]],[[532,22],[532,35]],["StreamFifoCC_1"],["port","output"]],["io_push_payload",[[533,2],[533,37]],[[533,22],[533,37]],["StreamFifoCC_1"],["port","input"]],["io_pop_valid",[[534,2],[534,34]],[[534,22],[534,34]],["StreamFifoCC_1"],["port","output"]],["io_pop_ready",[[535,2],[535,34]],[[535,22],[535,34]],["StreamFifoCC_1"],["port","input"]],["io_pop_payload",[[536,2],[536,36]],[[536,22],[536,36]],["StreamFifoCC_1"],["port","output"]],["io_pushOccupancy",[[537,2],[537,38]],[[537,22],[537,38]],["StreamFifoCC_1"],["port","output"]],["io_popOccupancy",[[538,2],[538,37]],[[538,22],[538,37]],["StreamFifoCC_1"],["port","output"]],["srioclk_clk",[[539,2],[539,33]],[[539,22],[539,33]],["StreamFifoCC_1"],["port","input"]],["srioclk_reset",[[540,2],[540,35]],[[540,22],[540,35]],["StreamFifoCC_1"],["port","input"]],["clk_clk",[[541,2],[541,29]],[[541,22],[541,29]],["StreamFifoCC_1"],["port","input"]],["clk_reset",[[542,2],[542,31]],[[542,22],[542,31]],["StreamFifoCC_1"],["port","input"]],["_zz_ram_port1",[[544,2],[544,35]],[[544,22],[544,35]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[545,2],[545,55]],[[545,22],[545,55]],["StreamFifoCC_1"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[546,2],[546,55]],[[546,22],[546,55]],["StreamFifoCC_1"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[547,2],[547,44]],[[547,22],[547,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port",[[548,2],[548,34]],[[548,22],[548,34]],["StreamFifoCC_1"],["variable","wire"]],["_zz_popCC_popPtrGray",[[549,2],[549,42]],[[549,22],[549,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port_1",[[550,2],[550,36]],[[550,22],[550,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_ram_port_2",[[551,2],[551,36]],[[551,22],[551,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload_1",[[552,2],[552,42]],[[552,22],[552,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload_2",[[553,2],[553,42]],[[553,22],[553,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_1",[[554,2],[554,27]],[[554,22],[554,27]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray",[[555,2],[555,35]],[[555,22],[555,35]],["StreamFifoCC_1"],["variable","wire"]],["pushToPopGray",[[556,2],[556,35]],[[556,22],[556,35]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_pushPtr",[[557,2],[557,36]],[[557,22],[557,36]],["StreamFifoCC_1"],["variable","reg"]],["pushCC_pushPtrPlus",[[558,2],[558,40]],[[558,22],[558,40]],["StreamFifoCC_1"],["variable","wire"]],["io_push_fire",[[559,2],[559,34]],[[559,22],[559,34]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_pushPtrGray",[[560,2],[560,40]],[[560,22],[560,40]],["StreamFifoCC_1"],["variable","reg"]],["pushCC_popPtrGray",[[561,2],[561,39]],[[561,22],[561,39]],["StreamFifoCC_1"],["variable","wire"]],["pushCC_full",[[562,2],[562,33]],[[562,22],[562,33]],["StreamFifoCC_1"],["variable","wire"]],["io_push_fire_1",[[563,2],[563,36]],[[563,22],[563,36]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy",[[564,2],[564,42]],[[564,22],[564,42]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[565,2],[565,44]],[[565,22],[565,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[566,2],[566,44]],[[566,22],[566,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[567,2],[567,44]],[[567,22],[567,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[568,2],[568,44]],[[568,22],[568,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_5",[[569,2],[569,44]],[[569,22],[569,44]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pushOccupancy_6",[[570,2],[570,44]],[[570,22],[570,44]],["StreamFifoCC_1"],["variable","wire"]],["popCC_popPtr",[[571,2],[571,34]],[[571,22],[571,34]],["StreamFifoCC_1"],["variable","reg"]],["popCC_popPtrPlus",[[572,2],[572,38]],[[572,22],[572,38]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire",[[573,2],[573,33]],[[573,22],[573,33]],["StreamFifoCC_1"],["variable","wire"]],["popCC_popPtrGray",[[574,2],[574,38]],[[574,22],[574,38]],["StreamFifoCC_1"],["variable","reg"]],["popCC_pushPtrGray",[[575,2],[575,39]],[[575,22],[575,39]],["StreamFifoCC_1"],["variable","wire"]],["popCC_empty",[[576,2],[576,33]],[[576,22],[576,33]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire_1",[[577,2],[577,35]],[[577,22],[577,35]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_pop_payload",[[578,2],[578,40]],[[578,22],[578,40]],["StreamFifoCC_1"],["variable","wire"]],["io_pop_fire_2",[[579,2],[579,35]],[[579,22],[579,35]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy",[[580,2],[580,41]],[[580,22],[580,41]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_1",[[581,2],[581,43]],[[581,22],[581,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_2",[[582,2],[582,43]],[[582,22],[582,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_3",[[583,2],[583,43]],[[583,22],[583,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_4",[[584,2],[584,43]],[[584,22],[584,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_5",[[585,2],[585,43]],[[585,22],[585,43]],["StreamFifoCC_1"],["variable","wire"]],["_zz_io_popOccupancy_6",[[586,2],[586,43]],[[586,22],[586,43]],["StreamFifoCC_1"],["variable","wire"]],["ram",[[587,2],[587,24]],[[587,13],[587,16]],["StreamFifoCC_1"],["variable","reg"]],["popToPushGray_buffercc",[[606,2],[611,3]],[[606,13],[606,35]],["StreamFifoCC_1"],["instance","BufferCC_1"]],["pushToPopGray_buffercc",[[612,2],[617,3]],[[612,11],[612,33]],["StreamFifoCC_1"],["instance","BufferCC"]]]]],[["SrioRequest",[[689,0],[713,2]],[[689,7],[689,18]],[],["module"]],[[["ireq_valid",[[690,2],[690,32]],[[690,22],[690,32]],["SrioRequest"],["port","output"]],["ireq_ready",[[691,2],[691,32]],[[691,22],[691,32]],["SrioRequest"],["port","input"]],["ireq_payload_last",[[692,2],[692,39]],[[692,22],[692,39]],["SrioRequest"],["port","output"]],["ireq_payload_fragment",[[693,2],[693,43]],[[693,22],[693,43]],["SrioRequest"],["port","output"]],["iresp_valid",[[694,2],[694,33]],[[694,22],[694,33]],["SrioRequest"],["port","input"]],["iresp_ready",[[695,2],[695,33]],[[695,22],[695,33]],["SrioRequest"],["port","output"]],["iresp_payload_last",[[696,2],[696,40]],[[696,22],[696,40]],["SrioRequest"],["port","input"]],["iresp_payload_fragment",[[697,2],[697,44]],[[697,22],[697,44]],["SrioRequest"],["port","input"]],["user_addr",[[698,2],[698,31]],[[698,22],[698,31]],["SrioRequest"],["port","input"]],["user_ftype",[[699,2],[699,32]],[[699,22],[699,32]],["SrioRequest"],["port","input"]],["user_ttype",[[700,2],[700,32]],[[700,22],[700,32]],["SrioRequest"],["port","input"]],["user_size",[[701,2],[701,31]],[[701,22],[701,31]],["SrioRequest"],["port","input"]],["user_prio",[[702,2],[702,31]],[[702,22],[702,31]],["SrioRequest"],["port","input"]],["user_tid",[[703,2],[703,30]],[[703,22],[703,30]],["SrioRequest"],["port","input"]],["user_data_valid",[[704,2],[704,37]],[[704,22],[704,37]],["SrioRequest"],["port","input"]],["user_data_ready",[[705,2],[705,37]],[[705,22],[705,37]],["SrioRequest"],["port","output"]],["user_data_payload",[[706,2],[706,39]],[[706,22],[706,39]],["SrioRequest"],["port","input"]],["send_start",[[707,2],[707,32]],[[707,22],[707,32]],["SrioRequest"],["port","input"]],["iresp_stream_valid",[[708,2],[708,40]],[[708,22],[708,40]],["SrioRequest"],["port","output"]],["iresp_stream_ready",[[709,2],[709,40]],[[709,22],[709,40]],["SrioRequest"],["port","input"]],["iresp_stream_payload",[[710,2],[710,42]],[[710,22],[710,42]],["SrioRequest"],["port","output"]],["srioclk_clk",[[711,2],[711,33]],[[711,22],[711,33]],["SrioRequest"],["port","input"]],["srioclk_reset",[[712,2],[712,35]],[[712,22],[712,35]],["SrioRequest"],["port","input"]],["_zz_when_SrioRequest_l48",[[714,2],[714,46]],[[714,22],[714,46]],["SrioRequest"],["variable","wire"]],["_zz_when_SrioRequest_l48_1",[[715,2],[715,48]],[[715,22],[715,48]],["SrioRequest"],["variable","wire"]],["_zz_request_autocheck_error",[[716,2],[716,58]],[[716,31],[716,58]],["SrioRequest"],["variable","wire"]],["_zz_request_autocheck_error_1",[[717,2],[717,60]],[[717,31],[717,60]],["SrioRequest"],["variable","wire"]],["header_beat",[[718,2],[718,33]],[[718,22],[718,33]],["SrioRequest"],["variable","wire"]],["current_beat_cnt",[[719,2],[719,38]],[[719,22],[719,38]],["SrioRequest"],["variable","reg"]],["ireq_fire",[[720,2],[720,31]],[[720,22],[720,31]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l35",[[721,2],[721,42]],[[721,22],[721,42]],["SrioRequest"],["variable","wire"]],["ireq_fire_1",[[722,2],[722,33]],[[722,22],[722,33]],["SrioRequest"],["variable","wire"]],["number_of_data_beats",[[723,2],[723,42]],[[723,22],[723,42]],["SrioRequest"],["variable","wire"]],["ireq_tlast",[[724,2],[724,32]],[[724,22],[724,32]],["SrioRequest"],["variable","reg"]],["when_SrioRequest_l46",[[725,2],[725,42]],[[725,22],[725,42]],["SrioRequest"],["variable","wire"]],["ireq_fire_2",[[726,2],[726,33]],[[726,22],[726,33]],["SrioRequest"],["variable","wire"]],["ireq_fire_3",[[727,2],[727,33]],[[727,22],[727,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l48",[[728,2],[728,42]],[[728,22],[728,42]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l50",[[729,2],[729,42]],[[729,22],[729,42]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l52",[[730,2],[730,42]],[[730,22],[730,42]],["SrioRequest"],["variable","wire"]],["ireq_tdata",[[731,2],[731,32]],[[731,22],[731,32]],["SrioRequest"],["variable","reg"]],["ireq_fire_4",[[732,2],[732,33]],[[732,22],[732,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l60",[[733,2],[733,42]],[[733,22],[733,42]],["SrioRequest"],["variable","wire"]],["user_data_ready_1",[[734,2],[734,39]],[[734,22],[734,39]],["SrioRequest"],["variable","reg"]],["ireq_tvalid",[[735,2],[735,33]],[[735,22],[735,33]],["SrioRequest"],["variable","reg"]],["send_start_d",[[736,2],[736,34]],[[736,22],[736,34]],["SrioRequest"],["variable","reg"]],["ireq_fire_5",[[737,2],[737,33]],[[737,22],[737,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l70",[[738,2],[738,42]],[[738,22],[738,42]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l73",[[739,2],[739,42]],[[739,22],[739,42]],["SrioRequest"],["variable","wire"]],["write_queue_data_d",[[740,2],[740,40]],[[740,22],[740,40]],["SrioRequest"],["variable","wire"]],["write_queue_data",[[741,2],[741,38]],[[741,22],[741,38]],["SrioRequest"],["variable","reg"]],["expecting_a_response",[[742,2],[742,42]],[[742,22],[742,42]],["SrioRequest"],["variable","reg"]],["ireq_fire_6",[[743,2],[743,33]],[[743,22],[743,33]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l87",[[744,2],[744,42]],[[744,22],[744,42]],["SrioRequest"],["variable","wire"]],["read_queue_data",[[745,2],[745,37]],[[745,22],[745,37]],["SrioRequest"],["variable","reg"]],["expected_tid",[[746,2],[746,34]],[[746,22],[746,34]],["SrioRequest"],["variable","wire"]],["expected_ftype",[[747,2],[747,36]],[[747,22],[747,36]],["SrioRequest"],["variable","wire"]],["expected_size",[[748,2],[748,35]],[[748,22],[748,35]],["SrioRequest"],["variable","wire"]],["compare_received",[[749,2],[749,38]],[[749,22],[749,38]],["SrioRequest"],["variable","reg"]],["iresp_fire",[[750,2],[750,32]],[[750,22],[750,32]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l102",[[751,2],[751,43]],[[751,22],[751,43]],["SrioRequest"],["variable","wire"]],["iresp_fire_1",[[752,2],[752,34]],[[752,22],[752,34]],["SrioRequest"],["variable","wire"]],["request_autocheck_error",[[753,2],[753,45]],[[753,22],[753,45]],["SrioRequest"],["variable","reg"]],["iresp_fire_2",[[754,2],[754,34]],[[754,22],[754,34]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l111",[[755,2],[755,43]],[[755,22],[755,43]],["SrioRequest"],["variable","wire"]],["iresp_tready",[[756,2],[756,34]],[[756,22],[756,34]],["SrioRequest"],["variable","reg"]],["iresp_fire_3",[[757,2],[757,34]],[[757,22],[757,34]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l121",[[758,2],[758,43]],[[758,22],[758,43]],["SrioRequest"],["variable","wire"]],["nread_iresp_write",[[759,2],[759,39]],[[759,22],[759,39]],["SrioRequest"],["variable","reg"]],["iresp_fire_4",[[760,2],[760,34]],[[760,22],[760,34]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l129",[[761,2],[761,43]],[[761,22],[761,43]],["SrioRequest"],["variable","wire"]],["iresp_fire_5",[[762,2],[762,34]],[[762,22],[762,34]],["SrioRequest"],["variable","wire"]],["when_SrioRequest_l131",[[763,2],[763,43]],[[763,22],[763,43]],["SrioRequest"],["variable","wire"]],["iresp_fire_6",[[764,2],[764,34]],[[764,22],[764,34]],["SrioRequest"],["variable","wire"]]]]],[["StreamFifoCC",[[914,0],[927,2]],[[914,7],[914,19]],[],["module"]],[[["io_push_valid",[[915,2],[915,35]],[[915,22],[915,35]],["StreamFifoCC"],["port","input"]],["io_push_ready",[[916,2],[916,35]],[[916,22],[916,35]],["StreamFifoCC"],["port","output"]],["io_push_payload",[[917,2],[917,37]],[[917,22],[917,37]],["StreamFifoCC"],["port","input"]],["io_pop_valid",[[918,2],[918,34]],[[918,22],[918,34]],["StreamFifoCC"],["port","output"]],["io_pop_ready",[[919,2],[919,34]],[[919,22],[919,34]],["StreamFifoCC"],["port","input"]],["io_pop_payload",[[920,2],[920,36]],[[920,22],[920,36]],["StreamFifoCC"],["port","output"]],["io_pushOccupancy",[[921,2],[921,38]],[[921,22],[921,38]],["StreamFifoCC"],["port","output"]],["io_popOccupancy",[[922,2],[922,37]],[[922,22],[922,37]],["StreamFifoCC"],["port","output"]],["clk_clk",[[923,2],[923,29]],[[923,22],[923,29]],["StreamFifoCC"],["port","input"]],["clk_reset",[[924,2],[924,31]],[[924,22],[924,31]],["StreamFifoCC"],["port","input"]],["srioclk_clk",[[925,2],[925,33]],[[925,22],[925,33]],["StreamFifoCC"],["port","input"]],["srioclk_reset",[[926,2],[926,35]],[[926,22],[926,35]],["StreamFifoCC"],["port","input"]],["_zz_ram_port1",[[928,2],[928,35]],[[928,22],[928,35]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[929,2],[929,55]],[[929,22],[929,55]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[930,2],[930,55]],[[930,22],[930,55]],["StreamFifoCC"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[931,2],[931,44]],[[931,22],[931,44]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port",[[932,2],[932,34]],[[932,22],[932,34]],["StreamFifoCC"],["variable","wire"]],["_zz_popCC_popPtrGray",[[933,2],[933,42]],[[933,22],[933,42]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_1",[[934,2],[934,36]],[[934,22],[934,36]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_2",[[935,2],[935,36]],[[935,22],[935,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_1",[[936,2],[936,42]],[[936,22],[936,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_2",[[937,2],[937,42]],[[937,22],[937,42]],["StreamFifoCC"],["variable","wire"]],["_zz_1",[[938,2],[938,27]],[[938,22],[938,27]],["StreamFifoCC"],["variable","reg"]],["popToPushGray",[[939,2],[939,35]],[[939,22],[939,35]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray",[[940,2],[940,35]],[[940,22],[940,35]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtr",[[941,2],[941,36]],[[941,22],[941,36]],["StreamFifoCC"],["variable","reg"]],["pushCC_pushPtrPlus",[[942,2],[942,40]],[[942,22],[942,40]],["StreamFifoCC"],["variable","wire"]],["io_push_fire",[[943,2],[943,34]],[[943,22],[943,34]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtrGray",[[944,2],[944,40]],[[944,22],[944,40]],["StreamFifoCC"],["variable","reg"]],["pushCC_popPtrGray",[[945,2],[945,39]],[[945,22],[945,39]],["StreamFifoCC"],["variable","wire"]],["pushCC_full",[[946,2],[946,33]],[[946,22],[946,33]],["StreamFifoCC"],["variable","wire"]],["io_push_fire_1",[[947,2],[947,36]],[[947,22],[947,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy",[[948,2],[948,42]],[[948,22],[948,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[949,2],[949,44]],[[949,22],[949,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[950,2],[950,44]],[[950,22],[950,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[951,2],[951,44]],[[951,22],[951,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[952,2],[952,44]],[[952,22],[952,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_5",[[953,2],[953,44]],[[953,22],[953,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_6",[[954,2],[954,44]],[[954,22],[954,44]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtr",[[955,2],[955,34]],[[955,22],[955,34]],["StreamFifoCC"],["variable","reg"]],["popCC_popPtrPlus",[[956,2],[956,38]],[[956,22],[956,38]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire",[[957,2],[957,33]],[[957,22],[957,33]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtrGray",[[958,2],[958,38]],[[958,22],[958,38]],["StreamFifoCC"],["variable","reg"]],["popCC_pushPtrGray",[[959,2],[959,39]],[[959,22],[959,39]],["StreamFifoCC"],["variable","wire"]],["popCC_empty",[[960,2],[960,33]],[[960,22],[960,33]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_1",[[961,2],[961,35]],[[961,22],[961,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload",[[962,2],[962,40]],[[962,22],[962,40]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_2",[[963,2],[963,35]],[[963,22],[963,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy",[[964,2],[964,41]],[[964,22],[964,41]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_1",[[965,2],[965,43]],[[965,22],[965,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_2",[[966,2],[966,43]],[[966,22],[966,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_3",[[967,2],[967,43]],[[967,22],[967,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_4",[[968,2],[968,43]],[[968,22],[968,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_5",[[969,2],[969,43]],[[969,22],[969,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_6",[[970,2],[970,43]],[[970,22],[970,43]],["StreamFifoCC"],["variable","wire"]],["ram",[[971,2],[971,24]],[[971,13],[971,16]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc",[[990,2],[995,3]],[[990,11],[990,33]],["StreamFifoCC"],["instance","BufferCC"]],["pushToPopGray_buffercc",[[996,2],[1001,3]],[[996,13],[996,35]],["StreamFifoCC"],["instance","BufferCC_1"]]]]],[["BufferCC_1",[[1077,0],[1082,2]],[[1077,7],[1077,17]],[],["module"]],[[["io_dataIn",[[1078,2],[1078,31]],[[1078,22],[1078,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[1079,2],[1079,32]],[[1079,22],[1079,32]],["BufferCC_1"],["port","output"]],["srioclk_clk",[[1080,2],[1080,33]],[[1080,22],[1080,33]],["BufferCC_1"],["port","input"]],["srioclk_reset",[[1081,2],[1081,35]],[[1081,22],[1081,35]],["BufferCC_1"],["port","input"]],["buffers_0",[[1083,27],[1083,56]],[[1083,47],[1083,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[1084,27],[1084,56]],[[1084,47],[1084,56]],["BufferCC_1"],["variable","reg"]]]]],[["BufferCC",[[1100,0],[1105,2]],[[1100,7],[1100,15]],[],["module"]],[[["io_dataIn",[[1101,2],[1101,31]],[[1101,22],[1101,31]],["BufferCC"],["port","input"]],["io_dataOut",[[1102,2],[1102,32]],[[1102,22],[1102,32]],["BufferCC"],["port","output"]],["clk_clk",[[1103,2],[1103,29]],[[1103,22],[1103,29]],["BufferCC"],["port","input"]],["clk_reset",[[1104,2],[1104,31]],[[1104,22],[1104,31]],["BufferCC"],["port","input"]],["buffers_0",[[1106,27],[1106,56]],[[1106,47],[1106,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[1107,27],[1107,56]],[[1107,47],[1107,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["srio_ftype__type",[[5,0],[6,0]],[[5,8],[5,24]],["source.systemverilog"],["macro"]],["srio_ftype__NREAD",[[6,0],[7,0]],[[6,8],[6,25]],["source.systemverilog"],["macro"]],["srio_ftype__NWRITE",[[7,0],[8,0]],[[7,8],[7,26]],["source.systemverilog"],["macro"]],["srio_ftype__SWRITE",[[8,0],[9,0]],[[8,8],[8,26]],["source.systemverilog"],["macro"]],["srio_ftype__DOORB",[[9,0],[10,0]],[[9,8],[9,25]],["source.systemverilog"],["macro"]],["srio_ftype__MESSG",[[10,0],[11,0]],[[10,8],[10,25]],["source.systemverilog"],["macro"]],["srio_ftype__RESP",[[11,0],[12,0]],[[11,8],[11,24]],["source.systemverilog"],["macro"]],["srio_ftype__FTYPE9",[[12,0],[14,0]],[[12,8],[12,26]],["source.systemverilog"],["macro"]],["srio_ttype__type",[[14,0],[15,0]],[[14,8],[14,24]],["source.systemverilog"],["macro"]],["srio_ttype__TNWR",[[15,0],[16,0]],[[15,8],[15,24]],["source.systemverilog"],["macro"]],["srio_ttype__TNWR_R",[[16,0],[17,0]],[[16,8],[16,26]],["source.systemverilog"],["macro"]],["srio_ttype__TNDATA",[[17,0],[18,0]],[[17,8],[17,26]],["source.systemverilog"],["macro"]],["srio_ttype__TWDATA",[[18,0],[21,0]],[[18,8],[18,26]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\SrioResponse.v",[[[[["SrioResponse",[[20,0],[36,2]],[[20,7],[20,19]],[],["module"]],[[["tresp_valid",[[21,2],[21,33]],[[21,22],[21,33]],["SrioResponse"],["port","output"]],["tresp_ready",[[22,2],[22,33]],[[22,22],[22,33]],["SrioResponse"],["port","input"]],["tresp_payload_last",[[23,2],[23,40]],[[23,22],[23,40]],["SrioResponse"],["port","output"]],["tresp_payload_fragment",[[24,2],[24,44]],[[24,22],[24,44]],["SrioResponse"],["port","output"]],["tresp_tkeep",[[25,2],[25,33]],[[25,22],[25,33]],["SrioResponse"],["port","output"]],["treq_valid",[[26,2],[26,32]],[[26,22],[26,32]],["SrioResponse"],["port","input"]],["treq_ready",[[27,2],[27,32]],[[27,22],[27,32]],["SrioResponse"],["port","output"]],["treq_payload_last",[[28,2],[28,39]],[[28,22],[28,39]],["SrioResponse"],["port","input"]],["treq_payload_fragment",[[29,2],[29,43]],[[29,22],[29,43]],["SrioResponse"],["port","input"]],["treq_tuser",[[30,2],[30,32]],[[30,22],[30,32]],["SrioResponse"],["port","input"]],["tresp_tuser",[[31,2],[31,33]],[[31,22],[31,33]],["SrioResponse"],["port","output"]],["deviceid",[[32,2],[32,30]],[[32,22],[32,30]],["SrioResponse"],["port","input"]],["source_id",[[33,2],[33,31]],[[33,22],[33,31]],["SrioResponse"],["port","input"]],["clk",[[34,2],[34,25]],[[34,22],[34,25]],["SrioResponse"],["port","input"]],["reset",[[35,2],[35,27]],[[35,22],[35,27]],["SrioResponse"],["port","input"]],["_zz_rspmem_port1",[[37,2],[37,38]],[[37,22],[37,38]],["SrioResponse"],["variable","wire"]],["_zz_data_store_waddr",[[38,2],[38,42]],[[38,22],[38,42]],["SrioResponse"],["variable","wire"]],["_zz_number_of_data_beats",[[39,2],[39,46]],[[39,22],[39,46]],["SrioResponse"],["variable","wire"]],["_zz_data_store_raddr",[[40,2],[40,42]],[[40,22],[40,42]],["SrioResponse"],["variable","wire"]],["_zz_rspmem_port",[[41,2],[41,37]],[[41,22],[41,37]],["SrioResponse"],["variable","wire"]],["current_tid",[[42,2],[42,33]],[[42,22],[42,33]],["SrioResponse"],["variable","wire"]],["current_ftype",[[43,2],[43,35]],[[43,22],[43,35]],["SrioResponse"],["variable","wire"]],["current_ttype",[[44,2],[44,35]],[[44,22],[44,35]],["SrioResponse"],["variable","wire"]],["current_size",[[45,2],[45,34]],[[45,22],[45,34]],["SrioResponse"],["variable","wire"]],["current_prio",[[46,2],[46,34]],[[46,22],[46,34]],["SrioResponse"],["variable","wire"]],["current_addr",[[47,2],[47,34]],[[47,22],[47,34]],["SrioResponse"],["variable","wire"]],["current_srcid",[[48,2],[48,35]],[[48,22],[48,35]],["SrioResponse"],["variable","wire"]],["response_data_in_d",[[49,2],[49,40]],[[49,22],[49,40]],["SrioResponse"],["variable","wire"]],["response_data_in",[[50,2],[50,38]],[[50,22],[50,38]],["SrioResponse"],["variable","reg"]],["first_beat",[[51,2],[51,32]],[[51,22],[51,32]],["SrioResponse"],["variable","reg"]],["treq_fire",[[52,2],[52,31]],[[52,22],[52,31]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l60",[[53,2],[53,43]],[[53,22],[53,43]],["SrioResponse"],["variable","wire"]],["treq_fire_1",[[54,2],[54,33]],[[54,22],[54,33]],["SrioResponse"],["variable","wire"]],["generate_a_response",[[55,2],[55,41]],[[55,22],[55,41]],["SrioResponse"],["variable","reg"]],["treq_fire_2",[[56,2],[56,33]],[[56,22],[56,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l69",[[57,2],[57,43]],[[57,22],[57,43]],["SrioResponse"],["variable","wire"]],["capture_data",[[58,2],[58,34]],[[58,22],[58,34]],["SrioResponse"],["variable","reg"]],["treq_fire_3",[[59,2],[59,33]],[[59,22],[59,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l79",[[60,2],[60,43]],[[60,22],[60,43]],["SrioResponse"],["variable","wire"]],["treq_fire_4",[[61,2],[61,33]],[[61,22],[61,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l81",[[62,2],[62,43]],[[62,22],[62,43]],["SrioResponse"],["variable","wire"]],["treq_fire_5",[[63,2],[63,33]],[[63,22],[63,33]],["SrioResponse"],["variable","wire"]],["data_store_wen",[[64,2],[64,36]],[[64,22],[64,36]],["SrioResponse"],["variable","wire"]],["data_store_waddr",[[65,2],[65,38]],[[65,22],[65,38]],["SrioResponse"],["variable","reg"]],["treq_fire_6",[[66,2],[66,33]],[[66,22],[66,33]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l90",[[67,2],[67,43]],[[67,22],[67,43]],["SrioResponse"],["variable","wire"]],["treq_fire_7",[[68,2],[68,33]],[[68,22],[68,33]],["SrioResponse"],["variable","wire"]],["response_data_out_d",[[69,2],[69,41]],[[69,22],[69,41]],["SrioResponse"],["variable","reg"]],["response_data_out",[[70,2],[70,39]],[[70,22],[70,39]],["SrioResponse"],["variable","reg"]],["response_tid",[[71,2],[71,34]],[[71,22],[71,34]],["SrioResponse"],["variable","wire"]],["response_ftype",[[72,2],[72,36]],[[72,22],[72,36]],["SrioResponse"],["variable","wire"]],["response_size",[[73,2],[73,35]],[[73,22],[73,35]],["SrioResponse"],["variable","wire"]],["response_prio",[[74,2],[74,35]],[[74,22],[74,35]],["SrioResponse"],["variable","wire"]],["starting_read_addr",[[75,2],[75,40]],[[75,22],[75,40]],["SrioResponse"],["variable","wire"]],["dest_id",[[76,2],[76,29]],[[76,22],[76,29]],["SrioResponse"],["variable","wire"]],["pull_from_store",[[77,2],[77,37]],[[77,22],[77,37]],["SrioResponse"],["variable","wire"]],["responding_ttype",[[78,2],[78,47]],[[78,31],[78,47]],["SrioResponse"],["variable","wire"]],["current_beat_cnt",[[79,2],[79,38]],[[79,22],[79,38]],["SrioResponse"],["variable","reg"]],["number_of_data_beats",[[80,2],[80,42]],[[80,22],[80,42]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l115",[[81,2],[81,44]],[[81,22],[81,44]],["SrioResponse"],["variable","wire"]],["tresp_fire",[[82,2],[82,32]],[[82,22],[82,32]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l121",[[83,2],[83,44]],[[83,22],[83,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_1",[[84,2],[84,34]],[[84,22],[84,34]],["SrioResponse"],["variable","wire"]],["tresp_tlast",[[85,2],[85,33]],[[85,22],[85,33]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l130",[[86,2],[86,44]],[[86,22],[86,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_2",[[87,2],[87,34]],[[87,22],[87,34]],["SrioResponse"],["variable","wire"]],["tresp_fire_3",[[88,2],[88,34]],[[88,22],[88,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l132",[[89,2],[89,44]],[[89,22],[89,44]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l134",[[90,2],[90,44]],[[90,22],[90,44]],["SrioResponse"],["variable","wire"]],["data_store_raddr",[[91,2],[91,38]],[[91,22],[91,38]],["SrioResponse"],["variable","reg"]],["tresp_fire_4",[[92,2],[92,34]],[[92,22],[92,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l142",[[93,2],[93,44]],[[93,22],[93,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_5",[[94,2],[94,34]],[[94,22],[94,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l144",[[95,2],[95,44]],[[95,22],[95,44]],["SrioResponse"],["variable","wire"]],["generate_rsp",[[96,2],[96,34]],[[96,22],[96,34]],["SrioResponse"],["variable","reg"]],["generate_rsp_d",[[97,2],[97,36]],[[97,22],[97,36]],["SrioResponse"],["variable","reg"]],["pull_from_store_d",[[98,2],[98,39]],[[98,22],[98,39]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l153",[[99,2],[99,44]],[[99,22],[99,44]],["SrioResponse"],["variable","wire"]],["tresp_tvalid",[[100,2],[100,34]],[[100,22],[100,34]],["SrioResponse"],["variable","reg"]],["when_SrioResponse_l162",[[101,2],[101,44]],[[101,22],[101,44]],["SrioResponse"],["variable","wire"]],["tresp_fire_6",[[102,2],[102,34]],[[102,22],[102,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l164",[[103,2],[103,44]],[[103,22],[103,44]],["SrioResponse"],["variable","wire"]],["header_beat",[[104,2],[104,33]],[[104,22],[104,33]],["SrioResponse"],["variable","wire"]],["tresp_tdata",[[105,2],[105,33]],[[105,22],[105,33]],["SrioResponse"],["variable","reg"]],["data_store_dout",[[106,2],[106,37]],[[106,22],[106,37]],["SrioResponse"],["variable","reg"]],["tresp_fire_7",[[107,2],[107,34]],[[107,22],[107,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l179",[[108,2],[108,44]],[[108,22],[108,44]],["SrioResponse"],["variable","wire"]],["_zz_tresp_tdata",[[109,2],[109,37]],[[109,22],[109,37]],["SrioResponse"],["variable","wire"]],["tresp_fire_8",[[110,2],[110,34]],[[110,22],[110,34]],["SrioResponse"],["variable","wire"]],["when_SrioResponse_l181",[[111,2],[111,44]],[[111,22],[111,44]],["SrioResponse"],["variable","wire"]],["responding_ttype_string",[[113,2],[113,36]],[[113,13],[113,36]],["SrioResponse"],["variable","reg"]],["rspmem",[[116,56],[116,81]],[[116,67],[116,73]],["SrioResponse"],["variable","reg"]]]]]],null,null,null,[["srio_ftype__type",[[5,0],[6,0]],[[5,8],[5,24]],["source.systemverilog"],["macro"]],["srio_ftype__NREAD",[[6,0],[7,0]],[[6,8],[6,25]],["source.systemverilog"],["macro"]],["srio_ftype__NWRITE",[[7,0],[8,0]],[[7,8],[7,26]],["source.systemverilog"],["macro"]],["srio_ftype__SWRITE",[[8,0],[9,0]],[[8,8],[8,26]],["source.systemverilog"],["macro"]],["srio_ftype__DOORB",[[9,0],[10,0]],[[9,8],[9,25]],["source.systemverilog"],["macro"]],["srio_ftype__MESSG",[[10,0],[11,0]],[[10,8],[10,25]],["source.systemverilog"],["macro"]],["srio_ftype__RESP",[[11,0],[13,0]],[[11,8],[11,24]],["source.systemverilog"],["macro"]],["srio_ttype__type",[[13,0],[14,0]],[[13,8],[13,24]],["source.systemverilog"],["macro"]],["srio_ttype__TNWR",[[14,0],[15,0]],[[14,8],[14,24]],["source.systemverilog"],["macro"]],["srio_ttype__TNWR_R",[[15,0],[16,0]],[[15,8],[15,26]],["source.systemverilog"],["macro"]],["srio_ttype__TNDATA",[[16,0],[17,0]],[[16,8],[16,26]],["source.systemverilog"],["macro"]],["srio_ttype__TWDATA",[[17,0],[20,0]],[[17,8],[17,26]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\SSI.v",[[[[["SSI",[[5,0],[13,2]],[[5,7],[5,10]],[],["module"]],[[["ssi_clk",[[6,2],[6,29]],[[6,22],[6,29]],["SSI"],["port","output"]],["ssi_data",[[7,2],[7,30]],[[7,22],[7,30]],["SSI"],["port","input"]],["ssi_en",[[8,2],[8,28]],[[8,22],[8,28]],["SSI"],["port","input"]],["sample",[[9,2],[9,28]],[[9,22],[9,28]],["SSI"],["port","input"]],["postion",[[10,2],[10,29]],[[10,22],[10,29]],["SSI"],["port","output"]],["clk",[[11,2],[11,25]],[[11,22],[11,25]],["SSI"],["port","input"]],["reset",[[12,2],[12,27]],[[12,22],[12,27]],["SSI"],["port","input"]],["fsm_enumDef_BOOT",[[14,2],[14,37]],[[14,13],[14,29]],["SSI"],["localparam"]],["fsm_enumDef_Wait_Start",[[15,2],[15,43]],[[15,13],[15,35]],["SSI"],["localparam"]],["fsm_enumDef_Dummy_State",[[16,2],[16,44]],[[16,13],[16,36]],["SSI"],["localparam"]],["fsm_enumDef_Get_Data",[[17,2],[17,41]],[[17,13],[17,33]],["SSI"],["localparam"]],["fsm_enumDef_Wait_State",[[18,2],[18,43]],[[18,13],[18,35]],["SSI"],["localparam"]],["fsm_enumDef_Wait_Time",[[19,2],[19,42]],[[19,13],[19,34]],["SSI"],["localparam"]],["_zz_buffer_1",[[21,2],[21,34]],[[21,22],[21,34]],["SSI"],["variable","wire"]],["timer_counter",[[22,2],[22,35]],[[22,22],[22,35]],["SSI"],["variable","reg"]],["timer_reset",[[23,2],[23,33]],[[23,22],[23,33]],["SSI"],["variable","reg"]],["timer_ssi_clkToogleHit",[[24,2],[24,44]],[[24,22],[24,44]],["SSI"],["variable","wire"]],["ssi_clk_1",[[25,2],[25,31]],[[25,22],[25,31]],["SSI"],["variable","reg"]],["buffer_1",[[26,2],[26,30]],[[26,22],[26,30]],["SSI"],["variable","reg"]],["postion_1",[[27,2],[27,31]],[[27,22],[27,31]],["SSI"],["variable","reg"]],["fsm_wantExit",[[28,2],[28,34]],[[28,22],[28,34]],["SSI"],["variable","wire"]],["fsm_wantStart",[[29,2],[29,35]],[[29,22],[29,35]],["SSI"],["variable","reg"]],["fsm_wantKill",[[30,2],[30,34]],[[30,22],[30,34]],["SSI"],["variable","wire"]],["fsm_counter",[[31,2],[31,33]],[[31,22],[31,33]],["SSI"],["variable","reg"]],["fsm_stateReg",[[32,2],[32,34]],[[32,22],[32,34]],["SSI"],["variable","reg"]],["fsm_stateNext",[[33,2],[33,35]],[[33,22],[33,35]],["SSI"],["variable","reg"]],["when_SSI_l70",[[34,2],[34,34]],[[34,22],[34,34]],["SSI"],["variable","wire"]],["when_SSI_l73",[[35,2],[35,34]],[[35,22],[35,34]],["SSI"],["variable","wire"]],["when_SSI_l94",[[36,2],[36,34]],[[36,22],[36,34]],["SSI"],["variable","wire"]],["fsm_stateReg_string",[[38,2],[38,32]],[[38,13],[38,32]],["SSI"],["variable","reg"]],["fsm_stateNext_string",[[39,2],[39,33]],[[39,13],[39,33]],["SSI"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\StreamFragmentFork.v",[[[[["StreamFragmentFork",[[10,0],[26,2]],[[10,7],[10,25]],[],["module"]],[[["input_valid",[[11,2],[11,33]],[[11,22],[11,33]],["StreamFragmentFork"],["port","input"]],["input_ready",[[12,2],[12,33]],[[12,22],[12,33]],["StreamFragmentFork"],["port","reg"]],["input_payload_last",[[13,2],[13,40]],[[13,22],[13,40]],["StreamFragmentFork"],["port","input"]],["input_payload_fragment",[[14,2],[14,44]],[[14,22],[14,44]],["StreamFragmentFork"],["port","input"]],["output_0_valid",[[15,2],[15,36]],[[15,22],[15,36]],["StreamFragmentFork"],["port","output"]],["output_0_ready",[[16,2],[16,36]],[[16,22],[16,36]],["StreamFragmentFork"],["port","input"]],["output_0_payload",[[17,2],[17,38]],[[17,22],[17,38]],["StreamFragmentFork"],["port","output"]],["output_1_valid",[[18,2],[18,36]],[[18,22],[18,36]],["StreamFragmentFork"],["port","output"]],["output_1_ready",[[19,2],[19,36]],[[19,22],[19,36]],["StreamFragmentFork"],["port","input"]],["output_1_payload",[[20,2],[20,38]],[[20,22],[20,38]],["StreamFragmentFork"],["port","output"]],["output_2_valid",[[21,2],[21,36]],[[21,22],[21,36]],["StreamFragmentFork"],["port","output"]],["output_2_ready",[[22,2],[22,36]],[[22,22],[22,36]],["StreamFragmentFork"],["port","input"]],["output_2_payload",[[23,2],[23,38]],[[23,22],[23,38]],["StreamFragmentFork"],["port","output"]],["clk",[[24,2],[24,25]],[[24,22],[24,25]],["StreamFragmentFork"],["port","input"]],["reset",[[25,2],[25,27]],[[25,22],[25,27]],["StreamFragmentFork"],["port","input"]],["linkEnable_0",[[27,2],[27,34]],[[27,22],[27,34]],["StreamFragmentFork"],["variable","reg"]],["linkEnable_1",[[28,2],[28,34]],[[28,22],[28,34]],["StreamFragmentFork"],["variable","reg"]],["linkEnable_2",[[29,2],[29,34]],[[29,22],[29,34]],["StreamFragmentFork"],["variable","reg"]],["stateMachine_state",[[30,2],[30,67]],[[30,49],[30,67]],["StreamFragmentFork"],["variable","reg"]],["input_fire",[[31,2],[31,32]],[[31,22],[31,32]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46",[[32,2],[32,49]],[[32,22],[32,49]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46_1",[[33,2],[33,51]],[[33,22],[33,51]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46_2",[[34,2],[34,51]],[[34,22],[34,51]],["StreamFragmentFork"],["variable","wire"]],["stateMachine_state_string",[[36,2],[36,38]],[[36,13],[36,38]],["StreamFragmentFork"],["variable","reg"]]]]]],null,null,null,[["StreamState_binary_sequential_type",[[5,0],[6,0]],[[5,8],[5,42]],["source.systemverilog"],["macro"]],["StreamState_binary_sequential_IDLE",[[6,0],[7,0]],[[6,8],[6,42]],["source.systemverilog"],["macro"]],["StreamState_binary_sequential_WAIT_1",[[7,0],[10,0]],[[7,8],[7,44]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Test.v",[[[[["test",[[5,0],[16,2]],[[5,7],[5,11]],[],["module"]],[[["in_valid",[[6,2],[6,30]],[[6,22],[6,30]],["test"],["port","input"]],["in_ready",[[7,2],[7,30]],[[7,22],[7,30]],["test"],["port","output"]],["in_payload_last",[[8,2],[8,37]],[[8,22],[8,37]],["test"],["port","input"]],["in_payload_fragment",[[9,2],[9,41]],[[9,22],[9,41]],["test"],["port","input"]],["out_valid",[[10,2],[10,31]],[[10,22],[10,31]],["test"],["port","output"]],["out_ready",[[11,2],[11,31]],[[11,22],[11,31]],["test"],["port","input"]],["out_payload_last",[[12,2],[12,38]],[[12,22],[12,38]],["test"],["port","output"]],["out_payload_fragment",[[13,2],[13,42]],[[13,22],[13,42]],["test"],["port","output"]],["clk",[[14,2],[14,25]],[[14,22],[14,25]],["test"],["port","input"]],["reset",[[15,2],[15,27]],[[15,22],[15,27]],["test"],["port","input"]],["_zz__zz_in_ready_1",[[18,2],[18,40]],[[18,22],[18,40]],["test"],["variable","wire"]],["_zz__zz_in_ready_1_1",[[19,2],[19,42]],[[19,22],[19,42]],["test"],["variable","wire"]],["_zz_out_payload_fragment_1",[[20,2],[20,48]],[[20,22],[20,48]],["test"],["variable","reg"]],["out_fire",[[21,2],[21,30]],[[21,22],[21,30]],["test"],["variable","wire"]],["_zz_in_ready",[[22,2],[22,34]],[[22,22],[22,34]],["test"],["variable","reg"]],["_zz_in_ready_1",[[23,2],[23,36]],[[23,22],[23,36]],["test"],["variable","reg"]],["_zz_in_ready_2",[[24,2],[24,36]],[[24,22],[24,36]],["test"],["variable","reg"]],["_zz_in_ready_3",[[25,2],[25,36]],[[25,22],[25,36]],["test"],["variable","wire"]],["_zz_out_payload_fragment",[[26,2],[26,46]],[[26,22],[26,46]],["test"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\test2.v",[[[[["test2",[[5,0],[14,2]],[[5,7],[5,12]],[],["module"]],[[["in_valid",[[6,2],[6,30]],[[6,22],[6,30]],["test2"],["port","input"]],["in_ready",[[7,2],[7,30]],[[7,22],[7,30]],["test2"],["port","output"]],["in_payload",[[8,2],[8,32]],[[8,22],[8,32]],["test2"],["port","input"]],["out_valid",[[9,2],[9,31]],[[9,22],[9,31]],["test2"],["port","output"]],["out_ready",[[10,2],[10,31]],[[10,22],[10,31]],["test2"],["port","input"]],["out_payload",[[11,2],[11,33]],[[11,22],[11,33]],["test2"],["port","output"]],["clk",[[12,2],[12,25]],[[12,22],[12,25]],["test2"],["port","input"]],["reset",[[13,2],[13,27]],[[13,22],[13,27]],["test2"],["port","input"]],["_zz__zz_in_ready_1",[[16,2],[16,40]],[[16,22],[16,40]],["test2"],["variable","wire"]],["_zz__zz_in_ready_1_1",[[17,2],[17,42]],[[17,22],[17,42]],["test2"],["variable","wire"]],["_zz_out_payload_1",[[18,2],[18,39]],[[18,22],[18,39]],["test2"],["variable","reg"]],["out_fire",[[19,2],[19,30]],[[19,22],[19,30]],["test2"],["variable","wire"]],["_zz_in_ready",[[20,2],[20,34]],[[20,22],[20,34]],["test2"],["variable","reg"]],["_zz_in_ready_1",[[21,2],[21,36]],[[21,22],[21,36]],["test2"],["variable","reg"]],["_zz_in_ready_2",[[22,2],[22,36]],[[22,22],[22,36]],["test2"],["variable","reg"]],["_zz_in_ready_3",[[23,2],[23,36]],[[23,22],[23,36]],["test2"],["variable","wire"]],["_zz_out_payload",[[24,2],[24,37]],[[24,22],[24,37]],["test2"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\testtakeRight.v",[[[[["testtakeRight",[[6,0],[9,2]],[[6,7],[6,20]],[],["module"]],[[["datain",[[7,2],[7,28]],[[7,22],[7,28]],["testtakeRight"],["port","input"]],["dataout",[[8,2],[8,29]],[[8,22],[8,29]],["testtakeRight"],["port","output"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Top_Module_Test.v",[[[[["Top_Module_Test",[[5,0],[66,2]],[[5,7],[5,22]],[],["module"]],[[["vme_clk",[[6,2],[6,29]],[[6,22],[6,29]],["Top_Module_Test"],["port","input"]],["gssl_clk",[[7,2],[7,30]],[[7,22],[7,30]],["Top_Module_Test"],["port","input"]],["reset",[[8,2],[8,27]],[[8,22],[8,27]],["Top_Module_Test"],["port","input"]],["vme_addr",[[9,2],[9,30]],[[9,22],[9,30]],["Top_Module_Test"],["port","input"]],["vme_am",[[10,2],[10,28]],[[10,22],[10,28]],["Top_Module_Test"],["port","input"]],["vme_as",[[11,2],[11,28]],[[11,22],[11,28]],["Top_Module_Test"],["port","input"]],["vme_ds0",[[12,2],[12,29]],[[12,22],[12,29]],["Top_Module_Test"],["port","input"]],["vme_ds1",[[13,2],[13,29]],[[13,22],[13,29]],["Top_Module_Test"],["port","input"]],["vme_write",[[14,2],[14,31]],[[14,22],[14,31]],["Top_Module_Test"],["port","input"]],["vme_lword",[[15,2],[15,31]],[[15,22],[15,31]],["Top_Module_Test"],["port","input"]],["vme_iack",[[16,2],[16,30]],[[16,22],[16,30]],["Top_Module_Test"],["port","input"]],["vme_dtack",[[17,2],[17,31]],[[17,22],[17,31]],["Top_Module_Test"],["port","output"]],["vme_beer",[[18,2],[18,30]],[[18,22],[18,30]],["Top_Module_Test"],["port","output"]],["vme_retry",[[19,2],[19,31]],[[19,22],[19,31]],["Top_Module_Test"],["port","output"]],["vme_irq",[[20,2],[20,29]],[[20,22],[20,29]],["Top_Module_Test"],["port","output"]],["vme_iackin",[[21,2],[21,32]],[[21,22],[21,32]],["Top_Module_Test"],["port","input"]],["vme_iackout",[[22,2],[22,33]],[[22,22],[22,33]],["Top_Module_Test"],["port","output"]],["data_read",[[23,2],[23,31]],[[23,22],[23,31]],["Top_Module_Test"],["port","input"]],["data_write",[[24,2],[24,32]],[[24,22],[24,32]],["Top_Module_Test"],["port","output"]],["data_writeEnable",[[25,2],[25,38]],[[25,22],[25,38]],["Top_Module_Test"],["port","output"]],["gap",[[26,2],[26,25]],[[26,22],[26,25]],["Top_Module_Test"],["port","input"]],["sw",[[27,2],[27,24]],[[27,22],[27,24]],["Top_Module_Test"],["port","input"]],["gap4",[[28,2],[28,26]],[[28,22],[28,26]],["Top_Module_Test"],["port","input"]],["datadir",[[29,2],[29,29]],[[29,22],[29,29]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_A_LOS",[[30,2],[30,40]],[[30,22],[30,40]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_B_LOS",[[31,2],[31,40]],[[31,22],[31,40]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_C_LOS",[[32,2],[32,40]],[[32,22],[32,40]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_A_TXFAULT",[[33,2],[33,44]],[[33,22],[33,44]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_B_TXFAULT",[[34,2],[34,44]],[[34,22],[34,44]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_C_TXFAULT",[[35,2],[35,44]],[[35,22],[35,44]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_REFCLK_ABCD",[[36,2],[36,46]],[[36,22],[36,46]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_INSEL_A",[[37,2],[37,42]],[[37,22],[37,42]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_INSEL_B",[[38,2],[38,42]],[[38,22],[38,42]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_INSEL_C",[[39,2],[39,42]],[[39,22],[39,42]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_TXOPA",[[40,2],[40,40]],[[40,22],[40,40]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_TXOPB",[[41,2],[41,40]],[[41,22],[41,40]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_TXOPC",[[42,2],[42,40]],[[42,22],[42,40]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_SPDSEL_ABCD",[[43,2],[43,46]],[[43,22],[43,46]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_LPEN_ABCD",[[44,2],[44,44]],[[44,22],[44,44]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_TRSTZ_N_ABCD",[[45,2],[45,47]],[[45,22],[45,47]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_MODE_A",[[46,2],[46,41]],[[46,22],[46,41]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_MODE_B",[[47,2],[47,41]],[[47,22],[47,41]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_MODE_C",[[48,2],[48,41]],[[48,22],[48,41]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_RXCLK_A",[[49,2],[49,42]],[[49,22],[49,42]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_RXST0_A",[[50,2],[50,42]],[[50,22],[50,42]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_RXD_A",[[51,2],[51,40]],[[51,22],[51,40]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_TXCT0_A",[[52,2],[52,42]],[[52,22],[52,42]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_TXD_A",[[53,2],[53,40]],[[53,22],[53,40]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_RXCLK_B",[[54,2],[54,42]],[[54,22],[54,42]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_RXST0_B",[[55,2],[55,42]],[[55,22],[55,42]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_RXD_B",[[56,2],[56,40]],[[56,22],[56,40]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_TXCT0_B",[[57,2],[57,42]],[[57,22],[57,42]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_TXD_B",[[58,2],[58,40]],[[58,22],[58,40]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_RXCLK_C",[[59,2],[59,42]],[[59,22],[59,42]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_RXST0_C",[[60,2],[60,42]],[[60,22],[60,42]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_RXD_C",[[61,2],[61,40]],[[61,22],[61,40]],["Top_Module_Test"],["port","input"]],["cyp1401_GSSL_TXCT0_C",[[62,2],[62,42]],[[62,22],[62,42]],["Top_Module_Test"],["port","output"]],["cyp1401_GSSL_TXD_C",[[63,2],[63,40]],[[63,22],[63,40]],["Top_Module_Test"],["port","output"]],["rx_led",[[64,2],[64,28]],[[64,22],[64,28]],["Top_Module_Test"],["port","output"]],["led",[[65,2],[65,25]],[[65,22],[65,25]],["Top_Module_Test"],["port","output"]],["vme_area_vme_module_vme_dtack",[[68,2],[68,51]],[[68,22],[68,51]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_beer",[[69,2],[69,50]],[[69,22],[69,50]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_retry",[[70,2],[70,51]],[[70,22],[70,51]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_irq",[[71,2],[71,49]],[[71,22],[71,49]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_iackout",[[72,2],[72,53]],[[72,22],[72,53]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_data_write",[[73,2],[73,52]],[[73,22],[73,52]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_data_writeEnable",[[74,2],[74,58]],[[74,22],[74,58]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_datadir",[[75,2],[75,49]],[[75,22],[75,49]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_data_0",[[76,2],[76,52]],[[76,22],[76,52]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_data_1",[[77,2],[77,52]],[[77,22],[77,52]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_data_2",[[78,2],[78,52]],[[78,22],[78,52]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_data_3",[[79,2],[79,52]],[[79,22],[79,52]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_data_4",[[80,2],[80,52]],[[80,22],[80,52]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module_vme_data_5",[[81,2],[81,52]],[[81,22],[81,52]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_REFCLK_ABCD",[[82,2],[82,68]],[[82,22],[82,68]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_INSEL_A",[[83,2],[83,64]],[[83,22],[83,64]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_INSEL_B",[[84,2],[84,64]],[[84,22],[84,64]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_INSEL_C",[[85,2],[85,64]],[[85,22],[85,64]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXOPA",[[86,2],[86,62]],[[86,22],[86,62]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXOPB",[[87,2],[87,62]],[[87,22],[87,62]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXOPC",[[88,2],[88,62]],[[88,22],[88,62]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_SPDSEL_ABCD",[[89,2],[89,68]],[[89,22],[89,68]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_LPEN_ABCD",[[90,2],[90,66]],[[90,22],[90,66]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TRSTZ_N_ABCD",[[91,2],[91,69]],[[91,22],[91,69]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXCT0_A",[[92,2],[92,64]],[[92,22],[92,64]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXCT0_B",[[93,2],[93,64]],[[93,22],[93,64]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXCT0_C",[[94,2],[94,64]],[[94,22],[94,64]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXD_A",[[95,2],[95,62]],[[95,22],[95,62]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXD_B",[[96,2],[96,62]],[[96,22],[96,62]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXD_C",[[97,2],[97,62]],[[97,22],[97,62]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_MODE_A",[[98,2],[98,63]],[[98,22],[98,63]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_MODE_B",[[99,2],[99,63]],[[99,22],[99,63]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_MODE_C",[[100,2],[100,63]],[[100,22],[100,63]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_0",[[101,2],[101,57]],[[101,22],[101,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_1",[[102,2],[102,57]],[[102,22],[102,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_2",[[103,2],[103,57]],[[103,22],[103,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_3",[[104,2],[104,57]],[[104,22],[104,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_4",[[105,2],[105,57]],[[105,22],[105,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_5",[[106,2],[106,57]],[[106,22],[106,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_6",[[107,2],[107,57]],[[107,22],[107,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_7",[[108,2],[108,57]],[[108,22],[108,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_8",[[109,2],[109,57]],[[109,22],[109,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_9",[[110,2],[110,57]],[[110,22],[110,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_10",[[111,2],[111,58]],[[111,22],[111,58]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_11",[[112,2],[112,58]],[[112,22],[112,58]],["Top_Module_Test"],["variable","wire"]],["gssl_area_gssl_module_rx_led",[[113,2],[113,50]],[[113,22],[113,50]],["Top_Module_Test"],["variable","wire"]],["_zz_gssl_area_counter_valueNext",[[114,2],[114,53]],[[114,22],[114,53]],["Top_Module_Test"],["variable","wire"]],["_zz_gssl_area_counter_valueNext_1",[[115,2],[115,55]],[[115,22],[115,55]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_data_0",[[116,27],[116,66]],[[116,47],[116,66]],["Top_Module_Test"],["variable","reg"]],["vme_area_vme_data_1",[[117,27],[117,66]],[[117,47],[117,66]],["Top_Module_Test"],["variable","reg"]],["vme_area_vme_data_2",[[118,27],[118,66]],[[118,47],[118,66]],["Top_Module_Test"],["variable","reg"]],["vme_area_vme_data_3",[[119,27],[119,66]],[[119,47],[119,66]],["Top_Module_Test"],["variable","reg"]],["vme_area_vme_data_4",[[120,27],[120,66]],[[120,47],[120,66]],["Top_Module_Test"],["variable","reg"]],["vme_area_vme_data_5",[[121,27],[121,66]],[[121,47],[121,66]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_0",[[122,27],[122,69]],[[122,47],[122,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_1",[[123,27],[123,69]],[[123,47],[123,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_2",[[124,27],[124,69]],[[124,47],[124,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_3",[[125,27],[125,69]],[[125,47],[125,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_4",[[126,27],[126,69]],[[126,47],[126,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_5",[[127,27],[127,69]],[[127,47],[127,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_6",[[128,27],[128,69]],[[128,47],[128,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_7",[[129,27],[129,69]],[[129,47],[129,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_8",[[130,27],[130,69]],[[130,47],[130,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_9",[[131,27],[131,69]],[[131,47],[131,69]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_10",[[132,27],[132,70]],[[132,47],[132,70]],["Top_Module_Test"],["variable","reg"]],["vme_area_sensor_data_11",[[133,27],[133,70]],[[133,47],[133,70]],["Top_Module_Test"],["variable","reg"]],["gssl_area_ledtemp",[[134,2],[134,39]],[[134,22],[134,39]],["Top_Module_Test"],["variable","reg"]],["gssl_area_counter_willIncrement",[[135,2],[135,53]],[[135,22],[135,53]],["Top_Module_Test"],["variable","wire"]],["gssl_area_counter_willClear",[[136,2],[136,49]],[[136,22],[136,49]],["Top_Module_Test"],["variable","reg"]],["gssl_area_counter_valueNext",[[137,2],[137,49]],[[137,22],[137,49]],["Top_Module_Test"],["variable","reg"]],["gssl_area_counter_value",[[138,2],[138,45]],[[138,22],[138,45]],["Top_Module_Test"],["variable","reg"]],["gssl_area_counter_willOverflowIfInc",[[139,2],[139,57]],[[139,22],[139,57]],["Top_Module_Test"],["variable","wire"]],["gssl_area_counter_willOverflow",[[140,2],[140,52]],[[140,22],[140,52]],["Top_Module_Test"],["variable","wire"]],["vme_area_vme_module",[[144,2],[186,3]],[[144,10],[144,29]],["Top_Module_Test"],["instance","VME_TOP"]],["gssl_area_gssl_module",[[187,2],[243,3]],[[187,14],[187,35]],["Top_Module_Test"],["instance","GSSL_MODULE"]]]]],[["GSSL_MODULE",[[330,0],[386,2]],[[330,7],[330,18]],[],["module"]],[[["clk",[[331,2],[331,25]],[[331,22],[331,25]],["GSSL_MODULE"],["port","input"]],["reset",[[332,2],[332,27]],[[332,22],[332,27]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_A_LOS",[[333,2],[333,40]],[[333,22],[333,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_B_LOS",[[334,2],[334,40]],[[334,22],[334,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_C_LOS",[[335,2],[335,40]],[[335,22],[335,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_A_TXFAULT",[[336,2],[336,44]],[[336,22],[336,44]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_B_TXFAULT",[[337,2],[337,44]],[[337,22],[337,44]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_C_TXFAULT",[[338,2],[338,44]],[[338,22],[338,44]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_REFCLK_ABCD",[[339,2],[339,46]],[[339,22],[339,46]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_INSEL_A",[[340,2],[340,42]],[[340,22],[340,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_INSEL_B",[[341,2],[341,42]],[[341,22],[341,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_INSEL_C",[[342,2],[342,42]],[[342,22],[342,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXOPA",[[343,2],[343,40]],[[343,22],[343,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXOPB",[[344,2],[344,40]],[[344,22],[344,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXOPC",[[345,2],[345,40]],[[345,22],[345,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_SPDSEL_ABCD",[[346,2],[346,46]],[[346,22],[346,46]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_LPEN_ABCD",[[347,2],[347,44]],[[347,22],[347,44]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TRSTZ_N_ABCD",[[348,2],[348,47]],[[348,22],[348,47]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_MODE_A",[[349,2],[349,41]],[[349,22],[349,41]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_MODE_B",[[350,2],[350,41]],[[350,22],[350,41]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_MODE_C",[[351,2],[351,41]],[[351,22],[351,41]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_RXCLK_A",[[352,2],[352,42]],[[352,22],[352,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXST0_A",[[353,2],[353,42]],[[353,22],[353,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXD_A",[[354,2],[354,40]],[[354,22],[354,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_TXCT0_A",[[355,2],[355,42]],[[355,22],[355,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXD_A",[[356,2],[356,40]],[[356,22],[356,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_RXCLK_B",[[357,2],[357,42]],[[357,22],[357,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXST0_B",[[358,2],[358,42]],[[358,22],[358,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXD_B",[[359,2],[359,40]],[[359,22],[359,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_TXCT0_B",[[360,2],[360,42]],[[360,22],[360,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXD_B",[[361,2],[361,40]],[[361,22],[361,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_RXCLK_C",[[362,2],[362,42]],[[362,22],[362,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXST0_C",[[363,2],[363,42]],[[363,22],[363,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXD_C",[[364,2],[364,40]],[[364,22],[364,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_TXCT0_C",[[365,2],[365,42]],[[365,22],[365,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXD_C",[[366,2],[366,40]],[[366,22],[366,40]],["GSSL_MODULE"],["port","output"]],["vme_data_0",[[367,2],[367,32]],[[367,22],[367,32]],["GSSL_MODULE"],["port","input"]],["vme_data_1",[[368,2],[368,32]],[[368,22],[368,32]],["GSSL_MODULE"],["port","input"]],["vme_data_2",[[369,2],[369,32]],[[369,22],[369,32]],["GSSL_MODULE"],["port","input"]],["vme_data_3",[[370,2],[370,32]],[[370,22],[370,32]],["GSSL_MODULE"],["port","input"]],["vme_data_4",[[371,2],[371,32]],[[371,22],[371,32]],["GSSL_MODULE"],["port","input"]],["vme_data_5",[[372,2],[372,32]],[[372,22],[372,32]],["GSSL_MODULE"],["port","input"]],["sensor_data_0",[[373,2],[373,35]],[[373,22],[373,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_1",[[374,2],[374,35]],[[374,22],[374,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_2",[[375,2],[375,35]],[[375,22],[375,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_3",[[376,2],[376,35]],[[376,22],[376,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_4",[[377,2],[377,35]],[[377,22],[377,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_5",[[378,2],[378,35]],[[378,22],[378,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_6",[[379,2],[379,35]],[[379,22],[379,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_7",[[380,2],[380,35]],[[380,22],[380,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_8",[[381,2],[381,35]],[[381,22],[381,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_9",[[382,2],[382,35]],[[382,22],[382,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_10",[[383,2],[383,36]],[[383,22],[383,36]],["GSSL_MODULE"],["port","output"]],["sensor_data_11",[[384,2],[384,36]],[[384,22],[384,36]],["GSSL_MODULE"],["port","output"]],["rx_led",[[385,2],[385,28]],[[385,22],[385,28]],["GSSL_MODULE"],["port","output"]],["gssl_txarea_timer_A_io_clear",[[388,2],[388,50]],[[388,22],[388,50]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_timer_B_io_clear",[[389,2],[389,50]],[[389,22],[389,50]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_tx_c_reads_dataOut",[[390,2],[390,57]],[[390,22],[390,57]],["GSSL_MODULE"],["variable","wire"]],["_zz_gssl_txarea_roms_port0",[[391,2],[391,48]],[[391,22],[391,48]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_cyp1401_init_GSSL_INSEL_A",[[392,2],[392,59]],[[392,22],[392,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_INSEL_B",[[393,2],[393,59]],[[393,22],[393,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_INSEL_C",[[394,2],[394,59]],[[394,22],[394,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TXOPA",[[395,2],[395,57]],[[395,22],[395,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TXOPB",[[396,2],[396,57]],[[396,22],[396,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TXOPC",[[397,2],[397,57]],[[397,22],[397,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_SPDSEL_ABCD",[[398,2],[398,63]],[[398,22],[398,63]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_LPEN_ABCD",[[399,2],[399,61]],[[399,22],[399,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TRSTZ_N_ABCD",[[400,2],[400,64]],[[400,22],[400,64]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_MODE_A",[[401,2],[401,58]],[[401,22],[401,58]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_MODE_B",[[402,2],[402,58]],[[402,22],[402,58]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_MODE_C",[[403,2],[403,58]],[[403,22],[403,58]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_A_io_full",[[404,2],[404,49]],[[404,22],[404,49]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_A_io_value",[[405,2],[405,50]],[[405,22],[405,50]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_GSSL_TXCT0",[[406,2],[406,54]],[[406,22],[406,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_GSSL_TXD",[[407,2],[407,52]],[[407,22],[407,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_reads_addr",[[408,2],[408,54]],[[408,22],[408,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_reads_en",[[409,2],[409,52]],[[409,22],[409,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_B_io_full",[[410,2],[410,49]],[[410,22],[410,49]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_B_io_value",[[411,2],[411,50]],[[411,22],[411,50]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_GSSL_TXCT0",[[412,2],[412,54]],[[412,22],[412,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_GSSL_TXD",[[413,2],[413,52]],[[413,22],[413,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_reads_addr",[[414,2],[414,54]],[[414,22],[414,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_reads_en",[[415,2],[415,52]],[[415,22],[415,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_GSSL_TXCT0",[[416,2],[416,54]],[[416,22],[416,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_GSSL_TXD",[[417,2],[417,52]],[[417,22],[417,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_reads_addr",[[418,2],[418,54]],[[418,22],[418,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_reads_en",[[419,2],[419,52]],[[419,22],[419,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_addr",[[420,2],[420,59]],[[420,22],[420,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_en",[[421,2],[421,57]],[[421,22],[421,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_dataIn",[[422,2],[422,61]],[[422,22],[422,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_we",[[423,2],[423,57]],[[423,22],[423,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_frame_done",[[424,2],[424,61]],[[424,22],[424,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_ttc_trigger",[[425,2],[425,62]],[[425,22],[425,62]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_error",[[426,2],[426,56]],[[426,22],[426,56]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_frame_head_data",[[427,2],[427,66]],[[427,22],[427,66]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_led",[[428,2],[428,54]],[[428,22],[428,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_addr",[[429,2],[429,59]],[[429,22],[429,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_en",[[430,2],[430,57]],[[430,22],[430,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_dataIn",[[431,2],[431,61]],[[431,22],[431,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_we",[[432,2],[432,57]],[[432,22],[432,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_frame_done",[[433,2],[433,61]],[[433,22],[433,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger",[[434,2],[434,62]],[[434,22],[434,62]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_error",[[435,2],[435,56]],[[435,22],[435,56]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_frame_head_data",[[436,2],[436,66]],[[436,22],[436,66]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_led",[[437,2],[437,54]],[[437,22],[437,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_sensor_regs_0",[[438,27],[438,77]],[[438,47],[438,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_1",[[439,27],[439,77]],[[439,47],[439,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_2",[[440,27],[440,77]],[[440,47],[440,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_3",[[441,27],[441,77]],[[441,47],[441,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_4",[[442,27],[442,77]],[[442,47],[442,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_5",[[443,27],[443,77]],[[443,47],[443,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_6",[[444,27],[444,77]],[[444,47],[444,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_7",[[445,27],[445,77]],[[445,47],[445,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_8",[[446,27],[446,77]],[[446,47],[446,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_9",[[447,27],[447,77]],[[447,47],[447,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_10",[[448,27],[448,78]],[[448,47],[448,78]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_11",[[449,27],[449,78]],[[449,47],[449,78]],["GSSL_MODULE"],["variable","reg"]],["when_GSSL_MODULE_l42",[[450,2],[450,42]],[[450,22],[450,42]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_tx_temp",[[451,2],[451,41]],[[451,22],[451,41]],["GSSL_MODULE"],["variable","reg"]],["when_GSSL_MODULE_l60",[[452,2],[452,42]],[[452,22],[452,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l62",[[453,2],[453,42]],[[453,22],[453,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l64",[[454,2],[454,42]],[[454,22],[454,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l66",[[455,2],[455,42]],[[455,22],[455,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l68",[[456,2],[456,42]],[[456,22],[456,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l70",[[457,2],[457,42]],[[457,22],[457,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l72",[[458,2],[458,42]],[[458,22],[458,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l74",[[459,2],[459,42]],[[459,22],[459,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l76",[[460,2],[460,42]],[[460,22],[460,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l78",[[461,2],[461,42]],[[461,22],[461,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l80",[[462,2],[462,42]],[[462,22],[462,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l82",[[463,2],[463,42]],[[463,22],[463,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l84",[[464,2],[464,42]],[[464,22],[464,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l86",[[465,2],[465,42]],[[465,22],[465,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l88",[[466,2],[466,42]],[[466,22],[466,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l90",[[467,2],[467,42]],[[467,22],[467,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l92",[[468,2],[468,42]],[[468,22],[468,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l94",[[469,2],[469,42]],[[469,22],[469,42]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_rx_done_b",[[470,27],[470,68]],[[470,47],[470,68]],["GSSL_MODULE"],["variable","reg"]],["when_GSSL_MODULE_l104",[[471,2],[471,43]],[[471,22],[471,43]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_rx_b_ttctriger",[[472,27],[472,73]],[[472,47],[472,73]],["GSSL_MODULE"],["variable","reg"]],["_zz_reads_dataOut",[[473,2],[473,39]],[[473,22],[473,39]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l157",[[474,2],[474,43]],[[474,22],[474,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l160",[[475,2],[475,43]],[[475,22],[475,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l163",[[476,2],[476,43]],[[476,22],[476,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l166",[[477,2],[477,43]],[[477,22],[477,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l169",[[478,2],[478,43]],[[478,22],[478,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l172",[[479,2],[479,43]],[[479,22],[479,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l175",[[480,2],[480,43]],[[480,22],[480,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l178",[[481,2],[481,43]],[[481,22],[481,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l181",[[482,2],[482,43]],[[482,22],[482,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l184",[[483,2],[483,43]],[[483,22],[483,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l187",[[484,2],[484,43]],[[484,22],[484,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l190",[[485,2],[485,43]],[[485,22],[485,43]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_done_b_delay1",[[486,2],[486,52]],[[486,22],[486,52]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_done_b_delay2",[[487,2],[487,52]],[[487,22],[487,52]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_module_b_rx_frame_done_delay_1",[[488,2],[488,69]],[[488,22],[488,69]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_module_b_rx_frame_done_delay_1_1",[[489,2],[489,71]],[[489,22],[489,71]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_module_b_rx_frame_done_delay_2",[[490,2],[490,69]],[[490,22],[490,69]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_b_ttctriger_delay1",[[491,2],[491,57]],[[491,22],[491,57]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_b_ttctriger_delay2",[[492,2],[492,57]],[[492,22],[492,57]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger_delay_1",[[493,2],[493,70]],[[493,22],[493,70]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger_delay_1_1",[[494,2],[494,72]],[[494,22],[494,72]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger_delay_2",[[495,2],[495,70]],[[495,22],[495,70]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_roms",[[496,2],[496,37]],[[496,13],[496,29]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_cyp1401_init",[[507,2],[522,3]],[[507,15],[507,39]],["GSSL_MODULE"],["instance","CYP1401_Init"]],["gssl_txarea_timer_A",[[523,2],[531,3]],[[523,8],[523,27]],["GSSL_MODULE"],["instance","Timer"]],["gssl_txarea_gssl_tx_a",[[532,2],[544,3]],[[532,17],[532,38]],["GSSL_MODULE"],["instance","GSSL_TX_MOUDLE"]],["gssl_txarea_timer_B",[[545,2],[553,3]],[[545,8],[545,27]],["GSSL_MODULE"],["instance","Timer"]],["gssl_txarea_gssl_tx_b",[[554,2],[566,3]],[[554,17],[554,38]],["GSSL_MODULE"],["instance","GSSL_TX_MOUDLE"]],["gssl_txarea_gssl_tx_c",[[567,2],[579,3]],[[567,17],[567,38]],["GSSL_MODULE"],["instance","GSSL_TX_MOUDLE"]],["gssl_rxarea_b_rx_module_b",[[580,2],[594,3]],[[580,17],[580,42]],["GSSL_MODULE"],["instance","GSSL_RX_MOUDLE"]],["gssl_rxarea_c_rx_module_C",[[595,2],[609,3]],[[595,17],[595,42]],["GSSL_MODULE"],["instance","GSSL_RX_MOUDLE"]]]]],[["VME_TOP",[[847,0],[889,2]],[[847,7],[847,14]],[],["module"]],[[["clk",[[848,2],[848,25]],[[848,22],[848,25]],["VME_TOP"],["port","input"]],["reset",[[849,2],[849,27]],[[849,22],[849,27]],["VME_TOP"],["port","input"]],["vme_addr",[[850,2],[850,30]],[[850,22],[850,30]],["VME_TOP"],["port","input"]],["vme_am",[[851,2],[851,28]],[[851,22],[851,28]],["VME_TOP"],["port","input"]],["vme_as",[[852,2],[852,28]],[[852,22],[852,28]],["VME_TOP"],["port","input"]],["vme_ds0",[[853,2],[853,29]],[[853,22],[853,29]],["VME_TOP"],["port","input"]],["vme_ds1",[[854,2],[854,29]],[[854,22],[854,29]],["VME_TOP"],["port","input"]],["vme_write",[[855,2],[855,31]],[[855,22],[855,31]],["VME_TOP"],["port","input"]],["vme_lword",[[856,2],[856,31]],[[856,22],[856,31]],["VME_TOP"],["port","input"]],["vme_iack",[[857,2],[857,30]],[[857,22],[857,30]],["VME_TOP"],["port","input"]],["vme_dtack",[[858,2],[858,31]],[[858,22],[858,31]],["VME_TOP"],["port","output"]],["vme_beer",[[859,2],[859,30]],[[859,22],[859,30]],["VME_TOP"],["port","output"]],["vme_retry",[[860,2],[860,31]],[[860,22],[860,31]],["VME_TOP"],["port","output"]],["vme_irq",[[861,2],[861,29]],[[861,22],[861,29]],["VME_TOP"],["port","output"]],["vme_iackin",[[862,2],[862,32]],[[862,22],[862,32]],["VME_TOP"],["port","input"]],["vme_iackout",[[863,2],[863,33]],[[863,22],[863,33]],["VME_TOP"],["port","output"]],["data_read",[[864,2],[864,31]],[[864,22],[864,31]],["VME_TOP"],["port","input"]],["data_write",[[865,2],[865,32]],[[865,22],[865,32]],["VME_TOP"],["port","output"]],["data_writeEnable",[[866,2],[866,38]],[[866,22],[866,38]],["VME_TOP"],["port","output"]],["gap",[[867,2],[867,25]],[[867,22],[867,25]],["VME_TOP"],["port","input"]],["sw",[[868,2],[868,24]],[[868,22],[868,24]],["VME_TOP"],["port","input"]],["gap4",[[869,2],[869,26]],[[869,22],[869,26]],["VME_TOP"],["port","input"]],["datadir",[[870,2],[870,29]],[[870,22],[870,29]],["VME_TOP"],["port","output"]],["vme_data_0",[[871,2],[871,32]],[[871,22],[871,32]],["VME_TOP"],["port","output"]],["vme_data_1",[[872,2],[872,32]],[[872,22],[872,32]],["VME_TOP"],["port","output"]],["vme_data_2",[[873,2],[873,32]],[[873,22],[873,32]],["VME_TOP"],["port","output"]],["vme_data_3",[[874,2],[874,32]],[[874,22],[874,32]],["VME_TOP"],["port","output"]],["vme_data_4",[[875,2],[875,32]],[[875,22],[875,32]],["VME_TOP"],["port","output"]],["vme_data_5",[[876,2],[876,32]],[[876,22],[876,32]],["VME_TOP"],["port","output"]],["sensor_data_0",[[877,2],[877,35]],[[877,22],[877,35]],["VME_TOP"],["port","input"]],["sensor_data_1",[[878,2],[878,35]],[[878,22],[878,35]],["VME_TOP"],["port","input"]],["sensor_data_2",[[879,2],[879,35]],[[879,22],[879,35]],["VME_TOP"],["port","input"]],["sensor_data_3",[[880,2],[880,35]],[[880,22],[880,35]],["VME_TOP"],["port","input"]],["sensor_data_4",[[881,2],[881,35]],[[881,22],[881,35]],["VME_TOP"],["port","input"]],["sensor_data_5",[[882,2],[882,35]],[[882,22],[882,35]],["VME_TOP"],["port","input"]],["sensor_data_6",[[883,2],[883,35]],[[883,22],[883,35]],["VME_TOP"],["port","input"]],["sensor_data_7",[[884,2],[884,35]],[[884,22],[884,35]],["VME_TOP"],["port","input"]],["sensor_data_8",[[885,2],[885,35]],[[885,22],[885,35]],["VME_TOP"],["port","input"]],["sensor_data_9",[[886,2],[886,35]],[[886,22],[886,35]],["VME_TOP"],["port","input"]],["sensor_data_10",[[887,2],[887,36]],[[887,22],[887,36]],["VME_TOP"],["port","input"]],["sensor_data_11",[[888,2],[888,36]],[[888,22],[888,36]],["VME_TOP"],["port","input"]],["vme_area_vme_decode_vme_dtack",[[891,2],[891,51]],[[891,22],[891,51]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_beer",[[892,2],[892,50]],[[892,22],[892,50]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_retry",[[893,2],[893,51]],[[893,22],[893,51]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_irq",[[894,2],[894,49]],[[894,22],[894,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_iackout",[[895,2],[895,53]],[[895,22],[895,53]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_lwr",[[896,2],[896,45]],[[896,22],[896,45]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_lrd",[[897,2],[897,45]],[[897,22],[897,45]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_laddr",[[898,2],[898,47]],[[898,22],[898,47]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_datadir",[[899,2],[899,49]],[[899,22],[899,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_data_write",[[900,2],[900,49]],[[900,22],[900,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_data_writeEnable",[[901,2],[901,55]],[[901,22],[901,55]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PADDR",[[902,2],[902,48]],[[902,22],[902,48]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PSEL",[[903,2],[903,47]],[[903,22],[903,47]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PENABLE",[[904,2],[904,50]],[[904,22],[904,50]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PWRITE",[[905,2],[905,49]],[[905,22],[905,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PWDATA",[[906,2],[906,49]],[[906,22],[906,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PREADY",[[907,2],[907,49]],[[907,22],[907,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PRDATA",[[908,2],[908,49]],[[908,22],[908,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PSLVERROR",[[909,2],[909,52]],[[909,22],[909,52]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_0",[[910,2],[910,49]],[[910,22],[910,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_1",[[911,2],[911,49]],[[911,22],[911,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_2",[[912,2],[912,49]],[[912,22],[912,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_3",[[913,2],[913,49]],[[913,22],[913,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_4",[[914,2],[914,49]],[[914,22],[914,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_5",[[915,2],[915,49]],[[915,22],[915,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode",[[917,2],[941,3]],[[917,6],[917,25]],["VME_TOP"],["instance","Vme"]],["vme_area_vme_apb",[[942,2],[957,3]],[[942,10],[942,26]],["VME_TOP"],["instance","VME_APB"]],["vme_area_vme_reg",[[958,2],[987,3]],[[958,10],[958,26]],["VME_TOP"],["instance","VME_REG"]]]]],[["GSSL_RX_MOUDLE",[[1007,0],[1021,2]],[[1007,7],[1007,21]],[],["module"]],[[["GSSL_RXCLK",[[1008,2],[1008,32]],[[1008,22],[1008,32]],["GSSL_RX_MOUDLE"],["port","input"]],["rst_in",[[1009,2],[1009,28]],[[1009,22],[1009,28]],["GSSL_RX_MOUDLE"],["port","input"]],["GSSL_RXST0",[[1010,2],[1010,32]],[[1010,22],[1010,32]],["GSSL_RX_MOUDLE"],["port","input"]],["GSSL_RXD",[[1011,2],[1011,30]],[[1011,22],[1011,30]],["GSSL_RX_MOUDLE"],["port","input"]],["writes_addr",[[1012,2],[1012,33]],[[1012,22],[1012,33]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_dataIn",[[1013,2],[1013,35]],[[1013,22],[1013,35]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_en",[[1014,2],[1014,31]],[[1014,22],[1014,31]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_we",[[1015,2],[1015,31]],[[1015,22],[1015,31]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_frame_done",[[1016,2],[1016,35]],[[1016,22],[1016,35]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_ttc_trigger",[[1017,2],[1017,36]],[[1017,22],[1017,36]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_error",[[1018,2],[1018,30]],[[1018,22],[1018,30]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_frame_head_data",[[1019,2],[1019,40]],[[1019,22],[1019,40]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_led",[[1020,2],[1020,28]],[[1020,22],[1020,28]],["GSSL_RX_MOUDLE"],["port","output"]],["gssl_area_gsslrxreceiver_rx_dpram_data",[[1023,2],[1023,60]],[[1023,22],[1023,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_dpram_waddress",[[1024,2],[1024,64]],[[1024,22],[1024,64]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_dpram_wr",[[1025,2],[1025,58]],[[1025,22],[1025,58]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_head_data",[[1026,2],[1026,65]],[[1026,22],[1026,65]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_atc_status_data",[[1027,2],[1027,65]],[[1027,22],[1027,65]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_ttc_trigger",[[1028,2],[1028,61]],[[1028,22],[1028,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_atc_trigger",[[1029,2],[1029,61]],[[1029,22],[1029,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_busy",[[1030,2],[1030,60]],[[1030,22],[1030,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_done",[[1031,2],[1031,60]],[[1031,22],[1031,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_len_err",[[1032,2],[1032,63]],[[1032,22],[1032,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_chs_err",[[1033,2],[1033,63]],[[1033,22],[1033,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_scd_err",[[1034,2],[1034,63]],[[1034,22],[1034,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_state_debug",[[1035,2],[1035,61]],[[1035,22],[1035,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gssl_rx_led_rx_led",[[1036,2],[1036,50]],[[1036,22],[1036,50]],["GSSL_RX_MOUDLE"],["variable","wire"]],["_zz_writes_addr",[[1037,2],[1037,37]],[[1037,22],[1037,37]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_RXST0_out",[[1038,2],[1038,41]],[[1038,22],[1038,41]],["GSSL_RX_MOUDLE"],["variable","reg"]],["gssl_area_RXD_out",[[1039,2],[1039,39]],[[1039,22],[1039,39]],["GSSL_RX_MOUDLE"],["variable","reg"]],["gssl_area_gsslrxreceiver",[[1042,2],[1061,3]],[[1042,19],[1042,43]],["GSSL_RX_MOUDLE"],["instance","GSSL_RX_Receiver"]],["gssl_area_gssl_rx_led",[[1062,2],[1067,3]],[[1062,14],[1062,35]],["GSSL_RX_MOUDLE"],["instance","GSSL_RX_LED"]]]]],[["GSSL_TX_MOUDLE",[[1091,0],[1103,2]],[[1091,7],[1091,21]],[],["module"]],[[["GSSL_REFCLK",[[1092,2],[1092,33]],[[1092,22],[1092,33]],["GSSL_TX_MOUDLE"],["port","input"]],["rst_in",[[1093,2],[1093,28]],[[1093,22],[1093,28]],["GSSL_TX_MOUDLE"],["port","input"]],["tx_ttc_trigger",[[1094,2],[1094,36]],[[1094,22],[1094,36]],["GSSL_TX_MOUDLE"],["port","input"]],["tx_atc_trigger",[[1095,2],[1095,36]],[[1095,22],[1095,36]],["GSSL_TX_MOUDLE"],["port","input"]],["tx_data_trigger",[[1096,2],[1096,37]],[[1096,22],[1096,37]],["GSSL_TX_MOUDLE"],["port","input"]],["GSSL_TXCT0",[[1097,2],[1097,32]],[[1097,22],[1097,32]],["GSSL_TX_MOUDLE"],["port","reg"]],["GSSL_TXD",[[1098,2],[1098,30]],[[1098,22],[1098,30]],["GSSL_TX_MOUDLE"],["port","output"]],["tx_frame_head_data",[[1099,2],[1099,40]],[[1099,22],[1099,40]],["GSSL_TX_MOUDLE"],["port","input"]],["reads_addr",[[1100,2],[1100,32]],[[1100,22],[1100,32]],["GSSL_TX_MOUDLE"],["port","output"]],["reads_dataOut",[[1101,2],[1101,35]],[[1101,22],[1101,35]],["GSSL_TX_MOUDLE"],["port","input"]],["reads_en",[[1102,2],[1102,30]],[[1102,22],[1102,30]],["GSSL_TX_MOUDLE"],["port","output"]],["gssl_area_gssltxtransmitter_tx_dpram_raddress",[[1105,2],[1105,67]],[[1105,22],[1105,67]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_encode_k",[[1106,2],[1106,58]],[[1106,22],[1106,58]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_encode_data",[[1107,2],[1107,61]],[[1107,22],[1107,61]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_frame_busy",[[1108,2],[1108,63]],[[1108,22],[1108,63]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_frame_done",[[1109,2],[1109,63]],[[1109,22],[1109,63]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_dpram_rd",[[1110,2],[1110,61]],[[1110,22],[1110,61]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_state_debug",[[1111,2],[1111,64]],[[1111,22],[1111,64]],["GSSL_TX_MOUDLE"],["variable","wire"]],["_zz_reads_addr",[[1112,2],[1112,36]],[[1112,22],[1112,36]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter",[[1115,2],[1132,3]],[[1115,22],[1115,49]],["GSSL_TX_MOUDLE"],["instance","GSSL_TX_Transmitter"]]]]],[["Timer",[[1144,0],[1152,2]],[[1144,7],[1144,12]],[],["module"]],[[["io_tick",[[1145,2],[1145,29]],[[1145,22],[1145,29]],["Timer"],["port","input"]],["io_clear",[[1146,2],[1146,30]],[[1146,22],[1146,30]],["Timer"],["port","input"]],["io_limit",[[1147,2],[1147,30]],[[1147,22],[1147,30]],["Timer"],["port","input"]],["io_full",[[1148,2],[1148,29]],[[1148,22],[1148,29]],["Timer"],["port","output"]],["io_value",[[1149,2],[1149,30]],[[1149,22],[1149,30]],["Timer"],["port","output"]],["clk",[[1150,2],[1150,25]],[[1150,22],[1150,25]],["Timer"],["port","input"]],["reset",[[1151,2],[1151,27]],[[1151,22],[1151,27]],["Timer"],["port","input"]],["_zz_counter",[[1154,2],[1154,33]],[[1154,22],[1154,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[1155,2],[1155,35]],[[1155,22],[1155,35]],["Timer"],["variable","wire"]],["counter",[[1156,2],[1156,29]],[[1156,22],[1156,29]],["Timer"],["variable","reg"]],["limitHit",[[1157,2],[1157,30]],[[1157,22],[1157,30]],["Timer"],["variable","wire"]],["inhibitFull",[[1158,2],[1158,33]],[[1158,22],[1158,33]],["Timer"],["variable","reg"]]]]],[["CYP1401_Init",[[1190,0],[1205,2]],[[1190,7],[1190,19]],[],["module"]],[[["GSSL_INSEL_A",[[1191,2],[1191,34]],[[1191,22],[1191,34]],["CYP1401_Init"],["port","output"]],["GSSL_INSEL_B",[[1192,2],[1192,34]],[[1192,22],[1192,34]],["CYP1401_Init"],["port","output"]],["GSSL_INSEL_C",[[1193,2],[1193,34]],[[1193,22],[1193,34]],["CYP1401_Init"],["port","output"]],["GSSL_TXOPA",[[1194,2],[1194,32]],[[1194,22],[1194,32]],["CYP1401_Init"],["port","output"]],["GSSL_TXOPB",[[1195,2],[1195,32]],[[1195,22],[1195,32]],["CYP1401_Init"],["port","output"]],["GSSL_TXOPC",[[1196,2],[1196,32]],[[1196,22],[1196,32]],["CYP1401_Init"],["port","output"]],["GSSL_SPDSEL_ABCD",[[1197,2],[1197,38]],[[1197,22],[1197,38]],["CYP1401_Init"],["port","output"]],["GSSL_LPEN_ABCD",[[1198,2],[1198,36]],[[1198,22],[1198,36]],["CYP1401_Init"],["port","output"]],["GSSL_TRSTZ_N_ABCD",[[1199,2],[1199,39]],[[1199,22],[1199,39]],["CYP1401_Init"],["port","output"]],["GSSL_MODE_A",[[1200,2],[1200,33]],[[1200,22],[1200,33]],["CYP1401_Init"],["port","output"]],["GSSL_MODE_B",[[1201,2],[1201,33]],[[1201,22],[1201,33]],["CYP1401_Init"],["port","output"]],["GSSL_MODE_C",[[1202,2],[1202,33]],[[1202,22],[1202,33]],["CYP1401_Init"],["port","output"]],["clk",[[1203,2],[1203,25]],[[1203,22],[1203,25]],["CYP1401_Init"],["port","input"]],["reset",[[1204,2],[1204,27]],[[1204,22],[1204,27]],["CYP1401_Init"],["port","input"]],["gsslResetUnbuffered",[[1207,2],[1207,41]],[[1207,22],[1207,41]],["CYP1401_Init"],["variable","reg"]],["GSSL_Reset_Counter",[[1208,2],[1208,40]],[[1208,22],[1208,40]],["CYP1401_Init"],["variable","reg"]],["_zz_when_CYP1401_l91",[[1209,2],[1209,42]],[[1209,22],[1209,42]],["CYP1401_Init"],["variable","wire"]],["when_CYP1401_l91",[[1210,2],[1210,38]],[[1210,22],[1210,38]],["CYP1401_Init"],["variable","wire"]],["gsslResetUnbuffered_regNext",[[1211,2],[1211,49]],[[1211,22],[1211,49]],["CYP1401_Init"],["variable","reg"]]]]],[["VME_REG",[[1251,0],[1280,2]],[[1251,7],[1251,14]],[],["module"]],[[["apb_PADDR",[[1252,2],[1252,31]],[[1252,22],[1252,31]],["VME_REG"],["port","input"]],["apb_PSEL",[[1253,2],[1253,30]],[[1253,22],[1253,30]],["VME_REG"],["port","input"]],["apb_PENABLE",[[1254,2],[1254,33]],[[1254,22],[1254,33]],["VME_REG"],["port","input"]],["apb_PREADY",[[1255,2],[1255,32]],[[1255,22],[1255,32]],["VME_REG"],["port","output"]],["apb_PWRITE",[[1256,2],[1256,32]],[[1256,22],[1256,32]],["VME_REG"],["port","input"]],["apb_PWDATA",[[1257,2],[1257,32]],[[1257,22],[1257,32]],["VME_REG"],["port","input"]],["apb_PRDATA",[[1258,2],[1258,32]],[[1258,22],[1258,32]],["VME_REG"],["port","output"]],["apb_PSLVERROR",[[1259,2],[1259,35]],[[1259,22],[1259,35]],["VME_REG"],["port","output"]],["vme_data_0",[[1260,2],[1260,32]],[[1260,22],[1260,32]],["VME_REG"],["port","output"]],["vme_data_1",[[1261,2],[1261,32]],[[1261,22],[1261,32]],["VME_REG"],["port","output"]],["vme_data_2",[[1262,2],[1262,32]],[[1262,22],[1262,32]],["VME_REG"],["port","output"]],["vme_data_3",[[1263,2],[1263,32]],[[1263,22],[1263,32]],["VME_REG"],["port","output"]],["vme_data_4",[[1264,2],[1264,32]],[[1264,22],[1264,32]],["VME_REG"],["port","output"]],["vme_data_5",[[1265,2],[1265,32]],[[1265,22],[1265,32]],["VME_REG"],["port","output"]],["sensor_data_0",[[1266,2],[1266,35]],[[1266,22],[1266,35]],["VME_REG"],["port","input"]],["sensor_data_1",[[1267,2],[1267,35]],[[1267,22],[1267,35]],["VME_REG"],["port","input"]],["sensor_data_2",[[1268,2],[1268,35]],[[1268,22],[1268,35]],["VME_REG"],["port","input"]],["sensor_data_3",[[1269,2],[1269,35]],[[1269,22],[1269,35]],["VME_REG"],["port","input"]],["sensor_data_4",[[1270,2],[1270,35]],[[1270,22],[1270,35]],["VME_REG"],["port","input"]],["sensor_data_5",[[1271,2],[1271,35]],[[1271,22],[1271,35]],["VME_REG"],["port","input"]],["sensor_data_6",[[1272,2],[1272,35]],[[1272,22],[1272,35]],["VME_REG"],["port","input"]],["sensor_data_7",[[1273,2],[1273,35]],[[1273,22],[1273,35]],["VME_REG"],["port","input"]],["sensor_data_8",[[1274,2],[1274,35]],[[1274,22],[1274,35]],["VME_REG"],["port","input"]],["sensor_data_9",[[1275,2],[1275,35]],[[1275,22],[1275,35]],["VME_REG"],["port","input"]],["sensor_data_10",[[1276,2],[1276,36]],[[1276,22],[1276,36]],["VME_REG"],["port","input"]],["sensor_data_11",[[1277,2],[1277,36]],[[1277,22],[1277,36]],["VME_REG"],["port","input"]],["clk",[[1278,2],[1278,25]],[[1278,22],[1278,25]],["VME_REG"],["port","input"]],["reset",[[1279,2],[1279,27]],[[1279,22],[1279,27]],["VME_REG"],["port","input"]],["busslave_readError",[[1282,2],[1282,40]],[[1282,22],[1282,40]],["VME_REG"],["variable","reg"]],["busslave_readData",[[1283,2],[1283,39]],[[1283,22],[1283,39]],["VME_REG"],["variable","reg"]],["busslave_askWrite",[[1284,2],[1284,39]],[[1284,22],[1284,39]],["VME_REG"],["variable","wire"]],["busslave_askRead",[[1285,2],[1285,38]],[[1285,22],[1285,38]],["VME_REG"],["variable","wire"]],["busslave_doWrite",[[1286,2],[1286,38]],[[1286,22],[1286,38]],["VME_REG"],["variable","wire"]],["busslave_doRead",[[1287,2],[1287,37]],[[1287,22],[1287,37]],["VME_REG"],["variable","wire"]],["when_RegInst_l153",[[1288,2],[1288,39]],[[1288,22],[1288,39]],["VME_REG"],["variable","wire"]],["VME_Reg0",[[1289,2],[1289,30]],[[1289,22],[1289,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_1",[[1290,2],[1290,41]],[[1290,22],[1290,41]],["VME_REG"],["variable","wire"]],["VME_Reg1",[[1291,2],[1291,30]],[[1291,22],[1291,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_0",[[1292,2],[1292,36]],[[1292,22],[1292,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_2",[[1293,2],[1293,41]],[[1293,22],[1293,41]],["VME_REG"],["variable","wire"]],["VME_Reg2",[[1294,2],[1294,30]],[[1294,22],[1294,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_3",[[1295,2],[1295,41]],[[1295,22],[1295,41]],["VME_REG"],["variable","wire"]],["VME_Reg3",[[1296,2],[1296,30]],[[1296,22],[1296,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_1",[[1297,2],[1297,36]],[[1297,22],[1297,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_4",[[1298,2],[1298,41]],[[1298,22],[1298,41]],["VME_REG"],["variable","wire"]],["VME_Reg4",[[1299,2],[1299,30]],[[1299,22],[1299,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_5",[[1300,2],[1300,41]],[[1300,22],[1300,41]],["VME_REG"],["variable","wire"]],["VME_Reg5",[[1301,2],[1301,30]],[[1301,22],[1301,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_2",[[1302,2],[1302,36]],[[1302,22],[1302,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_6",[[1303,2],[1303,41]],[[1303,22],[1303,41]],["VME_REG"],["variable","wire"]],["VME_Reg6",[[1304,2],[1304,30]],[[1304,22],[1304,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_7",[[1305,2],[1305,41]],[[1305,22],[1305,41]],["VME_REG"],["variable","wire"]],["VME_Reg7",[[1306,2],[1306,30]],[[1306,22],[1306,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_3",[[1307,2],[1307,36]],[[1307,22],[1307,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_8",[[1308,2],[1308,41]],[[1308,22],[1308,41]],["VME_REG"],["variable","wire"]],["VME_Reg8",[[1309,2],[1309,30]],[[1309,22],[1309,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_9",[[1310,2],[1310,41]],[[1310,22],[1310,41]],["VME_REG"],["variable","wire"]],["VME_Reg9",[[1311,2],[1311,30]],[[1311,22],[1311,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_4",[[1312,2],[1312,36]],[[1312,22],[1312,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_10",[[1313,2],[1313,42]],[[1313,22],[1313,42]],["VME_REG"],["variable","wire"]],["VME_Reg10",[[1314,2],[1314,31]],[[1314,22],[1314,31]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_11",[[1315,2],[1315,42]],[[1315,22],[1315,42]],["VME_REG"],["variable","wire"]],["VME_Reg11",[[1316,2],[1316,31]],[[1316,22],[1316,31]],["VME_REG"],["variable","reg"]],["_zz_vme_data_5",[[1317,2],[1317,36]],[[1317,22],[1317,36]],["VME_REG"],["variable","reg"]],["SENSOR_Reg0_H",[[1318,2],[1318,35]],[[1318,22],[1318,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg0_L",[[1319,2],[1319,35]],[[1319,22],[1319,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg1_H",[[1320,2],[1320,35]],[[1320,22],[1320,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg1_L",[[1321,2],[1321,35]],[[1321,22],[1321,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg2_H",[[1322,2],[1322,35]],[[1322,22],[1322,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg2_L",[[1323,2],[1323,35]],[[1323,22],[1323,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg3_H",[[1324,2],[1324,35]],[[1324,22],[1324,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg3_L",[[1325,2],[1325,35]],[[1325,22],[1325,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg4_H",[[1326,2],[1326,35]],[[1326,22],[1326,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg4_L",[[1327,2],[1327,35]],[[1327,22],[1327,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg5_H",[[1328,2],[1328,35]],[[1328,22],[1328,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg5_L",[[1329,2],[1329,35]],[[1329,22],[1329,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg6_H",[[1330,2],[1330,35]],[[1330,22],[1330,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg6_L",[[1331,2],[1331,35]],[[1331,22],[1331,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg7_H",[[1332,2],[1332,35]],[[1332,22],[1332,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg7_L",[[1333,2],[1333,35]],[[1333,22],[1333,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg8_H",[[1334,2],[1334,35]],[[1334,22],[1334,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg8_L",[[1335,2],[1335,35]],[[1335,22],[1335,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg9_H",[[1336,2],[1336,35]],[[1336,22],[1336,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg9_L",[[1337,2],[1337,35]],[[1337,22],[1337,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg10_H",[[1338,2],[1338,36]],[[1338,22],[1338,36]],["VME_REG"],["variable","wire"]],["SENSOR_Reg10_L",[[1339,2],[1339,36]],[[1339,22],[1339,36]],["VME_REG"],["variable","wire"]],["SENSOR_Reg11_H",[[1340,2],[1340,36]],[[1340,22],[1340,36]],["VME_REG"],["variable","wire"]],["SENSOR_Reg11_L",[[1341,2],[1341,36]],[[1341,22],[1341,36]],["VME_REG"],["variable","wire"]]]]],[["VME_APB",[[1624,0],[1639,2]],[[1624,7],[1624,14]],[],["module"]],[[["lwr",[[1625,2],[1625,25]],[[1625,22],[1625,25]],["VME_APB"],["port","input"]],["lrd",[[1626,2],[1626,25]],[[1626,22],[1626,25]],["VME_APB"],["port","input"]],["laddr",[[1627,2],[1627,27]],[[1627,22],[1627,27]],["VME_APB"],["port","input"]],["data_read",[[1628,2],[1628,31]],[[1628,22],[1628,31]],["VME_APB"],["port","input"]],["data_write",[[1629,2],[1629,32]],[[1629,22],[1629,32]],["VME_APB"],["port","output"]],["data_writeEnable",[[1630,2],[1630,38]],[[1630,22],[1630,38]],["VME_APB"],["port","output"]],["apb_PADDR",[[1631,2],[1631,31]],[[1631,22],[1631,31]],["VME_APB"],["port","output"]],["apb_PSEL",[[1632,2],[1632,30]],[[1632,22],[1632,30]],["VME_APB"],["port","output"]],["apb_PENABLE",[[1633,2],[1633,33]],[[1633,22],[1633,33]],["VME_APB"],["port","output"]],["apb_PREADY",[[1634,2],[1634,32]],[[1634,22],[1634,32]],["VME_APB"],["port","input"]],["apb_PWRITE",[[1635,2],[1635,32]],[[1635,22],[1635,32]],["VME_APB"],["port","output"]],["apb_PWDATA",[[1636,2],[1636,32]],[[1636,22],[1636,32]],["VME_APB"],["port","output"]],["apb_PRDATA",[[1637,2],[1637,32]],[[1637,22],[1637,32]],["VME_APB"],["port","input"]],["apb_PSLVERROR",[[1638,2],[1638,35]],[[1638,22],[1638,35]],["VME_APB"],["port","input"]]]]],[["Vme",[[1652,0],[1676,2]],[[1652,7],[1652,10]],[],["module"]],[[["clk",[[1653,2],[1653,25]],[[1653,22],[1653,25]],["Vme"],["port","input"]],["reset",[[1654,2],[1654,27]],[[1654,22],[1654,27]],["Vme"],["port","input"]],["vme_addr",[[1655,2],[1655,30]],[[1655,22],[1655,30]],["Vme"],["port","input"]],["vme_am",[[1656,2],[1656,28]],[[1656,22],[1656,28]],["Vme"],["port","input"]],["vme_as",[[1657,2],[1657,28]],[[1657,22],[1657,28]],["Vme"],["port","input"]],["vme_ds0",[[1658,2],[1658,29]],[[1658,22],[1658,29]],["Vme"],["port","input"]],["vme_ds1",[[1659,2],[1659,29]],[[1659,22],[1659,29]],["Vme"],["port","input"]],["vme_write",[[1660,2],[1660,31]],[[1660,22],[1660,31]],["Vme"],["port","input"]],["vme_lword",[[1661,2],[1661,31]],[[1661,22],[1661,31]],["Vme"],["port","input"]],["vme_iack",[[1662,2],[1662,30]],[[1662,22],[1662,30]],["Vme"],["port","input"]],["vme_dtack",[[1663,2],[1663,31]],[[1663,22],[1663,31]],["Vme"],["port","output"]],["vme_beer",[[1664,2],[1664,30]],[[1664,22],[1664,30]],["Vme"],["port","output"]],["vme_retry",[[1665,2],[1665,31]],[[1665,22],[1665,31]],["Vme"],["port","output"]],["vme_irq",[[1666,2],[1666,29]],[[1666,22],[1666,29]],["Vme"],["port","output"]],["vme_iackin",[[1667,2],[1667,32]],[[1667,22],[1667,32]],["Vme"],["port","input"]],["vme_iackout",[[1668,2],[1668,33]],[[1668,22],[1668,33]],["Vme"],["port","output"]],["gap",[[1669,2],[1669,25]],[[1669,22],[1669,25]],["Vme"],["port","input"]],["sw",[[1670,2],[1670,24]],[[1670,22],[1670,24]],["Vme"],["port","input"]],["gap4",[[1671,2],[1671,26]],[[1671,22],[1671,26]],["Vme"],["port","input"]],["lwr",[[1672,2],[1672,25]],[[1672,22],[1672,25]],["Vme"],["port","output"]],["lrd",[[1673,2],[1673,25]],[[1673,22],[1673,25]],["Vme"],["port","output"]],["laddr",[[1674,2],[1674,27]],[[1674,22],[1674,27]],["Vme"],["port","output"]],["datadir",[[1675,2],[1675,29]],[[1675,22],[1675,29]],["Vme"],["port","output"]],["vme_area_os_count_shot_clk",[[1678,2],[1678,48]],[[1678,22],[1678,48]],["Vme"],["variable","wire"]],["vme_area_os_count_shot_out",[[1679,2],[1679,48]],[[1679,22],[1679,48]],["Vme"],["variable","wire"]],["vme_area_sloterr",[[1680,2],[1680,38]],[[1680,22],[1680,38]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data1",[[1681,2],[1681,46]],[[1681,22],[1681,46]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int1",[[1682,2],[1682,45]],[[1682,22],[1682,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data",[[1683,2],[1683,45]],[[1683,22],[1683,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int",[[1684,2],[1684,44]],[[1684,22],[1684,44]],["Vme"],["variable","wire"]],["vme_area_ds",[[1685,2],[1685,33]],[[1685,22],[1685,33]],["Vme"],["variable","wire"]],["vme_area_dtack",[[1686,2],[1686,36]],[[1686,22],[1686,36]],["Vme"],["variable","reg"]],["vme_area_os_count_shot_out_regNext",[[1687,2],[1687,56]],[[1687,22],[1687,56]],["Vme"],["variable","reg"]],["vme_area_ds_regNext",[[1688,2],[1688,41]],[[1688,22],[1688,41]],["Vme"],["variable","reg"]],["when_VmeInterface_l120",[[1689,2],[1689,44]],[[1689,22],[1689,44]],["Vme"],["variable","wire"]],["vme_area_os_count",[[1691,2],[1696,3]],[[1691,16],[1691,33]],["Vme"],["instance","oneshot_count"]]]]],[["GSSL_RX_LED",[[1738,0],[1743,2]],[[1738,7],[1738,18]],[],["module"]],[[["trig",[[1739,2],[1739,26]],[[1739,22],[1739,26]],["GSSL_RX_LED"],["port","input"]],["rx_led",[[1740,2],[1740,28]],[[1740,22],[1740,28]],["GSSL_RX_LED"],["port","output"]],["GSSL_RXCLK",[[1741,2],[1741,32]],[[1741,22],[1741,32]],["GSSL_RX_LED"],["port","input"]],["rst_in",[[1742,2],[1742,28]],[[1742,22],[1742,28]],["GSSL_RX_LED"],["port","input"]],["counter",[[1745,2],[1745,29]],[[1745,22],[1745,29]],["GSSL_RX_LED"],["variable","reg"]],["when_CYP1401_l208",[[1746,2],[1746,39]],[[1746,22],[1746,39]],["GSSL_RX_LED"],["variable","wire"]]]]],[["oneshot_count",[[1767,0],[1772,2]],[[1767,7],[1767,20]],[],["module"]],[[["clk",[[1768,2],[1768,25]],[[1768,22],[1768,25]],["oneshot_count"],["port","input"]],["shot_clk",[[1769,2],[1769,30]],[[1769,22],[1769,30]],["oneshot_count"],["port","input"]],["count",[[1770,2],[1770,27]],[[1770,22],[1770,27]],["oneshot_count"],["port","input"]],["shot_out",[[1771,2],[1771,30]],[[1771,22],[1771,30]],["oneshot_count"],["port","output"]],["dff_1_clrn",[[1774,2],[1774,32]],[[1774,22],[1774,32]],["oneshot_count"],["variable","wire"]],["dff_1_q",[[1775,2],[1775,29]],[[1775,22],[1775,29]],["oneshot_count"],["variable","wire"]],["oneshot_negarea_shot_clk_buf",[[1776,2],[1776,50]],[[1776,22],[1776,50]],["oneshot_count"],["variable","reg"]],["oneshot_posarea_counter",[[1777,2],[1777,45]],[[1777,22],[1777,45]],["oneshot_count"],["variable","reg"]],["when_VmeInterface_l70",[[1778,2],[1778,43]],[[1778,22],[1778,43]],["oneshot_count"],["variable","wire"]],["dff_1",[[1780,2],[1785,3]],[[1780,6],[1780,11]],["oneshot_count"],["instance","DFF"]]]]],[["DFF",[[1804,0],[1809,2]],[[1804,7],[1804,10]],[],["module"]],[[["d",[[1805,2],[1805,23]],[[1805,22],[1805,23]],["DFF"],["port","input"]],["q",[[1806,2],[1806,23]],[[1806,22],[1806,23]],["DFF"],["port","output"]],["clrn",[[1807,2],[1807,26]],[[1807,22],[1807,26]],["DFF"],["port","input"]],["clk",[[1808,2],[1808,25]],[[1808,22],[1808,25]],["DFF"],["port","input"]],["dff_area_buffer",[[1811,27],[1811,62]],[[1811,47],[1811,62]],["DFF"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Tx_Buffer_Adapt.v",[[[[["Tx_Buffer_Adapt",[[6,0],[15,2]],[[6,7],[6,22]],[],["module"]],[[["push_stream_valid",[[7,2],[7,39]],[[7,22],[7,39]],["Tx_Buffer_Adapt"],["port","input"]],["push_stream_ready",[[8,2],[8,39]],[[8,22],[8,39]],["Tx_Buffer_Adapt"],["port","output"]],["push_stream_payload",[[9,2],[9,41]],[[9,22],[9,41]],["Tx_Buffer_Adapt"],["port","input"]],["pop_stream_valid",[[10,2],[10,38]],[[10,22],[10,38]],["Tx_Buffer_Adapt"],["port","output"]],["pop_stream_ready",[[11,2],[11,38]],[[11,22],[11,38]],["Tx_Buffer_Adapt"],["port","input"]],["pop_stream_payload",[[12,2],[12,40]],[[12,22],[12,40]],["Tx_Buffer_Adapt"],["port","output"]],["clk_clk",[[13,2],[13,29]],[[13,22],[13,29]],["Tx_Buffer_Adapt"],["port","input"]],["clk_reset",[[14,2],[14,31]],[[14,22],[14,31]],["Tx_Buffer_Adapt"],["port","input"]],["area_fifo_io_push_valid",[[16,2],[16,45]],[[16,22],[16,45]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_push_payload",[[17,2],[17,47]],[[17,22],[17,47]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_push_ready",[[18,2],[18,45]],[[18,22],[18,45]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_pop_valid",[[19,2],[19,44]],[[19,22],[19,44]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_pop_payload",[[20,2],[20,46]],[[20,22],[20,46]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_pushOccupancy",[[21,2],[21,48]],[[21,22],[21,48]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo_io_popOccupancy",[[22,2],[22,47]],[[22,22],[22,47]],["Tx_Buffer_Adapt"],["variable","wire"]],["push_stream_fire",[[23,2],[23,38]],[[23,22],[23,38]],["Tx_Buffer_Adapt"],["variable","wire"]],["_zz_push_stream_ready",[[24,2],[24,43]],[[24,22],[24,43]],["Tx_Buffer_Adapt"],["variable","reg"]],["_zz_push_stream_ready_1",[[25,2],[25,45]],[[25,22],[25,45]],["Tx_Buffer_Adapt"],["variable","reg"]],["_zz_push_stream_ready_2",[[26,2],[26,45]],[[26,22],[26,45]],["Tx_Buffer_Adapt"],["variable","reg"]],["_zz_push_stream_ready_3",[[27,2],[27,45]],[[27,22],[27,45]],["Tx_Buffer_Adapt"],["variable","wire"]],["_zz_io_push_payload",[[28,2],[28,41]],[[28,22],[28,41]],["Tx_Buffer_Adapt"],["variable","reg"]],["push_stream_fire_1",[[29,2],[29,40]],[[29,22],[29,40]],["Tx_Buffer_Adapt"],["variable","wire"]],["area_fifo",[[31,2],[42,3]],[[31,15],[31,24]],["Tx_Buffer_Adapt"],["instance","StreamFifoCC"]]]]],[["StreamFifoCC",[[82,0],[93,2]],[[82,7],[82,19]],[],["module"]],[[["io_push_valid",[[83,2],[83,35]],[[83,22],[83,35]],["StreamFifoCC"],["port","input"]],["io_push_ready",[[84,2],[84,35]],[[84,22],[84,35]],["StreamFifoCC"],["port","output"]],["io_push_payload",[[85,2],[85,37]],[[85,22],[85,37]],["StreamFifoCC"],["port","input"]],["io_pop_valid",[[86,2],[86,34]],[[86,22],[86,34]],["StreamFifoCC"],["port","output"]],["io_pop_ready",[[87,2],[87,34]],[[87,22],[87,34]],["StreamFifoCC"],["port","input"]],["io_pop_payload",[[88,2],[88,36]],[[88,22],[88,36]],["StreamFifoCC"],["port","output"]],["io_pushOccupancy",[[89,2],[89,38]],[[89,22],[89,38]],["StreamFifoCC"],["port","output"]],["io_popOccupancy",[[90,2],[90,37]],[[90,22],[90,37]],["StreamFifoCC"],["port","output"]],["clk_clk",[[91,2],[91,29]],[[91,22],[91,29]],["StreamFifoCC"],["port","input"]],["clk_reset",[[92,2],[92,31]],[[92,22],[92,31]],["StreamFifoCC"],["port","input"]],["_zz_ram_port1",[[94,2],[94,35]],[[94,22],[94,35]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc_io_dataOut",[[95,2],[95,55]],[[95,22],[95,55]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray_buffercc_io_dataOut",[[96,2],[96,55]],[[96,22],[96,55]],["StreamFifoCC"],["variable","wire"]],["_zz_pushCC_pushPtrGray",[[97,2],[97,44]],[[97,22],[97,44]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port",[[98,2],[98,34]],[[98,22],[98,34]],["StreamFifoCC"],["variable","wire"]],["_zz_popCC_popPtrGray",[[99,2],[99,42]],[[99,22],[99,42]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_1",[[100,2],[100,36]],[[100,22],[100,36]],["StreamFifoCC"],["variable","wire"]],["_zz_ram_port_2",[[101,2],[101,36]],[[101,22],[101,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_1",[[102,2],[102,42]],[[102,22],[102,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload_2",[[103,2],[103,42]],[[103,22],[103,42]],["StreamFifoCC"],["variable","wire"]],["_zz_1",[[104,2],[104,27]],[[104,22],[104,27]],["StreamFifoCC"],["variable","reg"]],["popToPushGray",[[105,2],[105,35]],[[105,22],[105,35]],["StreamFifoCC"],["variable","wire"]],["pushToPopGray",[[106,2],[106,35]],[[106,22],[106,35]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtr",[[107,2],[107,36]],[[107,22],[107,36]],["StreamFifoCC"],["variable","reg"]],["pushCC_pushPtrPlus",[[108,2],[108,40]],[[108,22],[108,40]],["StreamFifoCC"],["variable","wire"]],["io_push_fire",[[109,2],[109,34]],[[109,22],[109,34]],["StreamFifoCC"],["variable","wire"]],["pushCC_pushPtrGray",[[110,2],[110,40]],[[110,22],[110,40]],["StreamFifoCC"],["variable","reg"]],["pushCC_popPtrGray",[[111,2],[111,39]],[[111,22],[111,39]],["StreamFifoCC"],["variable","wire"]],["pushCC_full",[[112,2],[112,33]],[[112,22],[112,33]],["StreamFifoCC"],["variable","wire"]],["io_push_fire_1",[[113,2],[113,36]],[[113,22],[113,36]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy",[[114,2],[114,42]],[[114,22],[114,42]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_1",[[115,2],[115,44]],[[115,22],[115,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_2",[[116,2],[116,44]],[[116,22],[116,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_3",[[117,2],[117,44]],[[117,22],[117,44]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pushOccupancy_4",[[118,2],[118,44]],[[118,22],[118,44]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtr",[[119,2],[119,34]],[[119,22],[119,34]],["StreamFifoCC"],["variable","reg"]],["popCC_popPtrPlus",[[120,2],[120,38]],[[120,22],[120,38]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire",[[121,2],[121,33]],[[121,22],[121,33]],["StreamFifoCC"],["variable","wire"]],["popCC_popPtrGray",[[122,2],[122,38]],[[122,22],[122,38]],["StreamFifoCC"],["variable","reg"]],["popCC_pushPtrGray",[[123,2],[123,39]],[[123,22],[123,39]],["StreamFifoCC"],["variable","wire"]],["popCC_empty",[[124,2],[124,33]],[[124,22],[124,33]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_1",[[125,2],[125,35]],[[125,22],[125,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_pop_payload",[[126,2],[126,40]],[[126,22],[126,40]],["StreamFifoCC"],["variable","wire"]],["io_pop_fire_2",[[127,2],[127,35]],[[127,22],[127,35]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy",[[128,2],[128,41]],[[128,22],[128,41]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_1",[[129,2],[129,43]],[[129,22],[129,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_2",[[130,2],[130,43]],[[130,22],[130,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_3",[[131,2],[131,43]],[[131,22],[131,43]],["StreamFifoCC"],["variable","wire"]],["_zz_io_popOccupancy_4",[[132,2],[132,43]],[[132,22],[132,43]],["StreamFifoCC"],["variable","wire"]],["ram",[[133,2],[133,23]],[[133,13],[133,16]],["StreamFifoCC"],["variable","reg"]],["popToPushGray_buffercc",[[152,2],[157,3]],[[152,11],[152,33]],["StreamFifoCC"],["instance","BufferCC"]],["pushToPopGray_buffercc",[[158,2],[163,3]],[[158,11],[158,33]],["StreamFifoCC"],["instance","BufferCC"]]]]],[["BufferCC",[[227,0],[232,2]],[[227,7],[227,15]],[],["module"]],[[["io_dataIn",[[228,2],[228,31]],[[228,22],[228,31]],["BufferCC"],["port","input"]],["io_dataOut",[[229,2],[229,32]],[[229,22],[229,32]],["BufferCC"],["port","output"]],["clk_clk",[[230,2],[230,29]],[[230,22],[230,29]],["BufferCC"],["port","input"]],["clk_reset",[[231,2],[231,31]],[[231,22],[231,31]],["BufferCC"],["port","input"]],["buffers_0",[[233,27],[233,56]],[[233,47],[233,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[234,27],[234,56]],[[234,47],[234,56]],["BufferCC"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Tx_Buffer.v",[[[[["Tx_Buffer",[[15,0],[30,2]],[[15,7],[15,16]],[],["module"]],[[["io_push_stream_valid",[[16,2],[16,42]],[[16,22],[16,42]],["Tx_Buffer"],["port","input"]],["io_push_stream_ready",[[17,2],[17,42]],[[17,22],[17,42]],["Tx_Buffer"],["port","output"]],["io_push_stream_payload",[[18,2],[18,44]],[[18,22],[18,44]],["Tx_Buffer"],["port","input"]],["io_push_availability",[[19,2],[19,42]],[[19,22],[19,42]],["Tx_Buffer"],["port","output"]],["io_pop_stream_valid",[[20,2],[20,41]],[[20,22],[20,41]],["Tx_Buffer"],["port","reg"]],["io_pop_stream_ready",[[21,2],[21,41]],[[21,22],[21,41]],["Tx_Buffer"],["port","input"]],["io_pop_stream_payload_last",[[22,2],[22,48]],[[22,22],[22,48]],["Tx_Buffer"],["port","reg"]],["io_pop_stream_payload_fragment",[[23,2],[23,52]],[[23,22],[23,52]],["Tx_Buffer"],["port","output"]],["io_pop_redo",[[24,2],[24,33]],[[24,22],[24,33]],["Tx_Buffer"],["port","input"]],["io_pop_commit",[[25,2],[25,35]],[[25,22],[25,35]],["Tx_Buffer"],["port","input"]],["pushclk_clk",[[26,2],[26,33]],[[26,22],[26,33]],["Tx_Buffer"],["port","input"]],["pushclk_reset",[[27,2],[27,35]],[[27,22],[27,35]],["Tx_Buffer"],["port","input"]],["popclk_clk",[[28,2],[28,32]],[[28,22],[28,32]],["Tx_Buffer"],["port","input"]],["popclk_reset",[[29,2],[29,34]],[[29,22],[29,34]],["Tx_Buffer"],["port","input"]],["fifo_io_pop_stream_ready",[[31,2],[31,46]],[[31,22],[31,46]],["Tx_Buffer"],["variable","reg"]],["fifo_io_push_stream_ready",[[32,2],[32,47]],[[32,22],[32,47]],["Tx_Buffer"],["variable","wire"]],["fifo_io_push_availability",[[33,2],[33,47]],[[33,22],[33,47]],["Tx_Buffer"],["variable","wire"]],["fifo_io_pop_stream_valid",[[34,2],[34,46]],[[34,22],[34,46]],["Tx_Buffer"],["variable","wire"]],["fifo_io_pop_stream_payload",[[35,2],[35,48]],[[35,22],[35,48]],["Tx_Buffer"],["variable","wire"]],["_zz_push_wordCountMinusOne",[[36,2],[36,48]],[[36,22],[36,48]],["Tx_Buffer"],["variable","wire"]],["_zz_push_length",[[37,2],[37,37]],[[37,22],[37,37]],["Tx_Buffer"],["variable","wire"]],["_zz_pop_length",[[38,2],[38,36]],[[38,22],[38,36]],["Tx_Buffer"],["variable","wire"]],["push_commit",[[39,2],[39,33]],[[39,22],[39,33]],["Tx_Buffer"],["variable","reg"]],["push_state_1",[[40,2],[40,60]],[[40,48],[40,60]],["Tx_Buffer"],["variable","reg"]],["push_length",[[41,2],[41,33]],[[41,22],[41,33]],["Tx_Buffer"],["variable","reg"]],["push_wordCountMinusOne",[[42,2],[42,44]],[[42,22],[42,44]],["Tx_Buffer"],["variable","wire"]],["push_wordCounter",[[43,2],[43,38]],[[43,22],[43,38]],["Tx_Buffer"],["variable","reg"]],["fifo_io_push_stream_fire",[[44,2],[44,46]],[[44,22],[44,46]],["Tx_Buffer"],["variable","wire"]],["io_push_stream_fire",[[45,2],[45,41]],[[45,22],[45,41]],["Tx_Buffer"],["variable","wire"]],["when_Tx_Crc_l69",[[46,2],[46,37]],[[46,22],[46,37]],["Tx_Buffer"],["variable","wire"]],["pop_state_1",[[47,2],[47,58]],[[47,47],[47,58]],["Tx_Buffer"],["variable","reg"]],["pop_length",[[48,2],[48,32]],[[48,22],[48,32]],["Tx_Buffer"],["variable","reg"]],["pop_lengthMinusOne",[[49,2],[49,40]],[[49,22],[49,40]],["Tx_Buffer"],["variable","wire"]],["pop_wordCounter",[[50,2],[50,37]],[[50,22],[50,37]],["Tx_Buffer"],["variable","reg"]],["pop_wordCountEndAt",[[51,2],[51,40]],[[51,22],[51,40]],["Tx_Buffer"],["variable","wire"]],["when_Tx_Crc_l108",[[52,2],[52,38]],[[52,22],[52,38]],["Tx_Buffer"],["variable","wire"]],["push_state_1_string",[[54,2],[54,32]],[[54,13],[54,32]],["Tx_Buffer"],["variable","reg"]],["pop_state_1_string",[[55,2],[55,31]],[[55,13],[55,31]],["Tx_Buffer"],["variable","reg"]],["fifo",[[62,2],[77,3]],[[62,27],[62,31]],["Tx_Buffer"],["instance","MacTxManagedStreamFifoCc"]]]]],[["MacTxManagedStreamFifoCc",[[245,0],[260,2]],[[245,7],[245,31]],[],["module"]],[[["io_push_stream_valid",[[246,2],[246,42]],[[246,22],[246,42]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_stream_ready",[[247,2],[247,42]],[[247,22],[247,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_push_stream_payload",[[248,2],[248,44]],[[248,22],[248,44]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_commit",[[249,2],[249,36]],[[249,22],[249,36]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_push_availability",[[250,2],[250,42]],[[250,22],[250,42]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_valid",[[251,2],[251,41]],[[251,22],[251,41]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_stream_ready",[[252,2],[252,41]],[[252,22],[252,41]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_stream_payload",[[253,2],[253,43]],[[253,22],[253,43]],["MacTxManagedStreamFifoCc"],["port","output"]],["io_pop_redo",[[254,2],[254,33]],[[254,22],[254,33]],["MacTxManagedStreamFifoCc"],["port","input"]],["io_pop_commit",[[255,2],[255,35]],[[255,22],[255,35]],["MacTxManagedStreamFifoCc"],["port","input"]],["pushclk_clk",[[256,2],[256,33]],[[256,22],[256,33]],["MacTxManagedStreamFifoCc"],["port","input"]],["pushclk_reset",[[257,2],[257,35]],[[257,22],[257,35]],["MacTxManagedStreamFifoCc"],["port","input"]],["popclk_clk",[[258,2],[258,32]],[[258,22],[258,32]],["MacTxManagedStreamFifoCc"],["port","input"]],["popclk_reset",[[259,2],[259,34]],[[259,22],[259,34]],["MacTxManagedStreamFifoCc"],["port","input"]],["_zz_ram_port1",[[261,2],[261,35]],[[261,22],[261,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush_io_input_ready",[[262,2],[262,46]],[[262,22],[262,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_valid",[[263,2],[263,47]],[[263,22],[263,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["popToPush_io_output_payload",[[264,2],[264,49]],[[264,22],[264,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_input_ready",[[265,2],[265,46]],[[265,22],[265,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_valid",[[266,2],[266,47]],[[266,22],[266,47]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pushToPop_io_output_payload",[[267,2],[267,49]],[[267,22],[267,49]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_ram_port",[[268,2],[268,34]],[[268,22],[268,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_io_push_availability",[[269,2],[269,46]],[[269,22],[269,46]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_1",[[270,2],[270,27]],[[270,22],[270,27]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_currentPtr",[[271,2],[271,37]],[[271,22],[271,37]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_oldPtr",[[272,2],[272,33]],[[272,22],[272,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["push_popPtr",[[273,2],[273,33]],[[273,22],[273,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["io_push_stream_fire",[[274,2],[274,41]],[[274,22],[274,41]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_currentPtr",[[275,2],[275,36]],[[275,22],[275,36]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_oldPtr",[[276,2],[276,32]],[[276,22],[276,32]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_pushPtr",[[277,2],[277,33]],[[277,22],[277,33]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_valid",[[278,2],[278,35]],[[278,22],[278,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_ready",[[279,2],[279,35]],[[279,22],[279,35]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_cmd_payload",[[280,2],[280,37]],[[280,22],[280,37]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["io_pop_stream_fire",[[281,2],[281,40]],[[281,22],[281,40]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["pop_commitPtr",[[282,2],[282,35]],[[282,22],[282,35]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid",[[283,2],[283,45]],[[283,22],[283,45]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["_zz_pop_cmd_ready",[[284,2],[284,39]],[[284,22],[284,39]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_1",[[285,2],[285,47]],[[285,22],[285,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["_zz_io_pop_stream_valid_2",[[286,2],[286,47]],[[286,22],[286,47]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["pop_cmd_fire",[[287,2],[287,34]],[[287,22],[287,34]],["MacTxManagedStreamFifoCc"],["variable","wire"]],["ram",[[288,2],[288,23]],[[288,13],[288,16]],["MacTxManagedStreamFifoCc"],["variable","reg"]],["popToPush",[[304,2],[315,3]],[[304,19],[304,28]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle"]],["pushToPop",[[316,2],[327,3]],[[316,21],[316,30]],["MacTxManagedStreamFifoCc"],["instance","StreamCCByToggle_1"]]]]],[["StreamCCByToggle_1",[[415,0],[426,2]],[[415,7],[415,25]],[],["module"]],[[["io_input_valid",[[416,2],[416,36]],[[416,22],[416,36]],["StreamCCByToggle_1"],["port","input"]],["io_input_ready",[[417,2],[417,36]],[[417,22],[417,36]],["StreamCCByToggle_1"],["port","output"]],["io_input_payload",[[418,2],[418,38]],[[418,22],[418,38]],["StreamCCByToggle_1"],["port","input"]],["io_output_valid",[[419,2],[419,37]],[[419,22],[419,37]],["StreamCCByToggle_1"],["port","output"]],["io_output_ready",[[420,2],[420,37]],[[420,22],[420,37]],["StreamCCByToggle_1"],["port","input"]],["io_output_payload",[[421,2],[421,39]],[[421,22],[421,39]],["StreamCCByToggle_1"],["port","output"]],["pushclk_clk",[[422,2],[422,33]],[[422,22],[422,33]],["StreamCCByToggle_1"],["port","input"]],["pushclk_reset",[[423,2],[423,35]],[[423,22],[423,35]],["StreamCCByToggle_1"],["port","input"]],["popclk_clk",[[424,2],[424,32]],[[424,22],[424,32]],["StreamCCByToggle_1"],["port","input"]],["popclk_reset",[[425,2],[425,34]],[[425,22],[425,34]],["StreamCCByToggle_1"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[427,2],[427,54]],[[427,22],[427,54]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[428,2],[428,57]],[[428,22],[428,57]],["StreamCCByToggle_1"],["variable","wire"]],["outHitSignal",[[429,2],[429,34]],[[429,22],[429,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_hit",[[430,2],[430,34]],[[430,22],[430,34]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_accept",[[431,2],[431,37]],[[431,22],[431,37]],["StreamCCByToggle_1"],["variable","wire"]],["pushArea_target",[[432,2],[432,37]],[[432,22],[432,37]],["StreamCCByToggle_1"],["variable","reg"]],["pushArea_data",[[433,2],[433,35]],[[433,22],[433,35]],["StreamCCByToggle_1"],["variable","reg"]],["io_input_fire",[[434,2],[434,35]],[[434,22],[434,35]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_valid",[[435,2],[435,42]],[[435,22],[435,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_ready",[[436,2],[436,42]],[[436,22],[436,42]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_payload",[[437,2],[437,44]],[[437,22],[437,44]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_target",[[438,2],[438,36]],[[438,22],[438,36]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_stream_fire",[[439,2],[439,41]],[[439,22],[439,41]],["StreamCCByToggle_1"],["variable","wire"]],["popArea_hit",[[440,2],[440,33]],[[440,22],[440,33]],["StreamCCByToggle_1"],["variable","reg"]],["outHitSignal_buffercc",[[442,2],[447,3]],[[442,13],[442,34]],["StreamCCByToggle_1"],["instance","BufferCC_1"]],["pushArea_target_buffercc",[[448,2],[453,3]],[[448,11],[448,35]],["StreamCCByToggle_1"],["instance","BufferCC"]]]]],[["StreamCCByToggle",[[493,0],[504,2]],[[493,7],[493,23]],[],["module"]],[[["io_input_valid",[[494,2],[494,36]],[[494,22],[494,36]],["StreamCCByToggle"],["port","input"]],["io_input_ready",[[495,2],[495,36]],[[495,22],[495,36]],["StreamCCByToggle"],["port","output"]],["io_input_payload",[[496,2],[496,38]],[[496,22],[496,38]],["StreamCCByToggle"],["port","input"]],["io_output_valid",[[497,2],[497,37]],[[497,22],[497,37]],["StreamCCByToggle"],["port","output"]],["io_output_ready",[[498,2],[498,37]],[[498,22],[498,37]],["StreamCCByToggle"],["port","input"]],["io_output_payload",[[499,2],[499,39]],[[499,22],[499,39]],["StreamCCByToggle"],["port","output"]],["popclk_clk",[[500,2],[500,32]],[[500,22],[500,32]],["StreamCCByToggle"],["port","input"]],["popclk_reset",[[501,2],[501,34]],[[501,22],[501,34]],["StreamCCByToggle"],["port","input"]],["pushclk_clk",[[502,2],[502,33]],[[502,22],[502,33]],["StreamCCByToggle"],["port","input"]],["pushclk_reset",[[503,2],[503,35]],[[503,22],[503,35]],["StreamCCByToggle"],["port","input"]],["outHitSignal_buffercc_io_dataOut",[[505,2],[505,54]],[[505,22],[505,54]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target_buffercc_io_dataOut",[[506,2],[506,57]],[[506,22],[506,57]],["StreamCCByToggle"],["variable","wire"]],["outHitSignal",[[507,2],[507,34]],[[507,22],[507,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_hit",[[508,2],[508,34]],[[508,22],[508,34]],["StreamCCByToggle"],["variable","wire"]],["pushArea_accept",[[509,2],[509,37]],[[509,22],[509,37]],["StreamCCByToggle"],["variable","wire"]],["pushArea_target",[[510,2],[510,37]],[[510,22],[510,37]],["StreamCCByToggle"],["variable","reg"]],["pushArea_data",[[511,2],[511,35]],[[511,22],[511,35]],["StreamCCByToggle"],["variable","reg"]],["io_input_fire",[[512,2],[512,35]],[[512,22],[512,35]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_valid",[[513,2],[513,42]],[[513,22],[513,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_ready",[[514,2],[514,42]],[[514,22],[514,42]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_payload",[[515,2],[515,44]],[[515,22],[515,44]],["StreamCCByToggle"],["variable","wire"]],["popArea_target",[[516,2],[516,36]],[[516,22],[516,36]],["StreamCCByToggle"],["variable","wire"]],["popArea_stream_fire",[[517,2],[517,41]],[[517,22],[517,41]],["StreamCCByToggle"],["variable","wire"]],["popArea_hit",[[518,2],[518,33]],[[518,22],[518,33]],["StreamCCByToggle"],["variable","reg"]],["outHitSignal_buffercc",[[520,2],[525,3]],[[520,11],[520,32]],["StreamCCByToggle"],["instance","BufferCC"]],["pushArea_target_buffercc",[[526,2],[531,3]],[[526,13],[526,37]],["StreamCCByToggle"],["instance","BufferCC_1"]]]]],[["BufferCC_1",[[575,0],[580,2]],[[575,7],[575,17]],[],["module"]],[[["io_dataIn",[[576,2],[576,31]],[[576,22],[576,31]],["BufferCC_1"],["port","input"]],["io_dataOut",[[577,2],[577,32]],[[577,22],[577,32]],["BufferCC_1"],["port","output"]],["pushclk_clk",[[578,2],[578,33]],[[578,22],[578,33]],["BufferCC_1"],["port","input"]],["pushclk_reset",[[579,2],[579,35]],[[579,22],[579,35]],["BufferCC_1"],["port","input"]],["buffers_0",[[581,27],[581,56]],[[581,47],[581,56]],["BufferCC_1"],["variable","reg"]],["buffers_1",[[582,27],[582,56]],[[582,47],[582,56]],["BufferCC_1"],["variable","reg"]]]]],[["BufferCC",[[598,0],[603,2]],[[598,7],[598,15]],[],["module"]],[[["io_dataIn",[[599,2],[599,31]],[[599,22],[599,31]],["BufferCC"],["port","input"]],["io_dataOut",[[600,2],[600,32]],[[600,22],[600,32]],["BufferCC"],["port","output"]],["popclk_clk",[[601,2],[601,32]],[[601,22],[601,32]],["BufferCC"],["port","input"]],["popclk_reset",[[602,2],[602,34]],[[602,22],[602,34]],["BufferCC"],["port","input"]],["buffers_0",[[604,27],[604,56]],[[604,47],[604,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[605,27],[605,56]],[[605,47],[605,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["push_State_binary_sequential_type",[[5,0],[6,0]],[[5,8],[5,41]],["source.systemverilog"],["macro"]],["push_State_binary_sequential_LENGTH",[[6,0],[7,0]],[[6,8],[6,43]],["source.systemverilog"],["macro"]],["push_State_binary_sequential_DATA",[[7,0],[9,0]],[[7,8],[7,41]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_type",[[9,0],[10,0]],[[9,8],[9,40]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_LENGTH",[[10,0],[11,0]],[[10,8],[10,42]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_DATA",[[11,0],[12,0]],[[11,8],[11,40]],["source.systemverilog"],["macro"]],["pop_State_binary_sequential_WAIT_1",[[12,0],[15,0]],[[12,8],[12,42]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Tx_Crc.v",[[[[["Tx_Crc",[[6,0],[17,2]],[[6,7],[6,13]],[],["module"]],[[["io_input_valid",[[7,2],[7,36]],[[7,22],[7,36]],["Tx_Crc"],["port","input"]],["io_input_ready",[[8,2],[8,36]],[[8,22],[8,36]],["Tx_Crc"],["port","reg"]],["io_input_payload_last",[[9,2],[9,43]],[[9,22],[9,43]],["Tx_Crc"],["port","input"]],["io_input_payload_fragment",[[10,2],[10,47]],[[10,22],[10,47]],["Tx_Crc"],["port","input"]],["io_output_valid",[[11,2],[11,37]],[[11,22],[11,37]],["Tx_Crc"],["port","reg"]],["io_output_ready",[[12,2],[12,37]],[[12,22],[12,37]],["Tx_Crc"],["port","input"]],["io_output_payload_last",[[13,2],[13,44]],[[13,22],[13,44]],["Tx_Crc"],["port","reg"]],["io_output_payload_fragment",[[14,2],[14,48]],[[14,22],[14,48]],["Tx_Crc"],["port","reg"]],["clk",[[15,2],[15,25]],[[15,22],[15,25]],["Tx_Crc"],["port","input"]],["reset",[[16,2],[16,27]],[[16,22],[16,27]],["Tx_Crc"],["port","input"]],["crc_1_io_flush",[[18,2],[18,36]],[[18,22],[18,36]],["Tx_Crc"],["variable","wire"]],["crc_1_io_result",[[19,2],[19,37]],[[19,22],[19,37]],["Tx_Crc"],["variable","wire"]],["emitCrc",[[20,2],[20,29]],[[20,22],[20,29]],["Tx_Crc"],["variable","reg"]],["io_input_fire",[[21,2],[21,35]],[[21,22],[21,35]],["Tx_Crc"],["variable","wire"]],["when_Tx_Crc_l33",[[22,2],[22,37]],[[22,22],[22,37]],["Tx_Crc"],["variable","wire"]],["io_output_fire",[[23,2],[23,36]],[[23,22],[23,36]],["Tx_Crc"],["variable","wire"]],["when_Tx_Crc_l33_1",[[24,2],[24,39]],[[24,22],[24,39]],["Tx_Crc"],["variable","wire"]],["io_input_fire_1",[[25,2],[25,37]],[[25,22],[25,37]],["Tx_Crc"],["variable","wire"]],["io_output_fire_1",[[26,2],[26,38]],[[26,22],[26,38]],["Tx_Crc"],["variable","wire"]],["when_Tx_Crc_l39",[[27,2],[27,37]],[[27,22],[27,37]],["Tx_Crc"],["variable","wire"]],["crc_1",[[29,2],[36,3]],[[29,6],[29,11]],["Tx_Crc"],["instance","Crc"]]]]],[["Crc",[[95,0],[102,2]],[[95,7],[95,10]],[],["module"]],[[["io_flush",[[96,2],[96,30]],[[96,22],[96,30]],["Crc"],["port","input"]],["io_input_valid",[[97,2],[97,36]],[[97,22],[97,36]],["Crc"],["port","input"]],["io_input_payload",[[98,2],[98,38]],[[98,22],[98,38]],["Crc"],["port","input"]],["io_result",[[99,2],[99,31]],[[99,22],[99,31]],["Crc"],["port","output"]],["clk",[[100,2],[100,25]],[[100,22],[100,25]],["Crc"],["port","input"]],["reset",[[101,2],[101,27]],[[101,22],[101,27]],["Crc"],["port","input"]],["crc32_1_crc_o",[[103,2],[103,35]],[[103,22],[103,35]],["Crc"],["variable","wire"]],["crc_data",[[104,2],[104,30]],[[104,22],[104,30]],["Crc"],["variable","reg"]],["crc32_1",[[106,2],[110,3]],[[106,8],[106,15]],["Crc"],["instance","Crc32"]]]]],[["Crc32",[[128,0],[132,2]],[[128,7],[128,12]],[],["module"]],[[["crc_i",[[129,2],[129,27]],[[129,22],[129,27]],["Crc32"],["port","input"]],["data_i",[[130,2],[130,28]],[[130,22],[130,28]],["Crc32"],["port","input"]],["crc_o",[[131,2],[131,27]],[[131,22],[131,27]],["Crc32"],["port","reg"]],["_zz_crc_o",[[133,2],[133,31]],[[133,22],[133,31]],["Crc32"],["variable","wire"]],["_zz_crc_o_1",[[134,2],[134,33]],[[134,22],[134,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_2",[[135,2],[135,33]],[[135,22],[135,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_3",[[136,2],[136,33]],[[136,22],[136,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_4",[[137,2],[137,33]],[[137,22],[137,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_5",[[138,2],[138,33]],[[138,22],[138,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_6",[[139,2],[139,33]],[[139,22],[139,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_7",[[140,2],[140,33]],[[140,22],[140,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_8",[[141,2],[141,33]],[[141,22],[141,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_9",[[142,2],[142,33]],[[142,22],[142,33]],["Crc32"],["variable","wire"]],["_zz_crc_o_10",[[143,2],[143,34]],[[143,22],[143,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_11",[[144,2],[144,34]],[[144,22],[144,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_12",[[145,2],[145,34]],[[145,22],[145,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_13",[[146,2],[146,34]],[[146,22],[146,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_14",[[147,2],[147,34]],[[147,22],[147,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_15",[[148,2],[148,34]],[[148,22],[148,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_16",[[149,2],[149,34]],[[149,22],[149,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_17",[[150,2],[150,34]],[[150,22],[150,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_18",[[151,2],[151,34]],[[151,22],[151,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_19",[[152,2],[152,34]],[[152,22],[152,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_20",[[153,2],[153,34]],[[153,22],[153,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_21",[[154,2],[154,34]],[[154,22],[154,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_22",[[155,2],[155,34]],[[155,22],[155,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_23",[[156,2],[156,34]],[[156,22],[156,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_24",[[157,2],[157,34]],[[157,22],[157,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_25",[[158,2],[158,34]],[[158,22],[158,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_26",[[159,2],[159,34]],[[159,22],[159,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_27",[[160,2],[160,34]],[[160,22],[160,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_28",[[161,2],[161,34]],[[161,22],[161,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_29",[[162,2],[162,34]],[[162,22],[162,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_30",[[163,2],[163,34]],[[163,22],[163,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_31",[[164,2],[164,34]],[[164,22],[164,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_32",[[165,2],[165,34]],[[165,22],[165,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_33",[[166,2],[166,34]],[[166,22],[166,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_34",[[167,2],[167,34]],[[167,22],[167,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_35",[[168,2],[168,34]],[[168,22],[168,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_36",[[169,2],[169,34]],[[169,22],[169,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_37",[[170,2],[170,34]],[[170,22],[170,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_38",[[171,2],[171,34]],[[171,22],[171,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_39",[[172,2],[172,34]],[[172,22],[172,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_40",[[173,2],[173,34]],[[173,22],[173,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_41",[[174,2],[174,34]],[[174,22],[174,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_42",[[175,2],[175,34]],[[175,22],[175,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_43",[[176,2],[176,34]],[[176,22],[176,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_44",[[177,2],[177,34]],[[177,22],[177,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_45",[[178,2],[178,34]],[[178,22],[178,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_46",[[179,2],[179,34]],[[179,22],[179,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_47",[[180,2],[180,34]],[[180,22],[180,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_48",[[181,2],[181,34]],[[181,22],[181,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_49",[[182,2],[182,34]],[[182,22],[182,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_50",[[183,2],[183,34]],[[183,22],[183,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_51",[[184,2],[184,34]],[[184,22],[184,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_52",[[185,2],[185,34]],[[185,22],[185,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_53",[[186,2],[186,34]],[[186,22],[186,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_54",[[187,2],[187,34]],[[187,22],[187,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_55",[[188,2],[188,34]],[[188,22],[188,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_56",[[189,2],[189,34]],[[189,22],[189,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_57",[[190,2],[190,34]],[[190,22],[190,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_58",[[191,2],[191,34]],[[191,22],[191,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_59",[[192,2],[192,34]],[[192,22],[192,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_60",[[193,2],[193,34]],[[193,22],[193,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_61",[[194,2],[194,34]],[[194,22],[194,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_62",[[195,2],[195,34]],[[195,22],[195,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_63",[[196,2],[196,34]],[[196,22],[196,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_64",[[197,2],[197,34]],[[197,22],[197,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_65",[[198,2],[198,34]],[[198,22],[198,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_66",[[199,2],[199,34]],[[199,22],[199,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_67",[[200,2],[200,34]],[[200,22],[200,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_68",[[201,2],[201,34]],[[201,22],[201,34]],["Crc32"],["variable","wire"]],["_zz_crc_o_69",[[202,2],[202,34]],[[202,22],[202,34]],["Crc32"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Tx_Header.v",[[[[["Tx_Header",[[6,0],[17,2]],[[6,7],[6,16]],[],["module"]],[[["io_input_valid",[[7,2],[7,36]],[[7,22],[7,36]],["Tx_Header"],["port","input"]],["io_input_ready",[[8,2],[8,36]],[[8,22],[8,36]],["Tx_Header"],["port","reg"]],["io_input_payload_last",[[9,2],[9,43]],[[9,22],[9,43]],["Tx_Header"],["port","input"]],["io_input_payload_fragment",[[10,2],[10,47]],[[10,22],[10,47]],["Tx_Header"],["port","input"]],["io_output_valid",[[11,2],[11,37]],[[11,22],[11,37]],["Tx_Header"],["port","output"]],["io_output_ready",[[12,2],[12,37]],[[12,22],[12,37]],["Tx_Header"],["port","input"]],["io_output_payload_last",[[13,2],[13,44]],[[13,22],[13,44]],["Tx_Header"],["port","reg"]],["io_output_payload_fragment",[[14,2],[14,48]],[[14,22],[14,48]],["Tx_Header"],["port","reg"]],["clk",[[15,2],[15,25]],[[15,22],[15,25]],["Tx_Header"],["port","input"]],["reset",[[16,2],[16,27]],[[16,22],[16,27]],["Tx_Header"],["port","input"]],["_zz_io_output_payload_fragment",[[18,2],[18,52]],[[18,22],[18,52]],["Tx_Header"],["variable","reg"]],["_zz_io_output_payload_fragment_1",[[19,2],[19,54]],[[19,22],[19,54]],["Tx_Header"],["variable","wire"]],["header",[[20,2],[20,28]],[[20,22],[20,28]],["Tx_Header"],["variable","wire"]],["state",[[21,2],[21,27]],[[21,22],[21,27]],["Tx_Header"],["variable","reg"]],["when_Tx_Crc_l65",[[22,2],[22,37]],[[22,22],[22,37]],["Tx_Header"],["variable","wire"]],["io_output_fire",[[23,2],[23,36]],[[23,22],[23,36]],["Tx_Header"],["variable","wire"]],["io_input_fire",[[24,2],[24,35]],[[24,22],[24,35]],["Tx_Header"],["variable","wire"]],["when_Tx_Crc_l74",[[25,2],[25,37]],[[25,22],[25,37]],["Tx_Header"],["variable","wire"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\uartlookback.v",[[[[["uartlookback",[[29,0],[40,2]],[[29,7],[29,19]],[],["module"]],[[["apb_PADDR",[[30,2],[30,31]],[[30,22],[30,31]],["uartlookback"],["port","input"]],["apb_PSEL",[[31,2],[31,30]],[[31,22],[31,30]],["uartlookback"],["port","input"]],["apb_PENABLE",[[32,2],[32,33]],[[32,22],[32,33]],["uartlookback"],["port","input"]],["apb_PREADY",[[33,2],[33,32]],[[33,22],[33,32]],["uartlookback"],["port","output"]],["apb_PWRITE",[[34,2],[34,32]],[[34,22],[34,32]],["uartlookback"],["port","input"]],["apb_PWDATA",[[35,2],[35,32]],[[35,22],[35,32]],["uartlookback"],["port","input"]],["apb_PRDATA",[[36,2],[36,32]],[[36,22],[36,32]],["uartlookback"],["port","output"]],["apb_PSLVERROR",[[37,2],[37,35]],[[37,22],[37,35]],["uartlookback"],["port","output"]],["clk",[[38,2],[38,25]],[[38,22],[38,25]],["uartlookback"],["port","input"]],["reset",[[39,2],[39,27]],[[39,22],[39,27]],["uartlookback"],["port","input"]],["apbarea_uartCtrl_io_apb_PADDR",[[41,2],[41,51]],[[41,22],[41,51]],["uartlookback"],["variable","wire"]],["apbarea_uartCtrl_io_apb_PREADY",[[42,2],[42,52]],[[42,22],[42,52]],["uartlookback"],["variable","wire"]],["apbarea_uartCtrl_io_apb_PRDATA",[[43,2],[43,52]],[[43,22],[43,52]],["uartlookback"],["variable","wire"]],["apbarea_uartCtrl_io_uart_txd",[[44,2],[44,50]],[[44,22],[44,50]],["uartlookback"],["variable","wire"]],["apbarea_uartCtrl_io_interrupt",[[45,2],[45,51]],[[45,22],[45,51]],["uartlookback"],["variable","wire"]],["apb_decoder_io_input_PREADY",[[46,2],[46,49]],[[46,22],[46,49]],["uartlookback"],["variable","wire"]],["apb_decoder_io_input_PRDATA",[[47,2],[47,49]],[[47,22],[47,49]],["uartlookback"],["variable","wire"]],["apb_decoder_io_input_PSLVERROR",[[48,2],[48,52]],[[48,22],[48,52]],["uartlookback"],["variable","wire"]],["apb_decoder_io_output_PADDR",[[49,2],[49,49]],[[49,22],[49,49]],["uartlookback"],["variable","wire"]],["apb_decoder_io_output_PSEL",[[50,2],[50,48]],[[50,22],[50,48]],["uartlookback"],["variable","wire"]],["apb_decoder_io_output_PENABLE",[[51,2],[51,51]],[[51,22],[51,51]],["uartlookback"],["variable","wire"]],["apb_decoder_io_output_PWRITE",[[52,2],[52,50]],[[52,22],[52,50]],["uartlookback"],["variable","wire"]],["apb_decoder_io_output_PWDATA",[[53,2],[53,50]],[[53,22],[53,50]],["uartlookback"],["variable","wire"]],["apb3Router_1_io_input_PREADY",[[54,2],[54,50]],[[54,22],[54,50]],["uartlookback"],["variable","wire"]],["apb3Router_1_io_input_PRDATA",[[55,2],[55,50]],[[55,22],[55,50]],["uartlookback"],["variable","wire"]],["apb3Router_1_io_input_PSLVERROR",[[56,2],[56,53]],[[56,22],[56,53]],["uartlookback"],["variable","wire"]],["apb3Router_1_io_outputs_0_PADDR",[[57,2],[57,53]],[[57,22],[57,53]],["uartlookback"],["variable","wire"]],["apb3Router_1_io_outputs_0_PSEL",[[58,2],[58,52]],[[58,22],[58,52]],["uartlookback"],["variable","wire"]],["apb3Router_1_io_outputs_0_PENABLE",[[59,2],[59,55]],[[59,22],[59,55]],["uartlookback"],["variable","wire"]],["apb3Router_1_io_outputs_0_PWRITE",[[60,2],[60,54]],[[60,22],[60,54]],["uartlookback"],["variable","wire"]],["apb3Router_1_io_outputs_0_PWDATA",[[61,2],[61,54]],[[61,22],[61,54]],["uartlookback"],["variable","wire"]],["apbarea_uartCtrl",[[63,2],[76,3]],[[63,15],[63,31]],["uartlookback"],["instance","Apb3UartCtrl"]],["apb_decoder",[[77,2],[94,3]],[[77,14],[77,25]],["uartlookback"],["instance","Apb3Decoder"]],["apb3Router_1",[[95,2],[114,3]],[[95,13],[95,25]],["uartlookback"],["instance","Apb3Router"]]]]],[["Apb3Router",[[122,0],[141,2]],[[122,7],[122,17]],[],["module"]],[[["io_input_PADDR",[[123,2],[123,36]],[[123,22],[123,36]],["Apb3Router"],["port","input"]],["io_input_PSEL",[[124,2],[124,35]],[[124,22],[124,35]],["Apb3Router"],["port","input"]],["io_input_PENABLE",[[125,2],[125,38]],[[125,22],[125,38]],["Apb3Router"],["port","input"]],["io_input_PREADY",[[126,2],[126,37]],[[126,22],[126,37]],["Apb3Router"],["port","output"]],["io_input_PWRITE",[[127,2],[127,37]],[[127,22],[127,37]],["Apb3Router"],["port","input"]],["io_input_PWDATA",[[128,2],[128,37]],[[128,22],[128,37]],["Apb3Router"],["port","input"]],["io_input_PRDATA",[[129,2],[129,37]],[[129,22],[129,37]],["Apb3Router"],["port","output"]],["io_input_PSLVERROR",[[130,2],[130,40]],[[130,22],[130,40]],["Apb3Router"],["port","output"]],["io_outputs_0_PADDR",[[131,2],[131,40]],[[131,22],[131,40]],["Apb3Router"],["port","output"]],["io_outputs_0_PSEL",[[132,2],[132,39]],[[132,22],[132,39]],["Apb3Router"],["port","output"]],["io_outputs_0_PENABLE",[[133,2],[133,42]],[[133,22],[133,42]],["Apb3Router"],["port","output"]],["io_outputs_0_PREADY",[[134,2],[134,41]],[[134,22],[134,41]],["Apb3Router"],["port","input"]],["io_outputs_0_PWRITE",[[135,2],[135,41]],[[135,22],[135,41]],["Apb3Router"],["port","output"]],["io_outputs_0_PWDATA",[[136,2],[136,41]],[[136,22],[136,41]],["Apb3Router"],["port","output"]],["io_outputs_0_PRDATA",[[137,2],[137,41]],[[137,22],[137,41]],["Apb3Router"],["port","input"]],["io_outputs_0_PSLVERROR",[[138,2],[138,44]],[[138,22],[138,44]],["Apb3Router"],["port","input"]],["clk",[[139,2],[139,25]],[[139,22],[139,25]],["Apb3Router"],["port","input"]],["reset",[[140,2],[140,27]],[[140,22],[140,27]],["Apb3Router"],["port","input"]]]]],[["Apb3Decoder",[[154,0],[171,2]],[[154,7],[154,18]],[],["module"]],[[["io_input_PADDR",[[155,2],[155,36]],[[155,22],[155,36]],["Apb3Decoder"],["port","input"]],["io_input_PSEL",[[156,2],[156,35]],[[156,22],[156,35]],["Apb3Decoder"],["port","input"]],["io_input_PENABLE",[[157,2],[157,38]],[[157,22],[157,38]],["Apb3Decoder"],["port","input"]],["io_input_PREADY",[[158,2],[158,37]],[[158,22],[158,37]],["Apb3Decoder"],["port","reg"]],["io_input_PWRITE",[[159,2],[159,37]],[[159,22],[159,37]],["Apb3Decoder"],["port","input"]],["io_input_PWDATA",[[160,2],[160,37]],[[160,22],[160,37]],["Apb3Decoder"],["port","input"]],["io_input_PRDATA",[[161,2],[161,37]],[[161,22],[161,37]],["Apb3Decoder"],["port","output"]],["io_input_PSLVERROR",[[162,2],[162,40]],[[162,22],[162,40]],["Apb3Decoder"],["port","reg"]],["io_output_PADDR",[[163,2],[163,37]],[[163,22],[163,37]],["Apb3Decoder"],["port","output"]],["io_output_PSEL",[[164,2],[164,36]],[[164,22],[164,36]],["Apb3Decoder"],["port","output"]],["io_output_PENABLE",[[165,2],[165,39]],[[165,22],[165,39]],["Apb3Decoder"],["port","output"]],["io_output_PREADY",[[166,2],[166,38]],[[166,22],[166,38]],["Apb3Decoder"],["port","input"]],["io_output_PWRITE",[[167,2],[167,38]],[[167,22],[167,38]],["Apb3Decoder"],["port","output"]],["io_output_PWDATA",[[168,2],[168,38]],[[168,22],[168,38]],["Apb3Decoder"],["port","output"]],["io_output_PRDATA",[[169,2],[169,38]],[[169,22],[169,38]],["Apb3Decoder"],["port","input"]],["io_output_PSLVERROR",[[170,2],[170,41]],[[170,22],[170,41]],["Apb3Decoder"],["port","input"]],["when_Apb3Decoder_l84",[[172,2],[172,42]],[[172,22],[172,42]],["Apb3Decoder"],["variable","wire"]]]]],[["Apb3UartCtrl",[[198,0],[211,2]],[[198,7],[198,19]],[],["module"]],[[["io_apb_PADDR",[[199,2],[199,34]],[[199,22],[199,34]],["Apb3UartCtrl"],["port","input"]],["io_apb_PSEL",[[200,2],[200,33]],[[200,22],[200,33]],["Apb3UartCtrl"],["port","input"]],["io_apb_PENABLE",[[201,2],[201,36]],[[201,22],[201,36]],["Apb3UartCtrl"],["port","input"]],["io_apb_PREADY",[[202,2],[202,35]],[[202,22],[202,35]],["Apb3UartCtrl"],["port","output"]],["io_apb_PWRITE",[[203,2],[203,35]],[[203,22],[203,35]],["Apb3UartCtrl"],["port","input"]],["io_apb_PWDATA",[[204,2],[204,35]],[[204,22],[204,35]],["Apb3UartCtrl"],["port","input"]],["io_apb_PRDATA",[[205,2],[205,35]],[[205,22],[205,35]],["Apb3UartCtrl"],["port","reg"]],["io_uart_txd",[[206,2],[206,33]],[[206,22],[206,33]],["Apb3UartCtrl"],["port","output"]],["io_uart_rxd",[[207,2],[207,33]],[[207,22],[207,33]],["Apb3UartCtrl"],["port","input"]],["io_interrupt",[[208,2],[208,34]],[[208,22],[208,34]],["Apb3UartCtrl"],["port","output"]],["clk",[[209,2],[209,25]],[[209,22],[209,25]],["Apb3UartCtrl"],["port","input"]],["reset",[[210,2],[210,27]],[[210,22],[210,27]],["Apb3UartCtrl"],["port","input"]],["uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready",[[212,2],[212,72]],[[212,22],[212,72]],["Apb3UartCtrl"],["variable","reg"]],["uartCtrl_1_io_write_ready",[[213,2],[213,47]],[[213,22],[213,47]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_valid",[[214,2],[214,46]],[[214,22],[214,46]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_payload",[[215,2],[215,48]],[[215,22],[215,48]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_uart_txd",[[216,2],[216,44]],[[216,22],[216,44]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_readError",[[217,2],[217,45]],[[217,22],[217,45]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_readBreak",[[218,2],[218,45]],[[218,22],[218,45]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_push_ready",[[219,2],[219,84]],[[219,22],[219,84]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_valid",[[220,2],[220,83]],[[220,22],[220,83]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_pop_payload",[[221,2],[221,85]],[[221,22],[221,85]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_occupancy",[[222,2],[222,83]],[[222,22],[222,83]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_queueWithOccupancy_io_availability",[[223,2],[223,86]],[[223,22],[223,86]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_push_ready",[[224,2],[224,73]],[[224,22],[224,73]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_pop_valid",[[225,2],[225,72]],[[225,22],[225,72]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_pop_payload",[[226,2],[226,74]],[[226,22],[226,74]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_occupancy",[[227,2],[227,72]],[[227,22],[227,72]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_queueWithOccupancy_io_availability",[[228,2],[228,75]],[[228,22],[228,75]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_readError",[[229,2],[229,47]],[[229,22],[229,47]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_readOverflowError",[[230,2],[230,55]],[[230,22],[230,55]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_breakDetected",[[231,2],[231,51]],[[231,22],[231,51]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_doBreak",[[232,2],[232,45]],[[232,22],[232,45]],["Apb3UartCtrl"],["variable","wire"]],["_zz_bridge_misc_doBreak_1",[[233,2],[233,47]],[[233,22],[233,47]],["Apb3UartCtrl"],["variable","wire"]],["_zz_io_apb_PRDATA",[[234,2],[234,39]],[[234,22],[234,39]],["Apb3UartCtrl"],["variable","wire"]],["busCtrl_askWrite",[[235,2],[235,38]],[[235,22],[235,38]],["Apb3UartCtrl"],["variable","wire"]],["busCtrl_askRead",[[236,2],[236,37]],[[236,22],[236,37]],["Apb3UartCtrl"],["variable","wire"]],["busCtrl_doWrite",[[237,2],[237,37]],[[237,22],[237,37]],["Apb3UartCtrl"],["variable","wire"]],["busCtrl_doRead",[[238,2],[238,36]],[[238,22],[238,36]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_frame_dataLength",[[239,2],[239,59]],[[239,22],[239,59]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_frame_stop",[[240,2],[240,81]],[[240,50],[240,81]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_frame_parity",[[241,2],[241,85]],[[241,52],[241,85]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_clockDivider",[[242,2],[242,55]],[[242,22],[242,55]],["Apb3UartCtrl"],["variable","reg"]],["_zz_bridge_write_streamUnbuffered_valid",[[243,2],[243,61]],[[243,22],[243,61]],["Apb3UartCtrl"],["variable","reg"]],["bridge_write_streamUnbuffered_valid",[[244,2],[244,57]],[[244,22],[244,57]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_ready",[[245,2],[245,57]],[[245,22],[245,57]],["Apb3UartCtrl"],["variable","wire"]],["bridge_write_streamUnbuffered_payload",[[246,2],[246,59]],[[246,22],[246,59]],["Apb3UartCtrl"],["variable","wire"]],["bridge_read_streamBreaked_valid",[[247,2],[247,53]],[[247,22],[247,53]],["Apb3UartCtrl"],["variable","reg"]],["bridge_read_streamBreaked_ready",[[248,2],[248,53]],[[248,22],[248,53]],["Apb3UartCtrl"],["variable","reg"]],["bridge_read_streamBreaked_payload",[[249,2],[249,55]],[[249,22],[249,55]],["Apb3UartCtrl"],["variable","wire"]],["bridge_interruptCtrl_writeIntEnable",[[250,2],[250,57]],[[250,22],[250,57]],["Apb3UartCtrl"],["variable","reg"]],["bridge_interruptCtrl_readIntEnable",[[251,2],[251,56]],[[251,22],[251,56]],["Apb3UartCtrl"],["variable","reg"]],["bridge_interruptCtrl_readInt",[[252,2],[252,50]],[[252,22],[252,50]],["Apb3UartCtrl"],["variable","wire"]],["bridge_interruptCtrl_writeInt",[[253,2],[253,51]],[[253,22],[253,51]],["Apb3UartCtrl"],["variable","wire"]],["bridge_interruptCtrl_interrupt",[[254,2],[254,52]],[[254,22],[254,52]],["Apb3UartCtrl"],["variable","wire"]],["bridge_misc_readError",[[255,2],[255,43]],[[255,22],[255,43]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l335",[[256,2],[256,47]],[[256,22],[256,47]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l337",[[257,2],[257,47]],[[257,22],[257,47]],["Apb3UartCtrl"],["variable","wire"]],["bridge_misc_readOverflowError",[[258,2],[258,51]],[[258,22],[258,51]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l335_1",[[259,2],[259,49]],[[259,22],[259,49]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l337_1",[[260,2],[260,49]],[[260,22],[260,49]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1_io_read_isStall",[[261,2],[261,48]],[[261,22],[261,48]],["Apb3UartCtrl"],["variable","wire"]],["bridge_misc_breakDetected",[[262,2],[262,47]],[[262,22],[262,47]],["Apb3UartCtrl"],["variable","reg"]],["uartCtrl_1_io_readBreak_regNext",[[263,2],[263,53]],[[263,22],[263,53]],["Apb3UartCtrl"],["variable","reg"]],["when_UartCtrl_l154",[[264,2],[264,40]],[[264,22],[264,40]],["Apb3UartCtrl"],["variable","wire"]],["when_BusSlaveFactory_l335_2",[[265,2],[265,49]],[[265,22],[265,49]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l337_2",[[266,2],[266,49]],[[266,22],[266,49]],["Apb3UartCtrl"],["variable","wire"]],["bridge_misc_doBreak",[[267,2],[267,41]],[[267,22],[267,41]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l366",[[268,2],[268,47]],[[268,22],[268,47]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l368",[[269,2],[269,47]],[[269,22],[269,47]],["Apb3UartCtrl"],["variable","wire"]],["when_BusSlaveFactory_l335_3",[[270,2],[270,49]],[[270,22],[270,49]],["Apb3UartCtrl"],["variable","reg"]],["when_BusSlaveFactory_l337_3",[[271,2],[271,49]],[[271,22],[271,49]],["Apb3UartCtrl"],["variable","wire"]],["bridge_uartConfigReg_frame_stop_string",[[273,2],[273,51]],[[273,13],[273,51]],["Apb3UartCtrl"],["variable","reg"]],["bridge_uartConfigReg_frame_parity_string",[[274,2],[274,53]],[[274,13],[274,53]],["Apb3UartCtrl"],["variable","reg"]],["_zz_1",[[283,2],[283,19]],[[283,14],[283,19]],["Apb3UartCtrl"],["variable","wire"]],["uartCtrl_1",[[291,2],[309,3]],[[291,11],[291,21]],["Apb3UartCtrl"],["instance","UartCtrl"]],["bridge_write_streamUnbuffered_queueWithOccupancy",[[310,2],[322,3]],[[310,13],[310,61]],["Apb3UartCtrl"],["instance","StreamFifo"]],["uartCtrl_1_io_read_queueWithOccupancy",[[323,2],[335,3]],[[323,13],[323,50]],["Apb3UartCtrl"],["instance","StreamFifo"]]],null,[[["zz_bridge_uartConfigReg_clockDivider",[[277,2],[277,67]],[[277,18],[277,54]],["Apb3UartCtrl"],["function"]],[[["dummy",[[277,55],[277,66]],[[277,61],[277,66]],["Apb3UartCtrl","zz_bridge_uartConfigReg_clockDivider"],["port","input"]]]]]]]],[["StreamFifo",[[577,0],[589,2]],[[577,7],[577,17]],[],["module"]],[[["io_push_valid",[[578,2],[578,35]],[[578,22],[578,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[579,2],[579,35]],[[579,22],[579,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[580,2],[580,37]],[[580,22],[580,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[581,2],[581,34]],[[581,22],[581,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[582,2],[582,34]],[[582,22],[582,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[583,2],[583,36]],[[583,22],[583,36]],["StreamFifo"],["port","output"]],["io_flush",[[584,2],[584,30]],[[584,22],[584,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[585,2],[585,34]],[[585,22],[585,34]],["StreamFifo"],["port","output"]],["io_availability",[[586,2],[586,37]],[[586,22],[586,37]],["StreamFifo"],["port","output"]],["clk",[[587,2],[587,25]],[[587,22],[587,25]],["StreamFifo"],["port","input"]],["reset",[[588,2],[588,27]],[[588,22],[588,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[590,2],[590,41]],[[590,22],[590,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[591,2],[591,49]],[[591,22],[591,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[592,2],[592,51]],[[592,22],[592,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[593,2],[593,48]],[[593,22],[593,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[594,2],[594,50]],[[594,22],[594,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[595,2],[595,40]],[[595,22],[595,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[596,2],[596,40]],[[596,22],[596,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[597,2],[597,41]],[[597,22],[597,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[598,2],[598,27]],[[598,22],[598,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[599,2],[599,49]],[[599,22],[599,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[600,2],[600,45]],[[600,22],[600,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[601,2],[601,45]],[[601,22],[601,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[602,2],[602,41]],[[602,22],[602,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[603,2],[603,53]],[[603,22],[603,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[604,2],[604,48]],[[604,22],[604,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[605,2],[605,48]],[[605,22],[605,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[606,2],[606,44]],[[606,22],[606,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[607,2],[607,44]],[[607,22],[607,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[608,2],[608,40]],[[608,22],[608,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[609,2],[609,52]],[[609,22],[609,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[610,2],[610,47]],[[610,22],[610,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[611,2],[611,36]],[[611,22],[611,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[612,2],[612,43]],[[612,22],[612,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[613,2],[613,35]],[[613,22],[613,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[614,2],[614,35]],[[614,22],[614,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[615,2],[615,33]],[[615,22],[615,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[616,2],[616,32]],[[616,22],[616,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[617,2],[617,38]],[[617,22],[617,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l933",[[618,2],[618,38]],[[618,22],[618,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[619,2],[619,34]],[[619,22],[619,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[620,2],[620,28]],[[620,12],[620,21]],["StreamFifo"],["variable","reg"]]]]],[["UartCtrl",[[727,0],[745,2]],[[727,7],[727,15]],[],["module"]],[[["io_config_frame_dataLength",[[728,2],[728,48]],[[728,22],[728,48]],["UartCtrl"],["port","input"]],["io_config_frame_stop",[[729,2],[729,70]],[[729,50],[729,70]],["UartCtrl"],["port","input"]],["io_config_frame_parity",[[730,2],[730,74]],[[730,52],[730,74]],["UartCtrl"],["port","input"]],["io_config_clockDivider",[[731,2],[731,44]],[[731,22],[731,44]],["UartCtrl"],["port","input"]],["io_write_valid",[[732,2],[732,36]],[[732,22],[732,36]],["UartCtrl"],["port","input"]],["io_write_ready",[[733,2],[733,36]],[[733,22],[733,36]],["UartCtrl"],["port","reg"]],["io_write_payload",[[734,2],[734,38]],[[734,22],[734,38]],["UartCtrl"],["port","input"]],["io_read_valid",[[735,2],[735,35]],[[735,22],[735,35]],["UartCtrl"],["port","output"]],["io_read_ready",[[736,2],[736,35]],[[736,22],[736,35]],["UartCtrl"],["port","input"]],["io_read_payload",[[737,2],[737,37]],[[737,22],[737,37]],["UartCtrl"],["port","output"]],["io_uart_txd",[[738,2],[738,33]],[[738,22],[738,33]],["UartCtrl"],["port","output"]],["io_uart_rxd",[[739,2],[739,33]],[[739,22],[739,33]],["UartCtrl"],["port","input"]],["io_readError",[[740,2],[740,34]],[[740,22],[740,34]],["UartCtrl"],["port","output"]],["io_writeBreak",[[741,2],[741,35]],[[741,22],[741,35]],["UartCtrl"],["port","input"]],["io_readBreak",[[742,2],[742,34]],[[742,22],[742,34]],["UartCtrl"],["port","output"]],["clk",[[743,2],[743,25]],[[743,22],[743,25]],["UartCtrl"],["port","input"]],["reset",[[744,2],[744,27]],[[744,22],[744,27]],["UartCtrl"],["port","input"]],["tx_io_write_ready",[[746,2],[746,39]],[[746,22],[746,39]],["UartCtrl"],["variable","wire"]],["tx_io_txd",[[747,2],[747,31]],[[747,22],[747,31]],["UartCtrl"],["variable","wire"]],["rx_io_read_valid",[[748,2],[748,38]],[[748,22],[748,38]],["UartCtrl"],["variable","wire"]],["rx_io_read_payload",[[749,2],[749,40]],[[749,22],[749,40]],["UartCtrl"],["variable","wire"]],["rx_io_rts",[[750,2],[750,31]],[[750,22],[750,31]],["UartCtrl"],["variable","wire"]],["rx_io_error",[[751,2],[751,33]],[[751,22],[751,33]],["UartCtrl"],["variable","wire"]],["rx_io_break",[[752,2],[752,33]],[[752,22],[752,33]],["UartCtrl"],["variable","wire"]],["clockDivider_counter",[[753,2],[753,42]],[[753,22],[753,42]],["UartCtrl"],["variable","reg"]],["clockDivider_tick",[[754,2],[754,39]],[[754,22],[754,39]],["UartCtrl"],["variable","wire"]],["io_write_thrown_valid",[[755,2],[755,43]],[[755,22],[755,43]],["UartCtrl"],["variable","reg"]],["io_write_thrown_ready",[[756,2],[756,43]],[[756,22],[756,43]],["UartCtrl"],["variable","wire"]],["io_write_thrown_payload",[[757,2],[757,45]],[[757,22],[757,45]],["UartCtrl"],["variable","wire"]],["io_config_frame_stop_string",[[759,2],[759,40]],[[759,13],[759,40]],["UartCtrl"],["variable","reg"]],["io_config_frame_parity_string",[[760,2],[760,42]],[[760,13],[760,42]],["UartCtrl"],["variable","reg"]],["tx",[[764,2],[777,3]],[[764,13],[764,15]],["UartCtrl"],["instance","UartCtrlTx"]],["rx",[[778,2],[792,3]],[[778,13],[778,15]],["UartCtrl"],["instance","UartCtrlRx"]]]]],[["UartCtrlRx",[[847,0],[861,2]],[[847,7],[847,17]],[],["module"]],[[["io_configFrame_dataLength",[[848,2],[848,47]],[[848,22],[848,47]],["UartCtrlRx"],["port","input"]],["io_configFrame_stop",[[849,2],[849,69]],[[849,50],[849,69]],["UartCtrlRx"],["port","input"]],["io_configFrame_parity",[[850,2],[850,73]],[[850,52],[850,73]],["UartCtrlRx"],["port","input"]],["io_samplingTick",[[851,2],[851,37]],[[851,22],[851,37]],["UartCtrlRx"],["port","input"]],["io_read_valid",[[852,2],[852,35]],[[852,22],[852,35]],["UartCtrlRx"],["port","output"]],["io_read_ready",[[853,2],[853,35]],[[853,22],[853,35]],["UartCtrlRx"],["port","input"]],["io_read_payload",[[854,2],[854,37]],[[854,22],[854,37]],["UartCtrlRx"],["port","output"]],["io_rxd",[[855,2],[855,28]],[[855,22],[855,28]],["UartCtrlRx"],["port","input"]],["io_rts",[[856,2],[856,28]],[[856,22],[856,28]],["UartCtrlRx"],["port","output"]],["io_error",[[857,2],[857,30]],[[857,22],[857,30]],["UartCtrlRx"],["port","reg"]],["io_break",[[858,2],[858,30]],[[858,22],[858,30]],["UartCtrlRx"],["port","output"]],["clk",[[859,2],[859,25]],[[859,22],[859,25]],["UartCtrlRx"],["port","input"]],["reset",[[860,2],[860,27]],[[860,22],[860,27]],["UartCtrlRx"],["port","input"]],["io_rxd_buffercc_io_dataOut",[[862,2],[862,48]],[[862,22],[862,48]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139",[[863,2],[863,46]],[[863,22],[863,46]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139_1",[[864,2],[864,48]],[[864,22],[864,48]],["UartCtrlRx"],["variable","wire"]],["_zz_io_rts",[[865,2],[865,32]],[[865,22],[865,32]],["UartCtrlRx"],["variable","reg"]],["sampler_synchroniser",[[866,2],[866,42]],[[866,22],[866,42]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_0",[[867,2],[867,39]],[[867,22],[867,39]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_1",[[868,2],[868,39]],[[868,22],[868,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_2",[[869,2],[869,39]],[[869,22],[869,39]],["UartCtrlRx"],["variable","reg"]],["sampler_value",[[870,2],[870,35]],[[870,22],[870,35]],["UartCtrlRx"],["variable","reg"]],["sampler_tick",[[871,2],[871,34]],[[871,22],[871,34]],["UartCtrlRx"],["variable","reg"]],["bitTimer_counter",[[872,2],[872,38]],[[872,22],[872,38]],["UartCtrlRx"],["variable","reg"]],["bitTimer_tick",[[873,2],[873,35]],[[873,22],[873,35]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l43",[[874,2],[874,41]],[[874,22],[874,41]],["UartCtrlRx"],["variable","wire"]],["bitCounter_value",[[875,2],[875,38]],[[875,22],[875,38]],["UartCtrlRx"],["variable","reg"]],["break_counter",[[876,2],[876,35]],[[876,22],[876,35]],["UartCtrlRx"],["variable","reg"]],["break_valid",[[877,2],[877,33]],[[877,22],[877,33]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l69",[[878,2],[878,41]],[[878,22],[878,41]],["UartCtrlRx"],["variable","wire"]],["stateMachine_state",[[879,2],[879,71]],[[879,53],[879,71]],["UartCtrlRx"],["variable","reg"]],["stateMachine_parity",[[880,2],[880,41]],[[880,22],[880,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_shifter",[[881,2],[881,42]],[[881,22],[881,42]],["UartCtrlRx"],["variable","reg"]],["stateMachine_validReg",[[882,2],[882,43]],[[882,22],[882,43]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l93",[[883,2],[883,41]],[[883,22],[883,41]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l103",[[884,2],[884,42]],[[884,22],[884,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l111",[[885,2],[885,42]],[[885,22],[885,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l113",[[886,2],[886,42]],[[886,22],[886,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l125",[[887,2],[887,42]],[[887,22],[887,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l136",[[888,2],[888,42]],[[888,22],[888,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l139",[[889,2],[889,42]],[[889,22],[889,42]],["UartCtrlRx"],["variable","wire"]],["io_configFrame_stop_string",[[891,2],[891,39]],[[891,13],[891,39]],["UartCtrlRx"],["variable","reg"]],["io_configFrame_parity_string",[[892,2],[892,41]],[[892,13],[892,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_state_string",[[893,2],[893,38]],[[893,13],[893,38]],["UartCtrlRx"],["variable","reg"]],["io_rxd_buffercc",[[899,2],[904,3]],[[899,11],[899,26]],["UartCtrlRx"],["instance","BufferCC"]]]]],[["UartCtrlTx",[[1109,0],[1122,2]],[[1109,7],[1109,17]],[],["module"]],[[["io_configFrame_dataLength",[[1110,2],[1110,47]],[[1110,22],[1110,47]],["UartCtrlTx"],["port","input"]],["io_configFrame_stop",[[1111,2],[1111,69]],[[1111,50],[1111,69]],["UartCtrlTx"],["port","input"]],["io_configFrame_parity",[[1112,2],[1112,73]],[[1112,52],[1112,73]],["UartCtrlTx"],["port","input"]],["io_samplingTick",[[1113,2],[1113,37]],[[1113,22],[1113,37]],["UartCtrlTx"],["port","input"]],["io_write_valid",[[1114,2],[1114,36]],[[1114,22],[1114,36]],["UartCtrlTx"],["port","input"]],["io_write_ready",[[1115,2],[1115,36]],[[1115,22],[1115,36]],["UartCtrlTx"],["port","reg"]],["io_write_payload",[[1116,2],[1116,38]],[[1116,22],[1116,38]],["UartCtrlTx"],["port","input"]],["io_cts",[[1117,2],[1117,28]],[[1117,22],[1117,28]],["UartCtrlTx"],["port","input"]],["io_txd",[[1118,2],[1118,28]],[[1118,22],[1118,28]],["UartCtrlTx"],["port","output"]],["io_break",[[1119,2],[1119,30]],[[1119,22],[1119,30]],["UartCtrlTx"],["port","input"]],["clk",[[1120,2],[1120,25]],[[1120,22],[1120,25]],["UartCtrlTx"],["port","input"]],["reset",[[1121,2],[1121,27]],[[1121,22],[1121,27]],["UartCtrlTx"],["port","input"]],["_zz_clockDivider_counter_valueNext",[[1123,2],[1123,56]],[[1123,22],[1123,56]],["UartCtrlTx"],["variable","wire"]],["_zz_clockDivider_counter_valueNext_1",[[1124,2],[1124,58]],[[1124,22],[1124,58]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93",[[1125,2],[1125,45]],[[1125,22],[1125,45]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93_1",[[1126,2],[1126,47]],[[1126,22],[1126,47]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willIncrement",[[1127,2],[1127,56]],[[1127,22],[1127,56]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willClear",[[1128,2],[1128,52]],[[1128,22],[1128,52]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_valueNext",[[1129,2],[1129,52]],[[1129,22],[1129,52]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_value",[[1130,2],[1130,48]],[[1130,22],[1130,48]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willOverflowIfInc",[[1131,2],[1131,60]],[[1131,22],[1131,60]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willOverflow",[[1132,2],[1132,55]],[[1132,22],[1132,55]],["UartCtrlTx"],["variable","wire"]],["tickCounter_value",[[1133,2],[1133,39]],[[1133,22],[1133,39]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state",[[1134,2],[1134,71]],[[1134,53],[1134,71]],["UartCtrlTx"],["variable","reg"]],["stateMachine_parity",[[1135,2],[1135,41]],[[1135,22],[1135,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_txd",[[1136,2],[1136,38]],[[1136,22],[1136,38]],["UartCtrlTx"],["variable","reg"]],["when_UartCtrlTx_l58",[[1137,2],[1137,41]],[[1137,22],[1137,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l73",[[1138,2],[1138,41]],[[1138,22],[1138,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l76",[[1139,2],[1139,41]],[[1139,22],[1139,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l93",[[1140,2],[1140,41]],[[1140,22],[1140,41]],["UartCtrlTx"],["variable","wire"]],["_zz_io_txd",[[1141,2],[1141,32]],[[1141,22],[1141,32]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_stop_string",[[1143,2],[1143,39]],[[1143,13],[1143,39]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_parity_string",[[1144,2],[1144,41]],[[1144,13],[1144,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state_string",[[1145,2],[1145,38]],[[1145,13],[1145,38]],["UartCtrlTx"],["variable","reg"]]]]],[["BufferCC",[[1329,0],[1334,2]],[[1329,7],[1329,15]],[],["module"]],[[["io_dataIn",[[1330,2],[1330,31]],[[1330,22],[1330,31]],["BufferCC"],["port","input"]],["io_dataOut",[[1331,2],[1331,32]],[[1331,22],[1331,32]],["BufferCC"],["port","output"]],["clk",[[1332,2],[1332,25]],[[1332,22],[1332,25]],["BufferCC"],["port","input"]],["reset",[[1333,2],[1333,27]],[[1333,22],[1333,27]],["BufferCC"],["port","input"]],["buffers_0",[[1335,27],[1335,56]],[[1335,47],[1335,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[1336,27],[1336,56]],[[1336,47],[1336,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["UartStopType_binary_sequential_type",[[5,0],[6,0]],[[5,8],[5,43]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_ONE",[[6,0],[7,0]],[[6,8],[6,42]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_TWO",[[7,0],[9,0]],[[7,8],[7,42]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_type",[[9,0],[10,0]],[[9,8],[9,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_NONE",[[10,0],[11,0]],[[10,8],[10,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_EVEN",[[11,0],[12,0]],[[11,8],[11,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_ODD",[[12,0],[14,0]],[[12,8],[12,44]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_type",[[14,0],[15,0]],[[14,8],[14,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_IDLE",[[15,0],[16,0]],[[15,8],[15,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_START",[[16,0],[17,0]],[[16,8],[16,47]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_DATA",[[17,0],[18,0]],[[17,8],[17,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_PARITY",[[18,0],[19,0]],[[18,8],[18,48]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_STOP",[[19,0],[21,0]],[[19,8],[19,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_type",[[21,0],[22,0]],[[21,8],[21,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_IDLE",[[22,0],[23,0]],[[22,8],[22,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_START",[[23,0],[24,0]],[[23,8],[23,47]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_DATA",[[24,0],[25,0]],[[24,8],[24,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_PARITY",[[25,0],[26,0]],[[25,8],[25,48]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_STOP",[[26,0],[29,0]],[[26,8],[26,46]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\UartStream.v",[[[[["UartStream",[[29,0],[38,2]],[[29,7],[29,17]],[],["module"]],[[["clk",[[30,2],[30,25]],[[30,22],[30,25]],["UartStream"],["port","input"]],["reset",[[31,2],[31,27]],[[31,22],[31,27]],["UartStream"],["port","input"]],["stream_in_valid",[[32,2],[32,37]],[[32,22],[32,37]],["UartStream"],["port","input"]],["stream_in_ready",[[33,2],[33,37]],[[33,22],[33,37]],["UartStream"],["port","output"]],["stream_in_payload",[[34,2],[34,39]],[[34,22],[34,39]],["UartStream"],["port","input"]],["stream_out_valid",[[35,2],[35,38]],[[35,22],[35,38]],["UartStream"],["port","output"]],["stream_out_ready",[[36,2],[36,38]],[[36,22],[36,38]],["UartStream"],["port","input"]],["stream_out_payload",[[37,2],[37,40]],[[37,22],[37,40]],["UartStream"],["port","output"]],["uartarea_uartctrl_rxfiforead",[[39,2],[39,50]],[[39,22],[39,50]],["UartStream"],["variable","reg"]],["uartarea_uartctrl_stream_in_ready",[[40,2],[40,55]],[[40,22],[40,55]],["UartStream"],["variable","wire"]],["uartarea_uartctrl_stream_out_valid",[[41,2],[41,56]],[[41,22],[41,56]],["UartStream"],["variable","wire"]],["uartarea_uartctrl_stream_out_payload",[[42,2],[42,58]],[[42,22],[42,58]],["UartStream"],["variable","wire"]],["uartarea_uartctrl_uart_txd",[[43,2],[43,48]],[[43,22],[43,48]],["UartStream"],["variable","wire"]],["uartarea_uartctrl_rxint",[[44,2],[44,45]],[[44,22],[44,45]],["UartStream"],["variable","wire"]],["uartarea_uartctrl_rxfifooccupancy",[[45,2],[45,55]],[[45,22],[45,55]],["UartStream"],["variable","wire"]],["uartarea_uartctrl",[[47,2],[61,3]],[[47,18],[47,35]],["UartStream"],["instance","uartctrl_stream"]]]]],[["uartctrl_stream",[[75,0],[89,2]],[[75,7],[75,22]],[],["module"]],[[["stream_in_valid",[[76,2],[76,37]],[[76,22],[76,37]],["uartctrl_stream"],["port","input"]],["stream_in_ready",[[77,2],[77,37]],[[77,22],[77,37]],["uartctrl_stream"],["port","output"]],["stream_in_payload",[[78,2],[78,39]],[[78,22],[78,39]],["uartctrl_stream"],["port","input"]],["stream_out_valid",[[79,2],[79,38]],[[79,22],[79,38]],["uartctrl_stream"],["port","output"]],["stream_out_ready",[[80,2],[80,38]],[[80,22],[80,38]],["uartctrl_stream"],["port","input"]],["stream_out_payload",[[81,2],[81,40]],[[81,22],[81,40]],["uartctrl_stream"],["port","output"]],["uart_txd",[[82,2],[82,30]],[[82,22],[82,30]],["uartctrl_stream"],["port","output"]],["uart_rxd",[[83,2],[83,30]],[[83,22],[83,30]],["uartctrl_stream"],["port","input"]],["rxint",[[84,2],[84,27]],[[84,22],[84,27]],["uartctrl_stream"],["port","output"]],["rxfiforead",[[85,2],[85,32]],[[85,22],[85,32]],["uartctrl_stream"],["port","input"]],["rxfifooccupancy",[[86,2],[86,37]],[[86,22],[86,37]],["uartctrl_stream"],["port","output"]],["clk",[[87,2],[87,25]],[[87,22],[87,25]],["uartctrl_stream"],["port","input"]],["reset",[[88,2],[88,27]],[[88,22],[88,27]],["uartctrl_stream"],["port","input"]],["uartCtrl_1_io_write_ready",[[90,2],[90,47]],[[90,22],[90,47]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_read_valid",[[91,2],[91,46]],[[91,22],[91,46]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_read_payload",[[92,2],[92,48]],[[92,22],[92,48]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_uart_txd",[[93,2],[93,44]],[[93,22],[93,44]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_readError",[[94,2],[94,45]],[[94,22],[94,45]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_readBreak",[[95,2],[95,45]],[[95,22],[95,45]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_push_ready",[[96,2],[96,42]],[[96,22],[96,42]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_pop_valid",[[97,2],[97,41]],[[97,22],[97,41]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_pop_payload",[[98,2],[98,43]],[[98,22],[98,43]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_occupancy",[[99,2],[99,41]],[[99,22],[99,41]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_availability",[[100,2],[100,44]],[[100,22],[100,44]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_push_ready",[[101,2],[101,42]],[[101,22],[101,42]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_pop_valid",[[102,2],[102,41]],[[102,22],[102,41]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_pop_payload",[[103,2],[103,43]],[[103,22],[103,43]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_occupancy",[[104,2],[104,41]],[[104,22],[104,41]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_availability",[[105,2],[105,44]],[[105,22],[105,44]],["uartctrl_stream"],["variable","wire"]],["_zz_counter_valueNext",[[106,2],[106,43]],[[106,22],[106,43]],["uartctrl_stream"],["variable","wire"]],["_zz_counter_valueNext_1",[[107,2],[107,45]],[[107,22],[107,45]],["uartctrl_stream"],["variable","wire"]],["nodatareceive",[[108,2],[108,35]],[[108,22],[108,35]],["uartctrl_stream"],["variable","reg"]],["counter_willIncrement",[[109,2],[109,43]],[[109,22],[109,43]],["uartctrl_stream"],["variable","reg"]],["counter_willClear",[[110,2],[110,39]],[[110,22],[110,39]],["uartctrl_stream"],["variable","reg"]],["counter_valueNext",[[111,2],[111,39]],[[111,22],[111,39]],["uartctrl_stream"],["variable","reg"]],["counter_value",[[112,2],[112,35]],[[112,22],[112,35]],["uartctrl_stream"],["variable","reg"]],["counter_willOverflowIfInc",[[113,2],[113,47]],[[113,22],[113,47]],["uartctrl_stream"],["variable","wire"]],["counter_willOverflow",[[114,2],[114,42]],[[114,22],[114,42]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1_io_read_valid_regNext",[[115,2],[115,54]],[[115,22],[115,54]],["uartctrl_stream"],["variable","reg"]],["when_UartStream_l37",[[116,2],[116,41]],[[116,22],[116,41]],["uartctrl_stream"],["variable","wire"]],["when_UartStream_l41",[[117,2],[117,41]],[[117,22],[117,41]],["uartctrl_stream"],["variable","wire"]],["interrupt",[[118,2],[118,31]],[[118,22],[118,31]],["uartctrl_stream"],["variable","reg"]],["nodatareceive_regNext",[[119,2],[119,43]],[[119,22],[119,43]],["uartctrl_stream"],["variable","reg"]],["when_UartStream_l49",[[120,2],[120,41]],[[120,22],[120,41]],["uartctrl_stream"],["variable","wire"]],["when_UartStream_l51",[[121,2],[121,41]],[[121,22],[121,41]],["uartctrl_stream"],["variable","wire"]],["_zz_1",[[128,2],[128,13]],[[128,8],[128,13]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_1",[[132,2],[150,3]],[[132,11],[132,21]],["uartctrl_stream"],["instance","UartCtrl"]],["txfifo",[[151,2],[163,3]],[[151,13],[151,19]],["uartctrl_stream"],["instance","StreamFifo"]],["rxfifo",[[164,2],[176,3]],[[164,13],[164,19]],["uartctrl_stream"],["instance","StreamFifo"]]],null,[[["zz_counter_willIncrement",[[122,2],[122,49]],[[122,12],[122,36]],["uartctrl_stream"],["function"]],[[["dummy",[[122,37],[122,48]],[[122,43],[122,48]],["uartctrl_stream","zz_counter_willIncrement"],["port","input"]]]]]]]],[["StreamFifo",[[244,0],[256,2]],[[244,7],[244,17]],[],["module"]],[[["io_push_valid",[[245,2],[245,35]],[[245,22],[245,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[246,2],[246,35]],[[246,22],[246,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[247,2],[247,37]],[[247,22],[247,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[248,2],[248,34]],[[248,22],[248,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[249,2],[249,34]],[[249,22],[249,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[250,2],[250,36]],[[250,22],[250,36]],["StreamFifo"],["port","output"]],["io_flush",[[251,2],[251,30]],[[251,22],[251,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[252,2],[252,34]],[[252,22],[252,34]],["StreamFifo"],["port","output"]],["io_availability",[[253,2],[253,37]],[[253,22],[253,37]],["StreamFifo"],["port","output"]],["clk",[[254,2],[254,25]],[[254,22],[254,25]],["StreamFifo"],["port","input"]],["reset",[[255,2],[255,27]],[[255,22],[255,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[257,2],[257,41]],[[257,22],[257,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[258,2],[258,49]],[[258,22],[258,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[259,2],[259,51]],[[259,22],[259,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[260,2],[260,48]],[[260,22],[260,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[261,2],[261,50]],[[261,22],[261,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[262,2],[262,40]],[[262,22],[262,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[263,2],[263,40]],[[263,22],[263,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[264,2],[264,41]],[[264,22],[264,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[265,2],[265,27]],[[265,22],[265,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[266,2],[266,49]],[[266,22],[266,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[267,2],[267,45]],[[267,22],[267,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[268,2],[268,45]],[[268,22],[268,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[269,2],[269,41]],[[269,22],[269,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[270,2],[270,53]],[[270,22],[270,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[271,2],[271,48]],[[271,22],[271,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[272,2],[272,48]],[[272,22],[272,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[273,2],[273,44]],[[273,22],[273,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[274,2],[274,44]],[[274,22],[274,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[275,2],[275,40]],[[275,22],[275,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[276,2],[276,52]],[[276,22],[276,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[277,2],[277,47]],[[277,22],[277,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[278,2],[278,36]],[[278,22],[278,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[279,2],[279,43]],[[279,22],[279,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[280,2],[280,35]],[[280,22],[280,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[281,2],[281,35]],[[281,22],[281,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[282,2],[282,33]],[[282,22],[282,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[283,2],[283,32]],[[283,22],[283,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[284,2],[284,38]],[[284,22],[284,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l933",[[285,2],[285,38]],[[285,22],[285,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[286,2],[286,34]],[[286,22],[286,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[287,2],[287,28]],[[287,12],[287,21]],["StreamFifo"],["variable","reg"]]]]],[["UartCtrl",[[394,0],[412,2]],[[394,7],[394,15]],[],["module"]],[[["io_config_frame_dataLength",[[395,2],[395,48]],[[395,22],[395,48]],["UartCtrl"],["port","input"]],["io_config_frame_stop",[[396,2],[396,70]],[[396,50],[396,70]],["UartCtrl"],["port","input"]],["io_config_frame_parity",[[397,2],[397,74]],[[397,52],[397,74]],["UartCtrl"],["port","input"]],["io_config_clockDivider",[[398,2],[398,44]],[[398,22],[398,44]],["UartCtrl"],["port","input"]],["io_write_valid",[[399,2],[399,36]],[[399,22],[399,36]],["UartCtrl"],["port","input"]],["io_write_ready",[[400,2],[400,36]],[[400,22],[400,36]],["UartCtrl"],["port","reg"]],["io_write_payload",[[401,2],[401,38]],[[401,22],[401,38]],["UartCtrl"],["port","input"]],["io_read_valid",[[402,2],[402,35]],[[402,22],[402,35]],["UartCtrl"],["port","output"]],["io_read_ready",[[403,2],[403,35]],[[403,22],[403,35]],["UartCtrl"],["port","input"]],["io_read_payload",[[404,2],[404,37]],[[404,22],[404,37]],["UartCtrl"],["port","output"]],["io_uart_txd",[[405,2],[405,33]],[[405,22],[405,33]],["UartCtrl"],["port","output"]],["io_uart_rxd",[[406,2],[406,33]],[[406,22],[406,33]],["UartCtrl"],["port","input"]],["io_readError",[[407,2],[407,34]],[[407,22],[407,34]],["UartCtrl"],["port","output"]],["io_writeBreak",[[408,2],[408,35]],[[408,22],[408,35]],["UartCtrl"],["port","input"]],["io_readBreak",[[409,2],[409,34]],[[409,22],[409,34]],["UartCtrl"],["port","output"]],["clk",[[410,2],[410,25]],[[410,22],[410,25]],["UartCtrl"],["port","input"]],["reset",[[411,2],[411,27]],[[411,22],[411,27]],["UartCtrl"],["port","input"]],["tx_io_write_ready",[[413,2],[413,39]],[[413,22],[413,39]],["UartCtrl"],["variable","wire"]],["tx_io_txd",[[414,2],[414,31]],[[414,22],[414,31]],["UartCtrl"],["variable","wire"]],["rx_io_read_valid",[[415,2],[415,38]],[[415,22],[415,38]],["UartCtrl"],["variable","wire"]],["rx_io_read_payload",[[416,2],[416,40]],[[416,22],[416,40]],["UartCtrl"],["variable","wire"]],["rx_io_rts",[[417,2],[417,31]],[[417,22],[417,31]],["UartCtrl"],["variable","wire"]],["rx_io_error",[[418,2],[418,33]],[[418,22],[418,33]],["UartCtrl"],["variable","wire"]],["rx_io_break",[[419,2],[419,33]],[[419,22],[419,33]],["UartCtrl"],["variable","wire"]],["clockDivider_counter",[[420,2],[420,42]],[[420,22],[420,42]],["UartCtrl"],["variable","reg"]],["clockDivider_tick",[[421,2],[421,39]],[[421,22],[421,39]],["UartCtrl"],["variable","wire"]],["io_write_thrown_valid",[[422,2],[422,43]],[[422,22],[422,43]],["UartCtrl"],["variable","reg"]],["io_write_thrown_ready",[[423,2],[423,43]],[[423,22],[423,43]],["UartCtrl"],["variable","wire"]],["io_write_thrown_payload",[[424,2],[424,45]],[[424,22],[424,45]],["UartCtrl"],["variable","wire"]],["io_config_frame_stop_string",[[426,2],[426,40]],[[426,13],[426,40]],["UartCtrl"],["variable","reg"]],["io_config_frame_parity_string",[[427,2],[427,42]],[[427,13],[427,42]],["UartCtrl"],["variable","reg"]],["tx",[[431,2],[444,3]],[[431,13],[431,15]],["UartCtrl"],["instance","UartCtrlTx"]],["rx",[[445,2],[459,3]],[[445,13],[445,15]],["UartCtrl"],["instance","UartCtrlRx"]]]]],[["UartCtrlRx",[[514,0],[528,2]],[[514,7],[514,17]],[],["module"]],[[["io_configFrame_dataLength",[[515,2],[515,47]],[[515,22],[515,47]],["UartCtrlRx"],["port","input"]],["io_configFrame_stop",[[516,2],[516,69]],[[516,50],[516,69]],["UartCtrlRx"],["port","input"]],["io_configFrame_parity",[[517,2],[517,73]],[[517,52],[517,73]],["UartCtrlRx"],["port","input"]],["io_samplingTick",[[518,2],[518,37]],[[518,22],[518,37]],["UartCtrlRx"],["port","input"]],["io_read_valid",[[519,2],[519,35]],[[519,22],[519,35]],["UartCtrlRx"],["port","output"]],["io_read_ready",[[520,2],[520,35]],[[520,22],[520,35]],["UartCtrlRx"],["port","input"]],["io_read_payload",[[521,2],[521,37]],[[521,22],[521,37]],["UartCtrlRx"],["port","output"]],["io_rxd",[[522,2],[522,28]],[[522,22],[522,28]],["UartCtrlRx"],["port","input"]],["io_rts",[[523,2],[523,28]],[[523,22],[523,28]],["UartCtrlRx"],["port","output"]],["io_error",[[524,2],[524,30]],[[524,22],[524,30]],["UartCtrlRx"],["port","reg"]],["io_break",[[525,2],[525,30]],[[525,22],[525,30]],["UartCtrlRx"],["port","output"]],["clk",[[526,2],[526,25]],[[526,22],[526,25]],["UartCtrlRx"],["port","input"]],["reset",[[527,2],[527,27]],[[527,22],[527,27]],["UartCtrlRx"],["port","input"]],["io_rxd_buffercc_io_dataOut",[[529,2],[529,48]],[[529,22],[529,48]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value",[[530,2],[530,39]],[[530,22],[530,39]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_1",[[531,2],[531,41]],[[531,22],[531,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_2",[[532,2],[532,41]],[[532,22],[532,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_3",[[533,2],[533,41]],[[533,22],[533,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_4",[[534,2],[534,41]],[[534,22],[534,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_5",[[535,2],[535,41]],[[535,22],[535,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_6",[[536,2],[536,41]],[[536,22],[536,41]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139",[[537,2],[537,46]],[[537,22],[537,46]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139_1",[[538,2],[538,48]],[[538,22],[538,48]],["UartCtrlRx"],["variable","wire"]],["_zz_io_rts",[[539,2],[539,32]],[[539,22],[539,32]],["UartCtrlRx"],["variable","reg"]],["sampler_synchroniser",[[540,2],[540,42]],[[540,22],[540,42]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_0",[[541,2],[541,39]],[[541,22],[541,39]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_1",[[542,2],[542,39]],[[542,22],[542,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_2",[[543,2],[543,39]],[[543,22],[543,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_3",[[544,2],[544,39]],[[544,22],[544,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_4",[[545,2],[545,39]],[[545,22],[545,39]],["UartCtrlRx"],["variable","reg"]],["sampler_value",[[546,2],[546,35]],[[546,22],[546,35]],["UartCtrlRx"],["variable","reg"]],["sampler_tick",[[547,2],[547,34]],[[547,22],[547,34]],["UartCtrlRx"],["variable","reg"]],["bitTimer_counter",[[548,2],[548,38]],[[548,22],[548,38]],["UartCtrlRx"],["variable","reg"]],["bitTimer_tick",[[549,2],[549,35]],[[549,22],[549,35]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l43",[[550,2],[550,41]],[[550,22],[550,41]],["UartCtrlRx"],["variable","wire"]],["bitCounter_value",[[551,2],[551,38]],[[551,22],[551,38]],["UartCtrlRx"],["variable","reg"]],["break_counter",[[552,2],[552,35]],[[552,22],[552,35]],["UartCtrlRx"],["variable","reg"]],["break_valid",[[553,2],[553,33]],[[553,22],[553,33]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l69",[[554,2],[554,41]],[[554,22],[554,41]],["UartCtrlRx"],["variable","wire"]],["stateMachine_state",[[555,2],[555,71]],[[555,53],[555,71]],["UartCtrlRx"],["variable","reg"]],["stateMachine_parity",[[556,2],[556,41]],[[556,22],[556,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_shifter",[[557,2],[557,42]],[[557,22],[557,42]],["UartCtrlRx"],["variable","reg"]],["stateMachine_validReg",[[558,2],[558,43]],[[558,22],[558,43]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l93",[[559,2],[559,41]],[[559,22],[559,41]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l103",[[560,2],[560,42]],[[560,22],[560,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l111",[[561,2],[561,42]],[[561,22],[561,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l113",[[562,2],[562,42]],[[562,22],[562,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l125",[[563,2],[563,42]],[[563,22],[563,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l136",[[564,2],[564,42]],[[564,22],[564,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l139",[[565,2],[565,42]],[[565,22],[565,42]],["UartCtrlRx"],["variable","wire"]],["io_configFrame_stop_string",[[567,2],[567,39]],[[567,13],[567,39]],["UartCtrlRx"],["variable","reg"]],["io_configFrame_parity_string",[[568,2],[568,41]],[[568,13],[568,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_state_string",[[569,2],[569,38]],[[569,13],[569,38]],["UartCtrlRx"],["variable","reg"]],["io_rxd_buffercc",[[582,2],[587,3]],[[582,11],[582,26]],["UartCtrlRx"],["instance","BufferCC"]]]]],[["UartCtrlTx",[[797,0],[810,2]],[[797,7],[797,17]],[],["module"]],[[["io_configFrame_dataLength",[[798,2],[798,47]],[[798,22],[798,47]],["UartCtrlTx"],["port","input"]],["io_configFrame_stop",[[799,2],[799,69]],[[799,50],[799,69]],["UartCtrlTx"],["port","input"]],["io_configFrame_parity",[[800,2],[800,73]],[[800,52],[800,73]],["UartCtrlTx"],["port","input"]],["io_samplingTick",[[801,2],[801,37]],[[801,22],[801,37]],["UartCtrlTx"],["port","input"]],["io_write_valid",[[802,2],[802,36]],[[802,22],[802,36]],["UartCtrlTx"],["port","input"]],["io_write_ready",[[803,2],[803,36]],[[803,22],[803,36]],["UartCtrlTx"],["port","reg"]],["io_write_payload",[[804,2],[804,38]],[[804,22],[804,38]],["UartCtrlTx"],["port","input"]],["io_cts",[[805,2],[805,28]],[[805,22],[805,28]],["UartCtrlTx"],["port","input"]],["io_txd",[[806,2],[806,28]],[[806,22],[806,28]],["UartCtrlTx"],["port","output"]],["io_break",[[807,2],[807,30]],[[807,22],[807,30]],["UartCtrlTx"],["port","input"]],["clk",[[808,2],[808,25]],[[808,22],[808,25]],["UartCtrlTx"],["port","input"]],["reset",[[809,2],[809,27]],[[809,22],[809,27]],["UartCtrlTx"],["port","input"]],["_zz_clockDivider_counter_valueNext",[[811,2],[811,56]],[[811,22],[811,56]],["UartCtrlTx"],["variable","wire"]],["_zz_clockDivider_counter_valueNext_1",[[812,2],[812,58]],[[812,22],[812,58]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93",[[813,2],[813,45]],[[813,22],[813,45]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93_1",[[814,2],[814,47]],[[814,22],[814,47]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willIncrement",[[815,2],[815,56]],[[815,22],[815,56]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willClear",[[816,2],[816,52]],[[816,22],[816,52]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_valueNext",[[817,2],[817,52]],[[817,22],[817,52]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_value",[[818,2],[818,48]],[[818,22],[818,48]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willOverflowIfInc",[[819,2],[819,60]],[[819,22],[819,60]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willOverflow",[[820,2],[820,55]],[[820,22],[820,55]],["UartCtrlTx"],["variable","wire"]],["tickCounter_value",[[821,2],[821,39]],[[821,22],[821,39]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state",[[822,2],[822,71]],[[822,53],[822,71]],["UartCtrlTx"],["variable","reg"]],["stateMachine_parity",[[823,2],[823,41]],[[823,22],[823,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_txd",[[824,2],[824,38]],[[824,22],[824,38]],["UartCtrlTx"],["variable","reg"]],["when_UartCtrlTx_l58",[[825,2],[825,41]],[[825,22],[825,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l73",[[826,2],[826,41]],[[826,22],[826,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l76",[[827,2],[827,41]],[[827,22],[827,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l93",[[828,2],[828,41]],[[828,22],[828,41]],["UartCtrlTx"],["variable","wire"]],["_zz_io_txd",[[829,2],[829,32]],[[829,22],[829,32]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_stop_string",[[831,2],[831,39]],[[831,13],[831,39]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_parity_string",[[832,2],[832,41]],[[832,13],[832,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state_string",[[833,2],[833,38]],[[833,13],[833,38]],["UartCtrlTx"],["variable","reg"]]]]],[["BufferCC",[[1013,0],[1018,2]],[[1013,7],[1013,15]],[],["module"]],[[["io_dataIn",[[1014,2],[1014,31]],[[1014,22],[1014,31]],["BufferCC"],["port","input"]],["io_dataOut",[[1015,2],[1015,32]],[[1015,22],[1015,32]],["BufferCC"],["port","output"]],["clk",[[1016,2],[1016,25]],[[1016,22],[1016,25]],["BufferCC"],["port","input"]],["reset",[[1017,2],[1017,27]],[[1017,22],[1017,27]],["BufferCC"],["port","input"]],["buffers_0",[[1019,27],[1019,56]],[[1019,47],[1019,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[1020,27],[1020,56]],[[1020,47],[1020,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["UartParityType_binary_sequential_type",[[5,0],[6,0]],[[5,8],[5,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_NONE",[[6,0],[7,0]],[[6,8],[6,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_EVEN",[[7,0],[8,0]],[[7,8],[7,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_ODD",[[8,0],[10,0]],[[8,8],[8,44]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_type",[[10,0],[11,0]],[[10,8],[10,43]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_ONE",[[11,0],[12,0]],[[11,8],[11,42]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_TWO",[[12,0],[14,0]],[[12,8],[12,42]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_type",[[14,0],[15,0]],[[14,8],[14,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_IDLE",[[15,0],[16,0]],[[15,8],[15,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_START",[[16,0],[17,0]],[[16,8],[16,47]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_DATA",[[17,0],[18,0]],[[17,8],[17,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_PARITY",[[18,0],[19,0]],[[18,8],[18,48]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_STOP",[[19,0],[21,0]],[[19,8],[19,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_type",[[21,0],[22,0]],[[21,8],[21,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_IDLE",[[22,0],[23,0]],[[22,8],[22,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_START",[[23,0],[24,0]],[[23,8],[23,47]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_DATA",[[24,0],[25,0]],[[24,8],[24,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_PARITY",[[25,0],[26,0]],[[25,8],[25,48]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_STOP",[[26,0],[29,0]],[[26,8],[26,46]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\UartTop.v",[[[[["UartTop",[[42,0],[52,2]],[[42,7],[42,14]],[],["module"]],[[["input_valid",[[43,2],[43,33]],[[43,22],[43,33]],["UartTop"],["port","input"]],["input_ready",[[44,2],[44,33]],[[44,22],[44,33]],["UartTop"],["port","output"]],["input_payload_last",[[45,2],[45,40]],[[45,22],[45,40]],["UartTop"],["port","input"]],["input_payload_fragment",[[46,2],[46,44]],[[46,22],[46,44]],["UartTop"],["port","input"]],["output_valid",[[47,2],[47,34]],[[47,22],[47,34]],["UartTop"],["port","output"]],["output_ready",[[48,2],[48,34]],[[48,22],[48,34]],["UartTop"],["port","input"]],["output_payload",[[49,2],[49,36]],[[49,22],[49,36]],["UartTop"],["port","output"]],["clk",[[50,2],[50,25]],[[50,22],[50,25]],["UartTop"],["port","input"]],["reset",[[51,2],[51,27]],[[51,22],[51,27]],["UartTop"],["port","input"]],["uartarea_streamfragmentfork_input_ready",[[53,2],[53,61]],[[53,22],[53,61]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_0_valid",[[54,2],[54,64]],[[54,22],[54,64]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_0_payload",[[55,2],[55,66]],[[55,22],[55,66]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_1_valid",[[56,2],[56,64]],[[56,22],[56,64]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_1_payload",[[57,2],[57,66]],[[57,22],[57,66]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_2_valid",[[58,2],[58,64]],[[58,22],[58,64]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_2_payload",[[59,2],[59,66]],[[59,22],[59,66]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_3_valid",[[60,2],[60,64]],[[60,22],[60,64]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_3_payload",[[61,2],[61,66]],[[61,22],[61,66]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_4_valid",[[62,2],[62,64]],[[62,22],[62,64]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_4_payload",[[63,2],[63,66]],[[63,22],[63,66]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_5_valid",[[64,2],[64,64]],[[64,22],[64,64]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_5_payload",[[65,2],[65,66]],[[65,22],[65,66]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_6_valid",[[66,2],[66,64]],[[66,22],[66,64]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork_output_6_payload",[[67,2],[67,66]],[[67,22],[67,66]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_input_0_ready",[[68,2],[68,61]],[[68,22],[68,61]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_input_1_ready",[[69,2],[69,61]],[[69,22],[69,61]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_input_2_ready",[[70,2],[70,61]],[[70,22],[70,61]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_input_3_ready",[[71,2],[71,61]],[[71,22],[71,61]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_input_4_ready",[[72,2],[72,61]],[[72,22],[72,61]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_input_5_ready",[[73,2],[73,61]],[[73,22],[73,61]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_input_6_ready",[[74,2],[74,61]],[[74,22],[74,61]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_output_valid",[[75,2],[75,60]],[[75,22],[75,60]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_output_payload",[[76,2],[76,62]],[[76,22],[76,62]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_readfifo_0",[[77,2],[77,58]],[[77,22],[77,58]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_readfifo_1",[[78,2],[78,58]],[[78,22],[78,58]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_readfifo_2",[[79,2],[79,58]],[[79,22],[79,58]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_readfifo_3",[[80,2],[80,58]],[[80,22],[80,58]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_readfifo_4",[[81,2],[81,58]],[[81,22],[81,58]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_readfifo_5",[[82,2],[82,58]],[[82,22],[82,58]],["UartTop"],["variable","wire"]],["uartarea_streamsequential_readfifo_6",[[83,2],[83,58]],[[83,22],[83,58]],["UartTop"],["variable","wire"]],["uartarea_uartctrlA_stream_stream_in_ready",[[84,2],[84,63]],[[84,22],[84,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlA_stream_stream_out_valid",[[85,2],[85,64]],[[85,22],[85,64]],["UartTop"],["variable","wire"]],["uartarea_uartctrlA_stream_stream_out_payload",[[86,2],[86,66]],[[86,22],[86,66]],["UartTop"],["variable","wire"]],["uartarea_uartctrlA_stream_uart_txd",[[87,2],[87,56]],[[87,22],[87,56]],["UartTop"],["variable","wire"]],["uartarea_uartctrlA_stream_rxint",[[88,2],[88,53]],[[88,22],[88,53]],["UartTop"],["variable","wire"]],["uartarea_uartctrlA_stream_rxfifooccupancy",[[89,2],[89,63]],[[89,22],[89,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlB_stream_stream_in_ready",[[90,2],[90,63]],[[90,22],[90,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlB_stream_stream_out_valid",[[91,2],[91,64]],[[91,22],[91,64]],["UartTop"],["variable","wire"]],["uartarea_uartctrlB_stream_stream_out_payload",[[92,2],[92,66]],[[92,22],[92,66]],["UartTop"],["variable","wire"]],["uartarea_uartctrlB_stream_uart_txd",[[93,2],[93,56]],[[93,22],[93,56]],["UartTop"],["variable","wire"]],["uartarea_uartctrlB_stream_rxint",[[94,2],[94,53]],[[94,22],[94,53]],["UartTop"],["variable","wire"]],["uartarea_uartctrlB_stream_rxfifooccupancy",[[95,2],[95,63]],[[95,22],[95,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlC_stream_stream_in_ready",[[96,2],[96,63]],[[96,22],[96,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlC_stream_stream_out_valid",[[97,2],[97,64]],[[97,22],[97,64]],["UartTop"],["variable","wire"]],["uartarea_uartctrlC_stream_stream_out_payload",[[98,2],[98,66]],[[98,22],[98,66]],["UartTop"],["variable","wire"]],["uartarea_uartctrlC_stream_uart_txd",[[99,2],[99,56]],[[99,22],[99,56]],["UartTop"],["variable","wire"]],["uartarea_uartctrlC_stream_rxint",[[100,2],[100,53]],[[100,22],[100,53]],["UartTop"],["variable","wire"]],["uartarea_uartctrlC_stream_rxfifooccupancy",[[101,2],[101,63]],[[101,22],[101,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlD_stream_stream_in_ready",[[102,2],[102,63]],[[102,22],[102,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlD_stream_stream_out_valid",[[103,2],[103,64]],[[103,22],[103,64]],["UartTop"],["variable","wire"]],["uartarea_uartctrlD_stream_stream_out_payload",[[104,2],[104,66]],[[104,22],[104,66]],["UartTop"],["variable","wire"]],["uartarea_uartctrlD_stream_uart_txd",[[105,2],[105,56]],[[105,22],[105,56]],["UartTop"],["variable","wire"]],["uartarea_uartctrlD_stream_rxint",[[106,2],[106,53]],[[106,22],[106,53]],["UartTop"],["variable","wire"]],["uartarea_uartctrlD_stream_rxfifooccupancy",[[107,2],[107,63]],[[107,22],[107,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlE_stream_stream_in_ready",[[108,2],[108,63]],[[108,22],[108,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlE_stream_stream_out_valid",[[109,2],[109,64]],[[109,22],[109,64]],["UartTop"],["variable","wire"]],["uartarea_uartctrlE_stream_stream_out_payload",[[110,2],[110,66]],[[110,22],[110,66]],["UartTop"],["variable","wire"]],["uartarea_uartctrlE_stream_uart_txd",[[111,2],[111,56]],[[111,22],[111,56]],["UartTop"],["variable","wire"]],["uartarea_uartctrlE_stream_rxint",[[112,2],[112,53]],[[112,22],[112,53]],["UartTop"],["variable","wire"]],["uartarea_uartctrlE_stream_rxfifooccupancy",[[113,2],[113,63]],[[113,22],[113,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlF_stream_stream_in_ready",[[114,2],[114,63]],[[114,22],[114,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlF_stream_stream_out_valid",[[115,2],[115,64]],[[115,22],[115,64]],["UartTop"],["variable","wire"]],["uartarea_uartctrlF_stream_stream_out_payload",[[116,2],[116,66]],[[116,22],[116,66]],["UartTop"],["variable","wire"]],["uartarea_uartctrlF_stream_uart_txd",[[117,2],[117,56]],[[117,22],[117,56]],["UartTop"],["variable","wire"]],["uartarea_uartctrlF_stream_rxint",[[118,2],[118,53]],[[118,22],[118,53]],["UartTop"],["variable","wire"]],["uartarea_uartctrlF_stream_rxfifooccupancy",[[119,2],[119,63]],[[119,22],[119,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlG_stream_stream_in_ready",[[120,2],[120,63]],[[120,22],[120,63]],["UartTop"],["variable","wire"]],["uartarea_uartctrlG_stream_stream_out_valid",[[121,2],[121,64]],[[121,22],[121,64]],["UartTop"],["variable","wire"]],["uartarea_uartctrlG_stream_stream_out_payload",[[122,2],[122,66]],[[122,22],[122,66]],["UartTop"],["variable","wire"]],["uartarea_uartctrlG_stream_uart_txd",[[123,2],[123,56]],[[123,22],[123,56]],["UartTop"],["variable","wire"]],["uartarea_uartctrlG_stream_rxint",[[124,2],[124,53]],[[124,22],[124,53]],["UartTop"],["variable","wire"]],["uartarea_uartctrlG_stream_rxfifooccupancy",[[125,2],[125,63]],[[125,22],[125,63]],["UartTop"],["variable","wire"]],["uartarea_streamfragmentfork",[[127,2],[155,3]],[[127,21],[127,48]],["UartTop"],["instance","StreamFragmentFork"]],["uartarea_streamsequential",[[156,2],[204,3]],[[156,19],[156,44]],["UartTop"],["instance","StreamSequential"]],["uartarea_uartctrlA_stream",[[205,2],[219,3]],[[205,18],[205,43]],["UartTop"],["instance","uartctrl_stream"]],["uartarea_uartctrlB_stream",[[220,2],[234,3]],[[220,18],[220,43]],["UartTop"],["instance","uartctrl_stream"]],["uartarea_uartctrlC_stream",[[235,2],[249,3]],[[235,18],[235,43]],["UartTop"],["instance","uartctrl_stream"]],["uartarea_uartctrlD_stream",[[250,2],[264,3]],[[250,18],[250,43]],["UartTop"],["instance","uartctrl_stream"]],["uartarea_uartctrlE_stream",[[265,2],[279,3]],[[265,18],[265,43]],["UartTop"],["instance","uartctrl_stream"]],["uartarea_uartctrlF_stream",[[280,2],[294,3]],[[280,18],[280,43]],["UartTop"],["instance","uartctrl_stream"]],["uartarea_uartctrlG_stream",[[295,2],[309,3]],[[295,18],[295,43]],["UartTop"],["instance","uartctrl_stream"]]]]],[["uartctrl_stream",[[328,0],[342,2]],[[328,7],[328,22]],[],["module"]],[[["stream_in_valid",[[329,2],[329,37]],[[329,22],[329,37]],["uartctrl_stream"],["port","input"]],["stream_in_ready",[[330,2],[330,37]],[[330,22],[330,37]],["uartctrl_stream"],["port","output"]],["stream_in_payload",[[331,2],[331,39]],[[331,22],[331,39]],["uartctrl_stream"],["port","input"]],["stream_out_valid",[[332,2],[332,38]],[[332,22],[332,38]],["uartctrl_stream"],["port","output"]],["stream_out_ready",[[333,2],[333,38]],[[333,22],[333,38]],["uartctrl_stream"],["port","input"]],["stream_out_payload",[[334,2],[334,40]],[[334,22],[334,40]],["uartctrl_stream"],["port","output"]],["uart_txd",[[335,2],[335,30]],[[335,22],[335,30]],["uartctrl_stream"],["port","output"]],["uart_rxd",[[336,2],[336,30]],[[336,22],[336,30]],["uartctrl_stream"],["port","input"]],["rxint",[[337,2],[337,27]],[[337,22],[337,27]],["uartctrl_stream"],["port","output"]],["rxfiforead",[[338,2],[338,32]],[[338,22],[338,32]],["uartctrl_stream"],["port","input"]],["rxfifooccupancy",[[339,2],[339,37]],[[339,22],[339,37]],["uartctrl_stream"],["port","output"]],["clk",[[340,2],[340,25]],[[340,22],[340,25]],["uartctrl_stream"],["port","input"]],["reset",[[341,2],[341,27]],[[341,22],[341,27]],["uartctrl_stream"],["port","input"]],["uartCtrl_7_io_write_ready",[[343,2],[343,47]],[[343,22],[343,47]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_read_valid",[[344,2],[344,46]],[[344,22],[344,46]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_read_payload",[[345,2],[345,48]],[[345,22],[345,48]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_uart_txd",[[346,2],[346,44]],[[346,22],[346,44]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_readError",[[347,2],[347,45]],[[347,22],[347,45]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_readBreak",[[348,2],[348,45]],[[348,22],[348,45]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_push_ready",[[349,2],[349,42]],[[349,22],[349,42]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_pop_valid",[[350,2],[350,41]],[[350,22],[350,41]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_pop_payload",[[351,2],[351,43]],[[351,22],[351,43]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_occupancy",[[352,2],[352,41]],[[352,22],[352,41]],["uartctrl_stream"],["variable","wire"]],["txfifo_io_availability",[[353,2],[353,44]],[[353,22],[353,44]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_push_ready",[[354,2],[354,42]],[[354,22],[354,42]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_pop_valid",[[355,2],[355,41]],[[355,22],[355,41]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_pop_payload",[[356,2],[356,43]],[[356,22],[356,43]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_occupancy",[[357,2],[357,41]],[[357,22],[357,41]],["uartctrl_stream"],["variable","wire"]],["rxfifo_io_availability",[[358,2],[358,44]],[[358,22],[358,44]],["uartctrl_stream"],["variable","wire"]],["_zz_counter_valueNext",[[359,2],[359,43]],[[359,22],[359,43]],["uartctrl_stream"],["variable","wire"]],["_zz_counter_valueNext_1",[[360,2],[360,45]],[[360,22],[360,45]],["uartctrl_stream"],["variable","wire"]],["nodatareceive",[[361,2],[361,35]],[[361,22],[361,35]],["uartctrl_stream"],["variable","reg"]],["counter_willIncrement",[[362,2],[362,43]],[[362,22],[362,43]],["uartctrl_stream"],["variable","reg"]],["counter_willClear",[[363,2],[363,39]],[[363,22],[363,39]],["uartctrl_stream"],["variable","reg"]],["counter_valueNext",[[364,2],[364,39]],[[364,22],[364,39]],["uartctrl_stream"],["variable","reg"]],["counter_value",[[365,2],[365,35]],[[365,22],[365,35]],["uartctrl_stream"],["variable","reg"]],["counter_willOverflowIfInc",[[366,2],[366,47]],[[366,22],[366,47]],["uartctrl_stream"],["variable","wire"]],["counter_willOverflow",[[367,2],[367,42]],[[367,22],[367,42]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7_io_read_valid_regNext",[[368,2],[368,54]],[[368,22],[368,54]],["uartctrl_stream"],["variable","reg"]],["when_UartStream_l37",[[369,2],[369,41]],[[369,22],[369,41]],["uartctrl_stream"],["variable","wire"]],["when_UartStream_l41",[[370,2],[370,41]],[[370,22],[370,41]],["uartctrl_stream"],["variable","wire"]],["interrupt",[[371,2],[371,31]],[[371,22],[371,31]],["uartctrl_stream"],["variable","reg"]],["nodatareceive_regNext",[[372,2],[372,43]],[[372,22],[372,43]],["uartctrl_stream"],["variable","reg"]],["when_UartStream_l49",[[373,2],[373,41]],[[373,22],[373,41]],["uartctrl_stream"],["variable","wire"]],["when_UartStream_l51",[[374,2],[374,41]],[[374,22],[374,41]],["uartctrl_stream"],["variable","wire"]],["_zz_1",[[381,2],[381,13]],[[381,8],[381,13]],["uartctrl_stream"],["variable","wire"]],["uartCtrl_7",[[385,2],[403,3]],[[385,11],[385,21]],["uartctrl_stream"],["instance","UartCtrl"]],["txfifo",[[404,2],[416,3]],[[404,13],[404,19]],["uartctrl_stream"],["instance","StreamFifo"]],["rxfifo",[[417,2],[429,3]],[[417,13],[417,19]],["uartctrl_stream"],["instance","StreamFifo"]]],null,[[["zz_counter_willIncrement",[[375,2],[375,49]],[[375,12],[375,36]],["uartctrl_stream"],["function"]],[[["dummy",[[375,37],[375,48]],[[375,43],[375,48]],["uartctrl_stream","zz_counter_willIncrement"],["port","input"]]]]]]]],[["StreamSequential",[[495,0],[543,2]],[[495,7],[495,23]],[],["module"]],[[["input_0_valid",[[496,2],[496,35]],[[496,22],[496,35]],["StreamSequential"],["port","input"]],["input_0_ready",[[497,2],[497,35]],[[497,22],[497,35]],["StreamSequential"],["port","output"]],["input_0_payload",[[498,2],[498,37]],[[498,22],[498,37]],["StreamSequential"],["port","input"]],["input_1_valid",[[499,2],[499,35]],[[499,22],[499,35]],["StreamSequential"],["port","input"]],["input_1_ready",[[500,2],[500,35]],[[500,22],[500,35]],["StreamSequential"],["port","output"]],["input_1_payload",[[501,2],[501,37]],[[501,22],[501,37]],["StreamSequential"],["port","input"]],["input_2_valid",[[502,2],[502,35]],[[502,22],[502,35]],["StreamSequential"],["port","input"]],["input_2_ready",[[503,2],[503,35]],[[503,22],[503,35]],["StreamSequential"],["port","output"]],["input_2_payload",[[504,2],[504,37]],[[504,22],[504,37]],["StreamSequential"],["port","input"]],["input_3_valid",[[505,2],[505,35]],[[505,22],[505,35]],["StreamSequential"],["port","input"]],["input_3_ready",[[506,2],[506,35]],[[506,22],[506,35]],["StreamSequential"],["port","output"]],["input_3_payload",[[507,2],[507,37]],[[507,22],[507,37]],["StreamSequential"],["port","input"]],["input_4_valid",[[508,2],[508,35]],[[508,22],[508,35]],["StreamSequential"],["port","input"]],["input_4_ready",[[509,2],[509,35]],[[509,22],[509,35]],["StreamSequential"],["port","output"]],["input_4_payload",[[510,2],[510,37]],[[510,22],[510,37]],["StreamSequential"],["port","input"]],["input_5_valid",[[511,2],[511,35]],[[511,22],[511,35]],["StreamSequential"],["port","input"]],["input_5_ready",[[512,2],[512,35]],[[512,22],[512,35]],["StreamSequential"],["port","output"]],["input_5_payload",[[513,2],[513,37]],[[513,22],[513,37]],["StreamSequential"],["port","input"]],["input_6_valid",[[514,2],[514,35]],[[514,22],[514,35]],["StreamSequential"],["port","input"]],["input_6_ready",[[515,2],[515,35]],[[515,22],[515,35]],["StreamSequential"],["port","output"]],["input_6_payload",[[516,2],[516,37]],[[516,22],[516,37]],["StreamSequential"],["port","input"]],["interrupt_0",[[517,2],[517,33]],[[517,22],[517,33]],["StreamSequential"],["port","input"]],["interrupt_1",[[518,2],[518,33]],[[518,22],[518,33]],["StreamSequential"],["port","input"]],["interrupt_2",[[519,2],[519,33]],[[519,22],[519,33]],["StreamSequential"],["port","input"]],["interrupt_3",[[520,2],[520,33]],[[520,22],[520,33]],["StreamSequential"],["port","input"]],["interrupt_4",[[521,2],[521,33]],[[521,22],[521,33]],["StreamSequential"],["port","input"]],["interrupt_5",[[522,2],[522,33]],[[522,22],[522,33]],["StreamSequential"],["port","input"]],["interrupt_6",[[523,2],[523,33]],[[523,22],[523,33]],["StreamSequential"],["port","input"]],["occupancy_0",[[524,2],[524,33]],[[524,22],[524,33]],["StreamSequential"],["port","input"]],["occupancy_1",[[525,2],[525,33]],[[525,22],[525,33]],["StreamSequential"],["port","input"]],["occupancy_2",[[526,2],[526,33]],[[526,22],[526,33]],["StreamSequential"],["port","input"]],["occupancy_3",[[527,2],[527,33]],[[527,22],[527,33]],["StreamSequential"],["port","input"]],["occupancy_4",[[528,2],[528,33]],[[528,22],[528,33]],["StreamSequential"],["port","input"]],["occupancy_5",[[529,2],[529,33]],[[529,22],[529,33]],["StreamSequential"],["port","input"]],["occupancy_6",[[530,2],[530,33]],[[530,22],[530,33]],["StreamSequential"],["port","input"]],["output_valid",[[531,2],[531,34]],[[531,22],[531,34]],["StreamSequential"],["port","output"]],["output_ready",[[532,2],[532,34]],[[532,22],[532,34]],["StreamSequential"],["port","input"]],["output_payload",[[533,2],[533,36]],[[533,22],[533,36]],["StreamSequential"],["port","output"]],["readfifo_0",[[534,2],[534,32]],[[534,22],[534,32]],["StreamSequential"],["port","output"]],["readfifo_1",[[535,2],[535,32]],[[535,22],[535,32]],["StreamSequential"],["port","output"]],["readfifo_2",[[536,2],[536,32]],[[536,22],[536,32]],["StreamSequential"],["port","output"]],["readfifo_3",[[537,2],[537,32]],[[537,22],[537,32]],["StreamSequential"],["port","output"]],["readfifo_4",[[538,2],[538,32]],[[538,22],[538,32]],["StreamSequential"],["port","output"]],["readfifo_5",[[539,2],[539,32]],[[539,22],[539,32]],["StreamSequential"],["port","output"]],["readfifo_6",[[540,2],[540,32]],[[540,22],[540,32]],["StreamSequential"],["port","output"]],["clk",[[541,2],[541,25]],[[541,22],[541,25]],["StreamSequential"],["port","input"]],["reset",[[542,2],[542,27]],[[542,22],[542,27]],["StreamSequential"],["port","input"]],["streammux_1_io_inputs_0_ready",[[544,2],[544,51]],[[544,22],[544,51]],["StreamSequential"],["variable","wire"]],["streammux_1_io_inputs_1_ready",[[545,2],[545,51]],[[545,22],[545,51]],["StreamSequential"],["variable","wire"]],["streammux_1_io_inputs_2_ready",[[546,2],[546,51]],[[546,22],[546,51]],["StreamSequential"],["variable","wire"]],["streammux_1_io_inputs_3_ready",[[547,2],[547,51]],[[547,22],[547,51]],["StreamSequential"],["variable","wire"]],["streammux_1_io_inputs_4_ready",[[548,2],[548,51]],[[548,22],[548,51]],["StreamSequential"],["variable","wire"]],["streammux_1_io_inputs_5_ready",[[549,2],[549,51]],[[549,22],[549,51]],["StreamSequential"],["variable","wire"]],["streammux_1_io_inputs_6_ready",[[550,2],[550,51]],[[550,22],[550,51]],["StreamSequential"],["variable","wire"]],["streammux_1_io_output_valid",[[551,2],[551,49]],[[551,22],[551,49]],["StreamSequential"],["variable","wire"]],["streammux_1_io_output_payload",[[552,2],[552,51]],[[552,22],[552,51]],["StreamSequential"],["variable","wire"]],["rdfifo_0",[[553,2],[553,30]],[[553,22],[553,30]],["StreamSequential"],["variable","reg"]],["rdfifo_1",[[554,2],[554,30]],[[554,22],[554,30]],["StreamSequential"],["variable","reg"]],["rdfifo_2",[[555,2],[555,30]],[[555,22],[555,30]],["StreamSequential"],["variable","reg"]],["rdfifo_3",[[556,2],[556,30]],[[556,22],[556,30]],["StreamSequential"],["variable","reg"]],["rdfifo_4",[[557,2],[557,30]],[[557,22],[557,30]],["StreamSequential"],["variable","reg"]],["rdfifo_5",[[558,2],[558,30]],[[558,22],[558,30]],["StreamSequential"],["variable","reg"]],["rdfifo_6",[[559,2],[559,30]],[[559,22],[559,30]],["StreamSequential"],["variable","reg"]],["select_1",[[560,2],[560,30]],[[560,22],[560,30]],["StreamSequential"],["variable","reg"]],["stateMachine_state",[[561,2],[561,77]],[[561,59],[561,77]],["StreamSequential"],["variable","reg"]],["when_StreamSequential_l33",[[562,2],[562,47]],[[562,22],[562,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l36",[[563,2],[563,47]],[[563,22],[563,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l44",[[564,2],[564,47]],[[564,22],[564,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l47",[[565,2],[565,47]],[[565,22],[565,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l55",[[566,2],[566,47]],[[566,22],[566,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l58",[[567,2],[567,47]],[[567,22],[567,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l66",[[568,2],[568,47]],[[568,22],[568,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l69",[[569,2],[569,47]],[[569,22],[569,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l77",[[570,2],[570,47]],[[570,22],[570,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l80",[[571,2],[571,47]],[[571,22],[571,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l88",[[572,2],[572,47]],[[572,22],[572,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l91",[[573,2],[573,47]],[[573,22],[573,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l99",[[574,2],[574,47]],[[574,22],[574,47]],["StreamSequential"],["variable","wire"]],["when_StreamSequential_l102",[[575,2],[575,48]],[[575,22],[575,48]],["StreamSequential"],["variable","wire"]],["stateMachine_state_string",[[577,2],[577,38]],[[577,13],[577,38]],["StreamSequential"],["variable","reg"]],["streammux_1",[[581,2],[607,3]],[[581,12],[581,23]],["StreamSequential"],["instance","StreamMux"]]]]],[["StreamFragmentFork",[[789,0],[817,2]],[[789,7],[789,25]],[],["module"]],[[["input_valid",[[790,2],[790,33]],[[790,22],[790,33]],["StreamFragmentFork"],["port","input"]],["input_ready",[[791,2],[791,33]],[[791,22],[791,33]],["StreamFragmentFork"],["port","reg"]],["input_payload_last",[[792,2],[792,40]],[[792,22],[792,40]],["StreamFragmentFork"],["port","input"]],["input_payload_fragment",[[793,2],[793,44]],[[793,22],[793,44]],["StreamFragmentFork"],["port","input"]],["output_0_valid",[[794,2],[794,36]],[[794,22],[794,36]],["StreamFragmentFork"],["port","output"]],["output_0_ready",[[795,2],[795,36]],[[795,22],[795,36]],["StreamFragmentFork"],["port","input"]],["output_0_payload",[[796,2],[796,38]],[[796,22],[796,38]],["StreamFragmentFork"],["port","output"]],["output_1_valid",[[797,2],[797,36]],[[797,22],[797,36]],["StreamFragmentFork"],["port","output"]],["output_1_ready",[[798,2],[798,36]],[[798,22],[798,36]],["StreamFragmentFork"],["port","input"]],["output_1_payload",[[799,2],[799,38]],[[799,22],[799,38]],["StreamFragmentFork"],["port","output"]],["output_2_valid",[[800,2],[800,36]],[[800,22],[800,36]],["StreamFragmentFork"],["port","output"]],["output_2_ready",[[801,2],[801,36]],[[801,22],[801,36]],["StreamFragmentFork"],["port","input"]],["output_2_payload",[[802,2],[802,38]],[[802,22],[802,38]],["StreamFragmentFork"],["port","output"]],["output_3_valid",[[803,2],[803,36]],[[803,22],[803,36]],["StreamFragmentFork"],["port","output"]],["output_3_ready",[[804,2],[804,36]],[[804,22],[804,36]],["StreamFragmentFork"],["port","input"]],["output_3_payload",[[805,2],[805,38]],[[805,22],[805,38]],["StreamFragmentFork"],["port","output"]],["output_4_valid",[[806,2],[806,36]],[[806,22],[806,36]],["StreamFragmentFork"],["port","output"]],["output_4_ready",[[807,2],[807,36]],[[807,22],[807,36]],["StreamFragmentFork"],["port","input"]],["output_4_payload",[[808,2],[808,38]],[[808,22],[808,38]],["StreamFragmentFork"],["port","output"]],["output_5_valid",[[809,2],[809,36]],[[809,22],[809,36]],["StreamFragmentFork"],["port","output"]],["output_5_ready",[[810,2],[810,36]],[[810,22],[810,36]],["StreamFragmentFork"],["port","input"]],["output_5_payload",[[811,2],[811,38]],[[811,22],[811,38]],["StreamFragmentFork"],["port","output"]],["output_6_valid",[[812,2],[812,36]],[[812,22],[812,36]],["StreamFragmentFork"],["port","output"]],["output_6_ready",[[813,2],[813,36]],[[813,22],[813,36]],["StreamFragmentFork"],["port","input"]],["output_6_payload",[[814,2],[814,38]],[[814,22],[814,38]],["StreamFragmentFork"],["port","output"]],["clk",[[815,2],[815,25]],[[815,22],[815,25]],["StreamFragmentFork"],["port","input"]],["reset",[[816,2],[816,27]],[[816,22],[816,27]],["StreamFragmentFork"],["port","input"]],["linkEnable_0",[[818,2],[818,34]],[[818,22],[818,34]],["StreamFragmentFork"],["variable","reg"]],["linkEnable_1",[[819,2],[819,34]],[[819,22],[819,34]],["StreamFragmentFork"],["variable","reg"]],["linkEnable_2",[[820,2],[820,34]],[[820,22],[820,34]],["StreamFragmentFork"],["variable","reg"]],["linkEnable_3",[[821,2],[821,34]],[[821,22],[821,34]],["StreamFragmentFork"],["variable","reg"]],["linkEnable_4",[[822,2],[822,34]],[[822,22],[822,34]],["StreamFragmentFork"],["variable","reg"]],["linkEnable_5",[[823,2],[823,34]],[[823,22],[823,34]],["StreamFragmentFork"],["variable","reg"]],["linkEnable_6",[[824,2],[824,34]],[[824,22],[824,34]],["StreamFragmentFork"],["variable","reg"]],["stateMachine_state",[[825,2],[825,67]],[[825,49],[825,67]],["StreamFragmentFork"],["variable","reg"]],["input_fire",[[826,2],[826,32]],[[826,22],[826,32]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46",[[827,2],[827,49]],[[827,22],[827,49]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46_1",[[828,2],[828,51]],[[828,22],[828,51]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46_2",[[829,2],[829,51]],[[829,22],[829,51]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46_3",[[830,2],[830,51]],[[830,22],[830,51]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46_4",[[831,2],[831,51]],[[831,22],[831,51]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46_5",[[832,2],[832,51]],[[832,22],[832,51]],["StreamFragmentFork"],["variable","wire"]],["when_StreamFragmentFork_l46_6",[[833,2],[833,51]],[[833,22],[833,51]],["StreamFragmentFork"],["variable","wire"]],["stateMachine_state_string",[[835,2],[835,38]],[[835,13],[835,38]],["StreamFragmentFork"],["variable","reg"]]]]],[["StreamFifo",[[977,0],[989,2]],[[977,7],[977,17]],[],["module"]],[[["io_push_valid",[[978,2],[978,35]],[[978,22],[978,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[979,2],[979,35]],[[979,22],[979,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[980,2],[980,37]],[[980,22],[980,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[981,2],[981,34]],[[981,22],[981,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[982,2],[982,34]],[[982,22],[982,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[983,2],[983,36]],[[983,22],[983,36]],["StreamFifo"],["port","output"]],["io_flush",[[984,2],[984,30]],[[984,22],[984,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[985,2],[985,34]],[[985,22],[985,34]],["StreamFifo"],["port","output"]],["io_availability",[[986,2],[986,37]],[[986,22],[986,37]],["StreamFifo"],["port","output"]],["clk",[[987,2],[987,25]],[[987,22],[987,25]],["StreamFifo"],["port","input"]],["reset",[[988,2],[988,27]],[[988,22],[988,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[990,2],[990,41]],[[990,22],[990,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[991,2],[991,49]],[[991,22],[991,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[992,2],[992,51]],[[992,22],[992,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[993,2],[993,48]],[[993,22],[993,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[994,2],[994,50]],[[994,22],[994,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[995,2],[995,40]],[[995,22],[995,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[996,2],[996,40]],[[996,22],[996,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[997,2],[997,41]],[[997,22],[997,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[998,2],[998,27]],[[998,22],[998,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[999,2],[999,49]],[[999,22],[999,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[1000,2],[1000,45]],[[1000,22],[1000,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[1001,2],[1001,45]],[[1001,22],[1001,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[1002,2],[1002,41]],[[1002,22],[1002,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[1003,2],[1003,53]],[[1003,22],[1003,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[1004,2],[1004,48]],[[1004,22],[1004,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[1005,2],[1005,48]],[[1005,22],[1005,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[1006,2],[1006,44]],[[1006,22],[1006,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[1007,2],[1007,44]],[[1007,22],[1007,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[1008,2],[1008,40]],[[1008,22],[1008,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[1009,2],[1009,52]],[[1009,22],[1009,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[1010,2],[1010,47]],[[1010,22],[1010,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[1011,2],[1011,36]],[[1011,22],[1011,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[1012,2],[1012,43]],[[1012,22],[1012,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[1013,2],[1013,35]],[[1013,22],[1013,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[1014,2],[1014,35]],[[1014,22],[1014,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[1015,2],[1015,33]],[[1015,22],[1015,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[1016,2],[1016,32]],[[1016,22],[1016,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[1017,2],[1017,38]],[[1017,22],[1017,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l933",[[1018,2],[1018,38]],[[1018,22],[1018,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[1019,2],[1019,34]],[[1019,22],[1019,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[1020,2],[1020,28]],[[1020,12],[1020,21]],["StreamFifo"],["variable","reg"]]]]],[["UartCtrl",[[1127,0],[1145,2]],[[1127,7],[1127,15]],[],["module"]],[[["io_config_frame_dataLength",[[1128,2],[1128,48]],[[1128,22],[1128,48]],["UartCtrl"],["port","input"]],["io_config_frame_stop",[[1129,2],[1129,70]],[[1129,50],[1129,70]],["UartCtrl"],["port","input"]],["io_config_frame_parity",[[1130,2],[1130,74]],[[1130,52],[1130,74]],["UartCtrl"],["port","input"]],["io_config_clockDivider",[[1131,2],[1131,44]],[[1131,22],[1131,44]],["UartCtrl"],["port","input"]],["io_write_valid",[[1132,2],[1132,36]],[[1132,22],[1132,36]],["UartCtrl"],["port","input"]],["io_write_ready",[[1133,2],[1133,36]],[[1133,22],[1133,36]],["UartCtrl"],["port","reg"]],["io_write_payload",[[1134,2],[1134,38]],[[1134,22],[1134,38]],["UartCtrl"],["port","input"]],["io_read_valid",[[1135,2],[1135,35]],[[1135,22],[1135,35]],["UartCtrl"],["port","output"]],["io_read_ready",[[1136,2],[1136,35]],[[1136,22],[1136,35]],["UartCtrl"],["port","input"]],["io_read_payload",[[1137,2],[1137,37]],[[1137,22],[1137,37]],["UartCtrl"],["port","output"]],["io_uart_txd",[[1138,2],[1138,33]],[[1138,22],[1138,33]],["UartCtrl"],["port","output"]],["io_uart_rxd",[[1139,2],[1139,33]],[[1139,22],[1139,33]],["UartCtrl"],["port","input"]],["io_readError",[[1140,2],[1140,34]],[[1140,22],[1140,34]],["UartCtrl"],["port","output"]],["io_writeBreak",[[1141,2],[1141,35]],[[1141,22],[1141,35]],["UartCtrl"],["port","input"]],["io_readBreak",[[1142,2],[1142,34]],[[1142,22],[1142,34]],["UartCtrl"],["port","output"]],["clk",[[1143,2],[1143,25]],[[1143,22],[1143,25]],["UartCtrl"],["port","input"]],["reset",[[1144,2],[1144,27]],[[1144,22],[1144,27]],["UartCtrl"],["port","input"]],["tx_io_write_ready",[[1146,2],[1146,39]],[[1146,22],[1146,39]],["UartCtrl"],["variable","wire"]],["tx_io_txd",[[1147,2],[1147,31]],[[1147,22],[1147,31]],["UartCtrl"],["variable","wire"]],["rx_io_read_valid",[[1148,2],[1148,38]],[[1148,22],[1148,38]],["UartCtrl"],["variable","wire"]],["rx_io_read_payload",[[1149,2],[1149,40]],[[1149,22],[1149,40]],["UartCtrl"],["variable","wire"]],["rx_io_rts",[[1150,2],[1150,31]],[[1150,22],[1150,31]],["UartCtrl"],["variable","wire"]],["rx_io_error",[[1151,2],[1151,33]],[[1151,22],[1151,33]],["UartCtrl"],["variable","wire"]],["rx_io_break",[[1152,2],[1152,33]],[[1152,22],[1152,33]],["UartCtrl"],["variable","wire"]],["clockDivider_counter",[[1153,2],[1153,42]],[[1153,22],[1153,42]],["UartCtrl"],["variable","reg"]],["clockDivider_tick",[[1154,2],[1154,39]],[[1154,22],[1154,39]],["UartCtrl"],["variable","wire"]],["io_write_thrown_valid",[[1155,2],[1155,43]],[[1155,22],[1155,43]],["UartCtrl"],["variable","reg"]],["io_write_thrown_ready",[[1156,2],[1156,43]],[[1156,22],[1156,43]],["UartCtrl"],["variable","wire"]],["io_write_thrown_payload",[[1157,2],[1157,45]],[[1157,22],[1157,45]],["UartCtrl"],["variable","wire"]],["io_config_frame_stop_string",[[1159,2],[1159,40]],[[1159,13],[1159,40]],["UartCtrl"],["variable","reg"]],["io_config_frame_parity_string",[[1160,2],[1160,42]],[[1160,13],[1160,42]],["UartCtrl"],["variable","reg"]],["tx",[[1164,2],[1177,3]],[[1164,13],[1164,15]],["UartCtrl"],["instance","UartCtrlTx"]],["rx",[[1178,2],[1192,3]],[[1178,13],[1178,15]],["UartCtrl"],["instance","UartCtrlRx"]]]]],[["StreamMux",[[1247,0],[1273,2]],[[1247,7],[1247,16]],[],["module"]],[[["io_select",[[1248,2],[1248,31]],[[1248,22],[1248,31]],["StreamMux"],["port","input"]],["io_inputs_0_valid",[[1249,2],[1249,39]],[[1249,22],[1249,39]],["StreamMux"],["port","input"]],["io_inputs_0_ready",[[1250,2],[1250,39]],[[1250,22],[1250,39]],["StreamMux"],["port","output"]],["io_inputs_0_payload",[[1251,2],[1251,41]],[[1251,22],[1251,41]],["StreamMux"],["port","input"]],["io_inputs_1_valid",[[1252,2],[1252,39]],[[1252,22],[1252,39]],["StreamMux"],["port","input"]],["io_inputs_1_ready",[[1253,2],[1253,39]],[[1253,22],[1253,39]],["StreamMux"],["port","output"]],["io_inputs_1_payload",[[1254,2],[1254,41]],[[1254,22],[1254,41]],["StreamMux"],["port","input"]],["io_inputs_2_valid",[[1255,2],[1255,39]],[[1255,22],[1255,39]],["StreamMux"],["port","input"]],["io_inputs_2_ready",[[1256,2],[1256,39]],[[1256,22],[1256,39]],["StreamMux"],["port","output"]],["io_inputs_2_payload",[[1257,2],[1257,41]],[[1257,22],[1257,41]],["StreamMux"],["port","input"]],["io_inputs_3_valid",[[1258,2],[1258,39]],[[1258,22],[1258,39]],["StreamMux"],["port","input"]],["io_inputs_3_ready",[[1259,2],[1259,39]],[[1259,22],[1259,39]],["StreamMux"],["port","output"]],["io_inputs_3_payload",[[1260,2],[1260,41]],[[1260,22],[1260,41]],["StreamMux"],["port","input"]],["io_inputs_4_valid",[[1261,2],[1261,39]],[[1261,22],[1261,39]],["StreamMux"],["port","input"]],["io_inputs_4_ready",[[1262,2],[1262,39]],[[1262,22],[1262,39]],["StreamMux"],["port","output"]],["io_inputs_4_payload",[[1263,2],[1263,41]],[[1263,22],[1263,41]],["StreamMux"],["port","input"]],["io_inputs_5_valid",[[1264,2],[1264,39]],[[1264,22],[1264,39]],["StreamMux"],["port","input"]],["io_inputs_5_ready",[[1265,2],[1265,39]],[[1265,22],[1265,39]],["StreamMux"],["port","output"]],["io_inputs_5_payload",[[1266,2],[1266,41]],[[1266,22],[1266,41]],["StreamMux"],["port","input"]],["io_inputs_6_valid",[[1267,2],[1267,39]],[[1267,22],[1267,39]],["StreamMux"],["port","input"]],["io_inputs_6_ready",[[1268,2],[1268,39]],[[1268,22],[1268,39]],["StreamMux"],["port","output"]],["io_inputs_6_payload",[[1269,2],[1269,41]],[[1269,22],[1269,41]],["StreamMux"],["port","input"]],["io_output_valid",[[1270,2],[1270,37]],[[1270,22],[1270,37]],["StreamMux"],["port","output"]],["io_output_ready",[[1271,2],[1271,37]],[[1271,22],[1271,37]],["StreamMux"],["port","input"]],["io_output_payload",[[1272,2],[1272,39]],[[1272,22],[1272,39]],["StreamMux"],["port","output"]],["_zz_io_output_valid",[[1274,2],[1274,41]],[[1274,22],[1274,41]],["StreamMux"],["variable","reg"]],["_zz_io_output_payload",[[1275,2],[1275,43]],[[1275,22],[1275,43]],["StreamMux"],["variable","reg"]]]]],[["UartCtrlRx",[[1346,0],[1360,2]],[[1346,7],[1346,17]],[],["module"]],[[["io_configFrame_dataLength",[[1347,2],[1347,47]],[[1347,22],[1347,47]],["UartCtrlRx"],["port","input"]],["io_configFrame_stop",[[1348,2],[1348,69]],[[1348,50],[1348,69]],["UartCtrlRx"],["port","input"]],["io_configFrame_parity",[[1349,2],[1349,73]],[[1349,52],[1349,73]],["UartCtrlRx"],["port","input"]],["io_samplingTick",[[1350,2],[1350,37]],[[1350,22],[1350,37]],["UartCtrlRx"],["port","input"]],["io_read_valid",[[1351,2],[1351,35]],[[1351,22],[1351,35]],["UartCtrlRx"],["port","output"]],["io_read_ready",[[1352,2],[1352,35]],[[1352,22],[1352,35]],["UartCtrlRx"],["port","input"]],["io_read_payload",[[1353,2],[1353,37]],[[1353,22],[1353,37]],["UartCtrlRx"],["port","output"]],["io_rxd",[[1354,2],[1354,28]],[[1354,22],[1354,28]],["UartCtrlRx"],["port","input"]],["io_rts",[[1355,2],[1355,28]],[[1355,22],[1355,28]],["UartCtrlRx"],["port","output"]],["io_error",[[1356,2],[1356,30]],[[1356,22],[1356,30]],["UartCtrlRx"],["port","reg"]],["io_break",[[1357,2],[1357,30]],[[1357,22],[1357,30]],["UartCtrlRx"],["port","output"]],["clk",[[1358,2],[1358,25]],[[1358,22],[1358,25]],["UartCtrlRx"],["port","input"]],["reset",[[1359,2],[1359,27]],[[1359,22],[1359,27]],["UartCtrlRx"],["port","input"]],["io_rxd_buffercc_io_dataOut",[[1361,2],[1361,48]],[[1361,22],[1361,48]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value",[[1362,2],[1362,39]],[[1362,22],[1362,39]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_1",[[1363,2],[1363,41]],[[1363,22],[1363,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_2",[[1364,2],[1364,41]],[[1364,22],[1364,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_3",[[1365,2],[1365,41]],[[1365,22],[1365,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_4",[[1366,2],[1366,41]],[[1366,22],[1366,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_5",[[1367,2],[1367,41]],[[1367,22],[1367,41]],["UartCtrlRx"],["variable","wire"]],["_zz_sampler_value_6",[[1368,2],[1368,41]],[[1368,22],[1368,41]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139",[[1369,2],[1369,46]],[[1369,22],[1369,46]],["UartCtrlRx"],["variable","wire"]],["_zz_when_UartCtrlRx_l139_1",[[1370,2],[1370,48]],[[1370,22],[1370,48]],["UartCtrlRx"],["variable","wire"]],["_zz_io_rts",[[1371,2],[1371,32]],[[1371,22],[1371,32]],["UartCtrlRx"],["variable","reg"]],["sampler_synchroniser",[[1372,2],[1372,42]],[[1372,22],[1372,42]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_0",[[1373,2],[1373,39]],[[1373,22],[1373,39]],["UartCtrlRx"],["variable","wire"]],["sampler_samples_1",[[1374,2],[1374,39]],[[1374,22],[1374,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_2",[[1375,2],[1375,39]],[[1375,22],[1375,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_3",[[1376,2],[1376,39]],[[1376,22],[1376,39]],["UartCtrlRx"],["variable","reg"]],["sampler_samples_4",[[1377,2],[1377,39]],[[1377,22],[1377,39]],["UartCtrlRx"],["variable","reg"]],["sampler_value",[[1378,2],[1378,35]],[[1378,22],[1378,35]],["UartCtrlRx"],["variable","reg"]],["sampler_tick",[[1379,2],[1379,34]],[[1379,22],[1379,34]],["UartCtrlRx"],["variable","reg"]],["bitTimer_counter",[[1380,2],[1380,38]],[[1380,22],[1380,38]],["UartCtrlRx"],["variable","reg"]],["bitTimer_tick",[[1381,2],[1381,35]],[[1381,22],[1381,35]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l43",[[1382,2],[1382,41]],[[1382,22],[1382,41]],["UartCtrlRx"],["variable","wire"]],["bitCounter_value",[[1383,2],[1383,38]],[[1383,22],[1383,38]],["UartCtrlRx"],["variable","reg"]],["break_counter",[[1384,2],[1384,35]],[[1384,22],[1384,35]],["UartCtrlRx"],["variable","reg"]],["break_valid",[[1385,2],[1385,33]],[[1385,22],[1385,33]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l69",[[1386,2],[1386,41]],[[1386,22],[1386,41]],["UartCtrlRx"],["variable","wire"]],["stateMachine_state",[[1387,2],[1387,71]],[[1387,53],[1387,71]],["UartCtrlRx"],["variable","reg"]],["stateMachine_parity",[[1388,2],[1388,41]],[[1388,22],[1388,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_shifter",[[1389,2],[1389,42]],[[1389,22],[1389,42]],["UartCtrlRx"],["variable","reg"]],["stateMachine_validReg",[[1390,2],[1390,43]],[[1390,22],[1390,43]],["UartCtrlRx"],["variable","reg"]],["when_UartCtrlRx_l93",[[1391,2],[1391,41]],[[1391,22],[1391,41]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l103",[[1392,2],[1392,42]],[[1392,22],[1392,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l111",[[1393,2],[1393,42]],[[1393,22],[1393,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l113",[[1394,2],[1394,42]],[[1394,22],[1394,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l125",[[1395,2],[1395,42]],[[1395,22],[1395,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l136",[[1396,2],[1396,42]],[[1396,22],[1396,42]],["UartCtrlRx"],["variable","wire"]],["when_UartCtrlRx_l139",[[1397,2],[1397,42]],[[1397,22],[1397,42]],["UartCtrlRx"],["variable","wire"]],["io_configFrame_stop_string",[[1399,2],[1399,39]],[[1399,13],[1399,39]],["UartCtrlRx"],["variable","reg"]],["io_configFrame_parity_string",[[1400,2],[1400,41]],[[1400,13],[1400,41]],["UartCtrlRx"],["variable","reg"]],["stateMachine_state_string",[[1401,2],[1401,38]],[[1401,13],[1401,38]],["UartCtrlRx"],["variable","reg"]],["io_rxd_buffercc",[[1414,2],[1419,3]],[[1414,11],[1414,26]],["UartCtrlRx"],["instance","BufferCC"]]]]],[["UartCtrlTx",[[1629,0],[1642,2]],[[1629,7],[1629,17]],[],["module"]],[[["io_configFrame_dataLength",[[1630,2],[1630,47]],[[1630,22],[1630,47]],["UartCtrlTx"],["port","input"]],["io_configFrame_stop",[[1631,2],[1631,69]],[[1631,50],[1631,69]],["UartCtrlTx"],["port","input"]],["io_configFrame_parity",[[1632,2],[1632,73]],[[1632,52],[1632,73]],["UartCtrlTx"],["port","input"]],["io_samplingTick",[[1633,2],[1633,37]],[[1633,22],[1633,37]],["UartCtrlTx"],["port","input"]],["io_write_valid",[[1634,2],[1634,36]],[[1634,22],[1634,36]],["UartCtrlTx"],["port","input"]],["io_write_ready",[[1635,2],[1635,36]],[[1635,22],[1635,36]],["UartCtrlTx"],["port","reg"]],["io_write_payload",[[1636,2],[1636,38]],[[1636,22],[1636,38]],["UartCtrlTx"],["port","input"]],["io_cts",[[1637,2],[1637,28]],[[1637,22],[1637,28]],["UartCtrlTx"],["port","input"]],["io_txd",[[1638,2],[1638,28]],[[1638,22],[1638,28]],["UartCtrlTx"],["port","output"]],["io_break",[[1639,2],[1639,30]],[[1639,22],[1639,30]],["UartCtrlTx"],["port","input"]],["clk",[[1640,2],[1640,25]],[[1640,22],[1640,25]],["UartCtrlTx"],["port","input"]],["reset",[[1641,2],[1641,27]],[[1641,22],[1641,27]],["UartCtrlTx"],["port","input"]],["_zz_clockDivider_counter_valueNext",[[1643,2],[1643,56]],[[1643,22],[1643,56]],["UartCtrlTx"],["variable","wire"]],["_zz_clockDivider_counter_valueNext_1",[[1644,2],[1644,58]],[[1644,22],[1644,58]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93",[[1645,2],[1645,45]],[[1645,22],[1645,45]],["UartCtrlTx"],["variable","wire"]],["_zz_when_UartCtrlTx_l93_1",[[1646,2],[1646,47]],[[1646,22],[1646,47]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willIncrement",[[1647,2],[1647,56]],[[1647,22],[1647,56]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willClear",[[1648,2],[1648,52]],[[1648,22],[1648,52]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_valueNext",[[1649,2],[1649,52]],[[1649,22],[1649,52]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_value",[[1650,2],[1650,48]],[[1650,22],[1650,48]],["UartCtrlTx"],["variable","reg"]],["clockDivider_counter_willOverflowIfInc",[[1651,2],[1651,60]],[[1651,22],[1651,60]],["UartCtrlTx"],["variable","wire"]],["clockDivider_counter_willOverflow",[[1652,2],[1652,55]],[[1652,22],[1652,55]],["UartCtrlTx"],["variable","wire"]],["tickCounter_value",[[1653,2],[1653,39]],[[1653,22],[1653,39]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state",[[1654,2],[1654,71]],[[1654,53],[1654,71]],["UartCtrlTx"],["variable","reg"]],["stateMachine_parity",[[1655,2],[1655,41]],[[1655,22],[1655,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_txd",[[1656,2],[1656,38]],[[1656,22],[1656,38]],["UartCtrlTx"],["variable","reg"]],["when_UartCtrlTx_l58",[[1657,2],[1657,41]],[[1657,22],[1657,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l73",[[1658,2],[1658,41]],[[1658,22],[1658,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l76",[[1659,2],[1659,41]],[[1659,22],[1659,41]],["UartCtrlTx"],["variable","wire"]],["when_UartCtrlTx_l93",[[1660,2],[1660,41]],[[1660,22],[1660,41]],["UartCtrlTx"],["variable","wire"]],["_zz_io_txd",[[1661,2],[1661,32]],[[1661,22],[1661,32]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_stop_string",[[1663,2],[1663,39]],[[1663,13],[1663,39]],["UartCtrlTx"],["variable","reg"]],["io_configFrame_parity_string",[[1664,2],[1664,41]],[[1664,13],[1664,41]],["UartCtrlTx"],["variable","reg"]],["stateMachine_state_string",[[1665,2],[1665,38]],[[1665,13],[1665,38]],["UartCtrlTx"],["variable","reg"]]]]],[["BufferCC",[[1857,0],[1862,2]],[[1857,7],[1857,15]],[],["module"]],[[["io_dataIn",[[1858,2],[1858,31]],[[1858,22],[1858,31]],["BufferCC"],["port","input"]],["io_dataOut",[[1859,2],[1859,32]],[[1859,22],[1859,32]],["BufferCC"],["port","output"]],["clk",[[1860,2],[1860,25]],[[1860,22],[1860,25]],["BufferCC"],["port","input"]],["reset",[[1861,2],[1861,27]],[[1861,22],[1861,27]],["BufferCC"],["port","input"]],["buffers_0",[[1863,27],[1863,56]],[[1863,47],[1863,56]],["BufferCC"],["variable","reg"]],["buffers_1",[[1864,27],[1864,56]],[[1864,47],[1864,56]],["BufferCC"],["variable","reg"]]]]]],null,null,null,[["StreamState_binary_sequential_type",[[5,0],[6,0]],[[5,8],[5,42]],["source.systemverilog"],["macro"]],["StreamState_binary_sequential_IDLE",[[6,0],[7,0]],[[6,8],[6,42]],["source.systemverilog"],["macro"]],["StreamState_binary_sequential_WAIT_1",[[7,0],[9,0]],[[7,8],[7,44]],["source.systemverilog"],["macro"]],["StreamSequentialState_binary_sequential_type",[[9,0],[10,0]],[[9,8],[9,52]],["source.systemverilog"],["macro"]],["StreamSequentialState_binary_sequential_ONE",[[10,0],[11,0]],[[10,8],[10,51]],["source.systemverilog"],["macro"]],["StreamSequentialState_binary_sequential_TWO",[[11,0],[12,0]],[[11,8],[11,51]],["source.systemverilog"],["macro"]],["StreamSequentialState_binary_sequential_THREE",[[12,0],[13,0]],[[12,8],[12,53]],["source.systemverilog"],["macro"]],["StreamSequentialState_binary_sequential_FOUR",[[13,0],[14,0]],[[13,8],[13,52]],["source.systemverilog"],["macro"]],["StreamSequentialState_binary_sequential_FIVE",[[14,0],[15,0]],[[14,8],[14,52]],["source.systemverilog"],["macro"]],["StreamSequentialState_binary_sequential_SIX",[[15,0],[16,0]],[[15,8],[15,51]],["source.systemverilog"],["macro"]],["StreamSequentialState_binary_sequential_SEVEN",[[16,0],[18,0]],[[16,8],[16,53]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_type",[[18,0],[19,0]],[[18,8],[18,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_NONE",[[19,0],[20,0]],[[19,8],[19,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_EVEN",[[20,0],[21,0]],[[20,8],[20,45]],["source.systemverilog"],["macro"]],["UartParityType_binary_sequential_ODD",[[21,0],[23,0]],[[21,8],[21,44]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_type",[[23,0],[24,0]],[[23,8],[23,43]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_ONE",[[24,0],[25,0]],[[24,8],[24,42]],["source.systemverilog"],["macro"]],["UartStopType_binary_sequential_TWO",[[25,0],[27,0]],[[25,8],[25,42]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_type",[[27,0],[28,0]],[[27,8],[27,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_IDLE",[[28,0],[29,0]],[[28,8],[28,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_START",[[29,0],[30,0]],[[29,8],[29,47]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_DATA",[[30,0],[31,0]],[[30,8],[30,46]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_PARITY",[[31,0],[32,0]],[[31,8],[31,48]],["source.systemverilog"],["macro"]],["UartCtrlTxState_binary_sequential_STOP",[[32,0],[34,0]],[[32,8],[32,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_type",[[34,0],[35,0]],[[34,8],[34,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_IDLE",[[35,0],[36,0]],[[35,8],[35,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_START",[[36,0],[37,0]],[[36,8],[36,47]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_DATA",[[37,0],[38,0]],[[37,8],[37,46]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_PARITY",[[38,0],[39,0]],[[38,8],[38,48]],["source.systemverilog"],["macro"]],["UartCtrlRxState_binary_sequential_STOP",[[39,0],[42,0]],[[39,8],[39,46]],["source.systemverilog"],["macro"]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\VME_TOP.v",[[[[["VME_TOP",[[5,0],[28,2]],[[5,7],[5,14]],[],["module"]],[[["clk",[[6,2],[6,25]],[[6,22],[6,25]],["VME_TOP"],["port","input"]],["reset",[[7,2],[7,27]],[[7,22],[7,27]],["VME_TOP"],["port","input"]],["vme_addr",[[8,2],[8,30]],[[8,22],[8,30]],["VME_TOP"],["port","input"]],["vme_am",[[9,2],[9,28]],[[9,22],[9,28]],["VME_TOP"],["port","input"]],["vme_as",[[10,2],[10,28]],[[10,22],[10,28]],["VME_TOP"],["port","input"]],["vme_ds0",[[11,2],[11,29]],[[11,22],[11,29]],["VME_TOP"],["port","input"]],["vme_ds1",[[12,2],[12,29]],[[12,22],[12,29]],["VME_TOP"],["port","input"]],["vme_write",[[13,2],[13,31]],[[13,22],[13,31]],["VME_TOP"],["port","input"]],["vme_lword",[[14,2],[14,31]],[[14,22],[14,31]],["VME_TOP"],["port","input"]],["vme_iack",[[15,2],[15,30]],[[15,22],[15,30]],["VME_TOP"],["port","input"]],["vme_dtack",[[16,2],[16,31]],[[16,22],[16,31]],["VME_TOP"],["port","output"]],["vme_beer",[[17,2],[17,30]],[[17,22],[17,30]],["VME_TOP"],["port","output"]],["vme_retry",[[18,2],[18,31]],[[18,22],[18,31]],["VME_TOP"],["port","output"]],["vme_irq",[[19,2],[19,29]],[[19,22],[19,29]],["VME_TOP"],["port","output"]],["vme_iackin",[[20,2],[20,32]],[[20,22],[20,32]],["VME_TOP"],["port","input"]],["vme_iackout",[[21,2],[21,33]],[[21,22],[21,33]],["VME_TOP"],["port","output"]],["data_read",[[22,2],[22,31]],[[22,22],[22,31]],["VME_TOP"],["port","input"]],["data_write",[[23,2],[23,32]],[[23,22],[23,32]],["VME_TOP"],["port","output"]],["data_writeEnable",[[24,2],[24,38]],[[24,22],[24,38]],["VME_TOP"],["port","output"]],["gap",[[25,2],[25,25]],[[25,22],[25,25]],["VME_TOP"],["port","input"]],["sw",[[26,2],[26,24]],[[26,22],[26,24]],["VME_TOP"],["port","input"]],["gap4",[[27,2],[27,26]],[[27,22],[27,26]],["VME_TOP"],["port","input"]],["vme_area_vme_decode_vme_dtack",[[30,2],[30,51]],[[30,22],[30,51]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_beer",[[31,2],[31,50]],[[31,22],[31,50]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_retry",[[32,2],[32,51]],[[32,22],[32,51]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_irq",[[33,2],[33,49]],[[33,22],[33,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_iackout",[[34,2],[34,53]],[[34,22],[34,53]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_lwr",[[35,2],[35,45]],[[35,22],[35,45]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_lrd",[[36,2],[36,45]],[[36,22],[36,45]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_laddr",[[37,2],[37,47]],[[37,22],[37,47]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_datadir",[[38,2],[38,49]],[[38,22],[38,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_data_write",[[39,2],[39,49]],[[39,22],[39,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_data_writeEnable",[[40,2],[40,55]],[[40,22],[40,55]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PADDR",[[41,2],[41,48]],[[41,22],[41,48]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PSEL",[[42,2],[42,47]],[[42,22],[42,47]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PENABLE",[[43,2],[43,50]],[[43,22],[43,50]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PWRITE",[[44,2],[44,49]],[[44,22],[44,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PWDATA",[[45,2],[45,49]],[[45,22],[45,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PREADY",[[46,2],[46,49]],[[46,22],[46,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PRDATA",[[47,2],[47,49]],[[47,22],[47,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PSLVERROR",[[48,2],[48,52]],[[48,22],[48,52]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode",[[50,2],[74,3]],[[50,6],[50,25]],["VME_TOP"],["instance","Vme"]],["vme_area_vme_apb",[[75,2],[90,3]],[[75,10],[75,26]],["VME_TOP"],["instance","VME_APB"]],["vme_area_vme_reg",[[91,2],[102,3]],[[91,10],[91,26]],["VME_TOP"],["instance","VME_REG"]]]]],[["VME_REG",[[113,0],[124,2]],[[113,7],[113,14]],[],["module"]],[[["apb_PADDR",[[114,2],[114,31]],[[114,22],[114,31]],["VME_REG"],["port","input"]],["apb_PSEL",[[115,2],[115,30]],[[115,22],[115,30]],["VME_REG"],["port","input"]],["apb_PENABLE",[[116,2],[116,33]],[[116,22],[116,33]],["VME_REG"],["port","input"]],["apb_PREADY",[[117,2],[117,32]],[[117,22],[117,32]],["VME_REG"],["port","output"]],["apb_PWRITE",[[118,2],[118,32]],[[118,22],[118,32]],["VME_REG"],["port","input"]],["apb_PWDATA",[[119,2],[119,32]],[[119,22],[119,32]],["VME_REG"],["port","input"]],["apb_PRDATA",[[120,2],[120,32]],[[120,22],[120,32]],["VME_REG"],["port","output"]],["apb_PSLVERROR",[[121,2],[121,35]],[[121,22],[121,35]],["VME_REG"],["port","output"]],["clk",[[122,2],[122,25]],[[122,22],[122,25]],["VME_REG"],["port","input"]],["reset",[[123,2],[123,27]],[[123,22],[123,27]],["VME_REG"],["port","input"]],["busslave_readError",[[126,2],[126,40]],[[126,22],[126,40]],["VME_REG"],["variable","reg"]],["busslave_readData",[[127,2],[127,39]],[[127,22],[127,39]],["VME_REG"],["variable","reg"]],["busslave_askWrite",[[128,2],[128,39]],[[128,22],[128,39]],["VME_REG"],["variable","wire"]],["busslave_askRead",[[129,2],[129,38]],[[129,22],[129,38]],["VME_REG"],["variable","wire"]],["busslave_doWrite",[[130,2],[130,38]],[[130,22],[130,38]],["VME_REG"],["variable","wire"]],["busslave_doRead",[[131,2],[131,37]],[[131,22],[131,37]],["VME_REG"],["variable","wire"]],["when_RegInst_l153",[[132,2],[132,39]],[[132,22],[132,39]],["VME_REG"],["variable","wire"]],["VME_Reg0",[[133,2],[133,30]],[[133,22],[133,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_1",[[134,2],[134,41]],[[134,22],[134,41]],["VME_REG"],["variable","wire"]],["VME_Reg1",[[135,2],[135,30]],[[135,22],[135,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_2",[[136,2],[136,41]],[[136,22],[136,41]],["VME_REG"],["variable","wire"]],["VME_Reg2",[[137,2],[137,30]],[[137,22],[137,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_3",[[138,2],[138,41]],[[138,22],[138,41]],["VME_REG"],["variable","wire"]],["VME_Reg3",[[139,2],[139,30]],[[139,22],[139,30]],["VME_REG"],["variable","reg"]]]]],[["VME_APB",[[203,0],[218,2]],[[203,7],[203,14]],[],["module"]],[[["lwr",[[204,2],[204,25]],[[204,22],[204,25]],["VME_APB"],["port","input"]],["lrd",[[205,2],[205,25]],[[205,22],[205,25]],["VME_APB"],["port","input"]],["laddr",[[206,2],[206,27]],[[206,22],[206,27]],["VME_APB"],["port","input"]],["data_read",[[207,2],[207,31]],[[207,22],[207,31]],["VME_APB"],["port","input"]],["data_write",[[208,2],[208,32]],[[208,22],[208,32]],["VME_APB"],["port","output"]],["data_writeEnable",[[209,2],[209,38]],[[209,22],[209,38]],["VME_APB"],["port","output"]],["apb_PADDR",[[210,2],[210,31]],[[210,22],[210,31]],["VME_APB"],["port","output"]],["apb_PSEL",[[211,2],[211,30]],[[211,22],[211,30]],["VME_APB"],["port","output"]],["apb_PENABLE",[[212,2],[212,33]],[[212,22],[212,33]],["VME_APB"],["port","output"]],["apb_PREADY",[[213,2],[213,32]],[[213,22],[213,32]],["VME_APB"],["port","input"]],["apb_PWRITE",[[214,2],[214,32]],[[214,22],[214,32]],["VME_APB"],["port","output"]],["apb_PWDATA",[[215,2],[215,32]],[[215,22],[215,32]],["VME_APB"],["port","output"]],["apb_PRDATA",[[216,2],[216,32]],[[216,22],[216,32]],["VME_APB"],["port","input"]],["apb_PSLVERROR",[[217,2],[217,35]],[[217,22],[217,35]],["VME_APB"],["port","input"]]]]],[["Vme",[[231,0],[255,2]],[[231,7],[231,10]],[],["module"]],[[["clk",[[232,2],[232,25]],[[232,22],[232,25]],["Vme"],["port","input"]],["reset",[[233,2],[233,27]],[[233,22],[233,27]],["Vme"],["port","input"]],["vme_addr",[[234,2],[234,30]],[[234,22],[234,30]],["Vme"],["port","input"]],["vme_am",[[235,2],[235,28]],[[235,22],[235,28]],["Vme"],["port","input"]],["vme_as",[[236,2],[236,28]],[[236,22],[236,28]],["Vme"],["port","input"]],["vme_ds0",[[237,2],[237,29]],[[237,22],[237,29]],["Vme"],["port","input"]],["vme_ds1",[[238,2],[238,29]],[[238,22],[238,29]],["Vme"],["port","input"]],["vme_write",[[239,2],[239,31]],[[239,22],[239,31]],["Vme"],["port","input"]],["vme_lword",[[240,2],[240,31]],[[240,22],[240,31]],["Vme"],["port","input"]],["vme_iack",[[241,2],[241,30]],[[241,22],[241,30]],["Vme"],["port","input"]],["vme_dtack",[[242,2],[242,31]],[[242,22],[242,31]],["Vme"],["port","output"]],["vme_beer",[[243,2],[243,30]],[[243,22],[243,30]],["Vme"],["port","output"]],["vme_retry",[[244,2],[244,31]],[[244,22],[244,31]],["Vme"],["port","output"]],["vme_irq",[[245,2],[245,29]],[[245,22],[245,29]],["Vme"],["port","output"]],["vme_iackin",[[246,2],[246,32]],[[246,22],[246,32]],["Vme"],["port","input"]],["vme_iackout",[[247,2],[247,33]],[[247,22],[247,33]],["Vme"],["port","output"]],["gap",[[248,2],[248,25]],[[248,22],[248,25]],["Vme"],["port","input"]],["sw",[[249,2],[249,24]],[[249,22],[249,24]],["Vme"],["port","input"]],["gap4",[[250,2],[250,26]],[[250,22],[250,26]],["Vme"],["port","input"]],["lwr",[[251,2],[251,25]],[[251,22],[251,25]],["Vme"],["port","output"]],["lrd",[[252,2],[252,25]],[[252,22],[252,25]],["Vme"],["port","output"]],["laddr",[[253,2],[253,27]],[[253,22],[253,27]],["Vme"],["port","output"]],["datadir",[[254,2],[254,29]],[[254,22],[254,29]],["Vme"],["port","output"]],["vme_area_os_count_shot_clk",[[257,2],[257,48]],[[257,22],[257,48]],["Vme"],["variable","wire"]],["vme_area_os_count_shot_out",[[258,2],[258,48]],[[258,22],[258,48]],["Vme"],["variable","wire"]],["vme_area_sloterr",[[259,2],[259,38]],[[259,22],[259,38]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data1",[[260,2],[260,46]],[[260,22],[260,46]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int1",[[261,2],[261,45]],[[261,22],[261,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data",[[262,2],[262,45]],[[262,22],[262,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int",[[263,2],[263,44]],[[263,22],[263,44]],["Vme"],["variable","wire"]],["vme_area_ds",[[264,2],[264,33]],[[264,22],[264,33]],["Vme"],["variable","wire"]],["vme_area_dtack",[[265,2],[265,36]],[[265,22],[265,36]],["Vme"],["variable","reg"]],["vme_area_os_count_shot_out_regNext",[[266,2],[266,56]],[[266,22],[266,56]],["Vme"],["variable","reg"]],["vme_area_ds_regNext",[[267,2],[267,41]],[[267,22],[267,41]],["Vme"],["variable","reg"]],["when_VmeInterface_l120",[[268,2],[268,44]],[[268,22],[268,44]],["Vme"],["variable","wire"]],["vme_area_os_count",[[270,2],[275,3]],[[270,16],[270,33]],["Vme"],["instance","oneshot_count"]]]]],[["oneshot_count",[[315,0],[320,2]],[[315,7],[315,20]],[],["module"]],[[["clk",[[316,2],[316,25]],[[316,22],[316,25]],["oneshot_count"],["port","input"]],["shot_clk",[[317,2],[317,30]],[[317,22],[317,30]],["oneshot_count"],["port","input"]],["count",[[318,2],[318,27]],[[318,22],[318,27]],["oneshot_count"],["port","input"]],["shot_out",[[319,2],[319,30]],[[319,22],[319,30]],["oneshot_count"],["port","output"]],["dff_1_clrn",[[322,2],[322,32]],[[322,22],[322,32]],["oneshot_count"],["variable","wire"]],["dff_1_q",[[323,2],[323,29]],[[323,22],[323,29]],["oneshot_count"],["variable","wire"]],["oneshot_negarea_shot_clk_buf",[[324,2],[324,50]],[[324,22],[324,50]],["oneshot_count"],["variable","reg"]],["oneshot_posarea_counter",[[325,2],[325,45]],[[325,22],[325,45]],["oneshot_count"],["variable","reg"]],["when_VmeInterface_l70",[[326,2],[326,43]],[[326,22],[326,43]],["oneshot_count"],["variable","wire"]],["dff_1",[[328,2],[333,3]],[[328,6],[328,11]],["oneshot_count"],["instance","DFF"]]]]],[["DFF",[[352,0],[357,2]],[[352,7],[352,10]],[],["module"]],[[["d",[[353,2],[353,23]],[[353,22],[353,23]],["DFF"],["port","input"]],["q",[[354,2],[354,23]],[[354,22],[354,23]],["DFF"],["port","output"]],["clrn",[[355,2],[355,26]],[[355,22],[355,26]],["DFF"],["port","input"]],["clk",[[356,2],[356,25]],[[356,22],[356,25]],["DFF"],["port","input"]],["dff_area_buffer",[[359,27],[359,62]],[[359,47],[359,62]],["DFF"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\Vme.v",[[[[["Vme",[[5,0],[30,2]],[[5,7],[5,10]],[],["module"]],[[["clk",[[6,2],[6,25]],[[6,22],[6,25]],["Vme"],["port","input"]],["reset",[[7,2],[7,27]],[[7,22],[7,27]],["Vme"],["port","input"]],["vme_addr",[[8,2],[8,30]],[[8,22],[8,30]],["Vme"],["port","input"]],["vme_data",[[9,2],[9,30]],[[9,22],[9,30]],["Vme"],["port","input"]],["vme_am",[[10,2],[10,28]],[[10,22],[10,28]],["Vme"],["port","input"]],["vme_as",[[11,2],[11,28]],[[11,22],[11,28]],["Vme"],["port","input"]],["vme_ds0",[[12,2],[12,29]],[[12,22],[12,29]],["Vme"],["port","input"]],["vme_ds1",[[13,2],[13,29]],[[13,22],[13,29]],["Vme"],["port","input"]],["vme_write",[[14,2],[14,31]],[[14,22],[14,31]],["Vme"],["port","input"]],["vme_lword",[[15,2],[15,31]],[[15,22],[15,31]],["Vme"],["port","input"]],["vme_iack",[[16,2],[16,30]],[[16,22],[16,30]],["Vme"],["port","input"]],["vme_dtack",[[17,2],[17,31]],[[17,22],[17,31]],["Vme"],["port","output"]],["vme_beer",[[18,2],[18,30]],[[18,22],[18,30]],["Vme"],["port","output"]],["vme_retry",[[19,2],[19,31]],[[19,22],[19,31]],["Vme"],["port","output"]],["vme_irq",[[20,2],[20,29]],[[20,22],[20,29]],["Vme"],["port","output"]],["vme_iackin",[[21,2],[21,32]],[[21,22],[21,32]],["Vme"],["port","input"]],["vme_iackout",[[22,2],[22,33]],[[22,22],[22,33]],["Vme"],["port","output"]],["gap",[[23,2],[23,25]],[[23,22],[23,25]],["Vme"],["port","input"]],["sw",[[24,2],[24,24]],[[24,22],[24,24]],["Vme"],["port","input"]],["gap4",[[25,2],[25,26]],[[25,22],[25,26]],["Vme"],["port","input"]],["lwr",[[26,2],[26,25]],[[26,22],[26,25]],["Vme"],["port","output"]],["lrd",[[27,2],[27,25]],[[27,22],[27,25]],["Vme"],["port","output"]],["laddr",[[28,2],[28,27]],[[28,22],[28,27]],["Vme"],["port","output"]],["datadir",[[29,2],[29,29]],[[29,22],[29,29]],["Vme"],["port","output"]],["vme_area_os_count_shot_clk",[[32,2],[32,48]],[[32,22],[32,48]],["Vme"],["variable","wire"]],["vme_area_os_count_shot_out",[[33,2],[33,48]],[[33,22],[33,48]],["Vme"],["variable","wire"]],["vme_area_sloterr",[[34,2],[34,38]],[[34,22],[34,38]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data1",[[35,2],[35,46]],[[35,22],[35,46]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int1",[[36,2],[36,45]],[[36,22],[36,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data",[[37,2],[37,45]],[[37,22],[37,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int",[[38,2],[38,44]],[[38,22],[38,44]],["Vme"],["variable","wire"]],["vme_area_ds",[[39,2],[39,33]],[[39,22],[39,33]],["Vme"],["variable","wire"]],["vme_area_dtack",[[40,2],[40,36]],[[40,22],[40,36]],["Vme"],["variable","reg"]],["vme_area_os_count_shot_out_regNext",[[41,2],[41,56]],[[41,22],[41,56]],["Vme"],["variable","reg"]],["vme_area_ds_regNext",[[42,2],[42,41]],[[42,22],[42,41]],["Vme"],["variable","reg"]],["when_VmeInterface_l117",[[43,2],[43,44]],[[43,22],[43,44]],["Vme"],["variable","wire"]],["vme_area_os_count",[[45,2],[50,3]],[[45,16],[45,33]],["Vme"],["instance","oneshot_count"]]]]],[["oneshot_count",[[90,0],[95,2]],[[90,7],[90,20]],[],["module"]],[[["clk",[[91,2],[91,25]],[[91,22],[91,25]],["oneshot_count"],["port","input"]],["shot_clk",[[92,2],[92,30]],[[92,22],[92,30]],["oneshot_count"],["port","input"]],["count",[[93,2],[93,27]],[[93,22],[93,27]],["oneshot_count"],["port","input"]],["shot_out",[[94,2],[94,30]],[[94,22],[94,30]],["oneshot_count"],["port","output"]],["dff_1_clrn",[[97,2],[97,32]],[[97,22],[97,32]],["oneshot_count"],["variable","wire"]],["dff_1_q",[[98,2],[98,29]],[[98,22],[98,29]],["oneshot_count"],["variable","wire"]],["oneshot_negarea_shot_clk_buf",[[99,2],[99,50]],[[99,22],[99,50]],["oneshot_count"],["variable","reg"]],["oneshot_posarea_counter",[[100,2],[100,45]],[[100,22],[100,45]],["oneshot_count"],["variable","reg"]],["when_VmeInterface_l68",[[101,2],[101,43]],[[101,22],[101,43]],["oneshot_count"],["variable","wire"]],["dff_1",[[103,2],[108,3]],[[103,6],[103,11]],["oneshot_count"],["instance","DFF"]]]]],[["DFF",[[127,0],[132,2]],[[127,7],[127,10]],[],["module"]],[[["d",[[128,2],[128,23]],[[128,22],[128,23]],["DFF"],["port","input"]],["q",[[129,2],[129,23]],[[129,22],[129,23]],["DFF"],["port","output"]],["clrn",[[130,2],[130,26]],[[130,22],[130,26]],["DFF"],["port","input"]],["clk",[[131,2],[131,25]],[[131,22],[131,25]],["DFF"],["port","input"]],["dff_area_buffer",[[134,27],[134,62]],[[134,47],[134,62]],["DFF"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\tmp\\job_1\\X300_SDAC_TOP.v",[[[[["X300_SDAC_TOP",[[5,0],[50,2]],[[5,7],[5,20]],[],["module"]],[[["intput_valid",[[6,2],[6,34]],[[6,22],[6,34]],["X300_SDAC_TOP"],["port","input"]],["intput_ready",[[7,2],[7,34]],[[7,22],[7,34]],["X300_SDAC_TOP"],["port","output"]],["intput_payload_last",[[8,2],[8,41]],[[8,22],[8,41]],["X300_SDAC_TOP"],["port","input"]],["intput_payload_fragment",[[9,2],[9,45]],[[9,22],[9,45]],["X300_SDAC_TOP"],["port","input"]],["output_valid",[[10,2],[10,34]],[[10,22],[10,34]],["X300_SDAC_TOP"],["port","output"]],["output_ready",[[11,2],[11,34]],[[11,22],[11,34]],["X300_SDAC_TOP"],["port","input"]],["output_payload_last",[[12,2],[12,41]],[[12,22],[12,41]],["X300_SDAC_TOP"],["port","output"]],["output_payload_fragment",[[13,2],[13,45]],[[13,22],[13,45]],["X300_SDAC_TOP"],["port","output"]],["AD7606_0_ad_data",[[14,2],[14,38]],[[14,22],[14,38]],["X300_SDAC_TOP"],["port","input"]],["AD7606_0_ad_busy",[[15,2],[15,38]],[[15,22],[15,38]],["X300_SDAC_TOP"],["port","input"]],["AD7606_0_first_data",[[16,2],[16,41]],[[16,22],[16,41]],["X300_SDAC_TOP"],["port","input"]],["AD7606_0_ad_os",[[17,2],[17,36]],[[17,22],[17,36]],["X300_SDAC_TOP"],["port","output"]],["AD7606_0_ad_cs",[[18,2],[18,36]],[[18,22],[18,36]],["X300_SDAC_TOP"],["port","output"]],["AD7606_0_ad_rd",[[19,2],[19,36]],[[19,22],[19,36]],["X300_SDAC_TOP"],["port","output"]],["AD7606_0_ad_reset",[[20,2],[20,39]],[[20,22],[20,39]],["X300_SDAC_TOP"],["port","output"]],["AD7606_0_ad_convsta",[[21,2],[21,41]],[[21,22],[21,41]],["X300_SDAC_TOP"],["port","output"]],["AD7606_0_ad_convstb",[[22,2],[22,41]],[[22,22],[22,41]],["X300_SDAC_TOP"],["port","output"]],["AD7606_0_ad_range",[[23,2],[23,39]],[[23,22],[23,39]],["X300_SDAC_TOP"],["port","output"]],["AD7606_1_ad_data",[[24,2],[24,38]],[[24,22],[24,38]],["X300_SDAC_TOP"],["port","input"]],["AD7606_1_ad_busy",[[25,2],[25,38]],[[25,22],[25,38]],["X300_SDAC_TOP"],["port","input"]],["AD7606_1_first_data",[[26,2],[26,41]],[[26,22],[26,41]],["X300_SDAC_TOP"],["port","input"]],["AD7606_1_ad_os",[[27,2],[27,36]],[[27,22],[27,36]],["X300_SDAC_TOP"],["port","output"]],["AD7606_1_ad_cs",[[28,2],[28,36]],[[28,22],[28,36]],["X300_SDAC_TOP"],["port","output"]],["AD7606_1_ad_rd",[[29,2],[29,36]],[[29,22],[29,36]],["X300_SDAC_TOP"],["port","output"]],["AD7606_1_ad_reset",[[30,2],[30,39]],[[30,22],[30,39]],["X300_SDAC_TOP"],["port","output"]],["AD7606_1_ad_convsta",[[31,2],[31,41]],[[31,22],[31,41]],["X300_SDAC_TOP"],["port","output"]],["AD7606_1_ad_convstb",[[32,2],[32,41]],[[32,22],[32,41]],["X300_SDAC_TOP"],["port","output"]],["AD7606_1_ad_range",[[33,2],[33,39]],[[33,22],[33,39]],["X300_SDAC_TOP"],["port","output"]],["AD7606_2_ad_data",[[34,2],[34,38]],[[34,22],[34,38]],["X300_SDAC_TOP"],["port","input"]],["AD7606_2_ad_busy",[[35,2],[35,38]],[[35,22],[35,38]],["X300_SDAC_TOP"],["port","input"]],["AD7606_2_first_data",[[36,2],[36,41]],[[36,22],[36,41]],["X300_SDAC_TOP"],["port","input"]],["AD7606_2_ad_os",[[37,2],[37,36]],[[37,22],[37,36]],["X300_SDAC_TOP"],["port","output"]],["AD7606_2_ad_cs",[[38,2],[38,36]],[[38,22],[38,36]],["X300_SDAC_TOP"],["port","output"]],["AD7606_2_ad_rd",[[39,2],[39,36]],[[39,22],[39,36]],["X300_SDAC_TOP"],["port","output"]],["AD7606_2_ad_reset",[[40,2],[40,39]],[[40,22],[40,39]],["X300_SDAC_TOP"],["port","output"]],["AD7606_2_ad_convsta",[[41,2],[41,41]],[[41,22],[41,41]],["X300_SDAC_TOP"],["port","output"]],["AD7606_2_ad_convstb",[[42,2],[42,41]],[[42,22],[42,41]],["X300_SDAC_TOP"],["port","output"]],["AD7606_2_ad_range",[[43,2],[43,39]],[[43,22],[43,39]],["X300_SDAC_TOP"],["port","output"]],["clk",[[44,2],[44,25]],[[44,22],[44,25]],["X300_SDAC_TOP"],["port","input"]],["reset",[[45,2],[45,27]],[[45,22],[45,27]],["X300_SDAC_TOP"],["port","input"]],["clk_80M",[[46,2],[46,29]],[[46,22],[46,29]],["X300_SDAC_TOP"],["port","input"]],["slaveid",[[47,2],[47,29]],[[47,22],[47,29]],["X300_SDAC_TOP"],["port","input"]],["tick",[[48,2],[48,26]],[[48,22],[48,26]],["X300_SDAC_TOP"],["port","input"]],["led",[[49,2],[49,25]],[[49,22],[49,25]],["X300_SDAC_TOP"],["port","output"]],["sdac_area_sdacregif_AD7606_DATA_0_0",[[52,2],[52,57]],[[52,22],[52,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_0_1",[[53,2],[53,57]],[[53,22],[53,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_0_2",[[54,2],[54,57]],[[54,22],[54,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_0_3",[[55,2],[55,57]],[[55,22],[55,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_0_4",[[56,2],[56,57]],[[56,22],[56,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_0_5",[[57,2],[57,57]],[[57,22],[57,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_0_6",[[58,2],[58,57]],[[58,22],[58,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_0_7",[[59,2],[59,57]],[[59,22],[59,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_1_0",[[60,2],[60,57]],[[60,22],[60,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_1_1",[[61,2],[61,57]],[[61,22],[61,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_1_2",[[62,2],[62,57]],[[62,22],[62,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_1_3",[[63,2],[63,57]],[[63,22],[63,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_1_4",[[64,2],[64,57]],[[64,22],[64,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_1_5",[[65,2],[65,57]],[[65,22],[65,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_1_6",[[66,2],[66,57]],[[66,22],[66,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_1_7",[[67,2],[67,57]],[[67,22],[67,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_2_0",[[68,2],[68,57]],[[68,22],[68,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_2_1",[[69,2],[69,57]],[[69,22],[69,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_2_2",[[70,2],[70,57]],[[70,22],[70,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_2_3",[[71,2],[71,57]],[[71,22],[71,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_2_4",[[72,2],[72,57]],[[72,22],[72,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_2_5",[[73,2],[73,57]],[[73,22],[73,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_2_6",[[74,2],[74,57]],[[74,22],[74,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_AD7606_DATA_2_7",[[75,2],[75,57]],[[75,22],[75,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacRxPreamble_input_ready",[[76,2],[76,58]],[[76,22],[76,58]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacRxPreamble_output_valid",[[77,2],[77,59]],[[77,22],[77,59]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacRxPreamble_output_payload_last",[[78,2],[78,66]],[[78,22],[78,66]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacRxPreamble_output_payload_fragment",[[79,2],[79,70]],[[79,22],[79,70]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacrxsimplebus_input_ready",[[80,2],[80,59]],[[80,22],[80,59]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacrxsimplebus_waddr",[[81,2],[81,53]],[[81,22],[81,53]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacrxsimplebus_wdata",[[82,2],[82,53]],[[82,22],[82,53]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacrxsimplebus_wenable",[[83,2],[83,55]],[[83,22],[83,55]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdactxsimplebus_output_valid",[[84,2],[84,60]],[[84,22],[84,60]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdactxsimplebus_output_payload_last",[[85,2],[85,67]],[[85,22],[85,67]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdactxsimplebus_output_payload_fragment",[[86,2],[86,71]],[[86,22],[86,71]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdactxsimplebus_RENABLE",[[87,2],[87,55]],[[87,22],[87,55]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdactxsimplebus_RADDR",[[88,2],[88,53]],[[88,22],[88,53]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacregif_simplebus_RDATA",[[89,2],[89,57]],[[89,22],[89,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_os",[[90,2],[90,54]],[[90,22],[90,54]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_cs",[[91,2],[91,54]],[[91,22],[91,54]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_rd",[[92,2],[92,54]],[[92,22],[92,54]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_reset",[[93,2],[93,57]],[[93,22],[93,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_convsta",[[94,2],[94,59]],[[94,22],[94,59]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_convstb",[[95,2],[95,59]],[[95,22],[95,59]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_range",[[96,2],[96,57]],[[96,22],[96,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_ch1_o",[[97,2],[97,57]],[[97,22],[97,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_ch2_o",[[98,2],[98,57]],[[98,22],[98,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_ch3_o",[[99,2],[99,57]],[[99,22],[99,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_ch4_o",[[100,2],[100,57]],[[100,22],[100,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_ch5_o",[[101,2],[101,57]],[[101,22],[101,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_ch6_o",[[102,2],[102,57]],[[102,22],[102,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_ch7_o",[[103,2],[103,57]],[[103,22],[103,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_ch8_o",[[104,2],[104,57]],[[104,22],[104,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_0_ad_data_valid_o",[[105,2],[105,64]],[[105,22],[105,64]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_os",[[106,2],[106,54]],[[106,22],[106,54]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_cs",[[107,2],[107,54]],[[107,22],[107,54]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_rd",[[108,2],[108,54]],[[108,22],[108,54]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_reset",[[109,2],[109,57]],[[109,22],[109,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_convsta",[[110,2],[110,59]],[[110,22],[110,59]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_convstb",[[111,2],[111,59]],[[111,22],[111,59]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_range",[[112,2],[112,57]],[[112,22],[112,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_ch1_o",[[113,2],[113,57]],[[113,22],[113,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_ch2_o",[[114,2],[114,57]],[[114,22],[114,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_ch3_o",[[115,2],[115,57]],[[115,22],[115,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_ch4_o",[[116,2],[116,57]],[[116,22],[116,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_ch5_o",[[117,2],[117,57]],[[117,22],[117,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_ch6_o",[[118,2],[118,57]],[[118,22],[118,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_ch7_o",[[119,2],[119,57]],[[119,22],[119,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_ch8_o",[[120,2],[120,57]],[[120,22],[120,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_1_ad_data_valid_o",[[121,2],[121,64]],[[121,22],[121,64]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_os",[[122,2],[122,54]],[[122,22],[122,54]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_cs",[[123,2],[123,54]],[[123,22],[123,54]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_rd",[[124,2],[124,54]],[[124,22],[124,54]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_reset",[[125,2],[125,57]],[[125,22],[125,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_convsta",[[126,2],[126,59]],[[126,22],[126,59]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_convstb",[[127,2],[127,59]],[[127,22],[127,59]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_range",[[128,2],[128,57]],[[128,22],[128,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_ch1_o",[[129,2],[129,57]],[[129,22],[129,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_ch2_o",[[130,2],[130,57]],[[130,22],[130,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_ch3_o",[[131,2],[131,57]],[[131,22],[131,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_ch4_o",[[132,2],[132,57]],[[132,22],[132,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_ch5_o",[[133,2],[133,57]],[[133,22],[133,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_ch6_o",[[134,2],[134,57]],[[134,22],[134,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_ch7_o",[[135,2],[135,57]],[[135,22],[135,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_ch8_o",[[136,2],[136,57]],[[136,22],[136,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ad_area_ad7606_2_ad_data_valid_o",[[137,2],[137,64]],[[137,22],[137,64]],["X300_SDAC_TOP"],["variable","wire"]],["_zz_sdac_area_counter_valueNext",[[138,2],[138,53]],[[138,22],[138,53]],["X300_SDAC_TOP"],["variable","wire"]],["_zz_sdac_area_counter_valueNext_1",[[139,2],[139,55]],[[139,22],[139,55]],["X300_SDAC_TOP"],["variable","wire"]],["_zz_sdac_area_tick_count_valueNext",[[140,2],[140,56]],[[140,22],[140,56]],["X300_SDAC_TOP"],["variable","wire"]],["_zz_sdac_area_tick_count_valueNext_1",[[141,2],[141,58]],[[141,22],[141,58]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_ledtemp",[[142,2],[142,39]],[[142,22],[142,39]],["X300_SDAC_TOP"],["variable","reg"]],["sdac_area_counter_willIncrement",[[143,2],[143,53]],[[143,22],[143,53]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_counter_willClear",[[144,2],[144,49]],[[144,22],[144,49]],["X300_SDAC_TOP"],["variable","reg"]],["sdac_area_counter_valueNext",[[145,2],[145,49]],[[145,22],[145,49]],["X300_SDAC_TOP"],["variable","reg"]],["sdac_area_counter_value",[[146,2],[146,45]],[[146,22],[146,45]],["X300_SDAC_TOP"],["variable","reg"]],["sdac_area_counter_willOverflowIfInc",[[147,2],[147,57]],[[147,22],[147,57]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_counter_willOverflow",[[148,2],[148,52]],[[148,22],[148,52]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_tx_tick",[[149,2],[149,39]],[[149,22],[149,39]],["X300_SDAC_TOP"],["variable","reg"]],["sdac_area_tick_count_willIncrement",[[150,2],[150,56]],[[150,22],[150,56]],["X300_SDAC_TOP"],["variable","reg"]],["sdac_area_tick_count_willClear",[[151,2],[151,52]],[[151,22],[151,52]],["X300_SDAC_TOP"],["variable","reg"]],["sdac_area_tick_count_valueNext",[[152,2],[152,52]],[[152,22],[152,52]],["X300_SDAC_TOP"],["variable","reg"]],["sdac_area_tick_count_value",[[153,2],[153,48]],[[153,22],[153,48]],["X300_SDAC_TOP"],["variable","reg"]],["sdac_area_tick_count_willOverflowIfInc",[[154,2],[154,60]],[[154,22],[154,60]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_tick_count_willOverflow",[[155,2],[155,55]],[[155,22],[155,55]],["X300_SDAC_TOP"],["variable","wire"]],["sdac_area_sdacRxPreamble",[[161,2],[172,3]],[[161,18],[161,42]],["X300_SDAC_TOP"],["instance","X300_RxPreamble"]],["sdac_area_sdacrxsimplebus",[[173,2],[183,3]],[[173,19],[173,44]],["X300_SDAC_TOP"],["instance","X300_RxSimpleBus"]],["sdac_area_sdactxsimplebus",[[184,2],[195,3]],[[184,19],[184,44]],["X300_SDAC_TOP"],["instance","X300_TxSimpleBus"]],["sdac_area_sdacregif",[[196,2],[230,3]],[[196,17],[196,36]],["X300_SDAC_TOP"],["instance","X300_SdacRegif"]],["sdac_area_ad_area_ad7606_0",[[231,2],[254,3]],[[231,14],[231,40]],["X300_SDAC_TOP"],["instance","AD7606_DATA"]],["sdac_area_ad_area_ad7606_1",[[255,2],[278,3]],[[255,14],[255,40]],["X300_SDAC_TOP"],["instance","AD7606_DATA"]],["sdac_area_ad_area_ad7606_2",[[279,2],[302,3]],[[279,14],[279,40]],["X300_SDAC_TOP"],["instance","AD7606_DATA"]]]]],[["X300_SdacRegif",[[425,0],[459,2]],[[425,7],[425,21]],[],["module"]],[[["simplebus_RADDR",[[426,2],[426,57]],[[426,42],[426,57]],["X300_SdacRegif"],["port","input"]],["simplebus_RDATA",[[427,2],[427,57]],[[427,42],[427,57]],["X300_SdacRegif"],["port","output"]],["simplebus_RENABLE",[[428,2],[428,59]],[[428,42],[428,59]],["X300_SdacRegif"],["port","input"]],["simplebus_WADDR",[[429,2],[429,57]],[[429,42],[429,57]],["X300_SdacRegif"],["port","input"]],["simplebus_WDATA",[[430,2],[430,57]],[[430,42],[430,57]],["X300_SdacRegif"],["port","input"]],["simplebus_WENABLE",[[431,2],[431,59]],[[431,42],[431,59]],["X300_SdacRegif"],["port","input"]],["slaveid",[[432,2],[432,49]],[[432,42],[432,49]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_0_0",[[433,2],[433,57]],[[433,42],[433,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_0_1",[[434,2],[434,57]],[[434,42],[434,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_0_2",[[435,2],[435,57]],[[435,42],[435,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_0_3",[[436,2],[436,57]],[[436,42],[436,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_0_4",[[437,2],[437,57]],[[437,42],[437,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_0_5",[[438,2],[438,57]],[[438,42],[438,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_0_6",[[439,2],[439,57]],[[439,42],[439,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_0_7",[[440,2],[440,57]],[[440,42],[440,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_1_0",[[441,2],[441,57]],[[441,42],[441,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_1_1",[[442,2],[442,57]],[[442,42],[442,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_1_2",[[443,2],[443,57]],[[443,42],[443,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_1_3",[[444,2],[444,57]],[[444,42],[444,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_1_4",[[445,2],[445,57]],[[445,42],[445,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_1_5",[[446,2],[446,57]],[[446,42],[446,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_1_6",[[447,2],[447,57]],[[447,42],[447,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_1_7",[[448,2],[448,57]],[[448,42],[448,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_2_0",[[449,2],[449,57]],[[449,42],[449,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_2_1",[[450,2],[450,57]],[[450,42],[450,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_2_2",[[451,2],[451,57]],[[451,42],[451,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_2_3",[[452,2],[452,57]],[[452,42],[452,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_2_4",[[453,2],[453,57]],[[453,42],[453,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_2_5",[[454,2],[454,57]],[[454,42],[454,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_2_6",[[455,2],[455,57]],[[455,42],[455,57]],["X300_SdacRegif"],["port","input"]],["AD7606_DATA_2_7",[[456,2],[456,57]],[[456,42],[456,57]],["X300_SdacRegif"],["port","input"]],["clk",[[457,2],[457,25]],[[457,22],[457,25]],["X300_SdacRegif"],["port","input"]],["reset",[[458,2],[458,27]],[[458,22],[458,27]],["X300_SdacRegif"],["port","input"]],["busslave_readError",[[461,2],[461,40]],[[461,22],[461,40]],["X300_SdacRegif"],["variable","reg"]],["busslave_readData",[[462,2],[462,39]],[[462,22],[462,39]],["X300_SdacRegif"],["variable","reg"]],["HEADER",[[463,2],[463,28]],[[463,22],[463,28]],["X300_SdacRegif"],["variable","wire"]],["Slaveid_1",[[464,2],[464,31]],[[464,22],[464,31]],["X300_SdacRegif"],["variable","wire"]],["ADDR",[[465,2],[465,26]],[[465,22],[465,26]],["X300_SdacRegif"],["variable","wire"]],["VERSION",[[466,2],[466,29]],[[466,22],[466,29]],["X300_SdacRegif"],["variable","wire"]],["Reserve1",[[467,2],[467,30]],[[467,22],[467,30]],["X300_SdacRegif"],["variable","wire"]],["Reserve2",[[468,2],[468,30]],[[468,22],[468,30]],["X300_SdacRegif"],["variable","wire"]],["Reserve3",[[469,2],[469,30]],[[469,22],[469,30]],["X300_SdacRegif"],["variable","wire"]],["Reserve4",[[470,2],[470,30]],[[470,22],[470,30]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp1",[[471,2],[471,38]],[[471,22],[471,38]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp2",[[472,2],[472,38]],[[472,22],[472,38]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp3",[[473,2],[473,38]],[[473,22],[473,38]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp4",[[474,2],[474,38]],[[474,22],[474,38]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp5",[[475,2],[475,38]],[[475,22],[475,38]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp6",[[476,2],[476,38]],[[476,22],[476,38]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp7",[[477,2],[477,38]],[[477,22],[477,38]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp8",[[478,2],[478,38]],[[478,22],[478,38]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp9",[[479,2],[479,38]],[[479,22],[479,38]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp10",[[480,2],[480,39]],[[480,22],[480,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp11",[[481,2],[481,39]],[[481,22],[481,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp12",[[482,2],[482,39]],[[482,22],[482,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp13",[[483,2],[483,39]],[[483,22],[483,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp14",[[484,2],[484,39]],[[484,22],[484,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp15",[[485,2],[485,39]],[[485,22],[485,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp16",[[486,2],[486,39]],[[486,22],[486,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp17",[[487,2],[487,39]],[[487,22],[487,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp18",[[488,2],[488,39]],[[488,22],[488,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp19",[[489,2],[489,39]],[[489,22],[489,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp20",[[490,2],[490,39]],[[490,22],[490,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp21",[[491,2],[491,39]],[[491,22],[491,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp22",[[492,2],[492,39]],[[492,22],[492,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp23",[[493,2],[493,39]],[[493,22],[493,39]],["X300_SdacRegif"],["variable","wire"]],["AD7606_Datatemp24",[[494,2],[494,39]],[[494,22],[494,39]],["X300_SdacRegif"],["variable","wire"]],["tail",[[495,2],[495,26]],[[495,22],[495,26]],["X300_SdacRegif"],["variable","wire"]]]]],[["X300_TxSimpleBus",[[682,0],[693,2]],[[682,7],[682,23]],[],["module"]],[[["output_valid",[[683,2],[683,54]],[[683,42],[683,54]],["X300_TxSimpleBus"],["port","output"]],["output_ready",[[684,2],[684,54]],[[684,42],[684,54]],["X300_TxSimpleBus"],["port","input"]],["output_payload_last",[[685,2],[685,61]],[[685,42],[685,61]],["X300_TxSimpleBus"],["port","output"]],["output_payload_fragment",[[686,2],[686,65]],[[686,42],[686,65]],["X300_TxSimpleBus"],["port","output"]],["RENABLE",[[687,2],[687,49]],[[687,42],[687,49]],["X300_TxSimpleBus"],["port","output"]],["RADDR",[[688,2],[688,47]],[[688,42],[688,47]],["X300_TxSimpleBus"],["port","output"]],["RDATA",[[689,2],[689,47]],[[689,42],[689,47]],["X300_TxSimpleBus"],["port","input"]],["timer_tick",[[690,2],[690,52]],[[690,42],[690,52]],["X300_TxSimpleBus"],["port","input"]],["clk",[[691,2],[691,25]],[[691,22],[691,25]],["X300_TxSimpleBus"],["port","input"]],["reset",[[692,2],[692,27]],[[692,22],[692,27]],["X300_TxSimpleBus"],["port","input"]],["fsm_enumDef_1_BOOT",[[694,2],[694,39]],[[694,13],[694,31]],["X300_TxSimpleBus"],["localparam"]],["fsm_enumDef_1_Wait_Start",[[695,2],[695,45]],[[695,13],[695,37]],["X300_TxSimpleBus"],["localparam"]],["fsm_enumDef_1_Send_Data",[[696,2],[696,44]],[[696,13],[696,36]],["X300_TxSimpleBus"],["localparam"]],["fsm_enumDef_1_End_1",[[697,2],[697,40]],[[697,13],[697,32]],["X300_TxSimpleBus"],["localparam"]],["timer_1_io_clear",[[699,2],[699,38]],[[699,22],[699,38]],["X300_TxSimpleBus"],["variable","reg"]],["timer_1_io_full",[[700,2],[700,37]],[[700,22],[700,37]],["X300_TxSimpleBus"],["variable","wire"]],["timer_1_io_value",[[701,2],[701,38]],[[701,22],[701,38]],["X300_TxSimpleBus"],["variable","wire"]],["streamfifo_1_io_push_ready",[[702,2],[702,48]],[[702,22],[702,48]],["X300_TxSimpleBus"],["variable","wire"]],["streamfifo_1_io_pop_valid",[[703,2],[703,47]],[[703,22],[703,47]],["X300_TxSimpleBus"],["variable","wire"]],["streamfifo_1_io_pop_payload",[[704,2],[704,49]],[[704,22],[704,49]],["X300_TxSimpleBus"],["variable","wire"]],["streamfifo_1_io_occupancy",[[705,2],[705,47]],[[705,22],[705,47]],["X300_TxSimpleBus"],["variable","wire"]],["streamfifo_1_io_availability",[[706,2],[706,50]],[[706,22],[706,50]],["X300_TxSimpleBus"],["variable","wire"]],["RENABLE_1",[[707,2],[707,31]],[[707,22],[707,31]],["X300_TxSimpleBus"],["variable","reg"]],["RADDR_1",[[708,2],[708,29]],[[708,22],[708,29]],["X300_TxSimpleBus"],["variable","reg"]],["RDATA_1",[[709,2],[709,29]],[[709,22],[709,29]],["X300_TxSimpleBus"],["variable","reg"]],["send_length",[[710,2],[710,33]],[[710,22],[710,33]],["X300_TxSimpleBus"],["variable","reg"]],["when_X300_SDAC_TX_l30",[[711,2],[711,43]],[[711,22],[711,43]],["X300_TxSimpleBus"],["variable","wire"]],["fsm_wantExit",[[712,2],[712,34]],[[712,22],[712,34]],["X300_TxSimpleBus"],["variable","wire"]],["fsm_wantStart",[[713,2],[713,35]],[[713,22],[713,35]],["X300_TxSimpleBus"],["variable","reg"]],["fsm_wantKill",[[714,2],[714,34]],[[714,22],[714,34]],["X300_TxSimpleBus"],["variable","wire"]],["RENABLE_1_regNext",[[715,2],[715,39]],[[715,22],[715,39]],["X300_TxSimpleBus"],["variable","reg"]],["output_fire",[[716,2],[716,33]],[[716,22],[716,33]],["X300_TxSimpleBus"],["variable","wire"]],["fsm_stateReg",[[717,2],[717,34]],[[717,22],[717,34]],["X300_TxSimpleBus"],["variable","reg"]],["fsm_stateNext",[[718,2],[718,35]],[[718,22],[718,35]],["X300_TxSimpleBus"],["variable","reg"]],["when_X300_SDAC_TX_l54",[[719,2],[719,43]],[[719,22],[719,43]],["X300_TxSimpleBus"],["variable","wire"]],["fsm_stateReg_string",[[721,2],[721,32]],[[721,13],[721,32]],["X300_TxSimpleBus"],["variable","reg"]],["fsm_stateNext_string",[[722,2],[722,33]],[[722,13],[722,33]],["X300_TxSimpleBus"],["variable","reg"]],["timer_1",[[726,2],[734,3]],[[726,8],[726,15]],["X300_TxSimpleBus"],["instance","Timer"]],["streamfifo_1",[[735,2],[747,3]],[[735,13],[735,25]],["X300_TxSimpleBus"],["instance","StreamFifo"]]]]],[["X300_RxSimpleBus",[[869,0],[879,2]],[[869,7],[869,23]],[],["module"]],[[["input_valid",[[870,2],[870,53]],[[870,42],[870,53]],["X300_RxSimpleBus"],["port","input"]],["input_ready",[[871,2],[871,53]],[[871,42],[871,53]],["X300_RxSimpleBus"],["port","output"]],["input_payload_last",[[872,2],[872,60]],[[872,42],[872,60]],["X300_RxSimpleBus"],["port","input"]],["input_payload_fragment",[[873,2],[873,64]],[[873,42],[873,64]],["X300_RxSimpleBus"],["port","input"]],["waddr",[[874,2],[874,47]],[[874,42],[874,47]],["X300_RxSimpleBus"],["port","output"]],["wdata",[[875,2],[875,47]],[[875,42],[875,47]],["X300_RxSimpleBus"],["port","output"]],["wenable",[[876,2],[876,49]],[[876,42],[876,49]],["X300_RxSimpleBus"],["port","output"]],["clk",[[877,2],[877,25]],[[877,22],[877,25]],["X300_RxSimpleBus"],["port","input"]],["reset",[[878,2],[878,27]],[[878,22],[878,27]],["X300_RxSimpleBus"],["port","input"]],["fsm_enumDef_BOOT",[[880,2],[880,37]],[[880,13],[880,29]],["X300_RxSimpleBus"],["localparam"]],["fsm_enumDef_Get_Header",[[881,2],[881,43]],[[881,13],[881,35]],["X300_RxSimpleBus"],["localparam"]],["fsm_enumDef_Get_Data",[[882,2],[882,41]],[[882,13],[882,33]],["X300_RxSimpleBus"],["localparam"]],["_zz_waddr",[[884,2],[884,31]],[[884,22],[884,31]],["X300_RxSimpleBus"],["variable","wire"]],["waddr_1",[[885,2],[885,29]],[[885,22],[885,29]],["X300_RxSimpleBus"],["variable","reg"]],["wdata_1",[[886,2],[886,29]],[[886,22],[886,29]],["X300_RxSimpleBus"],["variable","reg"]],["wenable_1",[[887,2],[887,31]],[[887,22],[887,31]],["X300_RxSimpleBus"],["variable","reg"]],["flag",[[888,2],[888,26]],[[888,22],[888,26]],["X300_RxSimpleBus"],["variable","reg"]],["fsm_wantExit",[[889,2],[889,34]],[[889,22],[889,34]],["X300_RxSimpleBus"],["variable","wire"]],["fsm_wantStart",[[890,2],[890,35]],[[890,22],[890,35]],["X300_RxSimpleBus"],["variable","reg"]],["fsm_wantKill",[[891,2],[891,34]],[[891,22],[891,34]],["X300_RxSimpleBus"],["variable","wire"]],["fsm_stateReg",[[892,2],[892,34]],[[892,22],[892,34]],["X300_RxSimpleBus"],["variable","reg"]],["fsm_stateNext",[[893,2],[893,35]],[[893,22],[893,35]],["X300_RxSimpleBus"],["variable","reg"]],["when_X300_SDAC_RX_l67",[[894,2],[894,43]],[[894,22],[894,43]],["X300_RxSimpleBus"],["variable","wire"]],["when_X300_SDAC_RX_l73",[[895,2],[895,43]],[[895,22],[895,43]],["X300_RxSimpleBus"],["variable","wire"]],["fsm_stateReg_string",[[897,2],[897,32]],[[897,13],[897,32]],["X300_RxSimpleBus"],["variable","reg"]],["fsm_stateNext_string",[[898,2],[898,33]],[[898,13],[898,33]],["X300_RxSimpleBus"],["variable","reg"]]]]],[["X300_RxPreamble",[[1021,0],[1032,2]],[[1021,7],[1021,22]],[],["module"]],[[["input_valid",[[1022,2],[1022,53]],[[1022,42],[1022,53]],["X300_RxPreamble"],["port","input"]],["input_ready",[[1023,2],[1023,53]],[[1023,42],[1023,53]],["X300_RxPreamble"],["port","output"]],["input_payload_last",[[1024,2],[1024,60]],[[1024,42],[1024,60]],["X300_RxPreamble"],["port","input"]],["input_payload_fragment",[[1025,2],[1025,64]],[[1025,42],[1025,64]],["X300_RxPreamble"],["port","input"]],["output_valid",[[1026,2],[1026,54]],[[1026,42],[1026,54]],["X300_RxPreamble"],["port","reg"]],["output_ready",[[1027,2],[1027,54]],[[1027,42],[1027,54]],["X300_RxPreamble"],["port","input"]],["output_payload_last",[[1028,2],[1028,61]],[[1028,42],[1028,61]],["X300_RxPreamble"],["port","output"]],["output_payload_fragment",[[1029,2],[1029,65]],[[1029,42],[1029,65]],["X300_RxPreamble"],["port","output"]],["clk",[[1030,2],[1030,25]],[[1030,22],[1030,25]],["X300_RxPreamble"],["port","input"]],["reset",[[1031,2],[1031,27]],[[1031,22],[1031,27]],["X300_RxPreamble"],["port","input"]],["startDelimiter",[[1034,2],[1034,36]],[[1034,22],[1034,36]],["X300_RxPreamble"],["variable","wire"]],["input_fire",[[1035,2],[1035,32]],[[1035,22],[1035,32]],["X300_RxPreamble"],["variable","wire"]],["history_0_valid",[[1036,2],[1036,37]],[[1036,22],[1036,37]],["X300_RxPreamble"],["variable","wire"]],["history_0_ready",[[1037,2],[1037,37]],[[1037,22],[1037,37]],["X300_RxPreamble"],["variable","wire"]],["history_0_payload_last",[[1038,2],[1038,44]],[[1038,22],[1038,44]],["X300_RxPreamble"],["variable","wire"]],["history_0_payload_fragment",[[1039,2],[1039,48]],[[1039,22],[1039,48]],["X300_RxPreamble"],["variable","wire"]],["history_1_valid",[[1040,2],[1040,37]],[[1040,22],[1040,37]],["X300_RxPreamble"],["variable","wire"]],["history_1_ready",[[1041,2],[1041,37]],[[1041,22],[1041,37]],["X300_RxPreamble"],["variable","wire"]],["history_1_payload_last",[[1042,2],[1042,44]],[[1042,22],[1042,44]],["X300_RxPreamble"],["variable","wire"]],["history_1_payload_fragment",[[1043,2],[1043,48]],[[1043,22],[1043,48]],["X300_RxPreamble"],["variable","wire"]],["_zz_history_0_valid",[[1044,2],[1044,41]],[[1044,22],[1044,41]],["X300_RxPreamble"],["variable","wire"]],["_zz_history_0_ready",[[1045,2],[1045,41]],[[1045,22],[1045,41]],["X300_RxPreamble"],["variable","wire"]],["_zz_history_0_payload_last",[[1046,2],[1046,48]],[[1046,22],[1046,48]],["X300_RxPreamble"],["variable","wire"]],["_zz_history_0_payload_fragment",[[1047,2],[1047,52]],[[1047,22],[1047,52]],["X300_RxPreamble"],["variable","wire"]],["_zz_history_1_valid",[[1048,2],[1048,41]],[[1048,22],[1048,41]],["X300_RxPreamble"],["variable","reg"]],["_zz_history_1_ready",[[1049,2],[1049,41]],[[1049,22],[1049,41]],["X300_RxPreamble"],["variable","reg"]],["_zz_history_1_payload_last",[[1050,2],[1050,48]],[[1050,22],[1050,48]],["X300_RxPreamble"],["variable","reg"]],["_zz_history_1_payload_fragment",[[1051,2],[1051,52]],[[1051,22],[1051,52]],["X300_RxPreamble"],["variable","reg"]],["historyDataCat",[[1052,2],[1052,36]],[[1052,22],[1052,36]],["X300_RxPreamble"],["variable","wire"]],["hit",[[1053,2],[1053,25]],[[1053,22],[1053,25]],["X300_RxPreamble"],["variable","wire"]],["inFrame",[[1054,2],[1054,29]],[[1054,22],[1054,29]],["X300_RxPreamble"],["variable","reg"]],["when_X300_SDAC_RX_l26",[[1055,2],[1055,43]],[[1055,22],[1055,43]],["X300_RxPreamble"],["variable","wire"]],["when_X300_SDAC_RX_l33",[[1056,2],[1056,43]],[[1056,22],[1056,43]],["X300_RxPreamble"],["variable","wire"]]]]],[["StreamFifo",[[1118,0],[1130,2]],[[1118,7],[1118,17]],[],["module"]],[[["io_push_valid",[[1119,2],[1119,35]],[[1119,22],[1119,35]],["StreamFifo"],["port","input"]],["io_push_ready",[[1120,2],[1120,35]],[[1120,22],[1120,35]],["StreamFifo"],["port","output"]],["io_push_payload",[[1121,2],[1121,37]],[[1121,22],[1121,37]],["StreamFifo"],["port","input"]],["io_pop_valid",[[1122,2],[1122,34]],[[1122,22],[1122,34]],["StreamFifo"],["port","output"]],["io_pop_ready",[[1123,2],[1123,34]],[[1123,22],[1123,34]],["StreamFifo"],["port","input"]],["io_pop_payload",[[1124,2],[1124,36]],[[1124,22],[1124,36]],["StreamFifo"],["port","output"]],["io_flush",[[1125,2],[1125,30]],[[1125,22],[1125,30]],["StreamFifo"],["port","input"]],["io_occupancy",[[1126,2],[1126,34]],[[1126,22],[1126,34]],["StreamFifo"],["port","output"]],["io_availability",[[1127,2],[1127,37]],[[1127,22],[1127,37]],["StreamFifo"],["port","output"]],["clk",[[1128,2],[1128,25]],[[1128,22],[1128,25]],["StreamFifo"],["port","input"]],["reset",[[1129,2],[1129,27]],[[1129,22],[1129,27]],["StreamFifo"],["port","input"]],["_zz_logic_ram_port0",[[1132,2],[1132,41]],[[1132,22],[1132,41]],["StreamFifo"],["variable","reg"]],["_zz_logic_pushPtr_valueNext",[[1133,2],[1133,49]],[[1133,22],[1133,49]],["StreamFifo"],["variable","wire"]],["_zz_logic_pushPtr_valueNext_1",[[1134,2],[1134,51]],[[1134,22],[1134,51]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext",[[1135,2],[1135,48]],[[1135,22],[1135,48]],["StreamFifo"],["variable","wire"]],["_zz_logic_popPtr_valueNext_1",[[1136,2],[1136,50]],[[1136,22],[1136,50]],["StreamFifo"],["variable","wire"]],["_zz_logic_ram_port",[[1137,2],[1137,40]],[[1137,22],[1137,40]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_payload",[[1138,2],[1138,40]],[[1138,22],[1138,40]],["StreamFifo"],["variable","wire"]],["_zz_io_availability",[[1139,2],[1139,41]],[[1139,22],[1139,41]],["StreamFifo"],["variable","wire"]],["_zz_1",[[1140,2],[1140,27]],[[1140,22],[1140,27]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willIncrement",[[1141,2],[1141,49]],[[1141,22],[1141,49]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willClear",[[1142,2],[1142,45]],[[1142,22],[1142,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_valueNext",[[1143,2],[1143,45]],[[1143,22],[1143,45]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_value",[[1144,2],[1144,41]],[[1144,22],[1144,41]],["StreamFifo"],["variable","reg"]],["logic_pushPtr_willOverflowIfInc",[[1145,2],[1145,53]],[[1145,22],[1145,53]],["StreamFifo"],["variable","wire"]],["logic_pushPtr_willOverflow",[[1146,2],[1146,48]],[[1146,22],[1146,48]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willIncrement",[[1147,2],[1147,48]],[[1147,22],[1147,48]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willClear",[[1148,2],[1148,44]],[[1148,22],[1148,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_valueNext",[[1149,2],[1149,44]],[[1149,22],[1149,44]],["StreamFifo"],["variable","reg"]],["logic_popPtr_value",[[1150,2],[1150,40]],[[1150,22],[1150,40]],["StreamFifo"],["variable","reg"]],["logic_popPtr_willOverflowIfInc",[[1151,2],[1151,52]],[[1151,22],[1151,52]],["StreamFifo"],["variable","wire"]],["logic_popPtr_willOverflow",[[1152,2],[1152,47]],[[1152,22],[1152,47]],["StreamFifo"],["variable","wire"]],["logic_ptrMatch",[[1153,2],[1153,36]],[[1153,22],[1153,36]],["StreamFifo"],["variable","wire"]],["logic_risingOccupancy",[[1154,2],[1154,43]],[[1154,22],[1154,43]],["StreamFifo"],["variable","reg"]],["logic_pushing",[[1155,2],[1155,35]],[[1155,22],[1155,35]],["StreamFifo"],["variable","wire"]],["logic_popping",[[1156,2],[1156,35]],[[1156,22],[1156,35]],["StreamFifo"],["variable","wire"]],["logic_empty",[[1157,2],[1157,33]],[[1157,22],[1157,33]],["StreamFifo"],["variable","wire"]],["logic_full",[[1158,2],[1158,32]],[[1158,22],[1158,32]],["StreamFifo"],["variable","wire"]],["_zz_io_pop_valid",[[1159,2],[1159,38]],[[1159,22],[1159,38]],["StreamFifo"],["variable","reg"]],["when_Stream_l946",[[1160,2],[1160,38]],[[1160,22],[1160,38]],["StreamFifo"],["variable","wire"]],["logic_ptrDif",[[1161,2],[1161,34]],[[1161,22],[1161,34]],["StreamFifo"],["variable","wire"]],["logic_ram",[[1162,28],[1162,55]],[[1162,39],[1162,48]],["StreamFifo"],["variable","reg"]]]]],[["Timer",[[1269,0],[1277,2]],[[1269,7],[1269,12]],[],["module"]],[[["io_tick",[[1270,2],[1270,29]],[[1270,22],[1270,29]],["Timer"],["port","input"]],["io_clear",[[1271,2],[1271,30]],[[1271,22],[1271,30]],["Timer"],["port","input"]],["io_limit",[[1272,2],[1272,30]],[[1272,22],[1272,30]],["Timer"],["port","input"]],["io_full",[[1273,2],[1273,29]],[[1273,22],[1273,29]],["Timer"],["port","output"]],["io_value",[[1274,2],[1274,30]],[[1274,22],[1274,30]],["Timer"],["port","output"]],["clk",[[1275,2],[1275,25]],[[1275,22],[1275,25]],["Timer"],["port","input"]],["reset",[[1276,2],[1276,27]],[[1276,22],[1276,27]],["Timer"],["port","input"]],["_zz_counter",[[1279,2],[1279,33]],[[1279,22],[1279,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[1280,2],[1280,35]],[[1280,22],[1280,35]],["Timer"],["variable","wire"]],["counter",[[1281,2],[1281,29]],[[1281,22],[1281,29]],["Timer"],["variable","reg"]],["limitHit",[[1282,2],[1282,30]],[[1282,22],[1282,30]],["Timer"],["variable","wire"]],["inhibitFull",[[1283,2],[1283,33]],[[1283,22],[1283,33]],["Timer"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\Top_Module.v",[[[[["Top_Module",[[6,0],[65,2]],[[6,7],[6,17]],[],["module"]],[[["vme_clk",[[7,2],[7,29]],[[7,22],[7,29]],["Top_Module"],["port","input"]],["gssl_clk",[[8,2],[8,30]],[[8,22],[8,30]],["Top_Module"],["port","input"]],["reset",[[9,2],[9,27]],[[9,22],[9,27]],["Top_Module"],["port","input"]],["vme_addr",[[10,2],[10,30]],[[10,22],[10,30]],["Top_Module"],["port","input"]],["vme_am",[[11,2],[11,28]],[[11,22],[11,28]],["Top_Module"],["port","input"]],["vme_as",[[12,2],[12,28]],[[12,22],[12,28]],["Top_Module"],["port","input"]],["vme_ds0",[[13,2],[13,29]],[[13,22],[13,29]],["Top_Module"],["port","input"]],["vme_ds1",[[14,2],[14,29]],[[14,22],[14,29]],["Top_Module"],["port","input"]],["vme_write",[[15,2],[15,31]],[[15,22],[15,31]],["Top_Module"],["port","input"]],["vme_lword",[[16,2],[16,31]],[[16,22],[16,31]],["Top_Module"],["port","input"]],["vme_iack",[[17,2],[17,30]],[[17,22],[17,30]],["Top_Module"],["port","input"]],["vme_dtack",[[18,2],[18,31]],[[18,22],[18,31]],["Top_Module"],["port","output"]],["vme_beer",[[19,2],[19,30]],[[19,22],[19,30]],["Top_Module"],["port","output"]],["vme_retry",[[20,2],[20,31]],[[20,22],[20,31]],["Top_Module"],["port","output"]],["vme_irq",[[21,2],[21,29]],[[21,22],[21,29]],["Top_Module"],["port","output"]],["vme_iackin",[[22,2],[22,32]],[[22,22],[22,32]],["Top_Module"],["port","input"]],["vme_iackout",[[23,2],[23,33]],[[23,22],[23,33]],["Top_Module"],["port","output"]],["gap",[[24,2],[24,25]],[[24,22],[24,25]],["Top_Module"],["port","input"]],["sw",[[25,2],[25,24]],[[25,22],[25,24]],["Top_Module"],["port","input"]],["gap4",[[26,2],[26,26]],[[26,22],[26,26]],["Top_Module"],["port","input"]],["datadir",[[27,2],[27,29]],[[27,22],[27,29]],["Top_Module"],["port","output"]],["cyp1401_GSSL_A_LOS",[[28,2],[28,40]],[[28,22],[28,40]],["Top_Module"],["port","input"]],["cyp1401_GSSL_B_LOS",[[29,2],[29,40]],[[29,22],[29,40]],["Top_Module"],["port","input"]],["cyp1401_GSSL_C_LOS",[[30,2],[30,40]],[[30,22],[30,40]],["Top_Module"],["port","input"]],["cyp1401_GSSL_A_TXFAULT",[[31,2],[31,44]],[[31,22],[31,44]],["Top_Module"],["port","input"]],["cyp1401_GSSL_B_TXFAULT",[[32,2],[32,44]],[[32,22],[32,44]],["Top_Module"],["port","input"]],["cyp1401_GSSL_C_TXFAULT",[[33,2],[33,44]],[[33,22],[33,44]],["Top_Module"],["port","input"]],["cyp1401_GSSL_REFCLK_ABCD",[[34,2],[34,46]],[[34,22],[34,46]],["Top_Module"],["port","output"]],["cyp1401_GSSL_INSEL_A",[[35,2],[35,42]],[[35,22],[35,42]],["Top_Module"],["port","output"]],["cyp1401_GSSL_INSEL_B",[[36,2],[36,42]],[[36,22],[36,42]],["Top_Module"],["port","output"]],["cyp1401_GSSL_INSEL_C",[[37,2],[37,42]],[[37,22],[37,42]],["Top_Module"],["port","output"]],["cyp1401_GSSL_TXOPA",[[38,2],[38,40]],[[38,22],[38,40]],["Top_Module"],["port","output"]],["cyp1401_GSSL_TXOPB",[[39,2],[39,40]],[[39,22],[39,40]],["Top_Module"],["port","output"]],["cyp1401_GSSL_TXOPC",[[40,2],[40,40]],[[40,22],[40,40]],["Top_Module"],["port","output"]],["cyp1401_GSSL_SPDSEL_ABCD",[[41,2],[41,46]],[[41,22],[41,46]],["Top_Module"],["port","output"]],["cyp1401_GSSL_LPEN_ABCD",[[42,2],[42,44]],[[42,22],[42,44]],["Top_Module"],["port","output"]],["cyp1401_GSSL_TRSTZ_N_ABCD",[[43,2],[43,47]],[[43,22],[43,47]],["Top_Module"],["port","output"]],["cyp1401_GSSL_MODE_A",[[44,2],[44,41]],[[44,22],[44,41]],["Top_Module"],["port","output"]],["cyp1401_GSSL_MODE_B",[[45,2],[45,41]],[[45,22],[45,41]],["Top_Module"],["port","output"]],["cyp1401_GSSL_MODE_C",[[46,2],[46,41]],[[46,22],[46,41]],["Top_Module"],["port","output"]],["cyp1401_GSSL_RXCLK_A",[[47,2],[47,42]],[[47,22],[47,42]],["Top_Module"],["port","input"]],["cyp1401_GSSL_RXST0_A",[[48,2],[48,42]],[[48,22],[48,42]],["Top_Module"],["port","input"]],["cyp1401_GSSL_RXD_A",[[49,2],[49,40]],[[49,22],[49,40]],["Top_Module"],["port","input"]],["cyp1401_GSSL_TXCT0_A",[[50,2],[50,42]],[[50,22],[50,42]],["Top_Module"],["port","output"]],["cyp1401_GSSL_TXD_A",[[51,2],[51,40]],[[51,22],[51,40]],["Top_Module"],["port","output"]],["cyp1401_GSSL_RXCLK_B",[[52,2],[52,42]],[[52,22],[52,42]],["Top_Module"],["port","input"]],["cyp1401_GSSL_RXST0_B",[[53,2],[53,42]],[[53,22],[53,42]],["Top_Module"],["port","input"]],["cyp1401_GSSL_RXD_B",[[54,2],[54,40]],[[54,22],[54,40]],["Top_Module"],["port","input"]],["cyp1401_GSSL_TXCT0_B",[[55,2],[55,42]],[[55,22],[55,42]],["Top_Module"],["port","output"]],["cyp1401_GSSL_TXD_B",[[56,2],[56,40]],[[56,22],[56,40]],["Top_Module"],["port","output"]],["cyp1401_GSSL_RXCLK_C",[[57,2],[57,42]],[[57,22],[57,42]],["Top_Module"],["port","input"]],["cyp1401_GSSL_RXST0_C",[[58,2],[58,42]],[[58,22],[58,42]],["Top_Module"],["port","input"]],["cyp1401_GSSL_RXD_C",[[59,2],[59,40]],[[59,22],[59,40]],["Top_Module"],["port","input"]],["cyp1401_GSSL_TXCT0_C",[[60,2],[60,42]],[[60,22],[60,42]],["Top_Module"],["port","output"]],["cyp1401_GSSL_TXD_C",[[61,2],[61,40]],[[61,22],[61,40]],["Top_Module"],["port","output"]],["rx_led",[[62,2],[62,28]],[[62,22],[62,28]],["Top_Module"],["port","output"]],["led",[[63,2],[63,25]],[[63,22],[63,25]],["Top_Module"],["port","output"]],["data",[[64,3],[64,26]],[[64,22],[64,26]],["Top_Module"],["port","inout"]],["vme_area_vme_module_vme_dtack",[[67,2],[67,51]],[[67,22],[67,51]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_beer",[[68,2],[68,50]],[[68,22],[68,50]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_retry",[[69,2],[69,51]],[[69,22],[69,51]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_irq",[[70,2],[70,49]],[[70,22],[70,49]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_iackout",[[71,2],[71,53]],[[71,22],[71,53]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_data_write",[[72,2],[72,52]],[[72,22],[72,52]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_data_writeEnable",[[73,2],[73,58]],[[73,22],[73,58]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_datadir",[[74,2],[74,49]],[[74,22],[74,49]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_data_0",[[75,2],[75,52]],[[75,22],[75,52]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_data_1",[[76,2],[76,52]],[[76,22],[76,52]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_data_2",[[77,2],[77,52]],[[77,22],[77,52]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_data_3",[[78,2],[78,52]],[[78,22],[78,52]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_data_4",[[79,2],[79,52]],[[79,22],[79,52]],["Top_Module"],["variable","wire"]],["vme_area_vme_module_vme_data_5",[[80,2],[80,52]],[[80,22],[80,52]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_REFCLK_ABCD",[[81,2],[81,68]],[[81,22],[81,68]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_INSEL_A",[[82,2],[82,64]],[[82,22],[82,64]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_INSEL_B",[[83,2],[83,64]],[[83,22],[83,64]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_INSEL_C",[[84,2],[84,64]],[[84,22],[84,64]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXOPA",[[85,2],[85,62]],[[85,22],[85,62]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXOPB",[[86,2],[86,62]],[[86,22],[86,62]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXOPC",[[87,2],[87,62]],[[87,22],[87,62]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_SPDSEL_ABCD",[[88,2],[88,68]],[[88,22],[88,68]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_LPEN_ABCD",[[89,2],[89,66]],[[89,22],[89,66]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TRSTZ_N_ABCD",[[90,2],[90,69]],[[90,22],[90,69]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXCT0_A",[[91,2],[91,64]],[[91,22],[91,64]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXCT0_B",[[92,2],[92,64]],[[92,22],[92,64]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXCT0_C",[[93,2],[93,64]],[[93,22],[93,64]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXD_A",[[94,2],[94,62]],[[94,22],[94,62]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXD_B",[[95,2],[95,62]],[[95,22],[95,62]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_TXD_C",[[96,2],[96,62]],[[96,22],[96,62]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_MODE_A",[[97,2],[97,63]],[[97,22],[97,63]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_MODE_B",[[98,2],[98,63]],[[98,22],[98,63]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_cyp1401_GSSL_MODE_C",[[99,2],[99,63]],[[99,22],[99,63]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_0",[[100,2],[100,57]],[[100,22],[100,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_1",[[101,2],[101,57]],[[101,22],[101,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_2",[[102,2],[102,57]],[[102,22],[102,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_3",[[103,2],[103,57]],[[103,22],[103,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_4",[[104,2],[104,57]],[[104,22],[104,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_5",[[105,2],[105,57]],[[105,22],[105,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_6",[[106,2],[106,57]],[[106,22],[106,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_7",[[107,2],[107,57]],[[107,22],[107,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_8",[[108,2],[108,57]],[[108,22],[108,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_9",[[109,2],[109,57]],[[109,22],[109,57]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_10",[[110,2],[110,58]],[[110,22],[110,58]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_sensor_data_11",[[111,2],[111,58]],[[111,22],[111,58]],["Top_Module"],["variable","wire"]],["gssl_area_gssl_module_rx_led",[[112,2],[112,50]],[[112,22],[112,50]],["Top_Module"],["variable","wire"]],["_zz_gssl_area_counter_valueNext",[[113,2],[113,53]],[[113,22],[113,53]],["Top_Module"],["variable","wire"]],["_zz_gssl_area_counter_valueNext_1",[[114,2],[114,55]],[[114,22],[114,55]],["Top_Module"],["variable","wire"]],["_zz_data",[[115,2],[115,30]],[[115,22],[115,30]],["Top_Module"],["variable","reg"]],["_zz_data_read",[[116,2],[116,35]],[[116,22],[116,35]],["Top_Module"],["variable","wire"]],["_zz_data_1",[[117,2],[117,32]],[[117,22],[117,32]],["Top_Module"],["variable","wire"]],["_zz_1",[[118,2],[118,27]],[[118,22],[118,27]],["Top_Module"],["variable","wire"]],["vme_area_vme_data_0",[[119,27],[119,66]],[[119,47],[119,66]],["Top_Module"],["variable","reg"]],["vme_area_vme_data_1",[[120,27],[120,66]],[[120,47],[120,66]],["Top_Module"],["variable","reg"]],["vme_area_vme_data_2",[[121,27],[121,66]],[[121,47],[121,66]],["Top_Module"],["variable","reg"]],["vme_area_vme_data_3",[[122,27],[122,66]],[[122,47],[122,66]],["Top_Module"],["variable","reg"]],["vme_area_vme_data_4",[[123,27],[123,66]],[[123,47],[123,66]],["Top_Module"],["variable","reg"]],["vme_area_vme_data_5",[[124,27],[124,66]],[[124,47],[124,66]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_0",[[125,27],[125,69]],[[125,47],[125,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_1",[[126,27],[126,69]],[[126,47],[126,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_2",[[127,27],[127,69]],[[127,47],[127,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_3",[[128,27],[128,69]],[[128,47],[128,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_4",[[129,27],[129,69]],[[129,47],[129,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_5",[[130,27],[130,69]],[[130,47],[130,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_6",[[131,27],[131,69]],[[131,47],[131,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_7",[[132,27],[132,69]],[[132,47],[132,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_8",[[133,27],[133,69]],[[133,47],[133,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_9",[[134,27],[134,69]],[[134,47],[134,69]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_10",[[135,27],[135,70]],[[135,47],[135,70]],["Top_Module"],["variable","reg"]],["vme_area_sensor_data_11",[[136,27],[136,70]],[[136,47],[136,70]],["Top_Module"],["variable","reg"]],["gssl_area_ledtemp",[[137,2],[137,39]],[[137,22],[137,39]],["Top_Module"],["variable","reg"]],["gssl_area_counter_willIncrement",[[138,2],[138,53]],[[138,22],[138,53]],["Top_Module"],["variable","wire"]],["gssl_area_counter_willClear",[[139,2],[139,49]],[[139,22],[139,49]],["Top_Module"],["variable","reg"]],["gssl_area_counter_valueNext",[[140,2],[140,49]],[[140,22],[140,49]],["Top_Module"],["variable","reg"]],["gssl_area_counter_value",[[141,2],[141,45]],[[141,22],[141,45]],["Top_Module"],["variable","reg"]],["gssl_area_counter_willOverflowIfInc",[[142,2],[142,57]],[[142,22],[142,57]],["Top_Module"],["variable","wire"]],["gssl_area_counter_willOverflow",[[143,2],[143,52]],[[143,22],[143,52]],["Top_Module"],["variable","wire"]],["vme_area_vme_module",[[147,2],[189,3]],[[147,10],[147,29]],["Top_Module"],["instance","VME_TOP"]],["gssl_area_gssl_module",[[190,2],[246,3]],[[190,14],[190,35]],["Top_Module"],["instance","GSSL_MODULE"]]]]],[["GSSL_MODULE",[[342,0],[398,2]],[[342,7],[342,18]],[],["module"]],[[["clk",[[343,2],[343,25]],[[343,22],[343,25]],["GSSL_MODULE"],["port","input"]],["reset",[[344,2],[344,27]],[[344,22],[344,27]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_A_LOS",[[345,2],[345,40]],[[345,22],[345,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_B_LOS",[[346,2],[346,40]],[[346,22],[346,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_C_LOS",[[347,2],[347,40]],[[347,22],[347,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_A_TXFAULT",[[348,2],[348,44]],[[348,22],[348,44]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_B_TXFAULT",[[349,2],[349,44]],[[349,22],[349,44]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_C_TXFAULT",[[350,2],[350,44]],[[350,22],[350,44]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_REFCLK_ABCD",[[351,2],[351,46]],[[351,22],[351,46]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_INSEL_A",[[352,2],[352,42]],[[352,22],[352,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_INSEL_B",[[353,2],[353,42]],[[353,22],[353,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_INSEL_C",[[354,2],[354,42]],[[354,22],[354,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXOPA",[[355,2],[355,40]],[[355,22],[355,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXOPB",[[356,2],[356,40]],[[356,22],[356,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXOPC",[[357,2],[357,40]],[[357,22],[357,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_SPDSEL_ABCD",[[358,2],[358,46]],[[358,22],[358,46]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_LPEN_ABCD",[[359,2],[359,44]],[[359,22],[359,44]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TRSTZ_N_ABCD",[[360,2],[360,47]],[[360,22],[360,47]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_MODE_A",[[361,2],[361,41]],[[361,22],[361,41]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_MODE_B",[[362,2],[362,41]],[[362,22],[362,41]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_MODE_C",[[363,2],[363,41]],[[363,22],[363,41]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_RXCLK_A",[[364,2],[364,42]],[[364,22],[364,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXST0_A",[[365,2],[365,42]],[[365,22],[365,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXD_A",[[366,2],[366,40]],[[366,22],[366,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_TXCT0_A",[[367,2],[367,42]],[[367,22],[367,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXD_A",[[368,2],[368,40]],[[368,22],[368,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_RXCLK_B",[[369,2],[369,42]],[[369,22],[369,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXST0_B",[[370,2],[370,42]],[[370,22],[370,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXD_B",[[371,2],[371,40]],[[371,22],[371,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_TXCT0_B",[[372,2],[372,42]],[[372,22],[372,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXD_B",[[373,2],[373,40]],[[373,22],[373,40]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_RXCLK_C",[[374,2],[374,42]],[[374,22],[374,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXST0_C",[[375,2],[375,42]],[[375,22],[375,42]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_RXD_C",[[376,2],[376,40]],[[376,22],[376,40]],["GSSL_MODULE"],["port","input"]],["cyp1401_GSSL_TXCT0_C",[[377,2],[377,42]],[[377,22],[377,42]],["GSSL_MODULE"],["port","output"]],["cyp1401_GSSL_TXD_C",[[378,2],[378,40]],[[378,22],[378,40]],["GSSL_MODULE"],["port","output"]],["vme_data_0",[[379,2],[379,32]],[[379,22],[379,32]],["GSSL_MODULE"],["port","input"]],["vme_data_1",[[380,2],[380,32]],[[380,22],[380,32]],["GSSL_MODULE"],["port","input"]],["vme_data_2",[[381,2],[381,32]],[[381,22],[381,32]],["GSSL_MODULE"],["port","input"]],["vme_data_3",[[382,2],[382,32]],[[382,22],[382,32]],["GSSL_MODULE"],["port","input"]],["vme_data_4",[[383,2],[383,32]],[[383,22],[383,32]],["GSSL_MODULE"],["port","input"]],["vme_data_5",[[384,2],[384,32]],[[384,22],[384,32]],["GSSL_MODULE"],["port","input"]],["sensor_data_0",[[385,2],[385,35]],[[385,22],[385,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_1",[[386,2],[386,35]],[[386,22],[386,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_2",[[387,2],[387,35]],[[387,22],[387,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_3",[[388,2],[388,35]],[[388,22],[388,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_4",[[389,2],[389,35]],[[389,22],[389,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_5",[[390,2],[390,35]],[[390,22],[390,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_6",[[391,2],[391,35]],[[391,22],[391,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_7",[[392,2],[392,35]],[[392,22],[392,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_8",[[393,2],[393,35]],[[393,22],[393,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_9",[[394,2],[394,35]],[[394,22],[394,35]],["GSSL_MODULE"],["port","output"]],["sensor_data_10",[[395,2],[395,36]],[[395,22],[395,36]],["GSSL_MODULE"],["port","output"]],["sensor_data_11",[[396,2],[396,36]],[[396,22],[396,36]],["GSSL_MODULE"],["port","output"]],["rx_led",[[397,2],[397,28]],[[397,22],[397,28]],["GSSL_MODULE"],["port","output"]],["gssl_txarea_timer_A_io_clear",[[400,2],[400,50]],[[400,22],[400,50]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_timer_B_io_clear",[[401,2],[401,50]],[[401,22],[401,50]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_tx_c_reads_dataOut",[[402,2],[402,57]],[[402,22],[402,57]],["GSSL_MODULE"],["variable","wire"]],["_zz_gssl_txarea_roms_port0",[[403,2],[403,48]],[[403,22],[403,48]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_cyp1401_init_GSSL_INSEL_A",[[404,2],[404,59]],[[404,22],[404,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_INSEL_B",[[405,2],[405,59]],[[405,22],[405,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_INSEL_C",[[406,2],[406,59]],[[406,22],[406,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TXOPA",[[407,2],[407,57]],[[407,22],[407,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TXOPB",[[408,2],[408,57]],[[408,22],[408,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TXOPC",[[409,2],[409,57]],[[409,22],[409,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_SPDSEL_ABCD",[[410,2],[410,63]],[[410,22],[410,63]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_LPEN_ABCD",[[411,2],[411,61]],[[411,22],[411,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_TRSTZ_N_ABCD",[[412,2],[412,64]],[[412,22],[412,64]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_MODE_A",[[413,2],[413,58]],[[413,22],[413,58]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_MODE_B",[[414,2],[414,58]],[[414,22],[414,58]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_cyp1401_init_GSSL_MODE_C",[[415,2],[415,58]],[[415,22],[415,58]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_A_io_full",[[416,2],[416,49]],[[416,22],[416,49]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_A_io_value",[[417,2],[417,50]],[[417,22],[417,50]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_GSSL_TXCT0",[[418,2],[418,54]],[[418,22],[418,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_GSSL_TXD",[[419,2],[419,52]],[[419,22],[419,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_reads_addr",[[420,2],[420,54]],[[420,22],[420,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_a_reads_en",[[421,2],[421,52]],[[421,22],[421,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_B_io_full",[[422,2],[422,49]],[[422,22],[422,49]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_timer_B_io_value",[[423,2],[423,50]],[[423,22],[423,50]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_GSSL_TXCT0",[[424,2],[424,54]],[[424,22],[424,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_GSSL_TXD",[[425,2],[425,52]],[[425,22],[425,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_reads_addr",[[426,2],[426,54]],[[426,22],[426,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_b_reads_en",[[427,2],[427,52]],[[427,22],[427,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_GSSL_TXCT0",[[428,2],[428,54]],[[428,22],[428,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_GSSL_TXD",[[429,2],[429,52]],[[429,22],[429,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_reads_addr",[[430,2],[430,54]],[[430,22],[430,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_tx_c_reads_en",[[431,2],[431,52]],[[431,22],[431,52]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_addr",[[432,2],[432,59]],[[432,22],[432,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_en",[[433,2],[433,57]],[[433,22],[433,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_dataIn",[[434,2],[434,61]],[[434,22],[434,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_writes_we",[[435,2],[435,57]],[[435,22],[435,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_frame_done",[[436,2],[436,61]],[[436,22],[436,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_ttc_trigger",[[437,2],[437,62]],[[437,22],[437,62]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_error",[[438,2],[438,56]],[[438,22],[438,56]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_frame_head_data",[[439,2],[439,66]],[[439,22],[439,66]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_module_b_rx_led",[[440,2],[440,54]],[[440,22],[440,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_addr",[[441,2],[441,59]],[[441,22],[441,59]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_en",[[442,2],[442,57]],[[442,22],[442,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_dataIn",[[443,2],[443,61]],[[443,22],[443,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_writes_we",[[444,2],[444,57]],[[444,22],[444,57]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_frame_done",[[445,2],[445,61]],[[445,22],[445,61]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger",[[446,2],[446,62]],[[446,22],[446,62]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_error",[[447,2],[447,56]],[[447,22],[447,56]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_frame_head_data",[[448,2],[448,66]],[[448,22],[448,66]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_c_rx_module_C_rx_led",[[449,2],[449,54]],[[449,22],[449,54]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_gssl_sensor_regs_0",[[450,27],[450,77]],[[450,47],[450,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_1",[[451,27],[451,77]],[[451,47],[451,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_2",[[452,27],[452,77]],[[452,47],[452,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_3",[[453,27],[453,77]],[[453,47],[453,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_4",[[454,27],[454,77]],[[454,47],[454,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_5",[[455,27],[455,77]],[[455,47],[455,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_6",[[456,27],[456,77]],[[456,47],[456,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_7",[[457,27],[457,77]],[[457,47],[457,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_8",[[458,27],[458,77]],[[458,47],[458,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_9",[[459,27],[459,77]],[[459,47],[459,77]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_10",[[460,27],[460,78]],[[460,47],[460,78]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_gssl_sensor_regs_11",[[461,27],[461,78]],[[461,47],[461,78]],["GSSL_MODULE"],["variable","reg"]],["when_GSSL_MODULE_l42",[[462,2],[462,42]],[[462,22],[462,42]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_tx_temp",[[463,2],[463,41]],[[463,22],[463,41]],["GSSL_MODULE"],["variable","reg"]],["when_GSSL_MODULE_l60",[[464,2],[464,42]],[[464,22],[464,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l62",[[465,2],[465,42]],[[465,22],[465,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l64",[[466,2],[466,42]],[[466,22],[466,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l66",[[467,2],[467,42]],[[467,22],[467,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l68",[[468,2],[468,42]],[[468,22],[468,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l70",[[469,2],[469,42]],[[469,22],[469,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l72",[[470,2],[470,42]],[[470,22],[470,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l74",[[471,2],[471,42]],[[471,22],[471,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l76",[[472,2],[472,42]],[[472,22],[472,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l78",[[473,2],[473,42]],[[473,22],[473,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l80",[[474,2],[474,42]],[[474,22],[474,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l82",[[475,2],[475,42]],[[475,22],[475,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l84",[[476,2],[476,42]],[[476,22],[476,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l86",[[477,2],[477,42]],[[477,22],[477,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l88",[[478,2],[478,42]],[[478,22],[478,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l90",[[479,2],[479,42]],[[479,22],[479,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l92",[[480,2],[480,42]],[[480,22],[480,42]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l94",[[481,2],[481,42]],[[481,22],[481,42]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_rx_done_b",[[482,27],[482,68]],[[482,47],[482,68]],["GSSL_MODULE"],["variable","reg"]],["when_GSSL_MODULE_l104",[[483,2],[483,43]],[[483,22],[483,43]],["GSSL_MODULE"],["variable","wire"]],["gssl_txarea_rx_b_ttctriger",[[484,27],[484,73]],[[484,47],[484,73]],["GSSL_MODULE"],["variable","reg"]],["_zz_reads_dataOut",[[485,2],[485,39]],[[485,22],[485,39]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l157",[[486,2],[486,43]],[[486,22],[486,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l160",[[487,2],[487,43]],[[487,22],[487,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l163",[[488,2],[488,43]],[[488,22],[488,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l166",[[489,2],[489,43]],[[489,22],[489,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l169",[[490,2],[490,43]],[[490,22],[490,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l172",[[491,2],[491,43]],[[491,22],[491,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l175",[[492,2],[492,43]],[[492,22],[492,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l178",[[493,2],[493,43]],[[493,22],[493,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l181",[[494,2],[494,43]],[[494,22],[494,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l184",[[495,2],[495,43]],[[495,22],[495,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l187",[[496,2],[496,43]],[[496,22],[496,43]],["GSSL_MODULE"],["variable","wire"]],["when_GSSL_MODULE_l190",[[497,2],[497,43]],[[497,22],[497,43]],["GSSL_MODULE"],["variable","wire"]],["gssl_rxarea_b_rx_done_b_delay1",[[498,2],[498,52]],[[498,22],[498,52]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_done_b_delay2",[[499,2],[499,52]],[[499,22],[499,52]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_module_b_rx_frame_done_delay_1",[[500,2],[500,69]],[[500,22],[500,69]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_module_b_rx_frame_done_delay_1_1",[[501,2],[501,71]],[[501,22],[501,71]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_b_rx_module_b_rx_frame_done_delay_2",[[502,2],[502,69]],[[502,22],[502,69]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_b_ttctriger_delay1",[[503,2],[503,57]],[[503,22],[503,57]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_b_ttctriger_delay2",[[504,2],[504,57]],[[504,22],[504,57]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger_delay_1",[[505,2],[505,70]],[[505,22],[505,70]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger_delay_1_1",[[506,2],[506,72]],[[506,22],[506,72]],["GSSL_MODULE"],["variable","reg"]],["gssl_rxarea_c_rx_module_C_rx_ttc_trigger_delay_2",[[507,2],[507,70]],[[507,22],[507,70]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_roms",[[508,2],[508,37]],[[508,13],[508,29]],["GSSL_MODULE"],["variable","reg"]],["gssl_txarea_cyp1401_init",[[519,2],[534,3]],[[519,15],[519,39]],["GSSL_MODULE"],["instance","CYP1401_Init"]],["gssl_txarea_timer_A",[[535,2],[543,3]],[[535,8],[535,27]],["GSSL_MODULE"],["instance","Timer"]],["gssl_txarea_gssl_tx_a",[[544,2],[556,3]],[[544,17],[544,38]],["GSSL_MODULE"],["instance","GSSL_TX_MOUDLE"]],["gssl_txarea_timer_B",[[557,2],[565,3]],[[557,8],[557,27]],["GSSL_MODULE"],["instance","Timer"]],["gssl_txarea_gssl_tx_b",[[566,2],[578,3]],[[566,17],[566,38]],["GSSL_MODULE"],["instance","GSSL_TX_MOUDLE"]],["gssl_txarea_gssl_tx_c",[[579,2],[591,3]],[[579,17],[579,38]],["GSSL_MODULE"],["instance","GSSL_TX_MOUDLE"]],["gssl_rxarea_b_rx_module_b",[[592,2],[606,3]],[[592,17],[592,42]],["GSSL_MODULE"],["instance","GSSL_RX_MOUDLE"]],["gssl_rxarea_c_rx_module_C",[[607,2],[621,3]],[[607,17],[607,42]],["GSSL_MODULE"],["instance","GSSL_RX_MOUDLE"]]]]],[["VME_TOP",[[859,0],[901,2]],[[859,7],[859,14]],[],["module"]],[[["clk",[[860,2],[860,25]],[[860,22],[860,25]],["VME_TOP"],["port","input"]],["reset",[[861,2],[861,27]],[[861,22],[861,27]],["VME_TOP"],["port","input"]],["vme_addr",[[862,2],[862,30]],[[862,22],[862,30]],["VME_TOP"],["port","input"]],["vme_am",[[863,2],[863,28]],[[863,22],[863,28]],["VME_TOP"],["port","input"]],["vme_as",[[864,2],[864,28]],[[864,22],[864,28]],["VME_TOP"],["port","input"]],["vme_ds0",[[865,2],[865,29]],[[865,22],[865,29]],["VME_TOP"],["port","input"]],["vme_ds1",[[866,2],[866,29]],[[866,22],[866,29]],["VME_TOP"],["port","input"]],["vme_write",[[867,2],[867,31]],[[867,22],[867,31]],["VME_TOP"],["port","input"]],["vme_lword",[[868,2],[868,31]],[[868,22],[868,31]],["VME_TOP"],["port","input"]],["vme_iack",[[869,2],[869,30]],[[869,22],[869,30]],["VME_TOP"],["port","input"]],["vme_dtack",[[870,2],[870,31]],[[870,22],[870,31]],["VME_TOP"],["port","output"]],["vme_beer",[[871,2],[871,30]],[[871,22],[871,30]],["VME_TOP"],["port","output"]],["vme_retry",[[872,2],[872,31]],[[872,22],[872,31]],["VME_TOP"],["port","output"]],["vme_irq",[[873,2],[873,29]],[[873,22],[873,29]],["VME_TOP"],["port","output"]],["vme_iackin",[[874,2],[874,32]],[[874,22],[874,32]],["VME_TOP"],["port","input"]],["vme_iackout",[[875,2],[875,33]],[[875,22],[875,33]],["VME_TOP"],["port","output"]],["data_read",[[876,2],[876,31]],[[876,22],[876,31]],["VME_TOP"],["port","input"]],["data_write",[[877,2],[877,32]],[[877,22],[877,32]],["VME_TOP"],["port","output"]],["data_writeEnable",[[878,2],[878,38]],[[878,22],[878,38]],["VME_TOP"],["port","output"]],["gap",[[879,2],[879,25]],[[879,22],[879,25]],["VME_TOP"],["port","input"]],["sw",[[880,2],[880,24]],[[880,22],[880,24]],["VME_TOP"],["port","input"]],["gap4",[[881,2],[881,26]],[[881,22],[881,26]],["VME_TOP"],["port","input"]],["datadir",[[882,2],[882,29]],[[882,22],[882,29]],["VME_TOP"],["port","output"]],["vme_data_0",[[883,2],[883,32]],[[883,22],[883,32]],["VME_TOP"],["port","output"]],["vme_data_1",[[884,2],[884,32]],[[884,22],[884,32]],["VME_TOP"],["port","output"]],["vme_data_2",[[885,2],[885,32]],[[885,22],[885,32]],["VME_TOP"],["port","output"]],["vme_data_3",[[886,2],[886,32]],[[886,22],[886,32]],["VME_TOP"],["port","output"]],["vme_data_4",[[887,2],[887,32]],[[887,22],[887,32]],["VME_TOP"],["port","output"]],["vme_data_5",[[888,2],[888,32]],[[888,22],[888,32]],["VME_TOP"],["port","output"]],["sensor_data_0",[[889,2],[889,35]],[[889,22],[889,35]],["VME_TOP"],["port","input"]],["sensor_data_1",[[890,2],[890,35]],[[890,22],[890,35]],["VME_TOP"],["port","input"]],["sensor_data_2",[[891,2],[891,35]],[[891,22],[891,35]],["VME_TOP"],["port","input"]],["sensor_data_3",[[892,2],[892,35]],[[892,22],[892,35]],["VME_TOP"],["port","input"]],["sensor_data_4",[[893,2],[893,35]],[[893,22],[893,35]],["VME_TOP"],["port","input"]],["sensor_data_5",[[894,2],[894,35]],[[894,22],[894,35]],["VME_TOP"],["port","input"]],["sensor_data_6",[[895,2],[895,35]],[[895,22],[895,35]],["VME_TOP"],["port","input"]],["sensor_data_7",[[896,2],[896,35]],[[896,22],[896,35]],["VME_TOP"],["port","input"]],["sensor_data_8",[[897,2],[897,35]],[[897,22],[897,35]],["VME_TOP"],["port","input"]],["sensor_data_9",[[898,2],[898,35]],[[898,22],[898,35]],["VME_TOP"],["port","input"]],["sensor_data_10",[[899,2],[899,36]],[[899,22],[899,36]],["VME_TOP"],["port","input"]],["sensor_data_11",[[900,2],[900,36]],[[900,22],[900,36]],["VME_TOP"],["port","input"]],["vme_area_vme_decode_vme_dtack",[[903,2],[903,51]],[[903,22],[903,51]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_beer",[[904,2],[904,50]],[[904,22],[904,50]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_retry",[[905,2],[905,51]],[[905,22],[905,51]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_irq",[[906,2],[906,49]],[[906,22],[906,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_iackout",[[907,2],[907,53]],[[907,22],[907,53]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_lwr",[[908,2],[908,45]],[[908,22],[908,45]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_lrd",[[909,2],[909,45]],[[909,22],[909,45]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_laddr",[[910,2],[910,47]],[[910,22],[910,47]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_datadir",[[911,2],[911,49]],[[911,22],[911,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_data_write",[[912,2],[912,49]],[[912,22],[912,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_data_writeEnable",[[913,2],[913,55]],[[913,22],[913,55]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PADDR",[[914,2],[914,48]],[[914,22],[914,48]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PSEL",[[915,2],[915,47]],[[915,22],[915,47]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PENABLE",[[916,2],[916,50]],[[916,22],[916,50]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PWRITE",[[917,2],[917,49]],[[917,22],[917,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PWDATA",[[918,2],[918,49]],[[918,22],[918,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PREADY",[[919,2],[919,49]],[[919,22],[919,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PRDATA",[[920,2],[920,49]],[[920,22],[920,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PSLVERROR",[[921,2],[921,52]],[[921,22],[921,52]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_0",[[922,2],[922,49]],[[922,22],[922,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_1",[[923,2],[923,49]],[[923,22],[923,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_2",[[924,2],[924,49]],[[924,22],[924,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_3",[[925,2],[925,49]],[[925,22],[925,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_4",[[926,2],[926,49]],[[926,22],[926,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_5",[[927,2],[927,49]],[[927,22],[927,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode",[[929,2],[953,3]],[[929,6],[929,25]],["VME_TOP"],["instance","Vme"]],["vme_area_vme_apb",[[954,2],[969,3]],[[954,10],[954,26]],["VME_TOP"],["instance","VME_APB"]],["vme_area_vme_reg",[[970,2],[999,3]],[[970,10],[970,26]],["VME_TOP"],["instance","VME_REG"]]]]],[["GSSL_RX_MOUDLE",[[1019,0],[1033,2]],[[1019,7],[1019,21]],[],["module"]],[[["GSSL_RXCLK",[[1020,2],[1020,32]],[[1020,22],[1020,32]],["GSSL_RX_MOUDLE"],["port","input"]],["rst_in",[[1021,2],[1021,28]],[[1021,22],[1021,28]],["GSSL_RX_MOUDLE"],["port","input"]],["GSSL_RXST0",[[1022,2],[1022,32]],[[1022,22],[1022,32]],["GSSL_RX_MOUDLE"],["port","input"]],["GSSL_RXD",[[1023,2],[1023,30]],[[1023,22],[1023,30]],["GSSL_RX_MOUDLE"],["port","input"]],["writes_addr",[[1024,2],[1024,33]],[[1024,22],[1024,33]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_dataIn",[[1025,2],[1025,35]],[[1025,22],[1025,35]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_en",[[1026,2],[1026,31]],[[1026,22],[1026,31]],["GSSL_RX_MOUDLE"],["port","output"]],["writes_we",[[1027,2],[1027,31]],[[1027,22],[1027,31]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_frame_done",[[1028,2],[1028,35]],[[1028,22],[1028,35]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_ttc_trigger",[[1029,2],[1029,36]],[[1029,22],[1029,36]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_error",[[1030,2],[1030,30]],[[1030,22],[1030,30]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_frame_head_data",[[1031,2],[1031,40]],[[1031,22],[1031,40]],["GSSL_RX_MOUDLE"],["port","output"]],["rx_led",[[1032,2],[1032,28]],[[1032,22],[1032,28]],["GSSL_RX_MOUDLE"],["port","output"]],["gssl_area_gsslrxreceiver_rx_dpram_data",[[1035,2],[1035,60]],[[1035,22],[1035,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_dpram_waddress",[[1036,2],[1036,64]],[[1036,22],[1036,64]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_dpram_wr",[[1037,2],[1037,58]],[[1037,22],[1037,58]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_head_data",[[1038,2],[1038,65]],[[1038,22],[1038,65]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_atc_status_data",[[1039,2],[1039,65]],[[1039,22],[1039,65]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_ttc_trigger",[[1040,2],[1040,61]],[[1040,22],[1040,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_atc_trigger",[[1041,2],[1041,61]],[[1041,22],[1041,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_busy",[[1042,2],[1042,60]],[[1042,22],[1042,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_done",[[1043,2],[1043,60]],[[1043,22],[1043,60]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_len_err",[[1044,2],[1044,63]],[[1044,22],[1044,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_chs_err",[[1045,2],[1045,63]],[[1045,22],[1045,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_frame_scd_err",[[1046,2],[1046,63]],[[1046,22],[1046,63]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gsslrxreceiver_rx_state_debug",[[1047,2],[1047,61]],[[1047,22],[1047,61]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_gssl_rx_led_rx_led",[[1048,2],[1048,50]],[[1048,22],[1048,50]],["GSSL_RX_MOUDLE"],["variable","wire"]],["_zz_writes_addr",[[1049,2],[1049,37]],[[1049,22],[1049,37]],["GSSL_RX_MOUDLE"],["variable","wire"]],["gssl_area_RXST0_out",[[1050,2],[1050,41]],[[1050,22],[1050,41]],["GSSL_RX_MOUDLE"],["variable","reg"]],["gssl_area_RXD_out",[[1051,2],[1051,39]],[[1051,22],[1051,39]],["GSSL_RX_MOUDLE"],["variable","reg"]],["gssl_area_gsslrxreceiver",[[1054,2],[1073,3]],[[1054,19],[1054,43]],["GSSL_RX_MOUDLE"],["instance","GSSL_RX_Receiver"]],["gssl_area_gssl_rx_led",[[1074,2],[1079,3]],[[1074,14],[1074,35]],["GSSL_RX_MOUDLE"],["instance","GSSL_RX_LED"]]]]],[["GSSL_TX_MOUDLE",[[1103,0],[1115,2]],[[1103,7],[1103,21]],[],["module"]],[[["GSSL_REFCLK",[[1104,2],[1104,33]],[[1104,22],[1104,33]],["GSSL_TX_MOUDLE"],["port","input"]],["rst_in",[[1105,2],[1105,28]],[[1105,22],[1105,28]],["GSSL_TX_MOUDLE"],["port","input"]],["tx_ttc_trigger",[[1106,2],[1106,36]],[[1106,22],[1106,36]],["GSSL_TX_MOUDLE"],["port","input"]],["tx_atc_trigger",[[1107,2],[1107,36]],[[1107,22],[1107,36]],["GSSL_TX_MOUDLE"],["port","input"]],["tx_data_trigger",[[1108,2],[1108,37]],[[1108,22],[1108,37]],["GSSL_TX_MOUDLE"],["port","input"]],["GSSL_TXCT0",[[1109,2],[1109,32]],[[1109,22],[1109,32]],["GSSL_TX_MOUDLE"],["port","reg"]],["GSSL_TXD",[[1110,2],[1110,30]],[[1110,22],[1110,30]],["GSSL_TX_MOUDLE"],["port","output"]],["tx_frame_head_data",[[1111,2],[1111,40]],[[1111,22],[1111,40]],["GSSL_TX_MOUDLE"],["port","input"]],["reads_addr",[[1112,2],[1112,32]],[[1112,22],[1112,32]],["GSSL_TX_MOUDLE"],["port","output"]],["reads_dataOut",[[1113,2],[1113,35]],[[1113,22],[1113,35]],["GSSL_TX_MOUDLE"],["port","input"]],["reads_en",[[1114,2],[1114,30]],[[1114,22],[1114,30]],["GSSL_TX_MOUDLE"],["port","output"]],["gssl_area_gssltxtransmitter_tx_dpram_raddress",[[1117,2],[1117,67]],[[1117,22],[1117,67]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_encode_k",[[1118,2],[1118,58]],[[1118,22],[1118,58]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_encode_data",[[1119,2],[1119,61]],[[1119,22],[1119,61]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_frame_busy",[[1120,2],[1120,63]],[[1120,22],[1120,63]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_frame_done",[[1121,2],[1121,63]],[[1121,22],[1121,63]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_dpram_rd",[[1122,2],[1122,61]],[[1122,22],[1122,61]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter_tx_state_debug",[[1123,2],[1123,64]],[[1123,22],[1123,64]],["GSSL_TX_MOUDLE"],["variable","wire"]],["_zz_reads_addr",[[1124,2],[1124,36]],[[1124,22],[1124,36]],["GSSL_TX_MOUDLE"],["variable","wire"]],["gssl_area_gssltxtransmitter",[[1127,2],[1144,3]],[[1127,22],[1127,49]],["GSSL_TX_MOUDLE"],["instance","GSSL_TX_Transmitter"]]]]],[["Timer",[[1156,0],[1164,2]],[[1156,7],[1156,12]],[],["module"]],[[["io_tick",[[1157,2],[1157,29]],[[1157,22],[1157,29]],["Timer"],["port","input"]],["io_clear",[[1158,2],[1158,30]],[[1158,22],[1158,30]],["Timer"],["port","input"]],["io_limit",[[1159,2],[1159,30]],[[1159,22],[1159,30]],["Timer"],["port","input"]],["io_full",[[1160,2],[1160,29]],[[1160,22],[1160,29]],["Timer"],["port","output"]],["io_value",[[1161,2],[1161,30]],[[1161,22],[1161,30]],["Timer"],["port","output"]],["clk",[[1162,2],[1162,25]],[[1162,22],[1162,25]],["Timer"],["port","input"]],["reset",[[1163,2],[1163,27]],[[1163,22],[1163,27]],["Timer"],["port","input"]],["_zz_counter",[[1166,2],[1166,33]],[[1166,22],[1166,33]],["Timer"],["variable","wire"]],["_zz_counter_1",[[1167,2],[1167,35]],[[1167,22],[1167,35]],["Timer"],["variable","wire"]],["counter",[[1168,2],[1168,29]],[[1168,22],[1168,29]],["Timer"],["variable","reg"]],["limitHit",[[1169,2],[1169,30]],[[1169,22],[1169,30]],["Timer"],["variable","wire"]],["inhibitFull",[[1170,2],[1170,33]],[[1170,22],[1170,33]],["Timer"],["variable","reg"]]]]],[["CYP1401_Init",[[1202,0],[1217,2]],[[1202,7],[1202,19]],[],["module"]],[[["GSSL_INSEL_A",[[1203,2],[1203,34]],[[1203,22],[1203,34]],["CYP1401_Init"],["port","output"]],["GSSL_INSEL_B",[[1204,2],[1204,34]],[[1204,22],[1204,34]],["CYP1401_Init"],["port","output"]],["GSSL_INSEL_C",[[1205,2],[1205,34]],[[1205,22],[1205,34]],["CYP1401_Init"],["port","output"]],["GSSL_TXOPA",[[1206,2],[1206,32]],[[1206,22],[1206,32]],["CYP1401_Init"],["port","output"]],["GSSL_TXOPB",[[1207,2],[1207,32]],[[1207,22],[1207,32]],["CYP1401_Init"],["port","output"]],["GSSL_TXOPC",[[1208,2],[1208,32]],[[1208,22],[1208,32]],["CYP1401_Init"],["port","output"]],["GSSL_SPDSEL_ABCD",[[1209,2],[1209,38]],[[1209,22],[1209,38]],["CYP1401_Init"],["port","output"]],["GSSL_LPEN_ABCD",[[1210,2],[1210,36]],[[1210,22],[1210,36]],["CYP1401_Init"],["port","output"]],["GSSL_TRSTZ_N_ABCD",[[1211,2],[1211,39]],[[1211,22],[1211,39]],["CYP1401_Init"],["port","output"]],["GSSL_MODE_A",[[1212,2],[1212,33]],[[1212,22],[1212,33]],["CYP1401_Init"],["port","output"]],["GSSL_MODE_B",[[1213,2],[1213,33]],[[1213,22],[1213,33]],["CYP1401_Init"],["port","output"]],["GSSL_MODE_C",[[1214,2],[1214,33]],[[1214,22],[1214,33]],["CYP1401_Init"],["port","output"]],["clk",[[1215,2],[1215,25]],[[1215,22],[1215,25]],["CYP1401_Init"],["port","input"]],["reset",[[1216,2],[1216,27]],[[1216,22],[1216,27]],["CYP1401_Init"],["port","input"]],["gsslResetUnbuffered",[[1219,2],[1219,41]],[[1219,22],[1219,41]],["CYP1401_Init"],["variable","reg"]],["GSSL_Reset_Counter",[[1220,2],[1220,40]],[[1220,22],[1220,40]],["CYP1401_Init"],["variable","reg"]],["_zz_when_CYP1401_l91",[[1221,2],[1221,42]],[[1221,22],[1221,42]],["CYP1401_Init"],["variable","wire"]],["when_CYP1401_l91",[[1222,2],[1222,38]],[[1222,22],[1222,38]],["CYP1401_Init"],["variable","wire"]],["gsslResetUnbuffered_regNext",[[1223,2],[1223,49]],[[1223,22],[1223,49]],["CYP1401_Init"],["variable","reg"]]]]],[["VME_REG",[[1263,0],[1292,2]],[[1263,7],[1263,14]],[],["module"]],[[["apb_PADDR",[[1264,2],[1264,31]],[[1264,22],[1264,31]],["VME_REG"],["port","input"]],["apb_PSEL",[[1265,2],[1265,30]],[[1265,22],[1265,30]],["VME_REG"],["port","input"]],["apb_PENABLE",[[1266,2],[1266,33]],[[1266,22],[1266,33]],["VME_REG"],["port","input"]],["apb_PREADY",[[1267,2],[1267,32]],[[1267,22],[1267,32]],["VME_REG"],["port","output"]],["apb_PWRITE",[[1268,2],[1268,32]],[[1268,22],[1268,32]],["VME_REG"],["port","input"]],["apb_PWDATA",[[1269,2],[1269,32]],[[1269,22],[1269,32]],["VME_REG"],["port","input"]],["apb_PRDATA",[[1270,2],[1270,32]],[[1270,22],[1270,32]],["VME_REG"],["port","output"]],["apb_PSLVERROR",[[1271,2],[1271,35]],[[1271,22],[1271,35]],["VME_REG"],["port","output"]],["vme_data_0",[[1272,2],[1272,32]],[[1272,22],[1272,32]],["VME_REG"],["port","output"]],["vme_data_1",[[1273,2],[1273,32]],[[1273,22],[1273,32]],["VME_REG"],["port","output"]],["vme_data_2",[[1274,2],[1274,32]],[[1274,22],[1274,32]],["VME_REG"],["port","output"]],["vme_data_3",[[1275,2],[1275,32]],[[1275,22],[1275,32]],["VME_REG"],["port","output"]],["vme_data_4",[[1276,2],[1276,32]],[[1276,22],[1276,32]],["VME_REG"],["port","output"]],["vme_data_5",[[1277,2],[1277,32]],[[1277,22],[1277,32]],["VME_REG"],["port","output"]],["sensor_data_0",[[1278,2],[1278,35]],[[1278,22],[1278,35]],["VME_REG"],["port","input"]],["sensor_data_1",[[1279,2],[1279,35]],[[1279,22],[1279,35]],["VME_REG"],["port","input"]],["sensor_data_2",[[1280,2],[1280,35]],[[1280,22],[1280,35]],["VME_REG"],["port","input"]],["sensor_data_3",[[1281,2],[1281,35]],[[1281,22],[1281,35]],["VME_REG"],["port","input"]],["sensor_data_4",[[1282,2],[1282,35]],[[1282,22],[1282,35]],["VME_REG"],["port","input"]],["sensor_data_5",[[1283,2],[1283,35]],[[1283,22],[1283,35]],["VME_REG"],["port","input"]],["sensor_data_6",[[1284,2],[1284,35]],[[1284,22],[1284,35]],["VME_REG"],["port","input"]],["sensor_data_7",[[1285,2],[1285,35]],[[1285,22],[1285,35]],["VME_REG"],["port","input"]],["sensor_data_8",[[1286,2],[1286,35]],[[1286,22],[1286,35]],["VME_REG"],["port","input"]],["sensor_data_9",[[1287,2],[1287,35]],[[1287,22],[1287,35]],["VME_REG"],["port","input"]],["sensor_data_10",[[1288,2],[1288,36]],[[1288,22],[1288,36]],["VME_REG"],["port","input"]],["sensor_data_11",[[1289,2],[1289,36]],[[1289,22],[1289,36]],["VME_REG"],["port","input"]],["clk",[[1290,2],[1290,25]],[[1290,22],[1290,25]],["VME_REG"],["port","input"]],["reset",[[1291,2],[1291,27]],[[1291,22],[1291,27]],["VME_REG"],["port","input"]],["busslave_readError",[[1294,2],[1294,40]],[[1294,22],[1294,40]],["VME_REG"],["variable","reg"]],["busslave_readData",[[1295,2],[1295,39]],[[1295,22],[1295,39]],["VME_REG"],["variable","reg"]],["busslave_askWrite",[[1296,2],[1296,39]],[[1296,22],[1296,39]],["VME_REG"],["variable","wire"]],["busslave_askRead",[[1297,2],[1297,38]],[[1297,22],[1297,38]],["VME_REG"],["variable","wire"]],["busslave_doWrite",[[1298,2],[1298,38]],[[1298,22],[1298,38]],["VME_REG"],["variable","wire"]],["busslave_doRead",[[1299,2],[1299,37]],[[1299,22],[1299,37]],["VME_REG"],["variable","wire"]],["when_RegInst_l153",[[1300,2],[1300,39]],[[1300,22],[1300,39]],["VME_REG"],["variable","wire"]],["VME_Reg0",[[1301,2],[1301,30]],[[1301,22],[1301,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_1",[[1302,2],[1302,41]],[[1302,22],[1302,41]],["VME_REG"],["variable","wire"]],["VME_Reg1",[[1303,2],[1303,30]],[[1303,22],[1303,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_0",[[1304,2],[1304,36]],[[1304,22],[1304,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_2",[[1305,2],[1305,41]],[[1305,22],[1305,41]],["VME_REG"],["variable","wire"]],["VME_Reg2",[[1306,2],[1306,30]],[[1306,22],[1306,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_3",[[1307,2],[1307,41]],[[1307,22],[1307,41]],["VME_REG"],["variable","wire"]],["VME_Reg3",[[1308,2],[1308,30]],[[1308,22],[1308,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_1",[[1309,2],[1309,36]],[[1309,22],[1309,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_4",[[1310,2],[1310,41]],[[1310,22],[1310,41]],["VME_REG"],["variable","wire"]],["VME_Reg4",[[1311,2],[1311,30]],[[1311,22],[1311,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_5",[[1312,2],[1312,41]],[[1312,22],[1312,41]],["VME_REG"],["variable","wire"]],["VME_Reg5",[[1313,2],[1313,30]],[[1313,22],[1313,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_2",[[1314,2],[1314,36]],[[1314,22],[1314,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_6",[[1315,2],[1315,41]],[[1315,22],[1315,41]],["VME_REG"],["variable","wire"]],["VME_Reg6",[[1316,2],[1316,30]],[[1316,22],[1316,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_7",[[1317,2],[1317,41]],[[1317,22],[1317,41]],["VME_REG"],["variable","wire"]],["VME_Reg7",[[1318,2],[1318,30]],[[1318,22],[1318,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_3",[[1319,2],[1319,36]],[[1319,22],[1319,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_8",[[1320,2],[1320,41]],[[1320,22],[1320,41]],["VME_REG"],["variable","wire"]],["VME_Reg8",[[1321,2],[1321,30]],[[1321,22],[1321,30]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_9",[[1322,2],[1322,41]],[[1322,22],[1322,41]],["VME_REG"],["variable","wire"]],["VME_Reg9",[[1323,2],[1323,30]],[[1323,22],[1323,30]],["VME_REG"],["variable","reg"]],["_zz_vme_data_4",[[1324,2],[1324,36]],[[1324,22],[1324,36]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_10",[[1325,2],[1325,42]],[[1325,22],[1325,42]],["VME_REG"],["variable","wire"]],["VME_Reg10",[[1326,2],[1326,31]],[[1326,22],[1326,31]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_11",[[1327,2],[1327,42]],[[1327,22],[1327,42]],["VME_REG"],["variable","wire"]],["VME_Reg11",[[1328,2],[1328,31]],[[1328,22],[1328,31]],["VME_REG"],["variable","reg"]],["_zz_vme_data_5",[[1329,2],[1329,36]],[[1329,22],[1329,36]],["VME_REG"],["variable","reg"]],["SENSOR_Reg0_H",[[1330,2],[1330,35]],[[1330,22],[1330,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg0_L",[[1331,2],[1331,35]],[[1331,22],[1331,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg1_H",[[1332,2],[1332,35]],[[1332,22],[1332,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg1_L",[[1333,2],[1333,35]],[[1333,22],[1333,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg2_H",[[1334,2],[1334,35]],[[1334,22],[1334,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg2_L",[[1335,2],[1335,35]],[[1335,22],[1335,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg3_H",[[1336,2],[1336,35]],[[1336,22],[1336,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg3_L",[[1337,2],[1337,35]],[[1337,22],[1337,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg4_H",[[1338,2],[1338,35]],[[1338,22],[1338,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg4_L",[[1339,2],[1339,35]],[[1339,22],[1339,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg5_H",[[1340,2],[1340,35]],[[1340,22],[1340,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg5_L",[[1341,2],[1341,35]],[[1341,22],[1341,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg6_H",[[1342,2],[1342,35]],[[1342,22],[1342,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg6_L",[[1343,2],[1343,35]],[[1343,22],[1343,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg7_H",[[1344,2],[1344,35]],[[1344,22],[1344,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg7_L",[[1345,2],[1345,35]],[[1345,22],[1345,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg8_H",[[1346,2],[1346,35]],[[1346,22],[1346,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg8_L",[[1347,2],[1347,35]],[[1347,22],[1347,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg9_H",[[1348,2],[1348,35]],[[1348,22],[1348,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg9_L",[[1349,2],[1349,35]],[[1349,22],[1349,35]],["VME_REG"],["variable","wire"]],["SENSOR_Reg10_H",[[1350,2],[1350,36]],[[1350,22],[1350,36]],["VME_REG"],["variable","wire"]],["SENSOR_Reg10_L",[[1351,2],[1351,36]],[[1351,22],[1351,36]],["VME_REG"],["variable","wire"]],["SENSOR_Reg11_H",[[1352,2],[1352,36]],[[1352,22],[1352,36]],["VME_REG"],["variable","wire"]],["SENSOR_Reg11_L",[[1353,2],[1353,36]],[[1353,22],[1353,36]],["VME_REG"],["variable","wire"]]]]],[["VME_APB",[[1636,0],[1651,2]],[[1636,7],[1636,14]],[],["module"]],[[["lwr",[[1637,2],[1637,25]],[[1637,22],[1637,25]],["VME_APB"],["port","input"]],["lrd",[[1638,2],[1638,25]],[[1638,22],[1638,25]],["VME_APB"],["port","input"]],["laddr",[[1639,2],[1639,27]],[[1639,22],[1639,27]],["VME_APB"],["port","input"]],["data_read",[[1640,2],[1640,31]],[[1640,22],[1640,31]],["VME_APB"],["port","input"]],["data_write",[[1641,2],[1641,32]],[[1641,22],[1641,32]],["VME_APB"],["port","output"]],["data_writeEnable",[[1642,2],[1642,38]],[[1642,22],[1642,38]],["VME_APB"],["port","output"]],["apb_PADDR",[[1643,2],[1643,31]],[[1643,22],[1643,31]],["VME_APB"],["port","output"]],["apb_PSEL",[[1644,2],[1644,30]],[[1644,22],[1644,30]],["VME_APB"],["port","output"]],["apb_PENABLE",[[1645,2],[1645,33]],[[1645,22],[1645,33]],["VME_APB"],["port","output"]],["apb_PREADY",[[1646,2],[1646,32]],[[1646,22],[1646,32]],["VME_APB"],["port","input"]],["apb_PWRITE",[[1647,2],[1647,32]],[[1647,22],[1647,32]],["VME_APB"],["port","output"]],["apb_PWDATA",[[1648,2],[1648,32]],[[1648,22],[1648,32]],["VME_APB"],["port","output"]],["apb_PRDATA",[[1649,2],[1649,32]],[[1649,22],[1649,32]],["VME_APB"],["port","input"]],["apb_PSLVERROR",[[1650,2],[1650,35]],[[1650,22],[1650,35]],["VME_APB"],["port","input"]]]]],[["Vme",[[1664,0],[1688,2]],[[1664,7],[1664,10]],[],["module"]],[[["clk",[[1665,2],[1665,25]],[[1665,22],[1665,25]],["Vme"],["port","input"]],["reset",[[1666,2],[1666,27]],[[1666,22],[1666,27]],["Vme"],["port","input"]],["vme_addr",[[1667,2],[1667,30]],[[1667,22],[1667,30]],["Vme"],["port","input"]],["vme_am",[[1668,2],[1668,28]],[[1668,22],[1668,28]],["Vme"],["port","input"]],["vme_as",[[1669,2],[1669,28]],[[1669,22],[1669,28]],["Vme"],["port","input"]],["vme_ds0",[[1670,2],[1670,29]],[[1670,22],[1670,29]],["Vme"],["port","input"]],["vme_ds1",[[1671,2],[1671,29]],[[1671,22],[1671,29]],["Vme"],["port","input"]],["vme_write",[[1672,2],[1672,31]],[[1672,22],[1672,31]],["Vme"],["port","input"]],["vme_lword",[[1673,2],[1673,31]],[[1673,22],[1673,31]],["Vme"],["port","input"]],["vme_iack",[[1674,2],[1674,30]],[[1674,22],[1674,30]],["Vme"],["port","input"]],["vme_dtack",[[1675,2],[1675,31]],[[1675,22],[1675,31]],["Vme"],["port","output"]],["vme_beer",[[1676,2],[1676,30]],[[1676,22],[1676,30]],["Vme"],["port","output"]],["vme_retry",[[1677,2],[1677,31]],[[1677,22],[1677,31]],["Vme"],["port","output"]],["vme_irq",[[1678,2],[1678,29]],[[1678,22],[1678,29]],["Vme"],["port","output"]],["vme_iackin",[[1679,2],[1679,32]],[[1679,22],[1679,32]],["Vme"],["port","input"]],["vme_iackout",[[1680,2],[1680,33]],[[1680,22],[1680,33]],["Vme"],["port","output"]],["gap",[[1681,2],[1681,25]],[[1681,22],[1681,25]],["Vme"],["port","input"]],["sw",[[1682,2],[1682,24]],[[1682,22],[1682,24]],["Vme"],["port","input"]],["gap4",[[1683,2],[1683,26]],[[1683,22],[1683,26]],["Vme"],["port","input"]],["lwr",[[1684,2],[1684,25]],[[1684,22],[1684,25]],["Vme"],["port","output"]],["lrd",[[1685,2],[1685,25]],[[1685,22],[1685,25]],["Vme"],["port","output"]],["laddr",[[1686,2],[1686,27]],[[1686,22],[1686,27]],["Vme"],["port","output"]],["datadir",[[1687,2],[1687,29]],[[1687,22],[1687,29]],["Vme"],["port","output"]],["vme_area_os_count_shot_clk",[[1690,2],[1690,48]],[[1690,22],[1690,48]],["Vme"],["variable","wire"]],["vme_area_os_count_shot_out",[[1691,2],[1691,48]],[[1691,22],[1691,48]],["Vme"],["variable","wire"]],["vme_area_sloterr",[[1692,2],[1692,38]],[[1692,22],[1692,38]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data1",[[1693,2],[1693,46]],[[1693,22],[1693,46]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int1",[[1694,2],[1694,45]],[[1694,22],[1694,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data",[[1695,2],[1695,45]],[[1695,22],[1695,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int",[[1696,2],[1696,44]],[[1696,22],[1696,44]],["Vme"],["variable","wire"]],["vme_area_ds",[[1697,2],[1697,33]],[[1697,22],[1697,33]],["Vme"],["variable","wire"]],["vme_area_dtack",[[1698,2],[1698,36]],[[1698,22],[1698,36]],["Vme"],["variable","reg"]],["vme_area_os_count_shot_out_regNext",[[1699,2],[1699,56]],[[1699,22],[1699,56]],["Vme"],["variable","reg"]],["vme_area_ds_regNext",[[1700,2],[1700,41]],[[1700,22],[1700,41]],["Vme"],["variable","reg"]],["when_VmeInterface_l120",[[1701,2],[1701,44]],[[1701,22],[1701,44]],["Vme"],["variable","wire"]],["vme_area_os_count",[[1703,2],[1708,3]],[[1703,16],[1703,33]],["Vme"],["instance","oneshot_count"]]]]],[["GSSL_RX_LED",[[1750,0],[1755,2]],[[1750,7],[1750,18]],[],["module"]],[[["trig",[[1751,2],[1751,26]],[[1751,22],[1751,26]],["GSSL_RX_LED"],["port","input"]],["rx_led",[[1752,2],[1752,28]],[[1752,22],[1752,28]],["GSSL_RX_LED"],["port","output"]],["GSSL_RXCLK",[[1753,2],[1753,32]],[[1753,22],[1753,32]],["GSSL_RX_LED"],["port","input"]],["rst_in",[[1754,2],[1754,28]],[[1754,22],[1754,28]],["GSSL_RX_LED"],["port","input"]],["counter",[[1757,2],[1757,29]],[[1757,22],[1757,29]],["GSSL_RX_LED"],["variable","reg"]],["when_CYP1401_l208",[[1758,2],[1758,39]],[[1758,22],[1758,39]],["GSSL_RX_LED"],["variable","wire"]]]]],[["oneshot_count",[[1779,0],[1784,2]],[[1779,7],[1779,20]],[],["module"]],[[["clk",[[1780,2],[1780,25]],[[1780,22],[1780,25]],["oneshot_count"],["port","input"]],["shot_clk",[[1781,2],[1781,30]],[[1781,22],[1781,30]],["oneshot_count"],["port","input"]],["count",[[1782,2],[1782,27]],[[1782,22],[1782,27]],["oneshot_count"],["port","input"]],["shot_out",[[1783,2],[1783,30]],[[1783,22],[1783,30]],["oneshot_count"],["port","output"]],["dff_1_clrn",[[1786,2],[1786,32]],[[1786,22],[1786,32]],["oneshot_count"],["variable","wire"]],["dff_1_q",[[1787,2],[1787,29]],[[1787,22],[1787,29]],["oneshot_count"],["variable","wire"]],["oneshot_negarea_shot_clk_buf",[[1788,2],[1788,50]],[[1788,22],[1788,50]],["oneshot_count"],["variable","reg"]],["oneshot_posarea_counter",[[1789,2],[1789,45]],[[1789,22],[1789,45]],["oneshot_count"],["variable","reg"]],["when_VmeInterface_l70",[[1790,2],[1790,43]],[[1790,22],[1790,43]],["oneshot_count"],["variable","wire"]],["dff_1",[[1792,2],[1797,3]],[[1792,6],[1792,11]],["oneshot_count"],["instance","DFF"]]]]],[["DFF",[[1816,0],[1821,2]],[[1816,7],[1816,10]],[],["module"]],[[["d",[[1817,2],[1817,23]],[[1817,22],[1817,23]],["DFF"],["port","input"]],["q",[[1818,2],[1818,23]],[[1818,22],[1818,23]],["DFF"],["port","output"]],["clrn",[[1819,2],[1819,26]],[[1819,22],[1819,26]],["DFF"],["port","input"]],["clk",[[1820,2],[1820,25]],[[1820,22],[1820,25]],["DFF"],["port","input"]],["dff_area_buffer",[[1823,27],[1823,62]],[[1823,47],[1823,62]],["DFF"],["variable","reg"]]]]]]],null,0]],["d:\\SCALA\\SRIO\\VME_TOP.v",[[[[["VME_TOP",[[6,0],[46,2]],[[6,7],[6,14]],[],["module"]],[[["clk",[[7,2],[7,25]],[[7,22],[7,25]],["VME_TOP"],["port","input"]],["reset",[[8,2],[8,27]],[[8,22],[8,27]],["VME_TOP"],["port","input"]],["vme_addr",[[9,2],[9,30]],[[9,22],[9,30]],["VME_TOP"],["port","input"]],["vme_am",[[10,2],[10,28]],[[10,22],[10,28]],["VME_TOP"],["port","input"]],["vme_as",[[11,2],[11,28]],[[11,22],[11,28]],["VME_TOP"],["port","input"]],["vme_ds0",[[12,2],[12,29]],[[12,22],[12,29]],["VME_TOP"],["port","input"]],["vme_ds1",[[13,2],[13,29]],[[13,22],[13,29]],["VME_TOP"],["port","input"]],["vme_write",[[14,2],[14,31]],[[14,22],[14,31]],["VME_TOP"],["port","input"]],["vme_lword",[[15,2],[15,31]],[[15,22],[15,31]],["VME_TOP"],["port","input"]],["vme_iack",[[16,2],[16,30]],[[16,22],[16,30]],["VME_TOP"],["port","input"]],["vme_dtack",[[17,2],[17,31]],[[17,22],[17,31]],["VME_TOP"],["port","output"]],["vme_beer",[[18,2],[18,30]],[[18,22],[18,30]],["VME_TOP"],["port","output"]],["vme_retry",[[19,2],[19,31]],[[19,22],[19,31]],["VME_TOP"],["port","output"]],["vme_irq",[[20,2],[20,29]],[[20,22],[20,29]],["VME_TOP"],["port","output"]],["vme_iackin",[[21,2],[21,32]],[[21,22],[21,32]],["VME_TOP"],["port","input"]],["vme_iackout",[[22,2],[22,33]],[[22,22],[22,33]],["VME_TOP"],["port","output"]],["gap",[[23,2],[23,25]],[[23,22],[23,25]],["VME_TOP"],["port","input"]],["sw",[[24,2],[24,24]],[[24,22],[24,24]],["VME_TOP"],["port","input"]],["gap4",[[25,2],[25,26]],[[25,22],[25,26]],["VME_TOP"],["port","input"]],["datadir",[[26,2],[26,29]],[[26,22],[26,29]],["VME_TOP"],["port","output"]],["vme_data_0",[[27,2],[27,32]],[[27,22],[27,32]],["VME_TOP"],["port","output"]],["vme_data_1",[[28,2],[28,32]],[[28,22],[28,32]],["VME_TOP"],["port","output"]],["vme_data_2",[[29,2],[29,32]],[[29,22],[29,32]],["VME_TOP"],["port","output"]],["vme_data_3",[[30,2],[30,32]],[[30,22],[30,32]],["VME_TOP"],["port","output"]],["vme_data_4",[[31,2],[31,32]],[[31,22],[31,32]],["VME_TOP"],["port","output"]],["vme_data_5",[[32,2],[32,32]],[[32,22],[32,32]],["VME_TOP"],["port","output"]],["sensor_data_0",[[33,2],[33,35]],[[33,22],[33,35]],["VME_TOP"],["port","input"]],["sensor_data_1",[[34,2],[34,35]],[[34,22],[34,35]],["VME_TOP"],["port","input"]],["sensor_data_2",[[35,2],[35,35]],[[35,22],[35,35]],["VME_TOP"],["port","input"]],["sensor_data_3",[[36,2],[36,35]],[[36,22],[36,35]],["VME_TOP"],["port","input"]],["sensor_data_4",[[37,2],[37,35]],[[37,22],[37,35]],["VME_TOP"],["port","input"]],["sensor_data_5",[[38,2],[38,35]],[[38,22],[38,35]],["VME_TOP"],["port","input"]],["sensor_data_6",[[39,2],[39,35]],[[39,22],[39,35]],["VME_TOP"],["port","input"]],["sensor_data_7",[[40,2],[40,35]],[[40,22],[40,35]],["VME_TOP"],["port","input"]],["sensor_data_8",[[41,2],[41,35]],[[41,22],[41,35]],["VME_TOP"],["port","input"]],["sensor_data_9",[[42,2],[42,35]],[[42,22],[42,35]],["VME_TOP"],["port","input"]],["sensor_data_10",[[43,2],[43,36]],[[43,22],[43,36]],["VME_TOP"],["port","input"]],["sensor_data_11",[[44,2],[44,36]],[[44,22],[44,36]],["VME_TOP"],["port","input"]],["data",[[45,3],[45,26]],[[45,22],[45,26]],["VME_TOP"],["port","inout"]],["vme_area_vme_decode_vme_dtack",[[48,2],[48,51]],[[48,22],[48,51]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_beer",[[49,2],[49,50]],[[49,22],[49,50]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_retry",[[50,2],[50,51]],[[50,22],[50,51]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_irq",[[51,2],[51,49]],[[51,22],[51,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_vme_iackout",[[52,2],[52,53]],[[52,22],[52,53]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_lwr",[[53,2],[53,45]],[[53,22],[53,45]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_lrd",[[54,2],[54,45]],[[54,22],[54,45]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_laddr",[[55,2],[55,47]],[[55,22],[55,47]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode_datadir",[[56,2],[56,49]],[[56,22],[56,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_data_write",[[57,2],[57,49]],[[57,22],[57,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_data_writeEnable",[[58,2],[58,55]],[[58,22],[58,55]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PADDR",[[59,2],[59,48]],[[59,22],[59,48]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PSEL",[[60,2],[60,47]],[[60,22],[60,47]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PENABLE",[[61,2],[61,50]],[[61,22],[61,50]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PWRITE",[[62,2],[62,49]],[[62,22],[62,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_apb_apb_PWDATA",[[63,2],[63,49]],[[63,22],[63,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PREADY",[[64,2],[64,49]],[[64,22],[64,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PRDATA",[[65,2],[65,49]],[[65,22],[65,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_apb_PSLVERROR",[[66,2],[66,52]],[[66,22],[66,52]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_0",[[67,2],[67,49]],[[67,22],[67,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_1",[[68,2],[68,49]],[[68,22],[68,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_2",[[69,2],[69,49]],[[69,22],[69,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_3",[[70,2],[70,49]],[[70,22],[70,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_4",[[71,2],[71,49]],[[71,22],[71,49]],["VME_TOP"],["variable","wire"]],["vme_area_vme_reg_vme_data_5",[[72,2],[72,49]],[[72,22],[72,49]],["VME_TOP"],["variable","wire"]],["_zz_data",[[73,2],[73,30]],[[73,22],[73,30]],["VME_TOP"],["variable","reg"]],["_zz_data_read",[[74,2],[74,35]],[[74,22],[74,35]],["VME_TOP"],["variable","wire"]],["_zz_data_1",[[75,2],[75,32]],[[75,22],[75,32]],["VME_TOP"],["variable","wire"]],["_zz_1",[[76,2],[76,27]],[[76,22],[76,27]],["VME_TOP"],["variable","wire"]],["vme_area_vme_decode",[[78,2],[102,3]],[[78,6],[78,25]],["VME_TOP"],["instance","Vme"]],["vme_area_vme_apb",[[103,2],[118,3]],[[103,10],[103,26]],["VME_TOP"],["instance","VME_APB"]],["vme_area_vme_reg",[[119,2],[148,3]],[[119,10],[119,26]],["VME_TOP"],["instance","VME_REG"]]]]],[["VME_REG",[[175,0],[204,2]],[[175,7],[175,14]],[],["module"]],[[["apb_PADDR",[[176,2],[176,31]],[[176,22],[176,31]],["VME_REG"],["port","input"]],["apb_PSEL",[[177,2],[177,30]],[[177,22],[177,30]],["VME_REG"],["port","input"]],["apb_PENABLE",[[178,2],[178,33]],[[178,22],[178,33]],["VME_REG"],["port","input"]],["apb_PREADY",[[179,2],[179,32]],[[179,22],[179,32]],["VME_REG"],["port","output"]],["apb_PWRITE",[[180,2],[180,32]],[[180,22],[180,32]],["VME_REG"],["port","input"]],["apb_PWDATA",[[181,2],[181,32]],[[181,22],[181,32]],["VME_REG"],["port","input"]],["apb_PRDATA",[[182,2],[182,32]],[[182,22],[182,32]],["VME_REG"],["port","output"]],["apb_PSLVERROR",[[183,2],[183,35]],[[183,22],[183,35]],["VME_REG"],["port","output"]],["vme_data_0",[[184,2],[184,32]],[[184,22],[184,32]],["VME_REG"],["port","output"]],["vme_data_1",[[185,2],[185,32]],[[185,22],[185,32]],["VME_REG"],["port","output"]],["vme_data_2",[[186,2],[186,32]],[[186,22],[186,32]],["VME_REG"],["port","output"]],["vme_data_3",[[187,2],[187,32]],[[187,22],[187,32]],["VME_REG"],["port","output"]],["vme_data_4",[[188,2],[188,32]],[[188,22],[188,32]],["VME_REG"],["port","output"]],["vme_data_5",[[189,2],[189,32]],[[189,22],[189,32]],["VME_REG"],["port","output"]],["sensor_data_0",[[190,2],[190,35]],[[190,22],[190,35]],["VME_REG"],["port","input"]],["sensor_data_1",[[191,2],[191,35]],[[191,22],[191,35]],["VME_REG"],["port","input"]],["sensor_data_2",[[192,2],[192,35]],[[192,22],[192,35]],["VME_REG"],["port","input"]],["sensor_data_3",[[193,2],[193,35]],[[193,22],[193,35]],["VME_REG"],["port","input"]],["sensor_data_4",[[194,2],[194,35]],[[194,22],[194,35]],["VME_REG"],["port","input"]],["sensor_data_5",[[195,2],[195,35]],[[195,22],[195,35]],["VME_REG"],["port","input"]],["sensor_data_6",[[196,2],[196,35]],[[196,22],[196,35]],["VME_REG"],["port","input"]],["sensor_data_7",[[197,2],[197,35]],[[197,22],[197,35]],["VME_REG"],["port","input"]],["sensor_data_8",[[198,2],[198,35]],[[198,22],[198,35]],["VME_REG"],["port","input"]],["sensor_data_9",[[199,2],[199,35]],[[199,22],[199,35]],["VME_REG"],["port","input"]],["sensor_data_10",[[200,2],[200,36]],[[200,22],[200,36]],["VME_REG"],["port","input"]],["sensor_data_11",[[201,2],[201,36]],[[201,22],[201,36]],["VME_REG"],["port","input"]],["clk",[[202,2],[202,25]],[[202,22],[202,25]],["VME_REG"],["port","input"]],["reset",[[203,2],[203,27]],[[203,22],[203,27]],["VME_REG"],["port","input"]],["busslave_readError",[[206,2],[206,40]],[[206,22],[206,40]],["VME_REG"],["variable","reg"]],["busslave_readData",[[207,2],[207,39]],[[207,22],[207,39]],["VME_REG"],["variable","reg"]],["busslave_askWrite",[[208,2],[208,39]],[[208,22],[208,39]],["VME_REG"],["variable","wire"]],["busslave_askRead",[[209,2],[209,38]],[[209,22],[209,38]],["VME_REG"],["variable","wire"]],["busslave_doWrite",[[210,2],[210,38]],[[210,22],[210,38]],["VME_REG"],["variable","wire"]],["busslave_doRead",[[211,2],[211,37]],[[211,22],[211,37]],["VME_REG"],["variable","wire"]],["when_RegInst_l153",[[212,2],[212,39]],[[212,22],[212,39]],["VME_REG"],["variable","wire"]],["_zz_vme_data_0",[[213,2],[213,36]],[[213,22],[213,36]],["VME_REG"],["variable","reg"]],["_zz_vme_data_0_1",[[214,2],[214,38]],[[214,22],[214,38]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_1",[[215,2],[215,41]],[[215,22],[215,41]],["VME_REG"],["variable","wire"]],["_zz_vme_data_1",[[216,2],[216,36]],[[216,22],[216,36]],["VME_REG"],["variable","reg"]],["_zz_vme_data_1_1",[[217,2],[217,38]],[[217,22],[217,38]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_2",[[218,2],[218,41]],[[218,22],[218,41]],["VME_REG"],["variable","wire"]],["_zz_vme_data_2",[[219,2],[219,36]],[[219,22],[219,36]],["VME_REG"],["variable","reg"]],["_zz_vme_data_2_1",[[220,2],[220,38]],[[220,22],[220,38]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_3",[[221,2],[221,41]],[[221,22],[221,41]],["VME_REG"],["variable","wire"]],["_zz_vme_data_3",[[222,2],[222,36]],[[222,22],[222,36]],["VME_REG"],["variable","reg"]],["_zz_vme_data_3_1",[[223,2],[223,38]],[[223,22],[223,38]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_4",[[224,2],[224,41]],[[224,22],[224,41]],["VME_REG"],["variable","wire"]],["_zz_vme_data_4",[[225,2],[225,36]],[[225,22],[225,36]],["VME_REG"],["variable","reg"]],["_zz_vme_data_4_1",[[226,2],[226,38]],[[226,22],[226,38]],["VME_REG"],["variable","reg"]],["when_RegInst_l153_5",[[227,2],[227,41]],[[227,22],[227,41]],["VME_REG"],["variable","wire"]],["_zz_vme_data_5",[[228,2],[228,36]],[[228,22],[228,36]],["VME_REG"],["variable","reg"]],["_zz_vme_data_5_1",[[229,2],[229,38]],[[229,22],[229,38]],["VME_REG"],["variable","reg"]]]]],[["VME_APB",[[386,0],[401,2]],[[386,7],[386,14]],[],["module"]],[[["lwr",[[387,2],[387,25]],[[387,22],[387,25]],["VME_APB"],["port","input"]],["lrd",[[388,2],[388,25]],[[388,22],[388,25]],["VME_APB"],["port","input"]],["laddr",[[389,2],[389,27]],[[389,22],[389,27]],["VME_APB"],["port","input"]],["data_read",[[390,2],[390,31]],[[390,22],[390,31]],["VME_APB"],["port","input"]],["data_write",[[391,2],[391,32]],[[391,22],[391,32]],["VME_APB"],["port","output"]],["data_writeEnable",[[392,2],[392,38]],[[392,22],[392,38]],["VME_APB"],["port","output"]],["apb_PADDR",[[393,2],[393,31]],[[393,22],[393,31]],["VME_APB"],["port","output"]],["apb_PSEL",[[394,2],[394,30]],[[394,22],[394,30]],["VME_APB"],["port","output"]],["apb_PENABLE",[[395,2],[395,33]],[[395,22],[395,33]],["VME_APB"],["port","output"]],["apb_PREADY",[[396,2],[396,32]],[[396,22],[396,32]],["VME_APB"],["port","input"]],["apb_PWRITE",[[397,2],[397,32]],[[397,22],[397,32]],["VME_APB"],["port","output"]],["apb_PWDATA",[[398,2],[398,32]],[[398,22],[398,32]],["VME_APB"],["port","output"]],["apb_PRDATA",[[399,2],[399,32]],[[399,22],[399,32]],["VME_APB"],["port","input"]],["apb_PSLVERROR",[[400,2],[400,35]],[[400,22],[400,35]],["VME_APB"],["port","input"]]]]],[["Vme",[[414,0],[438,2]],[[414,7],[414,10]],[],["module"]],[[["clk",[[415,2],[415,25]],[[415,22],[415,25]],["Vme"],["port","input"]],["reset",[[416,2],[416,27]],[[416,22],[416,27]],["Vme"],["port","input"]],["vme_addr",[[417,2],[417,30]],[[417,22],[417,30]],["Vme"],["port","input"]],["vme_am",[[418,2],[418,28]],[[418,22],[418,28]],["Vme"],["port","input"]],["vme_as",[[419,2],[419,28]],[[419,22],[419,28]],["Vme"],["port","input"]],["vme_ds0",[[420,2],[420,29]],[[420,22],[420,29]],["Vme"],["port","input"]],["vme_ds1",[[421,2],[421,29]],[[421,22],[421,29]],["Vme"],["port","input"]],["vme_write",[[422,2],[422,31]],[[422,22],[422,31]],["Vme"],["port","input"]],["vme_lword",[[423,2],[423,31]],[[423,22],[423,31]],["Vme"],["port","input"]],["vme_iack",[[424,2],[424,30]],[[424,22],[424,30]],["Vme"],["port","input"]],["vme_dtack",[[425,2],[425,31]],[[425,22],[425,31]],["Vme"],["port","output"]],["vme_beer",[[426,2],[426,30]],[[426,22],[426,30]],["Vme"],["port","output"]],["vme_retry",[[427,2],[427,31]],[[427,22],[427,31]],["Vme"],["port","output"]],["vme_irq",[[428,2],[428,29]],[[428,22],[428,29]],["Vme"],["port","output"]],["vme_iackin",[[429,2],[429,32]],[[429,22],[429,32]],["Vme"],["port","input"]],["vme_iackout",[[430,2],[430,33]],[[430,22],[430,33]],["Vme"],["port","output"]],["gap",[[431,2],[431,25]],[[431,22],[431,25]],["Vme"],["port","input"]],["sw",[[432,2],[432,24]],[[432,22],[432,24]],["Vme"],["port","input"]],["gap4",[[433,2],[433,26]],[[433,22],[433,26]],["Vme"],["port","input"]],["lwr",[[434,2],[434,25]],[[434,22],[434,25]],["Vme"],["port","output"]],["lrd",[[435,2],[435,25]],[[435,22],[435,25]],["Vme"],["port","output"]],["laddr",[[436,2],[436,27]],[[436,22],[436,27]],["Vme"],["port","output"]],["datadir",[[437,2],[437,29]],[[437,22],[437,29]],["Vme"],["port","output"]],["vme_area_os_count_shot_clk",[[440,2],[440,48]],[[440,22],[440,48]],["Vme"],["variable","wire"]],["vme_area_os_count_shot_out",[[441,2],[441,48]],[[441,22],[441,48]],["Vme"],["variable","wire"]],["vme_area_sloterr",[[442,2],[442,38]],[[442,22],[442,38]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data1",[[443,2],[443,46]],[[443,22],[443,46]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int1",[[444,2],[444,45]],[[444,22],[444,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_data",[[445,2],[445,45]],[[445,22],[445,45]],["Vme"],["variable","wire"]],["vme_area_addr_pass_int",[[446,2],[446,44]],[[446,22],[446,44]],["Vme"],["variable","wire"]],["vme_area_ds",[[447,2],[447,33]],[[447,22],[447,33]],["Vme"],["variable","wire"]],["vme_area_dtack",[[448,2],[448,36]],[[448,22],[448,36]],["Vme"],["variable","reg"]],["vme_area_os_count_shot_out_regNext",[[449,2],[449,56]],[[449,22],[449,56]],["Vme"],["variable","reg"]],["vme_area_ds_regNext",[[450,2],[450,41]],[[450,22],[450,41]],["Vme"],["variable","reg"]],["when_VmeInterface_l120",[[451,2],[451,44]],[[451,22],[451,44]],["Vme"],["variable","wire"]],["vme_area_os_count",[[453,2],[458,3]],[[453,16],[453,33]],["Vme"],["instance","oneshot_count"]]]]],[["oneshot_count",[[498,0],[503,2]],[[498,7],[498,20]],[],["module"]],[[["clk",[[499,2],[499,25]],[[499,22],[499,25]],["oneshot_count"],["port","input"]],["shot_clk",[[500,2],[500,30]],[[500,22],[500,30]],["oneshot_count"],["port","input"]],["count",[[501,2],[501,27]],[[501,22],[501,27]],["oneshot_count"],["port","input"]],["shot_out",[[502,2],[502,30]],[[502,22],[502,30]],["oneshot_count"],["port","output"]],["dff_1_clrn",[[505,2],[505,32]],[[505,22],[505,32]],["oneshot_count"],["variable","wire"]],["dff_1_q",[[506,2],[506,29]],[[506,22],[506,29]],["oneshot_count"],["variable","wire"]],["oneshot_negarea_shot_clk_buf",[[507,2],[507,50]],[[507,22],[507,50]],["oneshot_count"],["variable","reg"]],["oneshot_posarea_counter",[[508,2],[508,45]],[[508,22],[508,45]],["oneshot_count"],["variable","reg"]],["when_VmeInterface_l70",[[509,2],[509,43]],[[509,22],[509,43]],["oneshot_count"],["variable","wire"]],["dff_1",[[511,2],[516,3]],[[511,6],[511,11]],["oneshot_count"],["instance","DFF"]]]]],[["DFF",[[535,0],[540,2]],[[535,7],[535,10]],[],["module"]],[[["d",[[536,2],[536,23]],[[536,22],[536,23]],["DFF"],["port","input"]],["q",[[537,2],[537,23]],[[537,22],[537,23]],["DFF"],["port","output"]],["clrn",[[538,2],[538,26]],[[538,22],[538,26]],["DFF"],["port","input"]],["clk",[[539,2],[539,25]],[[539,22],[539,25]],["DFF"],["port","input"]],["dff_area_buffer",[[542,27],[542,62]],[[542,47],[542,62]],["DFF"],["variable","reg"]]]]]]],null,0]]]}