vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 22:00:56 on Jul 02,2021
# Loading work.processor
# Loading work.ram
# Loading work.top_module
# Loading work.counter
# Loading work.state_machine
# Loading work.alu
# Loading work.registor_unit
# Loading work.ins_registor
# Loading work.registor_with_inc
# Loading work.registor_no_inc
# Loading work.data_registor
# Loading work.address_registor
# Loading work.mux
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[0]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[0]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[0]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[0]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[1]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[1]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[1]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[1]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (16) for port 'address'. The port definition is at: C:/OtherActivities/FPGA/Processor_design/Processor/ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /processor/RAM File: C:/OtherActivities/FPGA/Processor_design/Processor/processor.v Line: 84
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (32) for port 'data_in'. The port definition is at: C:/OtherActivities/FPGA/Processor_design/Processor/ram.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /processor/RAM File: C:/OtherActivities/FPGA/Processor_design/Processor/processor.v Line: 84
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (32) for port 'data_out'. The port definition is at: C:/OtherActivities/FPGA/Processor_design/Processor/ram.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /processor/RAM File: C:/OtherActivities/FPGA/Processor_design/Processor/processor.v Line: 84
add wave -position end  sim:/processor/address
add wave -position end  sim:/processor/ADDRESS_LEN
add wave -position end  sim:/processor/ALU_SIG_LEN
add wave -position end  sim:/processor/C_BUS_SIG_LEN
add wave -position end  sim:/processor/clk
add wave -position end  sim:/processor/data_in
add wave -position end  sim:/processor/DATA_LEN
add wave -position end  sim:/processor/data_out
add wave -position end  sim:/processor/finish_cores
add wave -position end  sim:/processor/finish_process
add wave -position end  sim:/processor/i
add wave -position end  sim:/processor/INSTRUCTION_LEN
add wave -position end  sim:/processor/j
add wave -position end  sim:/processor/k
add wave -position end  sim:/processor/MUX_SEL_SIG
add wave -position end  sim:/processor/NO_OF_CORES
add wave -position end  sim:/processor/NO_OF_ROWS
add wave -position end  sim:/processor/read
add wave -position end  sim:/processor/read_signal
add wave -position end  sim:/processor/reset_signals
add wave -position end  sim:/processor/round
add wave -position end  sim:/processor/running_cores
add wave -position end  sim:/processor/SM_SIG_LEN
add wave -position end  sim:/processor/start
add wave -position end  sim:/processor/start_cores
add wave -position end  sim:/processor/write
add wave -position end  sim:/processor/write_signal
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ASUS  Hostname: LAPTOP-91JFSI8M  ProcessID: 21236
#           Attempting to use alternate WLF file "./wlftkye806".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkye806
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/start 1 0
run
run
run
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 22:33:30 on Jul 02,2021, Elapsed time: 0:32:34
# Errors: 0, Warnings: 22
