// Seed: 3442996071
module module_0 (
    output supply1 id_0
    , id_4,
    input tri0 id_1,
    output tri id_2
);
  wire id_5;
  assign id_4 = 1;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wire id_2,
    output wire id_3,
    input tri1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wire id_8,
    output wand id_9,
    output tri0 id_10,
    output tri id_11
    , id_34,
    output supply0 id_12,
    input wire id_13,
    output tri1 id_14,
    input tri0 id_15,
    input wire id_16,
    input supply1 id_17,
    input supply1 id_18,
    input tri id_19,
    input wand id_20,
    output uwire id_21,
    output supply0 id_22,
    input tri0 id_23,
    output tri0 id_24,
    input wire id_25,
    input tri1 id_26,
    input uwire id_27,
    output uwire id_28,
    output wire id_29,
    input wor id_30,
    output tri0 id_31,
    input wire id_32
);
  wire id_35;
  and (
      id_5,
      id_32,
      id_17,
      id_25,
      id_26,
      id_35,
      id_18,
      id_20,
      id_19,
      id_4,
      id_30,
      id_6,
      id_34,
      id_13,
      id_7,
      id_16,
      id_27,
      id_15,
      id_23
  );
  module_0(
      id_14, id_27, id_5
  );
endmodule
