==27702== Cachegrind, a cache and branch-prediction profiler
==27702== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27702== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27702== Command: ./mser .
==27702== 
--27702-- warning: L3 cache found, using its data for the LL simulation.
--27702-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27702-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27702== 
==27702== Process terminating with default action of signal 15 (SIGTERM)
==27702==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27702==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27702== 
==27702== I   refs:      2,391,866,941
==27702== I1  misses:            2,815
==27702== LLi misses:            1,310
==27702== I1  miss rate:          0.00%
==27702== LLi miss rate:          0.00%
==27702== 
==27702== D   refs:        951,092,854  (643,027,784 rd   + 308,065,070 wr)
==27702== D1  misses:       35,652,817  ( 32,595,451 rd   +   3,057,366 wr)
==27702== LLd misses:        1,961,980  (    732,865 rd   +   1,229,115 wr)
==27702== D1  miss rate:           3.7% (        5.1%     +         1.0%  )
==27702== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27702== 
==27702== LL refs:          35,655,632  ( 32,598,266 rd   +   3,057,366 wr)
==27702== LL misses:         1,963,290  (    734,175 rd   +   1,229,115 wr)
==27702== LL miss rate:            0.1% (        0.0%     +         0.4%  )
