Efficient instruction scheduling for delayed-load architectures