Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/coa/mcp3/cputest1_isim_beh.exe -prj /home/ise/coa/mcp3/cputest1_beh.prj work.cputest1 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/coa/mcp3/ipcore_dir/Memory.v" into library work
Analyzing Verilog file "/home/ise/coa/mcp3/PC.v" into library work
Analyzing Verilog file "/home/ise/coa/mcp3/MBR.v" into library work
Analyzing Verilog file "/home/ise/coa/mcp3/MAR.v" into library work
Analyzing Verilog file "/home/ise/coa/mcp3/IR.v" into library work
Analyzing Verilog file "/home/ise/coa/mcp3/controller.v" into library work
Analyzing Verilog file "/home/ise/coa/mcp3/CPU.v" into library work
Analyzing Verilog file "/home/ise/coa/mcp3/cputest1.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96284 KB
Fuse CPU Usage: 1320 ms
Compiling module controller
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module Memory
Compiling module MBR
Compiling module PC
Compiling module MAR
Compiling module IR
Compiling module CPU
Compiling module cputest1
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 13 Verilog Units
Built simulation executable /home/ise/coa/mcp3/cputest1_isim_beh.exe
Fuse Memory Usage: 102740 KB
Fuse CPU Usage: 1410 ms
GCC CPU Usage: 2050 ms
