//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_30
.address_size 64

	// .globl	_Z8edgelistP4NodeP4EdgePcPiS3_S4_S4_

.visible .entry _Z8edgelistP4NodeP4EdgePcPiS3_S4_S4_(
	.param .u64 _Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_0,
	.param .u64 _Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_1,
	.param .u64 _Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_2,
	.param .u64 _Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_3,
	.param .u64 _Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_4,
	.param .u64 _Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_5,
	.param .u64 _Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_6
)
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd4, [_Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_1];
	ld.param.u64 	%rd5, [_Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_2];
	ld.param.u64 	%rd8, [_Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_3];
	ld.param.u64 	%rd6, [_Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_4];
	ld.param.u64 	%rd7, [_Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_5];
	ld.param.u64 	%rd9, [_Z8edgelistP4NodeP4EdgePcPiS3_S4_S4__param_6];
	cvta.to.global.u64 	%rd1, %rd9;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	cvta.to.global.u64 	%rd10, %rd8;
	ld.global.u32 	%r6, [%rd10];
	setp.ge.s32	%p1, %r1, %r6;
	@%p1 bra 	BB0_5;

	cvta.to.global.u64 	%rd11, %rd4;
	cvta.to.global.u64 	%rd12, %rd5;
	mul.wide.s32 	%rd13, %r1, 8;
	add.s64 	%rd14, %rd11, %rd13;
	add.s64 	%rd2, %rd14, 4;
	ld.global.s32 	%rd15, [%rd14+4];
	add.s64 	%rd3, %rd12, %rd15;
	ld.global.u8 	%rs1, [%rd3];
	setp.eq.s16	%p2, %rs1, 1;
	@%p2 bra 	BB0_5;

	ld.global.u32 	%r7, [%rd2+-4];
	mul.wide.s32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd1, %rd16;
	cvta.to.global.u64 	%rd18, %rd7;
	ld.global.u32 	%r8, [%rd18];
	ld.global.u32 	%r2, [%rd17];
	setp.ne.s32	%p3, %r2, %r8;
	@%p3 bra 	BB0_5;

	add.s32 	%r9, %r2, 1;
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd3], %rs2;
	ld.global.u32 	%r10, [%rd2];
	mul.wide.s32 	%rd19, %r10, 4;
	add.s64 	%rd20, %rd1, %rd19;
	atom.global.min.s32 	%r11, [%rd20], %r9;
	setp.le.s32	%p4, %r11, %r9;
	@%p4 bra 	BB0_5;

	cvta.to.global.u64 	%rd21, %rd6;
	st.global.u8 	[%rd21], %rs2;

BB0_5:
	ret;
}

	// .globl	_Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4_
.visible .entry _Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4_(
	.param .u64 _Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_0,
	.param .u64 _Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_1,
	.param .u64 _Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_2,
	.param .u64 _Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_3,
	.param .u64 _Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_4,
	.param .u64 _Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_5,
	.param .u64 _Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_6
)
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd4, [_Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_1];
	ld.param.u64 	%rd5, [_Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_2];
	ld.param.u64 	%rd8, [_Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_3];
	ld.param.u64 	%rd6, [_Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_4];
	ld.param.u64 	%rd7, [_Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_5];
	ld.param.u64 	%rd9, [_Z16reverse_edgelistP4NodeP4EdgePcPiS3_S4_S4__param_6];
	cvta.to.global.u64 	%rd1, %rd9;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	cvta.to.global.u64 	%rd10, %rd8;
	ld.global.u32 	%r6, [%rd10];
	setp.ge.s32	%p1, %r1, %r6;
	@%p1 bra 	BB1_5;

	cvta.to.global.u64 	%rd11, %rd4;
	cvta.to.global.u64 	%rd12, %rd5;
	mul.wide.s32 	%rd13, %r1, 8;
	add.s64 	%rd2, %rd11, %rd13;
	ld.global.s32 	%rd14, [%rd2];
	add.s64 	%rd3, %rd12, %rd14;
	ld.global.u8 	%rs1, [%rd3];
	setp.eq.s16	%p2, %rs1, 1;
	@%p2 bra 	BB1_5;

	ld.global.u32 	%r7, [%rd2+4];
	mul.wide.s32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd1, %rd15;
	cvta.to.global.u64 	%rd17, %rd7;
	ld.global.u32 	%r8, [%rd17];
	ld.global.u32 	%r2, [%rd16];
	setp.ne.s32	%p3, %r2, %r8;
	@%p3 bra 	BB1_5;

	add.s32 	%r9, %r2, 1;
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd3], %rs2;
	ld.global.u32 	%r10, [%rd2];
	mul.wide.s32 	%rd18, %r10, 4;
	add.s64 	%rd19, %rd1, %rd18;
	atom.global.min.s32 	%r11, [%rd19], %r9;
	setp.le.s32	%p4, %r11, %r9;
	@%p4 bra 	BB1_5;

	cvta.to.global.u64 	%rd20, %rd6;
	st.global.u8 	[%rd20], %rs2;

BB1_5:
	ret;
}

	// .globl	_Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4_
.visible .entry _Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4_(
	.param .u64 _Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_0,
	.param .u64 _Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_1,
	.param .u64 _Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_2,
	.param .u64 _Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_3,
	.param .u64 _Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_4,
	.param .u64 _Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_5,
	.param .u64 _Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_6,
	.param .u64 _Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_7
)
{
	.reg .pred 	%p<23>;
	.reg .b16 	%rs<22>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<61>;


	ld.param.u64 	%rd14, [_Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_0];
	ld.param.u64 	%rd17, [_Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_2];
	ld.param.u64 	%rd18, [_Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_3];
	ld.param.u64 	%rd15, [_Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_4];
	ld.param.u64 	%rd19, [_Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_5];
	ld.param.u64 	%rd16, [_Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_6];
	ld.param.u64 	%rd20, [_Z11vertex_pushP4NodeP4EdgePiPcS3_S3_S3_S4__param_7];
	cvta.to.global.u64 	%rd1, %rd18;
	cvta.to.global.u64 	%rd2, %rd20;
	cvta.to.global.u64 	%rd3, %rd19;
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r25, %tid.x;
	mad.lo.s32 	%r1, %r23, %r24, %r25;
	cvta.to.global.u64 	%rd21, %rd17;
	ld.global.u32 	%r26, [%rd21];
	setp.ge.s32	%p1, %r1, %r26;
	@%p1 bra 	BB2_33;

	cvta.to.global.u64 	%rd22, %rd15;
	mul.wide.s32 	%rd23, %r1, 4;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.u32 	%r27, [%rd22];
	ld.global.u32 	%r2, [%rd24];
	setp.ne.s32	%p2, %r2, %r27;
	@%p2 bra 	BB2_33;

	cvta.to.global.u64 	%rd25, %rd14;
	add.s32 	%r3, %r2, 1;
	mul.wide.s32 	%rd26, %r1, 16;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.u32 	%r47, [%rd27];
	ld.global.u32 	%r28, [%rd27+8];
	add.s32 	%r5, %r28, %r47;
	setp.lt.s32	%p3, %r28, 1;
	@%p3 bra 	BB2_33;

	add.s32 	%r6, %r47, 1;
	max.s32 	%r29, %r5, %r6;
	sub.s32 	%r7, %r29, %r47;
	and.b32  	%r8, %r7, 3;
	setp.eq.s32	%p4, %r8, 0;
	@%p4 bra 	BB2_18;

	setp.eq.s32	%p5, %r8, 1;
	@%p5 bra 	BB2_14;

	setp.eq.s32	%p6, %r8, 2;
	@%p6 bra 	BB2_6;
	bra.uni 	BB2_7;

BB2_6:
	mov.u32 	%r6, %r47;
	bra.uni 	BB2_10;

BB2_7:
	cvta.to.global.u64 	%rd28, %rd16;
	mul.wide.s32 	%rd29, %r47, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.u32 	%r9, [%rd30];
	cvt.s64.s32	%rd31, %r9;
	add.s64 	%rd4, %rd2, %rd31;
	ld.global.u8 	%rs1, [%rd4];
	setp.eq.s16	%p7, %rs1, 1;
	@%p7 bra 	BB2_10;

	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd4], %rs2;
	mul.wide.s32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd3, %rd32;
	add.s32 	%r37, %r2, 1;
	atom.global.min.s32 	%r30, [%rd33], %r37;
	setp.le.s32	%p8, %r30, %r3;
	@%p8 bra 	BB2_10;

	st.global.u8 	[%rd1], %rs2;

BB2_10:
	cvta.to.global.u64 	%rd34, %rd16;
	mul.wide.s32 	%rd35, %r6, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.u32 	%r11, [%rd36];
	cvt.s64.s32	%rd37, %r11;
	add.s64 	%rd5, %rd2, %rd37;
	ld.global.u8 	%rs4, [%rd5];
	setp.eq.s16	%p9, %rs4, 1;
	@%p9 bra 	BB2_13;

	mov.u16 	%rs5, 1;
	st.global.u8 	[%rd5], %rs5;
	mul.wide.s32 	%rd38, %r11, 4;
	add.s64 	%rd39, %rd3, %rd38;
	add.s32 	%r38, %r2, 1;
	atom.global.min.s32 	%r31, [%rd39], %r38;
	setp.le.s32	%p10, %r31, %r3;
	@%p10 bra 	BB2_13;

	st.global.u8 	[%rd1], %rs5;

BB2_13:
	add.s32 	%r47, %r6, 1;

BB2_14:
	cvta.to.global.u64 	%rd40, %rd16;
	mul.wide.s32 	%rd41, %r47, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.u32 	%r14, [%rd42];
	cvt.s64.s32	%rd43, %r14;
	add.s64 	%rd6, %rd2, %rd43;
	ld.global.u8 	%rs7, [%rd6];
	setp.eq.s16	%p11, %rs7, 1;
	@%p11 bra 	BB2_17;

	mov.u16 	%rs8, 1;
	st.global.u8 	[%rd6], %rs8;
	mul.wide.s32 	%rd44, %r14, 4;
	add.s64 	%rd45, %rd3, %rd44;
	add.s32 	%r39, %r2, 1;
	atom.global.min.s32 	%r32, [%rd45], %r39;
	setp.le.s32	%p12, %r32, %r3;
	@%p12 bra 	BB2_17;

	st.global.u8 	[%rd1], %rs8;

BB2_17:
	add.s32 	%r47, %r47, 1;

BB2_18:
	setp.lt.u32	%p13, %r7, 4;
	@%p13 bra 	BB2_33;

	cvta.to.global.u64 	%rd46, %rd16;
	mul.wide.s32 	%rd47, %r47, 4;
	add.s64 	%rd60, %rd46, %rd47;

BB2_20:
	ld.global.u32 	%r18, [%rd60];
	cvt.s64.s32	%rd48, %r18;
	add.s64 	%rd9, %rd2, %rd48;
	ld.global.u8 	%rs10, [%rd9];
	setp.eq.s16	%p14, %rs10, 1;
	@%p14 bra 	BB2_23;

	mov.u16 	%rs11, 1;
	st.global.u8 	[%rd9], %rs11;
	mul.wide.s32 	%rd49, %r18, 4;
	add.s64 	%rd50, %rd3, %rd49;
	add.s32 	%r40, %r2, 1;
	atom.global.min.s32 	%r33, [%rd50], %r40;
	setp.le.s32	%p15, %r33, %r3;
	@%p15 bra 	BB2_23;

	st.global.u8 	[%rd1], %rs11;

BB2_23:
	ld.global.u32 	%r19, [%rd60+4];
	cvt.s64.s32	%rd51, %r19;
	add.s64 	%rd10, %rd2, %rd51;
	ld.global.u8 	%rs13, [%rd10];
	setp.eq.s16	%p16, %rs13, 1;
	@%p16 bra 	BB2_26;

	mov.u16 	%rs14, 1;
	st.global.u8 	[%rd10], %rs14;
	mul.wide.s32 	%rd52, %r19, 4;
	add.s64 	%rd53, %rd3, %rd52;
	add.s32 	%r41, %r2, 1;
	atom.global.min.s32 	%r34, [%rd53], %r41;
	setp.le.s32	%p17, %r34, %r3;
	@%p17 bra 	BB2_26;

	st.global.u8 	[%rd1], %rs14;

BB2_26:
	ld.global.u32 	%r20, [%rd60+8];
	cvt.s64.s32	%rd54, %r20;
	add.s64 	%rd11, %rd2, %rd54;
	ld.global.u8 	%rs16, [%rd11];
	setp.eq.s16	%p18, %rs16, 1;
	@%p18 bra 	BB2_29;

	mov.u16 	%rs17, 1;
	st.global.u8 	[%rd11], %rs17;
	mul.wide.s32 	%rd55, %r20, 4;
	add.s64 	%rd56, %rd3, %rd55;
	add.s32 	%r42, %r2, 1;
	atom.global.min.s32 	%r35, [%rd56], %r42;
	setp.le.s32	%p19, %r35, %r3;
	@%p19 bra 	BB2_29;

	st.global.u8 	[%rd1], %rs17;

BB2_29:
	ld.global.u32 	%r21, [%rd60+12];
	cvt.s64.s32	%rd57, %r21;
	add.s64 	%rd12, %rd2, %rd57;
	ld.global.u8 	%rs19, [%rd12];
	setp.eq.s16	%p20, %rs19, 1;
	@%p20 bra 	BB2_32;

	mov.u16 	%rs20, 1;
	st.global.u8 	[%rd12], %rs20;
	mul.wide.s32 	%rd58, %r21, 4;
	add.s64 	%rd59, %rd3, %rd58;
	add.s32 	%r43, %r2, 1;
	atom.global.min.s32 	%r36, [%rd59], %r43;
	setp.le.s32	%p21, %r36, %r3;
	@%p21 bra 	BB2_32;

	st.global.u8 	[%rd1], %rs20;

BB2_32:
	add.s32 	%r47, %r47, 4;
	add.s64 	%rd60, %rd60, 16;
	setp.lt.s32	%p22, %r47, %r5;
	@%p22 bra 	BB2_20;

BB2_33:
	ret;
}

	// .globl	_Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4_
.visible .entry _Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4_(
	.param .u64 _Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_0,
	.param .u64 _Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_1,
	.param .u64 _Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_2,
	.param .u64 _Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_3,
	.param .u64 _Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_4,
	.param .u64 _Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_5,
	.param .u64 _Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_6,
	.param .u64 _Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_7
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<93>;
	.reg .b64 	%rd<104>;


	ld.param.u64 	%rd6, [_Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_0];
	ld.param.u64 	%rd12, [_Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_2];
	ld.param.u64 	%rd7, [_Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_3];
	ld.param.u64 	%rd8, [_Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_4];
	ld.param.u64 	%rd9, [_Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_5];
	ld.param.u64 	%rd10, [_Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_6];
	ld.param.u64 	%rd11, [_Z11vertex_pullP4NodeP4EdgePiPcS3_S3_S3_S4__param_7];
	mov.u32 	%r28, %ntid.x;
	mov.u32 	%r29, %ctaid.x;
	mov.u32 	%r30, %tid.x;
	mad.lo.s32 	%r1, %r28, %r29, %r30;
	cvta.to.global.u64 	%rd13, %rd8;
	ld.global.u32 	%r2, [%rd13];
	cvta.to.global.u64 	%rd14, %rd12;
	ld.global.u32 	%r31, [%rd14];
	setp.ge.s32	%p1, %r1, %r31;
	@%p1 bra 	BB3_28;

	cvta.to.global.u64 	%rd15, %rd11;
	cvt.s64.s32	%rd16, %r1;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.u8 	%rs1, [%rd17];
	setp.eq.s16	%p2, %rs1, 1;
	@%p2 bra 	BB3_28;

	cvta.to.global.u64 	%rd18, %rd6;
	mul.wide.s32 	%rd19, %r1, 16;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r89, [%rd20+4];
	ld.global.u32 	%r32, [%rd20+12];
	add.s32 	%r5, %r32, %r89;
	setp.lt.s32	%p3, %r32, 1;
	@%p3 bra 	BB3_28;

	add.s32 	%r6, %r89, 1;
	max.s32 	%r33, %r5, %r6;
	sub.s32 	%r7, %r33, %r89;
	and.b32  	%r8, %r7, 3;
	setp.eq.s32	%p4, %r8, 0;
	@%p4 bra 	BB3_17;

	setp.eq.s32	%p5, %r8, 1;
	@%p5 bra 	BB3_5;
	bra.uni 	BB3_6;

BB3_5:
	mov.u32 	%r83, %r2;
	bra.uni 	BB3_14;

BB3_6:
	setp.eq.s32	%p6, %r8, 2;
	@%p6 bra 	BB3_7;
	bra.uni 	BB3_8;

BB3_7:
	mov.u32 	%r83, %r2;
	mov.u32 	%r6, %r89;
	bra.uni 	BB3_11;

BB3_8:
	cvta.to.global.u64 	%rd21, %rd10;
	mul.wide.s32 	%rd22, %r89, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.u32 	%r34, [%rd23];
	cvta.to.global.u64 	%rd24, %rd9;
	mul.wide.s32 	%rd25, %r34, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%r35, [%rd26];
	setp.ne.s32	%p7, %r35, %r2;
	@%p7 bra 	BB3_9;

	mul.wide.s32 	%rd29, %r1, 4;
	add.s64 	%rd30, %rd24, %rd29;
	add.s32 	%r76, %r2, 1;
	st.global.u32 	[%rd30], %r76;
	cvta.to.global.u64 	%rd31, %rd7;
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd31], %rs2;
	st.global.u8 	[%rd17], %rs2;
	ld.global.u32 	%r83, [%rd13];
	bra.uni 	BB3_11;

BB3_9:
	mov.u32 	%r83, %r2;

BB3_11:
	cvta.to.global.u64 	%rd35, %rd10;
	mul.wide.s32 	%rd36, %r6, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.u32 	%r40, [%rd37];
	cvta.to.global.u64 	%rd38, %rd9;
	mul.wide.s32 	%rd39, %r40, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.u32 	%r41, [%rd40];
	setp.ne.s32	%p8, %r41, %r83;
	@%p8 bra 	BB3_13;

	mul.wide.s32 	%rd43, %r1, 4;
	add.s64 	%rd44, %rd38, %rd43;
	add.s32 	%r77, %r2, 1;
	st.global.u32 	[%rd44], %r77;
	cvta.to.global.u64 	%rd45, %rd7;
	mov.u16 	%rs3, 1;
	st.global.u8 	[%rd45], %rs3;
	st.global.u8 	[%rd17], %rs3;
	ld.global.u32 	%r83, [%rd13];

BB3_13:
	add.s32 	%r89, %r6, 1;

BB3_14:
	cvta.to.global.u64 	%rd49, %rd10;
	mul.wide.s32 	%rd50, %r89, 4;
	add.s64 	%rd51, %rd49, %rd50;
	ld.global.u32 	%r46, [%rd51];
	cvta.to.global.u64 	%rd52, %rd9;
	mul.wide.s32 	%rd53, %r46, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.u32 	%r47, [%rd54];
	setp.ne.s32	%p9, %r47, %r83;
	@%p9 bra 	BB3_16;

	mul.wide.s32 	%rd57, %r1, 4;
	add.s64 	%rd58, %rd52, %rd57;
	add.s32 	%r78, %r2, 1;
	st.global.u32 	[%rd58], %r78;
	cvta.to.global.u64 	%rd59, %rd7;
	mov.u16 	%rs4, 1;
	st.global.u8 	[%rd59], %rs4;
	st.global.u8 	[%rd17], %rs4;

BB3_16:
	add.s32 	%r89, %r89, 1;

BB3_17:
	setp.lt.u32	%p10, %r7, 4;
	@%p10 bra 	BB3_28;

	cvta.to.global.u64 	%rd62, %rd10;
	mul.wide.s32 	%rd63, %r89, 4;
	add.s64 	%rd103, %rd62, %rd63;
	cvta.to.global.u64 	%rd2, %rd9;

BB3_19:
	ld.global.u32 	%r52, [%rd103];
	mul.wide.s32 	%rd64, %r52, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.u32 	%r91, [%rd13];
	ld.global.u32 	%r53, [%rd65];
	setp.ne.s32	%p11, %r53, %r91;
	@%p11 bra 	BB3_21;

	mul.wide.s32 	%rd68, %r1, 4;
	add.s64 	%rd69, %rd2, %rd68;
	add.s32 	%r79, %r2, 1;
	st.global.u32 	[%rd69], %r79;
	cvta.to.global.u64 	%rd70, %rd7;
	mov.u16 	%rs5, 1;
	st.global.u8 	[%rd70], %rs5;
	st.global.u8 	[%rd17], %rs5;
	ld.global.u32 	%r91, [%rd13];

BB3_21:
	ld.global.u32 	%r58, [%rd103+4];
	mul.wide.s32 	%rd74, %r58, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.u32 	%r59, [%rd75];
	setp.ne.s32	%p12, %r59, %r91;
	@%p12 bra 	BB3_23;

	mul.wide.s32 	%rd78, %r1, 4;
	add.s64 	%rd79, %rd2, %rd78;
	add.s32 	%r80, %r2, 1;
	st.global.u32 	[%rd79], %r80;
	cvta.to.global.u64 	%rd80, %rd7;
	mov.u16 	%rs6, 1;
	st.global.u8 	[%rd80], %rs6;
	st.global.u8 	[%rd17], %rs6;
	ld.global.u32 	%r91, [%rd13];

BB3_23:
	ld.global.u32 	%r64, [%rd103+8];
	mul.wide.s32 	%rd84, %r64, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.global.u32 	%r65, [%rd85];
	setp.ne.s32	%p13, %r65, %r91;
	@%p13 bra 	BB3_25;

	mul.wide.s32 	%rd88, %r1, 4;
	add.s64 	%rd89, %rd2, %rd88;
	add.s32 	%r81, %r2, 1;
	st.global.u32 	[%rd89], %r81;
	cvta.to.global.u64 	%rd90, %rd7;
	mov.u16 	%rs7, 1;
	st.global.u8 	[%rd90], %rs7;
	st.global.u8 	[%rd17], %rs7;
	ld.global.u32 	%r91, [%rd13];

BB3_25:
	ld.global.u32 	%r70, [%rd103+12];
	mul.wide.s32 	%rd94, %r70, 4;
	add.s64 	%rd95, %rd2, %rd94;
	ld.global.u32 	%r71, [%rd95];
	setp.ne.s32	%p14, %r71, %r91;
	@%p14 bra 	BB3_27;

	mul.wide.s32 	%rd98, %r1, 4;
	add.s64 	%rd99, %rd2, %rd98;
	add.s32 	%r82, %r2, 1;
	st.global.u32 	[%rd99], %r82;
	cvta.to.global.u64 	%rd100, %rd7;
	mov.u16 	%rs8, 1;
	st.global.u8 	[%rd100], %rs8;
	st.global.u8 	[%rd17], %rs8;

BB3_27:
	add.s32 	%r89, %r89, 4;
	add.s64 	%rd103, %rd103, 16;
	setp.lt.s32	%p15, %r89, %r5;
	@%p15 bra 	BB3_19;

BB3_28:
	ret;
}


