.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_1__0__MASK, 0x80
.set Pin_1__0__PC, CYREG_PRT0_PC7
.set Pin_1__0__PORT, 0
.set Pin_1__0__SHIFT, 7
.set Pin_1__AG, CYREG_PRT0_AG
.set Pin_1__AMUX, CYREG_PRT0_AMUX
.set Pin_1__BIE, CYREG_PRT0_BIE
.set Pin_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_1__BYP, CYREG_PRT0_BYP
.set Pin_1__CTL, CYREG_PRT0_CTL
.set Pin_1__DM0, CYREG_PRT0_DM0
.set Pin_1__DM1, CYREG_PRT0_DM1
.set Pin_1__DM2, CYREG_PRT0_DM2
.set Pin_1__DR, CYREG_PRT0_DR
.set Pin_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_1__MASK, 0x80
.set Pin_1__PORT, 0
.set Pin_1__PRT, CYREG_PRT0_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_1__PS, CYREG_PRT0_PS
.set Pin_1__SHIFT, 7
.set Pin_1__SLW, CYREG_PRT0_SLW

/* SD_CS */
.set SD_CS__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set SD_CS__0__MASK, 0x02
.set SD_CS__0__PC, CYREG_PRT3_PC1
.set SD_CS__0__PORT, 3
.set SD_CS__0__SHIFT, 1
.set SD_CS__AG, CYREG_PRT3_AG
.set SD_CS__AMUX, CYREG_PRT3_AMUX
.set SD_CS__BIE, CYREG_PRT3_BIE
.set SD_CS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SD_CS__BYP, CYREG_PRT3_BYP
.set SD_CS__CTL, CYREG_PRT3_CTL
.set SD_CS__DM0, CYREG_PRT3_DM0
.set SD_CS__DM1, CYREG_PRT3_DM1
.set SD_CS__DM2, CYREG_PRT3_DM2
.set SD_CS__DR, CYREG_PRT3_DR
.set SD_CS__INP_DIS, CYREG_PRT3_INP_DIS
.set SD_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SD_CS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SD_CS__LCD_EN, CYREG_PRT3_LCD_EN
.set SD_CS__MASK, 0x02
.set SD_CS__PORT, 3
.set SD_CS__PRT, CYREG_PRT3_PRT
.set SD_CS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SD_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SD_CS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SD_CS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SD_CS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SD_CS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SD_CS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SD_CS__PS, CYREG_PRT3_PS
.set SD_CS__SHIFT, 1
.set SD_CS__SLW, CYREG_PRT3_SLW

/* NSDSPI_CTRL */
.set NSDSPI_CTRL_Sync_ctrl_reg__0__MASK, 0x01
.set NSDSPI_CTRL_Sync_ctrl_reg__0__POS, 0
.set NSDSPI_CTRL_Sync_ctrl_reg__1__MASK, 0x02
.set NSDSPI_CTRL_Sync_ctrl_reg__1__POS, 1
.set NSDSPI_CTRL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set NSDSPI_CTRL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set NSDSPI_CTRL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set NSDSPI_CTRL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set NSDSPI_CTRL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set NSDSPI_CTRL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set NSDSPI_CTRL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set NSDSPI_CTRL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set NSDSPI_CTRL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set NSDSPI_CTRL_Sync_ctrl_reg__2__MASK, 0x04
.set NSDSPI_CTRL_Sync_ctrl_reg__2__POS, 2
.set NSDSPI_CTRL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set NSDSPI_CTRL_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set NSDSPI_CTRL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set NSDSPI_CTRL_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set NSDSPI_CTRL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set NSDSPI_CTRL_Sync_ctrl_reg__MASK, 0x07
.set NSDSPI_CTRL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set NSDSPI_CTRL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set NSDSPI_CTRL_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* NSDSPI_RX */
.set NSDSPI_RX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set NSDSPI_RX__DRQ_NUMBER, 0
.set NSDSPI_RX__NUMBEROF_TDS, 0
.set NSDSPI_RX__PRIORITY, 1
.set NSDSPI_RX__TERMIN_EN, 0
.set NSDSPI_RX__TERMIN_SEL, 0
.set NSDSPI_RX__TERMOUT0_EN, 1
.set NSDSPI_RX__TERMOUT0_SEL, 0
.set NSDSPI_RX__TERMOUT1_EN, 0
.set NSDSPI_RX__TERMOUT1_SEL, 0

/* NSDSPI_RX_BYTE_COUNTER_CounterUDB */
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set NSDSPI_RX_BYTE_COUNTER_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB11_ST

/* NSDSPI_RX_DMA_ISR */
.set NSDSPI_RX_DMA_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NSDSPI_RX_DMA_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NSDSPI_RX_DMA_ISR__INTC_MASK, 0x01
.set NSDSPI_RX_DMA_ISR__INTC_NUMBER, 0
.set NSDSPI_RX_DMA_ISR__INTC_PRIOR_NUM, 1
.set NSDSPI_RX_DMA_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set NSDSPI_RX_DMA_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NSDSPI_RX_DMA_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NSDSPI_RX_ISR */
.set NSDSPI_RX_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NSDSPI_RX_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NSDSPI_RX_ISR__INTC_MASK, 0x04
.set NSDSPI_RX_ISR__INTC_NUMBER, 2
.set NSDSPI_RX_ISR__INTC_PRIOR_NUM, 2
.set NSDSPI_RX_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set NSDSPI_RX_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NSDSPI_RX_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NSDSPI_TX */
.set NSDSPI_TX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set NSDSPI_TX__DRQ_NUMBER, 1
.set NSDSPI_TX__NUMBEROF_TDS, 0
.set NSDSPI_TX__PRIORITY, 2
.set NSDSPI_TX__TERMIN_EN, 0
.set NSDSPI_TX__TERMIN_SEL, 0
.set NSDSPI_TX__TERMOUT0_EN, 1
.set NSDSPI_TX__TERMOUT0_SEL, 1
.set NSDSPI_TX__TERMOUT1_EN, 0
.set NSDSPI_TX__TERMOUT1_SEL, 0

/* NSDSPI_TX_DMA_ISR */
.set NSDSPI_TX_DMA_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NSDSPI_TX_DMA_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NSDSPI_TX_DMA_ISR__INTC_MASK, 0x08
.set NSDSPI_TX_DMA_ISR__INTC_NUMBER, 3
.set NSDSPI_TX_DMA_ISR__INTC_PRIOR_NUM, 2
.set NSDSPI_TX_DMA_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set NSDSPI_TX_DMA_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NSDSPI_TX_DMA_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NSDSPI_UDB_BIT_COUNTER */
.set NSDSPI_UDB_BIT_COUNTER_Counter7__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set NSDSPI_UDB_BIT_COUNTER_Counter7__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set NSDSPI_UDB_BIT_COUNTER_Counter7__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set NSDSPI_UDB_BIT_COUNTER_Counter7__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set NSDSPI_UDB_BIT_COUNTER_Counter7__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__CONTROL_REG, CYREG_B0_UDB12_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__COUNT_REG, CYREG_B0_UDB12_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7__PERIOD_REG, CYREG_B0_UDB12_MSK
.set NSDSPI_UDB_BIT_COUNTER_Counter7_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7_ST__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set NSDSPI_UDB_BIT_COUNTER_Counter7_ST__MASK_REG, CYREG_B0_UDB12_MSK
.set NSDSPI_UDB_BIT_COUNTER_Counter7_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7_ST__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7_ST__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set NSDSPI_UDB_BIT_COUNTER_Counter7_ST__STATUS_REG, CYREG_B0_UDB12_ST
.set NSDSPI_UDB_SPI_DPTH_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set NSDSPI_UDB_SPI_DPTH_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set NSDSPI_UDB_SPI_DPTH_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set NSDSPI_UDB_SPI_DPTH_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set NSDSPI_UDB_SPI_DPTH_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set NSDSPI_UDB_SPI_DPTH_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set NSDSPI_UDB_SPI_DPTH_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set NSDSPI_UDB_SPI_DPTH_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set NSDSPI_UDB_SPI_DPTH_u0__A0_REG, CYREG_B0_UDB12_A0
.set NSDSPI_UDB_SPI_DPTH_u0__A1_REG, CYREG_B0_UDB12_A1
.set NSDSPI_UDB_SPI_DPTH_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set NSDSPI_UDB_SPI_DPTH_u0__D0_REG, CYREG_B0_UDB12_D0
.set NSDSPI_UDB_SPI_DPTH_u0__D1_REG, CYREG_B0_UDB12_D1
.set NSDSPI_UDB_SPI_DPTH_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set NSDSPI_UDB_SPI_DPTH_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set NSDSPI_UDB_SPI_DPTH_u0__F0_REG, CYREG_B0_UDB12_F0
.set NSDSPI_UDB_SPI_DPTH_u0__F1_REG, CYREG_B0_UDB12_F1
.set NSDSPI_UDB_SPI_DPTH_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set NSDSPI_UDB_SPI_DPTH_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL

/* SD_CLK */
.set SD_CLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SD_CLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SD_CLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SD_CLK__CFG2_SRC_SEL_MASK, 0x07
.set SD_CLK__INDEX, 0x00
.set SD_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SD_CLK__PM_ACT_MSK, 0x01
.set SD_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SD_CLK__PM_STBY_MSK, 0x01

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* SD_MISO */
.set SD_MISO__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SD_MISO__0__MASK, 0x20
.set SD_MISO__0__PC, CYREG_PRT3_PC5
.set SD_MISO__0__PORT, 3
.set SD_MISO__0__SHIFT, 5
.set SD_MISO__AG, CYREG_PRT3_AG
.set SD_MISO__AMUX, CYREG_PRT3_AMUX
.set SD_MISO__BIE, CYREG_PRT3_BIE
.set SD_MISO__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SD_MISO__BYP, CYREG_PRT3_BYP
.set SD_MISO__CTL, CYREG_PRT3_CTL
.set SD_MISO__DM0, CYREG_PRT3_DM0
.set SD_MISO__DM1, CYREG_PRT3_DM1
.set SD_MISO__DM2, CYREG_PRT3_DM2
.set SD_MISO__DR, CYREG_PRT3_DR
.set SD_MISO__INP_DIS, CYREG_PRT3_INP_DIS
.set SD_MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SD_MISO__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SD_MISO__LCD_EN, CYREG_PRT3_LCD_EN
.set SD_MISO__MASK, 0x20
.set SD_MISO__PORT, 3
.set SD_MISO__PRT, CYREG_PRT3_PRT
.set SD_MISO__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SD_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SD_MISO__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SD_MISO__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SD_MISO__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SD_MISO__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SD_MISO__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SD_MISO__PS, CYREG_PRT3_PS
.set SD_MISO__SHIFT, 5
.set SD_MISO__SLW, CYREG_PRT3_SLW

/* SD_MOSI */
.set SD_MOSI__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SD_MOSI__0__MASK, 0x08
.set SD_MOSI__0__PC, CYREG_PRT3_PC3
.set SD_MOSI__0__PORT, 3
.set SD_MOSI__0__SHIFT, 3
.set SD_MOSI__AG, CYREG_PRT3_AG
.set SD_MOSI__AMUX, CYREG_PRT3_AMUX
.set SD_MOSI__BIE, CYREG_PRT3_BIE
.set SD_MOSI__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SD_MOSI__BYP, CYREG_PRT3_BYP
.set SD_MOSI__CTL, CYREG_PRT3_CTL
.set SD_MOSI__DM0, CYREG_PRT3_DM0
.set SD_MOSI__DM1, CYREG_PRT3_DM1
.set SD_MOSI__DM2, CYREG_PRT3_DM2
.set SD_MOSI__DR, CYREG_PRT3_DR
.set SD_MOSI__INP_DIS, CYREG_PRT3_INP_DIS
.set SD_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SD_MOSI__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SD_MOSI__LCD_EN, CYREG_PRT3_LCD_EN
.set SD_MOSI__MASK, 0x08
.set SD_MOSI__PORT, 3
.set SD_MOSI__PRT, CYREG_PRT3_PRT
.set SD_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SD_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SD_MOSI__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SD_MOSI__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SD_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SD_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SD_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SD_MOSI__PS, CYREG_PRT3_PS
.set SD_MOSI__SHIFT, 3
.set SD_MOSI__SLW, CYREG_PRT3_SLW

/* SD_SCLK */
.set SD_SCLK__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set SD_SCLK__0__MASK, 0x10
.set SD_SCLK__0__PC, CYREG_PRT3_PC4
.set SD_SCLK__0__PORT, 3
.set SD_SCLK__0__SHIFT, 4
.set SD_SCLK__AG, CYREG_PRT3_AG
.set SD_SCLK__AMUX, CYREG_PRT3_AMUX
.set SD_SCLK__BIE, CYREG_PRT3_BIE
.set SD_SCLK__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SD_SCLK__BYP, CYREG_PRT3_BYP
.set SD_SCLK__CTL, CYREG_PRT3_CTL
.set SD_SCLK__DM0, CYREG_PRT3_DM0
.set SD_SCLK__DM1, CYREG_PRT3_DM1
.set SD_SCLK__DM2, CYREG_PRT3_DM2
.set SD_SCLK__DR, CYREG_PRT3_DR
.set SD_SCLK__INP_DIS, CYREG_PRT3_INP_DIS
.set SD_SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SD_SCLK__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SD_SCLK__LCD_EN, CYREG_PRT3_LCD_EN
.set SD_SCLK__MASK, 0x10
.set SD_SCLK__PORT, 3
.set SD_SCLK__PRT, CYREG_PRT3_PRT
.set SD_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SD_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SD_SCLK__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SD_SCLK__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SD_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SD_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SD_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SD_SCLK__PS, CYREG_PRT3_PS
.set SD_SCLK__SHIFT, 4
.set SD_SCLK__SLW, CYREG_PRT3_SLW

/* MillisecISR */
.set MillisecISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MillisecISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MillisecISR__INTC_MASK, 0x02
.set MillisecISR__INTC_NUMBER, 1
.set MillisecISR__INTC_PRIOR_NUM, 3
.set MillisecISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set MillisecISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MillisecISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 62000000
.set BCLK__BUS_CLK__KHZ, 62000
.set BCLK__BUS_CLK__MHZ, 62
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000E
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
