$date
	Mon Oct 21 13:46:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flipflop_tb $end
$var wire 1 ! outp $end
$var reg 1 " clkPE $end
$var reg 1 # inp $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5
1#
#9
1!
1"
#10
0"
#15
0#
#19
0!
1"
#20
0"
#25
1#
#29
1!
1"
#30
0"
#35
0#
#39
0!
1"
#40
0"
#49
1"
#50
0"
#59
1"
#60
0"
#69
1"
#70
0"
#79
1"
#80
0"
#89
1"
#90
0"
#99
1"
#100
0"
#109
1"
#110
0"
#119
1"
#120
0"
#129
1"
#130
0"
#135
