

================================================================
== Vitis HLS Report for 'mm1_stage_0_1'
================================================================
* Date:           Wed Jan 14 16:22:23 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   271425|   271425|  2.714 ms|  2.714 ms|  271425|  271425|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j  |   271424|   271424|      4241|          -|          -|    64|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v611, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_col = alloca i64 1" [kernel.cpp:25]   --->   Operation 10 'alloca' 'c_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 0, i7 %j" [kernel.cpp:24]   --->   Operation 11 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [kernel.cpp:24]   --->   Operation 12 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [kernel.cpp:25]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.71ns)   --->   "%icmp_ln24 = icmp_eq  i7 %j_1, i7 64" [kernel.cpp:24]   --->   Operation 14 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.85ns)   --->   "%add_ln24 = add i7 %j_1, i7 1" [kernel.cpp:24]   --->   Operation 16 'add' 'add_ln24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split8, void" [kernel.cpp:24]   --->   Operation 17 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i7 %j_1" [kernel.cpp:25]   --->   Operation 18 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1, i32 %c_col"   --->   Operation 19 'call' 'call_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 %add_ln24, i7 %j" [kernel.cpp:24]   --->   Operation 20 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [kernel.cpp:45]   --->   Operation 21 'ret' 'ret_ln45' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_26_1, i32 %c_col"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 23 [2/2] (2.29ns)   --->   "%call_ln25 = call void @mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i, i6 %trunc_ln25, i32 %v1, i32 %v0, i32 %c_col" [kernel.cpp:25]   --->   Operation 23 'call' 'call_ln25' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln25 = call void @mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i, i6 %trunc_ln25, i32 %v1, i32 %v0, i32 %c_col" [kernel.cpp:25]   --->   Operation 24 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_49 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_40_2, i32 %c_col, i32 %v611"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [kernel.cpp:25]   --->   Operation 27 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm1_stage_0.1_Pipeline_VITIS_LOOP_40_2, i32 %c_col, i32 %v611"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'store' operation ('store_ln24', kernel.cpp:24) of constant 0 on local variable 'j' [7]  (0.46 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	'load' operation ('j', kernel.cpp:25) on local variable 'j' [10]  (0 ns)
	'add' operation ('add_ln24', kernel.cpp:24) [13]  (0.856 ns)
	'store' operation ('store_ln24', kernel.cpp:24) of variable 'add_ln24', kernel.cpp:24 on local variable 'j' [22]  (0.46 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 2.29ns
The critical path consists of the following:
	'call' operation ('call_ln25', kernel.cpp:25) to 'mm1_stage_0.1_Pipeline_l_S_k_0_k_l_S_i_0_i' [19]  (2.29 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
