
---------- Begin Simulation Statistics ----------
final_tick                                 2686623500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217463                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866308                       # Number of bytes of host memory used
host_op_rate                                   258659                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.98                       # Real time elapsed on the host
host_tick_rate                               58424033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11894415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002687                       # Number of seconds simulated
sim_ticks                                  2686623500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.611620                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  916915                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               920490                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33489                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1424688                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2253                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3184                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              931                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1888813                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  170556                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          198                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3085707                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2983809                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32707                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1651947                       # Number of branches committed
system.cpu.commit.bw_lim_events                910032                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1075025                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10016151                       # Number of instructions committed
system.cpu.commit.committedOps               11910566                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5126358                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.323397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.003199                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2276563     44.41%     44.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       778523     15.19%     59.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       415113      8.10%     67.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       300486      5.86%     73.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       251498      4.91%     78.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        84923      1.66%     80.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        75044      1.46%     81.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34176      0.67%     82.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       910032     17.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5126358                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               146386                       # Number of function calls committed.
system.cpu.commit.int_insts                   9927237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2000894                       # Number of loads committed
system.cpu.commit.membars                        1922                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5074      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6631221     55.68%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53992      0.45%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         176152      1.48%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          51045      0.43%     58.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         201343      1.69%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170599      1.43%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395486      3.32%     64.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60019      0.50%     65.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        247994      2.08%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            9096      0.08%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.10%     67.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           11420      0.10%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             634      0.01%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27829      0.23%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000894     16.80%     84.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1856108     15.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11910566                       # Class of committed instruction
system.cpu.commit.refs                        3857002                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1926437                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11894415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.537325                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.537325                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1891818                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   801                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               890210                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13243881                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1105463                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1987465                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  32965                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3083                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                259948                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1888813                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1525407                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3680663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 17557                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11285182                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   67494                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.351522                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1563193                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1089724                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.100253                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5277659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.558333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.202037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2681105     50.80%     50.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   319056      6.05%     56.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   279856      5.30%     62.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   268252      5.08%     67.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   226122      4.28%     71.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   222456      4.22%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   161146      3.05%     78.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   122487      2.32%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   997179     18.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5277659                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           95590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                38726                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1752219                       # Number of branches executed
system.cpu.iew.exec_nop                         18856                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.352516                       # Inst execution rate
system.cpu.iew.exec_refs                      4120613                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1958247                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  126909                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2168858                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2020                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12227                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2064768                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12986031                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2162366                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             99741                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12640652                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    586                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 30586                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32965                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 31480                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            28348                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        26193                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       167942                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       208647                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            156                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18496                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12522861                       # num instructions consuming a value
system.cpu.iew.wb_count                      12570865                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.584256                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7316562                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.339528                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12588274                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14406488                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7315125                       # number of integer regfile writes
system.cpu.ipc                               1.861071                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.861071                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5392      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7117107     55.86%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57711      0.45%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     56.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              179679      1.41%     57.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               53062      0.42%     58.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              206885      1.62%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171061      1.34%     61.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          395923      3.11%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61114      0.48%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             257449      2.02%     66.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10132      0.08%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13321      0.10%     66.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                12276      0.10%     67.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  723      0.01%     67.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               30681      0.24%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2180362     17.11%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1987491     15.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12740398                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      500835                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039311                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   53801     10.74%     10.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.00%     10.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   449      0.09%     10.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   582      0.12%     10.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                50119     10.01%     20.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             67048     13.39%     34.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2503      0.50%     34.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                48534      9.69%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    553      0.11%     44.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    516      0.10%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  69346     13.85%     58.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                207374     41.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11081583                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27137107                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10596170                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11884845                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12965155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12740398                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2020                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1072685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             22260                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             63                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       817066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5277659                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.414024                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.419377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1688578     31.99%     31.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              783927     14.85%     46.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              543418     10.30%     57.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              692679     13.12%     70.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              478331      9.06%     79.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              355581      6.74%     86.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              287930      5.46%     91.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              204931      3.88%     95.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              242284      4.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5277659                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.371079                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2154258                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4144438                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1974695                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2155169                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             59719                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           105299                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2168858                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2064768                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12832837                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1077076                       # number of misc regfile writes
system.cpu.numCycles                          5373249                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  194943                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12621537                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 131872                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1208613                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 203982                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 36338                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              26126026                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13122409                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13786426                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2138125                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1053798                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  32965                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1440909                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1164773                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14976618                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         262104                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              21363                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1107522                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2031                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2635676                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17200305                       # The number of ROB reads
system.cpu.rob.rob_writes                    26122624                       # The number of ROB writes
system.cpu.timesIdled                             851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2519815                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1887760                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6976                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        20454                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1724                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5240                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1724                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       445696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  445696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6976                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6976    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6976                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8720500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36819500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          192                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5637                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1264                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4200                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          174                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        29009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 31729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        93184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1146688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1239872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009418                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11274     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11275                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           18499000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14842500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1896000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4103                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4137                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data                4103                       # number of overall hits
system.l2.overall_hits::total                    4137                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5734                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6964                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1230                       # number of overall misses
system.l2.overall_misses::.cpu.data              5734                       # number of overall misses
system.l2.overall_misses::total                  6964                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96161000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    457699000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        553860000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96161000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    457699000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       553860000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9837                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11101                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9837                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11101                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.627331                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.627331                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78179.674797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79821.939309                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79531.878231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78179.674797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79821.939309                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79531.878231                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6964                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83861000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    400359000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    484220000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83861000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    400359000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    484220000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.627331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.627331                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68179.674797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69821.939309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69531.878231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68179.674797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69821.939309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69531.878231                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8080                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8080                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          191                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              191                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          191                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          191                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   397                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5240                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    418563500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     418563500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79878.530534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79878.530534                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    366163500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    366163500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69878.530534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69878.530534                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78179.674797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78179.674797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83861000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83861000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68179.674797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68179.674797                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3706                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3706                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     39135500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39135500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79221.659919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79221.659919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34195500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34195500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69221.659919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69221.659919                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           162                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               162                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          174                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           174                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.068966                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.068966                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.068966                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.068966                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2666.480910                       # Cycle average of tags in use
system.l2.tags.total_refs                       20441                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7138                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.863687                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.204837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1076.419425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1581.856648                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.048274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.081375                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2602                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.212891                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    170762                       # Number of tag accesses
system.l2.tags.data_accesses                   170762                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          78720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             445696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78720                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6964                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          29300719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         136593758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             165894477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     29300719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29300719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         29300719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        136593758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            165894477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000592000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14539                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     66652500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               197227500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9571.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28321.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5301                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.214329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.902683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.642183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          563     33.90%     33.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          627     37.75%     71.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          129      7.77%     79.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           55      3.31%     82.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      2.83%     85.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      1.14%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      0.78%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.78%     88.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          195     11.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1661                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 445696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  445696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       165.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    165.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2686394500                       # Total gap between requests
system.mem_ctrls.avgGap                     385754.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 29300718.913535892963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 136593757.927003920078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33265750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    163961750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27045.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28594.65                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5733420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3047385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26118120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     212050800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        760173660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        391517280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1398640665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.594220                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1010936500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1585987000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6140400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3256110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23604840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     212050800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        758597040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        392844960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1396494150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.795256                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1014489250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1582434250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1523733                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1523733                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1523733                       # number of overall hits
system.cpu.icache.overall_hits::total         1523733                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1674                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1674                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1674                       # number of overall misses
system.cpu.icache.overall_misses::total          1674                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    124189998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124189998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124189998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124189998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1525407                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1525407                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1525407                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1525407                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74187.573477                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74187.573477                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74187.573477                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74187.573477                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1277                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.850000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          192                       # number of writebacks
system.cpu.icache.writebacks::total               192                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          410                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          410                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          410                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          410                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98430998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98430998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98430998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98430998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000829                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000829                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000829                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000829                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77872.625000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77872.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77872.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77872.625000                       # average overall mshr miss latency
system.cpu.icache.replacements                    192                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1523733                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1523733                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1674                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1674                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124189998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124189998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1525407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1525407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74187.573477                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74187.573477                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          410                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          410                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98430998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98430998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000829                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000829                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77872.625000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77872.625000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           955.704883                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1524997                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1264                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1206.484968                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   955.704883                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.466653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.466653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1072                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          908                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.523438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3052078                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3052078                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3938716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3938716                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3939890                       # number of overall hits
system.cpu.dcache.overall_hits::total         3939890                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39346                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39346                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39359                       # number of overall misses
system.cpu.dcache.overall_misses::total         39359                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1874666576                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1874666576                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1874666576                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1874666576                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3978062                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3978062                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3979249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3979249                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009891                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009891                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009891                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009891                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47645.671123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47645.671123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47629.934094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47629.934094                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22955                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               688                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.364826                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8080                       # number of writebacks
system.cpu.dcache.writebacks::total              8080                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29339                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29339                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10011                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    518260991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    518260991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    518562991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    518562991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51789.846208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51789.846208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51799.319848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51799.319848                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8987                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2109719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2109719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13524                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13524                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    336167500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    336167500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2123243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2123243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24857.105886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24857.105886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     84591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     84591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20160.033365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20160.033365                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1828997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1828997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1538276578                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1538276578                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59588.478714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59588.478714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    433453993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    433453993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74681.942281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74681.942281                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1174                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1174                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       302000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       302000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003370                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        75500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        75500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1952                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1952                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           889.413775                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3953775                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10011                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            394.943063                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   889.413775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.868568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.868568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          652                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7976257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7976257                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2686623500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2686623500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
