@article{MOR2004,
 author = {Moraes, Fernando and Calazans, Ney and Mello, Aline and M\"{o}ller, Leandro and Ost, Luciano},
 title = {HERMES: An Infrastructure for Low Area Overhead Packet-switching Networks on Chip},
 journal = {Integr. VLSI J.},
 issue_date = {October 2004},
 volume = {38},
 number = {1},
 month = oct,
 year = {2004},
 issn = {0167-9260},
 pages = {69--93},
 numpages = {25},
 url = {http://dx.doi.org/10.1016/j.vlsi.2004.03.003},
 doi = {10.1016/j.vlsi.2004.03.003},
 acmid = {1056486},
 publisher = {Elsevier Science Publishers B. V.},
 address = {Amsterdam, The Netherlands, The Netherlands},
 keywords = {core based design, network on chip, on-chip interconnection, switches, system on a chip},
}

@inproceedings{MEL2005,
 author = {Mello, Aline and Tedesco, Leonel and Calazans, Ney and Moraes, Fernando},
 title = {Virtual Channels in Networks on Chip: Implementation and Evaluation on Hermes NoC},
 booktitle = {Proceedings of the 18th Annual Symposium on Integrated Circuits and System Design},
 series = {SBCCI '05},
 year = {2005},
 isbn = {1-59593-174-0},
 location = {Florianolpolis, Brazil},
 pages = {178--183},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1081081.1081128},
 doi = {10.1145/1081081.1081128},
 acmid = {1081128},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {network-on-chip, performance, virtual channel},
}

@ARTICLE{LIW2007,
 author={L. Ma and Y. Sun},
 journal={Tsinghua Science and Technology},
 title={On-chip network design automation with source routing switches},
 year={2007},
 volume={12},
 number={1},
 pages={77-85},
 keywords={Hardware;Network topology;Protocols;Routing;Switches;System-on-a-chip;Topology;network-on-chip;source routing;system-on-chip},
 doi={10.1016/S1007-0214(07)70012-3},
 month={Feb},
}

@INPROCEEDINGS{MUB2010,
 author={S. Mubeen and S. Kumar},
 booktitle={Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference on},
 title={Designing Efficient Source Routing for Mesh Topology Network on Chip Platforms},
 year={2010},
 pages={181-188},
 keywords={multiprocessing systems;network routing;network topology;network-on-chip;deadlock free routing algorithm;distributed routing;generic simulator;linkload balancing;mesh topology;multicore chip;network-on-chip platform;on-chip communication;source routing algorithm;Algorithm design and analysis;Encoding;H euristic algorithms;Network topology;Routing;System-on-a-chip;Topology;Distributed Routing;Network on Chip (NoC);Performance Analysis;Routing Algorithms;Sour ce Routing},
 doi={10.1109/DSD.2010.57},
 month={Sept},
}

@Inbook{PON2011,
 author="Pontes, Julian and Moreira, Matheus and Moraes, Fernando and Calazans, Ney",
 editor="van Leuken, Ren{\'e} and Sicard, Gilles",
 title="Hermes-A -- An Asynchronous NoC Router with Distributed Routing",
 bookTitle="Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation: 20th International Workshop, PATMOS 2010, Grenoble, France, September 7-10, 2010, Revised Selected Papers",
 year="2011",
 publisher="Springer Berlin Heidelberg",
 address="Berlin, Heidelberg",
 pages="150--159",
 isbn="978-3-642-17752-1",
 doi="10.1007/978-3-642-17752-1_15",
 url="http://dx.doi.org/10.1007/978-3-642-17752-1_15"
}
