

Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Tue Oct 24 09:55:27 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:           51
LUT:            133
FF:             172
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    3.061
CP achieved post-implementation:    3.376
Timing met
