{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749500121079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749500121080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 23:15:21 2025 " "Processing started: Mon Jun  9 23:15:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749500121080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749500121080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalCounter -c DigitalCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalCounter -c DigitalCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749500121080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749500121183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749500121183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DigitalCounter.sv(28) " "Verilog HDL information at DigitalCounter.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749500125975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DigitalCounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DigitalCounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalCounter " "Found entity 1: DigitalCounter" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749500125976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749500125976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalCounter " "Elaborating entity \"DigitalCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749500125999 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decoded_counter DigitalCounter.sv(11) " "Verilog HDL or VHDL warning at DigitalCounter.sv(11): object \"decoded_counter\" assigned a value but never read" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749500126000 "|DigitalCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigitalCounter.sv(23) " "Verilog HDL assignment warning at DigitalCounter.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749500126000 "|DigitalCounter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_led DigitalCounter.sv(8) " "Output port \"o_led\" at DigitalCounter.sv(8) has no driver" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749500126000 "|DigitalCounter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_digit\[0\] GND " "Pin \"o_digit\[0\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_digit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_digit\[1\] VCC " "Pin \"o_digit\[1\]\" is stuck at VCC" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_digit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_digit\[2\] GND " "Pin \"o_digit\[2\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_digit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[0\] GND " "Pin \"o_led\[0\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[1\] GND " "Pin \"o_led\[1\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[2\] GND " "Pin \"o_led\[2\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[3\] GND " "Pin \"o_led\[3\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[4\] GND " "Pin \"o_led\[4\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[5\] GND " "Pin \"o_led\[5\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[6\] GND " "Pin \"o_led\[6\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[7\] GND " "Pin \"o_led\[7\]\" is stuck at GND" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749500126251 "|DigitalCounter|o_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749500126251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/output_files/DigitalCounter.map.smsg " "Generated suppressed messages file /home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/output_files/DigitalCounter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749500126260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749500126300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749500126300 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk " "No output dependent on input pin \"i_clk\"" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749500126325 "|DigitalCounter|i_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rst_n " "No output dependent on input pin \"i_rst_n\"" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749500126325 "|DigitalCounter|i_rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_key_n " "No output dependent on input pin \"i_key_n\"" {  } { { "DigitalCounter.sv" "" { Text "/home/fka/dev_fpga/fpga_learning/Altera/DigitalCounter/DigitalCounter.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749500126325 "|DigitalCounter|i_key_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749500126325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749500126325 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749500126325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749500126325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749500126329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  9 23:15:26 2025 " "Processing ended: Mon Jun  9 23:15:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749500126329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749500126329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749500126329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749500126329 ""}
