

================================================================
== Vivado HLS Report for 'dct_dct_2d'
================================================================
* Date:           Mon Aug 10 14:05:43 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  373|  373|  373|  373|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_dct_dct_1d_fu_361  |dct_dct_1d  |   13|   13|   13|   13|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  120|  120|        15|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  120|  120|        15|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      93|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      8|     591|     103|
|Memory           |        2|      -|     256|      16|
|Multiplexer      |        -|      -|       -|     242|
|Register         |        -|      -|      77|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      8|     924|     454|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_dct_dct_1d_fu_361  |dct_dct_1d  |        0|      8|  591|  103|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        0|      8|  591|  103|
    +-----------------------+------------+---------+-------+-----+-----+

    * Memory: 
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+
    |col_inbuf_0_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |row_outbuf_U   |dct_dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                        |        2| 256|  16|   192|  160|    10|         3072|
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_410_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_510_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_487_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_583_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next1_fu_522_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_422_p2   |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_542_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_s_fu_442_p2                   |     +    |      0|  0|   4|           1|           4|
    |p_addr1_fu_472_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr4_fu_603_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_572_p2               |     +    |      0|  0|   8|           8|           8|
    |i_1_mid2_fu_434_p3              |  Select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_534_p3              |  Select  |      0|  0|   4|           1|           1|
    |j_1_mid2_fu_548_p3              |  Select  |      0|  0|   4|           1|           4|
    |j_mid2_fu_448_p3                |  Select  |      0|  0|   4|           1|           4|
    |exitcond1_fu_528_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_504_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond5_fu_404_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten1_fu_516_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_416_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_fu_428_p2              |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_324                  |    or    |      0|  0|   1|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  93|          94|          82|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|          9|    1|          9|
    |col_inbuf_0_address0           |   3|          3|    3|          9|
    |col_inbuf_0_ce0                |   1|          3|    1|          3|
    |col_inbuf_1_address0           |   3|          3|    3|          9|
    |col_inbuf_1_ce0                |   1|          3|    1|          3|
    |col_inbuf_2_address0           |   3|          3|    3|          9|
    |col_inbuf_2_ce0                |   1|          3|    1|          3|
    |col_inbuf_3_address0           |   3|          3|    3|          9|
    |col_inbuf_3_ce0                |   1|          3|    1|          3|
    |col_inbuf_4_address0           |   3|          3|    3|          9|
    |col_inbuf_4_ce0                |   1|          3|    1|          3|
    |col_inbuf_5_address0           |   3|          3|    3|          9|
    |col_inbuf_5_ce0                |   1|          3|    1|          3|
    |col_inbuf_6_address0           |   3|          3|    3|          9|
    |col_inbuf_6_ce0                |   1|          3|    1|          3|
    |col_inbuf_7_address0           |   3|          3|    3|          9|
    |col_inbuf_7_ce0                |   1|          3|    1|          3|
    |col_outbuf_address0            |   6|          3|    6|         18|
    |col_outbuf_ce0                 |   1|          3|    1|          3|
    |col_outbuf_we0                 |   1|          2|    1|          2|
    |grp_dct_dct_1d_fu_361_src1_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src2_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src3_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src4_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src5_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src6_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src7_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src_q0   |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_tmp_1    |   4|          3|    4|         12|
    |grp_dct_dct_1d_fu_361_tmp_11   |   4|          3|    4|         12|
    |i_1_reg_305                    |   4|          2|    4|          8|
    |i_2_reg_316                    |   4|          2|    4|          8|
    |i_3_reg_350                    |   4|          2|    4|          8|
    |i_reg_271                      |   4|          2|    4|          8|
    |in_block_0_ce0                 |   1|          2|    1|          2|
    |in_block_1_ce0                 |   1|          2|    1|          2|
    |in_block_2_ce0                 |   1|          2|    1|          2|
    |in_block_3_ce0                 |   1|          2|    1|          2|
    |in_block_4_ce0                 |   1|          2|    1|          2|
    |in_block_5_ce0                 |   1|          2|    1|          2|
    |in_block_6_ce0                 |   1|          2|    1|          2|
    |in_block_7_ce0                 |   1|          2|    1|          2|
    |indvar_flatten1_reg_328        |   7|          2|    7|         14|
    |indvar_flatten_reg_283         |   7|          2|    7|         14|
    |j_1_phi_fu_343_p4              |   4|          2|    4|          8|
    |j_1_reg_339                    |   4|          2|    4|          8|
    |j_phi_fu_298_p4                |   4|          2|    4|          8|
    |j_reg_294                      |   4|          2|    4|          8|
    |row_outbuf_address0            |   6|          3|    6|         18|
    |row_outbuf_ce0                 |   1|          3|    1|          3|
    |row_outbuf_we0                 |   1|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 242|        139|  239|        667|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  8|   0|    8|          0|
    |ap_done_reg                                  |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                        |  1|   0|    1|          0|
    |exitcond_flatten1_reg_661                    |  1|   0|    1|          0|
    |exitcond_flatten_reg_623                     |  1|   0|    1|          0|
    |grp_dct_dct_1d_fu_361_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |i_1_reg_305                                  |  4|   0|    4|          0|
    |i_2_reg_316                                  |  4|   0|    4|          0|
    |i_3_mid2_reg_670                             |  4|   0|    4|          0|
    |i_3_reg_350                                  |  4|   0|    4|          0|
    |i_4_reg_618                                  |  4|   0|    4|          0|
    |i_5_reg_656                                  |  4|   0|    4|          0|
    |i_reg_271                                    |  4|   0|    4|          0|
    |indvar_flatten1_reg_328                      |  7|   0|    7|          0|
    |indvar_flatten_reg_283                       |  7|   0|    7|          0|
    |j_1_mid2_reg_675                             |  4|   0|    4|          0|
    |j_1_reg_339                                  |  4|   0|    4|          0|
    |j_mid2_reg_632                               |  4|   0|    4|          0|
    |j_reg_294                                    |  4|   0|    4|          0|
    |tmp_2_reg_643                                |  3|   0|    3|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 77|   0|   77|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|in_block_0_address0  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce0       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q0        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_1_address0  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce0       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q0        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_2_address0  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce0       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q0        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_3_address0  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce0       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q0        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_4_address0  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce0       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q0        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_5_address0  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce0       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q0        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_6_address0  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce0       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q0        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_7_address0  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce0       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q0        |  in |   16|  ap_memory |  in_block_7  |     array    |
|out_block_address0   | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0         | out |   16|  ap_memory |   out_block  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 4 5 }
  Pipeline-1: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / true
4 --> 
	6  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond2)
	8  / (exitcond2)
7 --> 
	6  / true
8 --> 
	10  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: row_outbuf [1/1] 2.33ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 2.33ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf_0 [1/1] 2.39ns
:2  %col_inbuf_0 = alloca [8 x i16], align 2

ST_1: col_inbuf_1 [1/1] 2.39ns
:3  %col_inbuf_1 = alloca [8 x i16], align 2

ST_1: col_inbuf_2 [1/1] 2.39ns
:4  %col_inbuf_2 = alloca [8 x i16], align 2

ST_1: col_inbuf_3 [1/1] 2.39ns
:5  %col_inbuf_3 = alloca [8 x i16], align 2

ST_1: col_inbuf_4 [1/1] 2.39ns
:6  %col_inbuf_4 = alloca [8 x i16], align 2

ST_1: col_inbuf_5 [1/1] 2.39ns
:7  %col_inbuf_5 = alloca [8 x i16], align 2

ST_1: col_inbuf_6 [1/1] 2.39ns
:8  %col_inbuf_6 = alloca [8 x i16], align 2

ST_1: col_inbuf_7 [1/1] 2.39ns
:9  %col_inbuf_7 = alloca [8 x i16], align 2

ST_1: stg_21 [1/1] 1.09ns
:10  br label %1


 <State 2>: 2.32ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: exitcond5 [1/1] 1.24ns
:1  %exitcond5 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.48ns
:3  %i_4 = add i4 %i, 1

ST_2: stg_26 [1/1] 1.09ns
:4  br i1 %exitcond5, label %.preheader7.preheader, label %2

ST_2: stg_27 [2/2] 0.72ns
:1  call fastcc void @dct_dct_1d([8 x i16]* nocapture %in_block_0, [8 x i16]* nocapture %in_block_1, [8 x i16]* nocapture %in_block_2, [8 x i16]* nocapture %in_block_3, [8 x i16]* nocapture %in_block_4, [8 x i16]* nocapture %in_block_5, [8 x i16]* nocapture %in_block_6, [8 x i16]* nocapture %in_block_7, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)


 <State 3>: 0.00ns
ST_3: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

ST_3: stg_29 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d([8 x i16]* nocapture %in_block_0, [8 x i16]* nocapture %in_block_1, [8 x i16]* nocapture %in_block_2, [8 x i16]* nocapture %in_block_3, [8 x i16]* nocapture %in_block_4, [8 x i16]* nocapture %in_block_5, [8 x i16]* nocapture %in_block_6, [8 x i16]* nocapture %in_block_7, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)

ST_3: stg_30 [1/1] 0.00ns
:2  br label %1


 <State 4>: 5.75ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader7.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %ifBlock ], [ 0, %1 ]

ST_4: j [1/1] 0.00ns
.preheader7.preheader:1  %j = phi i4 [ %j_mid2, %ifBlock ], [ 0, %1 ]

ST_4: i_1 [1/1] 0.00ns
.preheader7.preheader:2  %i_1 = phi i4 [ %i_6, %ifBlock ], [ 0, %1 ]

ST_4: exitcond_flatten [1/1] 1.35ns
.preheader7.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next [1/1] 1.34ns
.preheader7.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: stg_36 [1/1] 1.09ns
.preheader7.preheader:5  br i1 %exitcond_flatten, label %.preheader6, label %.preheader7

ST_4: exitcond [1/1] 1.24ns
.preheader7:2  %exitcond = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 [1/1] 0.84ns
.preheader7:3  %i_1_mid2 = select i1 %exitcond, i4 0, i4 %i_1

ST_4: j_s [1/1] 0.48ns
.preheader7:4  %j_s = add i4 1, %j

ST_4: j_mid2 [1/1] 0.84ns
.preheader7:5  %j_mid2 = select i1 %exitcond, i4 %j_s, i4 %j

ST_4: tmp_trn_cast [1/1] 0.00ns
.preheader7:10  %tmp_trn_cast = zext i4 %j_mid2 to i8

ST_4: tmp [1/1] 0.00ns
.preheader7:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
.preheader7:12  %p_addr_cast = zext i7 %tmp to i8

ST_4: p_addr1 [1/1] 1.34ns
.preheader7:13  %p_addr1 = add i8 %p_addr_cast, %tmp_trn_cast

ST_4: tmp_5 [1/1] 0.00ns
.preheader7:14  %tmp_5 = zext i8 %p_addr1 to i64

ST_4: row_outbuf_addr [1/1] 0.00ns
.preheader7:15  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_5

ST_4: row_outbuf_load [2/2] 2.33ns
.preheader7:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_4: tmp_2 [1/1] 0.00ns
.preheader7:17  %tmp_2 = trunc i4 %i_1_mid2 to i3

ST_4: stg_49 [1/1] 1.27ns
.preheader7:18  switch i3 %tmp_2, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

ST_4: i_6 [1/1] 0.48ns
ifBlock:1  %i_6 = add i4 %i_1_mid2, 1


 <State 5>: 4.72ns
ST_5: stg_51 [1/1] 0.00ns
.preheader7:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop_Xpose_Row)

ST_5: empty_7 [1/1] 0.00ns
.preheader7:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_5: tmp_s [1/1] 0.00ns
.preheader7:6  %tmp_s = zext i4 %j_mid2 to i64

ST_5: stg_54 [1/1] 0.00ns
.preheader7:7  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

ST_5: tmp_9 [1/1] 0.00ns
.preheader7:8  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6)

ST_5: stg_56 [1/1] 0.00ns
.preheader7:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: row_outbuf_load [1/2] 2.33ns
.preheader7:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: col_inbuf_6_addr [1/1] 0.00ns
branch6:0  %col_inbuf_6_addr = getelementptr [8 x i16]* %col_inbuf_6, i64 0, i64 %tmp_s

ST_5: stg_59 [1/1] 2.39ns
branch6:1  store i16 %row_outbuf_load, i16* %col_inbuf_6_addr, align 2

ST_5: stg_60 [1/1] 0.00ns
branch6:2  br label %ifBlock

ST_5: col_inbuf_5_addr [1/1] 0.00ns
branch5:0  %col_inbuf_5_addr = getelementptr [8 x i16]* %col_inbuf_5, i64 0, i64 %tmp_s

ST_5: stg_62 [1/1] 2.39ns
branch5:1  store i16 %row_outbuf_load, i16* %col_inbuf_5_addr, align 2

ST_5: stg_63 [1/1] 0.00ns
branch5:2  br label %ifBlock

ST_5: col_inbuf_4_addr [1/1] 0.00ns
branch4:0  %col_inbuf_4_addr = getelementptr [8 x i16]* %col_inbuf_4, i64 0, i64 %tmp_s

ST_5: stg_65 [1/1] 2.39ns
branch4:1  store i16 %row_outbuf_load, i16* %col_inbuf_4_addr, align 2

ST_5: stg_66 [1/1] 0.00ns
branch4:2  br label %ifBlock

ST_5: col_inbuf_3_addr [1/1] 0.00ns
branch3:0  %col_inbuf_3_addr = getelementptr [8 x i16]* %col_inbuf_3, i64 0, i64 %tmp_s

ST_5: stg_68 [1/1] 2.39ns
branch3:1  store i16 %row_outbuf_load, i16* %col_inbuf_3_addr, align 2

ST_5: stg_69 [1/1] 0.00ns
branch3:2  br label %ifBlock

ST_5: col_inbuf_2_addr [1/1] 0.00ns
branch2:0  %col_inbuf_2_addr = getelementptr [8 x i16]* %col_inbuf_2, i64 0, i64 %tmp_s

ST_5: stg_71 [1/1] 2.39ns
branch2:1  store i16 %row_outbuf_load, i16* %col_inbuf_2_addr, align 2

ST_5: stg_72 [1/1] 0.00ns
branch2:2  br label %ifBlock

ST_5: col_inbuf_1_addr [1/1] 0.00ns
branch1:0  %col_inbuf_1_addr = getelementptr [8 x i16]* %col_inbuf_1, i64 0, i64 %tmp_s

ST_5: stg_74 [1/1] 2.39ns
branch1:1  store i16 %row_outbuf_load, i16* %col_inbuf_1_addr, align 2

ST_5: stg_75 [1/1] 0.00ns
branch1:2  br label %ifBlock

ST_5: col_inbuf_0_addr [1/1] 0.00ns
branch0:0  %col_inbuf_0_addr = getelementptr [8 x i16]* %col_inbuf_0, i64 0, i64 %tmp_s

ST_5: stg_77 [1/1] 2.39ns
branch0:1  store i16 %row_outbuf_load, i16* %col_inbuf_0_addr, align 2

ST_5: stg_78 [1/1] 0.00ns
branch0:2  br label %ifBlock

ST_5: col_inbuf_7_addr [1/1] 0.00ns
branch7:0  %col_inbuf_7_addr = getelementptr [8 x i16]* %col_inbuf_7, i64 0, i64 %tmp_s

ST_5: stg_80 [1/1] 2.39ns
branch7:1  store i16 %row_outbuf_load, i16* %col_inbuf_7_addr, align 2

ST_5: stg_81 [1/1] 0.00ns
branch7:2  br label %ifBlock

ST_5: empty_6 [1/1] 0.00ns
ifBlock:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_9)

ST_5: stg_83 [1/1] 0.00ns
ifBlock:2  br label %.preheader7.preheader


 <State 6>: 2.32ns
ST_6: i_2 [1/1] 0.00ns
.preheader6:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader7.preheader ]

ST_6: exitcond2 [1/1] 1.24ns
.preheader6:1  %exitcond2 = icmp eq i4 %i_2, -8

ST_6: empty_8 [1/1] 0.00ns
.preheader6:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: i_5 [1/1] 0.48ns
.preheader6:3  %i_5 = add i4 %i_2, 1

ST_6: stg_88 [1/1] 1.09ns
.preheader6:4  br i1 %exitcond2, label %.preheader.preheader, label %3

ST_6: stg_89 [2/2] 0.72ns
:1  call fastcc void @dct_dct_1d([8 x i16]* nocapture %col_inbuf_0, [8 x i16]* nocapture %col_inbuf_1, [8 x i16]* nocapture %col_inbuf_2, [8 x i16]* nocapture %col_inbuf_3, [8 x i16]* nocapture %col_inbuf_4, [8 x i16]* nocapture %col_inbuf_5, [8 x i16]* nocapture %col_inbuf_6, [8 x i16]* nocapture %col_inbuf_7, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)


 <State 7>: 0.00ns
ST_7: stg_90 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

ST_7: stg_91 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d([8 x i16]* nocapture %col_inbuf_0, [8 x i16]* nocapture %col_inbuf_1, [8 x i16]* nocapture %col_inbuf_2, [8 x i16]* nocapture %col_inbuf_3, [8 x i16]* nocapture %col_inbuf_4, [8 x i16]* nocapture %col_inbuf_5, [8 x i16]* nocapture %col_inbuf_6, [8 x i16]* nocapture %col_inbuf_7, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)

ST_7: stg_92 [1/1] 0.00ns
:2  br label %.preheader6


 <State 8>: 5.75ns
ST_8: indvar_flatten1 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader6 ]

ST_8: j_1 [1/1] 0.00ns
.preheader.preheader:1  %j_1 = phi i4 [ %j_1_mid2, %.preheader ], [ 0, %.preheader6 ]

ST_8: i_3 [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader6 ]

ST_8: exitcond_flatten1 [1/1] 1.35ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_8: indvar_flatten_next1 [1/1] 1.34ns
.preheader.preheader:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_8: stg_98 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %4, label %.preheader

ST_8: exitcond1 [1/1] 1.24ns
.preheader:2  %exitcond1 = icmp eq i4 %i_3, -8

ST_8: i_3_mid2 [1/1] 0.84ns
.preheader:3  %i_3_mid2 = select i1 %exitcond1, i4 0, i4 %i_3

ST_8: j_2 [1/1] 0.48ns
.preheader:4  %j_2 = add i4 %j_1, 1

ST_8: j_1_mid2 [1/1] 0.84ns
.preheader:5  %j_1_mid2 = select i1 %exitcond1, i4 %j_2, i4 %j_1

ST_8: tmp_3_trn_cast [1/1] 0.00ns
.preheader:10  %tmp_3_trn_cast = zext i4 %j_1_mid2 to i8

ST_8: tmp_6 [1/1] 0.00ns
.preheader:11  %tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_8: p_addr2_cast [1/1] 0.00ns
.preheader:12  %p_addr2_cast = zext i7 %tmp_6 to i8

ST_8: p_addr5 [1/1] 1.34ns
.preheader:13  %p_addr5 = add i8 %tmp_3_trn_cast, %p_addr2_cast

ST_8: tmp_7 [1/1] 0.00ns
.preheader:14  %tmp_7 = zext i8 %p_addr5 to i64

ST_8: col_outbuf_addr [1/1] 0.00ns
.preheader:15  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_7

ST_8: col_outbuf_load [2/2] 2.33ns
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_8: i_7 [1/1] 0.48ns
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 9>: 4.66ns
ST_9: stg_111 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop_Xpose_Col)

ST_9: empty_9 [1/1] 0.00ns
.preheader:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_9: stg_113 [1/1] 0.00ns
.preheader:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str9) nounwind

ST_9: tmp_1 [1/1] 0.00ns
.preheader:7  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str9)

ST_9: stg_115 [1/1] 0.00ns
.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: tmp_4_trn_cast [1/1] 0.00ns
.preheader:9  %tmp_4_trn_cast = zext i4 %i_3_mid2 to i8

ST_9: col_outbuf_load [1/2] 2.33ns
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_9: tmp_8 [1/1] 0.00ns
.preheader:17  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_mid2, i3 0)

ST_9: p_addr3_cast [1/1] 0.00ns
.preheader:18  %p_addr3_cast = zext i7 %tmp_8 to i8

ST_9: p_addr4 [1/1] 1.34ns
.preheader:19  %p_addr4 = add i8 %tmp_4_trn_cast, %p_addr3_cast

ST_9: tmp_3 [1/1] 0.00ns
.preheader:20  %tmp_3 = zext i8 %p_addr4 to i64

ST_9: out_block_addr [1/1] 0.00ns
.preheader:21  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_3

ST_9: stg_123 [1/1] 2.33ns
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_9: empty_10 [1/1] 0.00ns
.preheader:23  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str9, i32 %tmp_1)

ST_9: stg_125 [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 10>: 0.00ns
ST_10: stg_126 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xba4842a9e0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xba47b05ca0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xba47b05700; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xba47b05a60; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xba47b070e0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xba47b053a0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xba47b05280; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xba47b05820; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xba47b05430; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba47b05550; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba47b06c60; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba47b063f0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba47b05af0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba47b06d80; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba47b06990; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba47b06090; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba47b06a20; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 00111100000]
col_outbuf           (alloca           ) [ 00111111110]
col_inbuf_0          (alloca           ) [ 00111111000]
col_inbuf_1          (alloca           ) [ 00111111000]
col_inbuf_2          (alloca           ) [ 00111111000]
col_inbuf_3          (alloca           ) [ 00111111000]
col_inbuf_4          (alloca           ) [ 00111111000]
col_inbuf_5          (alloca           ) [ 00111111000]
col_inbuf_6          (alloca           ) [ 00111111000]
col_inbuf_7          (alloca           ) [ 00111111000]
stg_21               (br               ) [ 01110000000]
i                    (phi              ) [ 00110000000]
exitcond5            (icmp             ) [ 00111100000]
empty                (speclooptripcount) [ 00000000000]
i_4                  (add              ) [ 01110000000]
stg_26               (br               ) [ 00111100000]
stg_28               (specloopname     ) [ 00000000000]
stg_29               (call             ) [ 00000000000]
stg_30               (br               ) [ 01110000000]
indvar_flatten       (phi              ) [ 00001000000]
j                    (phi              ) [ 00001000000]
i_1                  (phi              ) [ 00001000000]
exitcond_flatten     (icmp             ) [ 00001100000]
indvar_flatten_next  (add              ) [ 00101100000]
stg_36               (br               ) [ 00001111000]
exitcond             (icmp             ) [ 00000000000]
i_1_mid2             (select           ) [ 00000000000]
j_s                  (add              ) [ 00000000000]
j_mid2               (select           ) [ 00101100000]
tmp_trn_cast         (zext             ) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
p_addr_cast          (zext             ) [ 00000000000]
p_addr1              (add              ) [ 00000000000]
tmp_5                (zext             ) [ 00000000000]
row_outbuf_addr      (getelementptr    ) [ 00001100000]
tmp_2                (trunc            ) [ 00001100000]
stg_49               (switch           ) [ 00000000000]
i_6                  (add              ) [ 00101100000]
stg_51               (specloopname     ) [ 00000000000]
empty_7              (speclooptripcount) [ 00000000000]
tmp_s                (zext             ) [ 00000000000]
stg_54               (specloopname     ) [ 00000000000]
tmp_9                (specregionbegin  ) [ 00000000000]
stg_56               (specpipeline     ) [ 00000000000]
row_outbuf_load      (load             ) [ 00000000000]
col_inbuf_6_addr     (getelementptr    ) [ 00000000000]
stg_59               (store            ) [ 00000000000]
stg_60               (br               ) [ 00000000000]
col_inbuf_5_addr     (getelementptr    ) [ 00000000000]
stg_62               (store            ) [ 00000000000]
stg_63               (br               ) [ 00000000000]
col_inbuf_4_addr     (getelementptr    ) [ 00000000000]
stg_65               (store            ) [ 00000000000]
stg_66               (br               ) [ 00000000000]
col_inbuf_3_addr     (getelementptr    ) [ 00000000000]
stg_68               (store            ) [ 00000000000]
stg_69               (br               ) [ 00000000000]
col_inbuf_2_addr     (getelementptr    ) [ 00000000000]
stg_71               (store            ) [ 00000000000]
stg_72               (br               ) [ 00000000000]
col_inbuf_1_addr     (getelementptr    ) [ 00000000000]
stg_74               (store            ) [ 00000000000]
stg_75               (br               ) [ 00000000000]
col_inbuf_0_addr     (getelementptr    ) [ 00000000000]
stg_77               (store            ) [ 00000000000]
stg_78               (br               ) [ 00000000000]
col_inbuf_7_addr     (getelementptr    ) [ 00000000000]
stg_80               (store            ) [ 00000000000]
stg_81               (br               ) [ 00000000000]
empty_6              (specregionend    ) [ 00000000000]
stg_83               (br               ) [ 00101100000]
i_2                  (phi              ) [ 00000011000]
exitcond2            (icmp             ) [ 00000011110]
empty_8              (speclooptripcount) [ 00000000000]
i_5                  (add              ) [ 00001011000]
stg_88               (br               ) [ 00000011110]
stg_90               (specloopname     ) [ 00000000000]
stg_91               (call             ) [ 00000000000]
stg_92               (br               ) [ 00001011000]
indvar_flatten1      (phi              ) [ 00000000100]
j_1                  (phi              ) [ 00000000100]
i_3                  (phi              ) [ 00000000100]
exitcond_flatten1    (icmp             ) [ 00000000110]
indvar_flatten_next1 (add              ) [ 00000010110]
stg_98               (br               ) [ 00000000000]
exitcond1            (icmp             ) [ 00000000000]
i_3_mid2             (select           ) [ 00000000110]
j_2                  (add              ) [ 00000000000]
j_1_mid2             (select           ) [ 00000010110]
tmp_3_trn_cast       (zext             ) [ 00000000000]
tmp_6                (bitconcatenate   ) [ 00000000000]
p_addr2_cast         (zext             ) [ 00000000000]
p_addr5              (add              ) [ 00000000000]
tmp_7                (zext             ) [ 00000000000]
col_outbuf_addr      (getelementptr    ) [ 00000000110]
i_7                  (add              ) [ 00000010110]
stg_111              (specloopname     ) [ 00000000000]
empty_9              (speclooptripcount) [ 00000000000]
stg_113              (specloopname     ) [ 00000000000]
tmp_1                (specregionbegin  ) [ 00000000000]
stg_115              (specpipeline     ) [ 00000000000]
tmp_4_trn_cast       (zext             ) [ 00000000000]
col_outbuf_load      (load             ) [ 00000000000]
tmp_8                (bitconcatenate   ) [ 00000000000]
p_addr3_cast         (zext             ) [ 00000000000]
p_addr4              (add              ) [ 00000000000]
tmp_3                (zext             ) [ 00000000000]
out_block_addr       (getelementptr    ) [ 00000000000]
stg_123              (store            ) [ 00000000000]
empty_10             (specregionend    ) [ 00000000000]
stg_125              (br               ) [ 00000010110]
stg_126              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_block_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_block_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_block_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_block_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_block_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_block_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_block_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_block">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_1d"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop_Xpose_Col"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="row_outbuf_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="col_outbuf_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="col_inbuf_0_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="col_inbuf_1_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="col_inbuf_2_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="col_inbuf_3_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="col_inbuf_4_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_4/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="col_inbuf_5_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_5/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="col_inbuf_6_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_6/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="col_inbuf_7_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_7/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="row_outbuf_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="col_inbuf_6_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="stg_59_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="col_inbuf_5_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="stg_62_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_62/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="col_inbuf_4_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="stg_65_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="col_inbuf_3_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="stg_68_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_68/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="col_inbuf_2_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="stg_71_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_71/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="col_inbuf_1_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="stg_74_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_74/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="col_inbuf_0_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_0_addr/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="stg_77_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_77/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="col_inbuf_7_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="stg_80_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="0"/>
<pin id="244" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_80/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="col_outbuf_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="256" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="out_block_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="stg_123_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_123/9 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar_flatten_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="1"/>
<pin id="285" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar_flatten_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="1" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="j_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_1_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i_2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_2_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="1"/>
<pin id="330" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten1_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/8 "/>
</bind>
</comp>

<comp id="339" class="1005" name="j_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="j_1_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_3_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_3_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_dct_dct_1d_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="0" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="0"/>
<pin id="364" dir="0" index="2" bw="16" slack="0"/>
<pin id="365" dir="0" index="3" bw="16" slack="0"/>
<pin id="366" dir="0" index="4" bw="16" slack="0"/>
<pin id="367" dir="0" index="5" bw="16" slack="0"/>
<pin id="368" dir="0" index="6" bw="16" slack="0"/>
<pin id="369" dir="0" index="7" bw="16" slack="0"/>
<pin id="370" dir="0" index="8" bw="16" slack="0"/>
<pin id="371" dir="0" index="9" bw="4" slack="0"/>
<pin id="372" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="373" dir="0" index="11" bw="4" slack="0"/>
<pin id="374" dir="0" index="12" bw="14" slack="0"/>
<pin id="375" dir="0" index="13" bw="15" slack="0"/>
<pin id="376" dir="0" index="14" bw="15" slack="0"/>
<pin id="377" dir="0" index="15" bw="15" slack="0"/>
<pin id="378" dir="0" index="16" bw="15" slack="0"/>
<pin id="379" dir="0" index="17" bw="15" slack="0"/>
<pin id="380" dir="0" index="18" bw="15" slack="0"/>
<pin id="381" dir="0" index="19" bw="15" slack="0"/>
<pin id="382" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_27/2 stg_89/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="exitcond5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="i_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="exitcond_flatten_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="0" index="1" bw="7" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="indvar_flatten_next_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="exitcond_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_1_mid2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="0" index="2" bw="4" slack="0"/>
<pin id="438" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="j_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="j_mid2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_trn_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_addr_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_addr1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="i_6_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_s_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="exitcond2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="i_5_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="exitcond_flatten1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="0"/>
<pin id="518" dir="0" index="1" bw="7" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="indvar_flatten_next1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="exitcond1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="i_3_mid2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="0" index="2" bw="4" slack="0"/>
<pin id="538" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="j_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="j_1_mid2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_3_trn_cast_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_trn_cast/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_6_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_addr2_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_addr5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="7" slack="0"/>
<pin id="575" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr5/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_7_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="i_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_4_trn_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_trn_cast/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_8_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="0"/>
<pin id="594" dir="0" index="1" bw="4" slack="1"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_addr3_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr3_cast/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_addr4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="7" slack="0"/>
<pin id="606" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="614" class="1005" name="exitcond5_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="618" class="1005" name="i_4_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="0"/>
<pin id="620" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="623" class="1005" name="exitcond_flatten_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="627" class="1005" name="indvar_flatten_next_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="632" class="1005" name="j_mid2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="638" class="1005" name="row_outbuf_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="1"/>
<pin id="640" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_2_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="1"/>
<pin id="645" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="647" class="1005" name="i_6_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="652" class="1005" name="exitcond2_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="656" class="1005" name="i_5_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="661" class="1005" name="exitcond_flatten1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="indvar_flatten_next1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="0"/>
<pin id="667" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="i_3_mid2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="1"/>
<pin id="672" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="j_1_mid2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="0"/>
<pin id="677" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="col_outbuf_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="1"/>
<pin id="683" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="i_7_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="0"/>
<pin id="688" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="62" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="146" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="146" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="146" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="146" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="146" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="146" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="146" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="146" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="253" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="384"><net_src comp="0" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="385"><net_src comp="2" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="386"><net_src comp="4" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="387"><net_src comp="6" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="388"><net_src comp="8" pin="0"/><net_sink comp="361" pin=5"/></net>

<net id="389"><net_src comp="10" pin="0"/><net_sink comp="361" pin=6"/></net>

<net id="390"><net_src comp="12" pin="0"/><net_sink comp="361" pin=7"/></net>

<net id="391"><net_src comp="14" pin="0"/><net_sink comp="361" pin=8"/></net>

<net id="392"><net_src comp="275" pin="4"/><net_sink comp="361" pin=9"/></net>

<net id="393"><net_src comp="275" pin="4"/><net_sink comp="361" pin=11"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="361" pin=12"/></net>

<net id="395"><net_src comp="20" pin="0"/><net_sink comp="361" pin=13"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="361" pin=14"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="361" pin=15"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="361" pin=16"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="361" pin=17"/></net>

<net id="400"><net_src comp="30" pin="0"/><net_sink comp="361" pin=18"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="361" pin=19"/></net>

<net id="402"><net_src comp="320" pin="4"/><net_sink comp="361" pin=9"/></net>

<net id="403"><net_src comp="320" pin="4"/><net_sink comp="361" pin=11"/></net>

<net id="408"><net_src comp="275" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="275" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="44" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="287" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="287" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="309" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="36" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="309" pin="4"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="298" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="428" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="298" pin="4"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="58" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="434" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="456" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="486"><net_src comp="434" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="434" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="44" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="508"><net_src comp="320" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="38" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="320" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="44" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="332" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="332" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="56" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="354" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="38" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="36" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="354" pin="4"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="343" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="44" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="528" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="343" pin="4"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="58" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="534" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="60" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="556" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="587"><net_src comp="534" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="44" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="597"><net_src comp="58" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="60" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="602"><net_src comp="592" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="589" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="617"><net_src comp="404" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="410" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="626"><net_src comp="416" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="422" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="635"><net_src comp="448" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="641"><net_src comp="140" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="646"><net_src comp="483" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="487" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="655"><net_src comp="504" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="510" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="664"><net_src comp="516" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="522" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="673"><net_src comp="534" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="678"><net_src comp="548" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="684"><net_src comp="247" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="689"><net_src comp="583" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="354" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		i_4 : 1
		stg_26 : 2
		stg_27 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_36 : 2
		exitcond : 1
		i_1_mid2 : 2
		j_s : 1
		j_mid2 : 2
		tmp_trn_cast : 3
		tmp : 3
		p_addr_cast : 4
		p_addr1 : 5
		tmp_5 : 6
		row_outbuf_addr : 7
		row_outbuf_load : 8
		tmp_2 : 3
		stg_49 : 4
		i_6 : 3
	State 5
		col_inbuf_6_addr : 1
		stg_59 : 2
		col_inbuf_5_addr : 1
		stg_62 : 2
		col_inbuf_4_addr : 1
		stg_65 : 2
		col_inbuf_3_addr : 1
		stg_68 : 2
		col_inbuf_2_addr : 1
		stg_71 : 2
		col_inbuf_1_addr : 1
		stg_74 : 2
		col_inbuf_0_addr : 1
		stg_77 : 2
		col_inbuf_7_addr : 1
		stg_80 : 2
		empty_6 : 1
	State 6
		exitcond2 : 1
		i_5 : 1
		stg_88 : 2
		stg_89 : 1
	State 7
	State 8
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_98 : 2
		exitcond1 : 1
		i_3_mid2 : 2
		j_2 : 1
		j_1_mid2 : 2
		tmp_3_trn_cast : 3
		tmp_6 : 3
		p_addr2_cast : 4
		p_addr5 : 5
		tmp_7 : 6
		col_outbuf_addr : 7
		col_outbuf_load : 8
		i_7 : 3
	State 9
		p_addr3_cast : 1
		p_addr4 : 2
		tmp_3 : 3
		out_block_addr : 4
		stg_123 : 5
		empty_10 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |    grp_dct_dct_1d_fu_361    |    8    |  13.02  |   452   |   155   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_410         |    0    |    0    |    0    |    4    |
|          |  indvar_flatten_next_fu_422 |    0    |    0    |    0    |    7    |
|          |          j_s_fu_442         |    0    |    0    |    0    |    4    |
|          |        p_addr1_fu_472       |    0    |    0    |    0    |    7    |
|          |          i_6_fu_487         |    0    |    0    |    0    |    4    |
|    add   |          i_5_fu_510         |    0    |    0    |    0    |    4    |
|          | indvar_flatten_next1_fu_522 |    0    |    0    |    0    |    7    |
|          |          j_2_fu_542         |    0    |    0    |    0    |    4    |
|          |        p_addr5_fu_572       |    0    |    0    |    0    |    7    |
|          |          i_7_fu_583         |    0    |    0    |    0    |    4    |
|          |        p_addr4_fu_603       |    0    |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_434       |    0    |    0    |    0    |    4    |
|  select  |        j_mid2_fu_448        |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_534       |    0    |    0    |    0    |    4    |
|          |       j_1_mid2_fu_548       |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       exitcond5_fu_404      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_416   |    0    |    0    |    0    |    3    |
|   icmp   |       exitcond_fu_428       |    0    |    0    |    0    |    2    |
|          |       exitcond2_fu_504      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten1_fu_516  |    0    |    0    |    0    |    3    |
|          |       exitcond1_fu_528      |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     tmp_trn_cast_fu_456     |    0    |    0    |    0    |    0    |
|          |      p_addr_cast_fu_468     |    0    |    0    |    0    |    0    |
|          |         tmp_5_fu_478        |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_493        |    0    |    0    |    0    |    0    |
|   zext   |    tmp_3_trn_cast_fu_556    |    0    |    0    |    0    |    0    |
|          |     p_addr2_cast_fu_568     |    0    |    0    |    0    |    0    |
|          |         tmp_7_fu_578        |    0    |    0    |    0    |    0    |
|          |    tmp_4_trn_cast_fu_589    |    0    |    0    |    0    |    0    |
|          |     p_addr3_cast_fu_599     |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_609        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_460         |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_6_fu_560        |    0    |    0    |    0    |    0    |
|          |         tmp_8_fu_592        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   trunc  |         tmp_2_fu_483        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    8    |  13.02  |   452   |   244   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|col_inbuf_0|    0   |   32   |    2   |
|col_inbuf_1|    0   |   32   |    2   |
|col_inbuf_2|    0   |   32   |    2   |
|col_inbuf_3|    0   |   32   |    2   |
|col_inbuf_4|    0   |   32   |    2   |
|col_inbuf_5|    0   |   32   |    2   |
|col_inbuf_6|    0   |   32   |    2   |
|col_inbuf_7|    0   |   32   |    2   |
| col_outbuf|    1   |    0   |    0   |
| row_outbuf|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |   256  |   16   |
+-----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_681  |    6   |
|      exitcond2_reg_652     |    1   |
|      exitcond5_reg_614     |    1   |
|  exitcond_flatten1_reg_661 |    1   |
|  exitcond_flatten_reg_623  |    1   |
|         i_1_reg_305        |    4   |
|         i_2_reg_316        |    4   |
|      i_3_mid2_reg_670      |    4   |
|         i_3_reg_350        |    4   |
|         i_4_reg_618        |    4   |
|         i_5_reg_656        |    4   |
|         i_6_reg_647        |    4   |
|         i_7_reg_686        |    4   |
|          i_reg_271         |    4   |
|   indvar_flatten1_reg_328  |    7   |
|indvar_flatten_next1_reg_665|    7   |
| indvar_flatten_next_reg_627|    7   |
|   indvar_flatten_reg_283   |    7   |
|      j_1_mid2_reg_675      |    4   |
|         j_1_reg_339        |    4   |
|       j_mid2_reg_632       |    4   |
|          j_reg_294         |    4   |
|   row_outbuf_addr_reg_638  |    6   |
|        tmp_2_reg_643       |    3   |
+----------------------------+--------+
|            Total           |   99   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_146   |  p0  |   2  |   6  |   12   ||    6    |
|   grp_access_fu_253   |  p0  |   2  |   6  |   12   ||    6    |
|       i_reg_271       |  p0  |   2  |   4  |    8   ||    4    |
|      i_2_reg_316      |  p0  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d_fu_361 |  p9  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d_fu_361 |  p11 |   2  |   4  |    8   ||    4    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   56   ||   6.51  ||    28   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   13   |   452  |   244  |
|   Memory  |    2   |    -   |    -   |   256  |   16   |
|Multiplexer|    -   |    -   |    6   |    -   |   28   |
|  Register |    -   |    -   |    -   |   99   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   19   |   807  |   288  |
+-----------+--------+--------+--------+--------+--------+
