
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwm_reg_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_reg_cdc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv pwm.sv pwm_chan.sv pwm_core.sv pwm_reg_top.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.445 ; gain = 4.988 ; free physical = 269239 ; free virtual = 426536
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm" "*.svh"]] 
# }
# synth_design -top pwm \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top pwm -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40166
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 265787 ; free virtual = 423091
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'pwm_reg_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 939556864 - type: integer 
	Parameter BitMask bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetVal bound to: 6'b000000 
	Parameter BitMask bound to: 6'b111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized0' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 0 - type: integer 
	Parameter BitMask bound to: -1073676289 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized1' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 2147450879 - type: integer 
	Parameter BitMask bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized2' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter ResetVal bound to: 0 - type: integer 
	Parameter BitMask bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized3' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_reg_cdc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000011011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 27'b000000000001000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm_reg_top.sv:2695]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm_reg_top.sv:2782]
INFO: [Synth 8-6155] done synthesizing module 'pwm_reg_top' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'pwm_core' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm_core.sv:7]
	Parameter NOutputs bound to: 32'sb00000000000000000000000000000110 
	Parameter PhaseCntDw bound to: 32'sb00000000000000000000000000010000 
	Parameter BeatCntDw bound to: 32'sb00000000000000000000000000011011 
INFO: [Synth 8-6157] synthesizing module 'pwm_chan' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm_chan.sv:5]
	Parameter CntDw bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'pwm_chan' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm_chan.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'pwm_core' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm_core.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/pwm.sv:6]
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[5] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[4] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[3] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[2] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[1] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[0] driven by constant 1
WARNING: [Synth 8-7129] Port reg2hw[alert_test][q] in module pwm_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg2hw[alert_test][qe] in module pwm_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][7] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][6] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][5] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][4] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][3] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][1] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_source][0] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][31] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][30] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][29] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][28] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][27] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][26] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][25] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][24] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][23] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][22] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][21] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][20] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][19] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][18] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][17] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][16] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][15] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][14] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][13] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_address][12] in module tlul_err is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 262786 ; free virtual = 420092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 264234 ; free virtual = 421544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 264266 ; free virtual = 421576
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2864.453 ; gain = 7.859 ; free physical = 264603 ; free virtual = 421929
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 12    
	   2 Input   17 Bit       Adders := 7     
	   2 Input   16 Bit       Adders := 12    
	   3 Input   16 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 6     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 101   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 20    
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 49    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 308   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 20    
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   16 Bit        Muxes := 73    
	   2 Input    6 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 21    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 304   
	   3 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[5] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[4] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[3] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[2] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[1] driven by constant 1
WARNING: [Synth 8-3917] design pwm has port cio_pwm_en_o[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 265976 ; free virtual = 423299
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 265637 ; free virtual = 422960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 265655 ; free virtual = 422974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 266454 ; free virtual = 423774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 266450 ; free virtual = 423770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 266385 ; free virtual = 423705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 266318 ; free virtual = 423638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 266285 ; free virtual = 423604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 266274 ; free virtual = 423593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     5|
|3     |LUT2 |   409|
|4     |LUT3 |    11|
|5     |LUT4 |    76|
|6     |LUT5 |   227|
|7     |LUT6 |   316|
|8     |FDCE |   612|
|9     |FDPE |   191|
|10    |IBUF |   109|
|11    |OBUF |    80|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+--------------------------------------------+------+
|      |Instance                                |Module                                      |Cells |
+------+----------------------------------------+--------------------------------------------+------+
|1     |top                                     |                                            |  2038|
|2     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                           |    45|
|3     |    i_decode_ack                        |prim_diff_decode                            |    16|
|4     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_216         |     4|
|5     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_221 |     4|
|6     |          u_sync_1                      |prim_generic_flop__parameterized0_222       |     1|
|7     |          u_sync_2                      |prim_generic_flop__parameterized0_223       |     3|
|8     |      \gen_async.i_sync_p               |prim_flop_2sync_217                         |     7|
|9     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_218                 |     7|
|10    |          u_sync_1                      |prim_generic_flop_219                       |     1|
|11    |          u_sync_2                      |prim_generic_flop_220                       |     6|
|12    |    i_decode_ping                       |prim_diff_decode_210                        |    21|
|13    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0             |     3|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0     |     3|
|15    |          u_sync_1                      |prim_generic_flop__parameterized0           |     1|
|16    |          u_sync_2                      |prim_generic_flop__parameterized0_215       |     2|
|17    |      \gen_async.i_sync_p               |prim_flop_2sync_211                         |    14|
|18    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_212                 |    14|
|19    |          u_sync_1                      |prim_generic_flop_213                       |     1|
|20    |          u_sync_2                      |prim_generic_flop_214                       |    13|
|21    |  u_reg                                 |pwm_reg_top                                 |  1802|
|22    |    u_blink_param_0_cdc                 |prim_reg_cdc__parameterized3                |    94|
|23    |      u_prim_sync                       |prim_sync_reqack_201                        |    46|
|24    |        ack_sync                        |prim_flop_2sync_202                         |    38|
|25    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_207                 |    38|
|26    |            u_sync_1                    |prim_generic_flop_208                       |     1|
|27    |            u_sync_2                    |prim_generic_flop_209                       |    37|
|28    |        req_sync                        |prim_flop_2sync_203                         |     3|
|29    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_204                 |     3|
|30    |            u_sync_1                    |prim_generic_flop_205                       |     1|
|31    |            u_sync_2                    |prim_generic_flop_206                       |     2|
|32    |    u_blink_param_1_cdc                 |prim_reg_cdc__parameterized3_0              |    94|
|33    |      u_prim_sync                       |prim_sync_reqack_192                        |    46|
|34    |        ack_sync                        |prim_flop_2sync_193                         |    38|
|35    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_198                 |    38|
|36    |            u_sync_1                    |prim_generic_flop_199                       |     1|
|37    |            u_sync_2                    |prim_generic_flop_200                       |    37|
|38    |        req_sync                        |prim_flop_2sync_194                         |     3|
|39    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_195                 |     3|
|40    |            u_sync_1                    |prim_generic_flop_196                       |     1|
|41    |            u_sync_2                    |prim_generic_flop_197                       |     2|
|42    |    u_blink_param_2_cdc                 |prim_reg_cdc__parameterized3_1              |   104|
|43    |      u_prim_sync                       |prim_sync_reqack_183                        |    45|
|44    |        ack_sync                        |prim_flop_2sync_184                         |    37|
|45    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_189                 |    37|
|46    |            u_sync_1                    |prim_generic_flop_190                       |     1|
|47    |            u_sync_2                    |prim_generic_flop_191                       |    36|
|48    |        req_sync                        |prim_flop_2sync_185                         |     3|
|49    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_186                 |     3|
|50    |            u_sync_1                    |prim_generic_flop_187                       |     1|
|51    |            u_sync_2                    |prim_generic_flop_188                       |     2|
|52    |    u_blink_param_3_cdc                 |prim_reg_cdc__parameterized3_2              |   115|
|53    |      u_prim_sync                       |prim_sync_reqack_174                        |    46|
|54    |        ack_sync                        |prim_flop_2sync_175                         |    38|
|55    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_180                 |    38|
|56    |            u_sync_1                    |prim_generic_flop_181                       |     1|
|57    |            u_sync_2                    |prim_generic_flop_182                       |    37|
|58    |        req_sync                        |prim_flop_2sync_176                         |     3|
|59    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_177                 |     3|
|60    |            u_sync_1                    |prim_generic_flop_178                       |     1|
|61    |            u_sync_2                    |prim_generic_flop_179                       |     2|
|62    |    u_blink_param_4_cdc                 |prim_reg_cdc__parameterized3_3              |    80|
|63    |      u_prim_sync                       |prim_sync_reqack_165                        |    46|
|64    |        ack_sync                        |prim_flop_2sync_166                         |    38|
|65    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_171                 |    38|
|66    |            u_sync_1                    |prim_generic_flop_172                       |     1|
|67    |            u_sync_2                    |prim_generic_flop_173                       |    37|
|68    |        req_sync                        |prim_flop_2sync_167                         |     3|
|69    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_168                 |     3|
|70    |            u_sync_1                    |prim_generic_flop_169                       |     1|
|71    |            u_sync_2                    |prim_generic_flop_170                       |     2|
|72    |    u_blink_param_5_cdc                 |prim_reg_cdc__parameterized3_4              |    84|
|73    |      u_prim_sync                       |prim_sync_reqack_156                        |    46|
|74    |        ack_sync                        |prim_flop_2sync_157                         |    37|
|75    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_162                 |    37|
|76    |            u_sync_1                    |prim_generic_flop_163                       |     1|
|77    |            u_sync_2                    |prim_generic_flop_164                       |    36|
|78    |        req_sync                        |prim_flop_2sync_158                         |     4|
|79    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_159                 |     4|
|80    |            u_sync_1                    |prim_generic_flop_160                       |     1|
|81    |            u_sync_2                    |prim_generic_flop_161                       |     3|
|82    |    u_cfg_cdc                           |prim_reg_cdc                                |   109|
|83    |      u_prim_sync                       |prim_sync_reqack_147                        |    45|
|84    |        ack_sync                        |prim_flop_2sync_148                         |    37|
|85    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_153                 |    37|
|86    |            u_sync_1                    |prim_generic_flop_154                       |     1|
|87    |            u_sync_2                    |prim_generic_flop_155                       |    36|
|88    |        req_sync                        |prim_flop_2sync_149                         |     3|
|89    |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_150                 |     3|
|90    |            u_sync_1                    |prim_generic_flop_151                       |     1|
|91    |            u_sync_2                    |prim_generic_flop_152                       |     2|
|92    |    u_core_tgl                          |prim_sync_reqack                            |    10|
|93    |      ack_sync                          |prim_flop_2sync_139                         |     3|
|94    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_144                 |     3|
|95    |          u_sync_1                      |prim_generic_flop_145                       |     1|
|96    |          u_sync_2                      |prim_generic_flop_146                       |     2|
|97    |      req_sync                          |prim_flop_2sync_140                         |     3|
|98    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_141                 |     3|
|99    |          u_sync_1                      |prim_generic_flop_142                       |     1|
|100   |          u_sync_2                      |prim_generic_flop_143                       |     2|
|101   |    u_duty_cycle_0_cdc                  |prim_reg_cdc__parameterized2                |    85|
|102   |      u_prim_sync                       |prim_sync_reqack_130                        |    46|
|103   |        ack_sync                        |prim_flop_2sync_131                         |    39|
|104   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_136                 |    39|
|105   |            u_sync_1                    |prim_generic_flop_137                       |     1|
|106   |            u_sync_2                    |prim_generic_flop_138                       |    38|
|107   |        req_sync                        |prim_flop_2sync_132                         |     3|
|108   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_133                 |     3|
|109   |            u_sync_1                    |prim_generic_flop_134                       |     1|
|110   |            u_sync_2                    |prim_generic_flop_135                       |     2|
|111   |    u_duty_cycle_1_cdc                  |prim_reg_cdc__parameterized2_5              |   119|
|112   |      u_prim_sync                       |prim_sync_reqack_121                        |    46|
|113   |        ack_sync                        |prim_flop_2sync_122                         |    39|
|114   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_127                 |    39|
|115   |            u_sync_1                    |prim_generic_flop_128                       |     1|
|116   |            u_sync_2                    |prim_generic_flop_129                       |    38|
|117   |        req_sync                        |prim_flop_2sync_123                         |     3|
|118   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_124                 |     3|
|119   |            u_sync_1                    |prim_generic_flop_125                       |     1|
|120   |            u_sync_2                    |prim_generic_flop_126                       |     2|
|121   |    u_duty_cycle_2_cdc                  |prim_reg_cdc__parameterized2_6              |    84|
|122   |      u_prim_sync                       |prim_sync_reqack_112                        |    46|
|123   |        ack_sync                        |prim_flop_2sync_113                         |    39|
|124   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_118                 |    39|
|125   |            u_sync_1                    |prim_generic_flop_119                       |     1|
|126   |            u_sync_2                    |prim_generic_flop_120                       |    38|
|127   |        req_sync                        |prim_flop_2sync_114                         |     3|
|128   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_115                 |     3|
|129   |            u_sync_1                    |prim_generic_flop_116                       |     1|
|130   |            u_sync_2                    |prim_generic_flop_117                       |     2|
|131   |    u_duty_cycle_3_cdc                  |prim_reg_cdc__parameterized2_7              |    81|
|132   |      u_prim_sync                       |prim_sync_reqack_103                        |    46|
|133   |        ack_sync                        |prim_flop_2sync_104                         |    39|
|134   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_109                 |    39|
|135   |            u_sync_1                    |prim_generic_flop_110                       |     1|
|136   |            u_sync_2                    |prim_generic_flop_111                       |    38|
|137   |        req_sync                        |prim_flop_2sync_105                         |     3|
|138   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_106                 |     3|
|139   |            u_sync_1                    |prim_generic_flop_107                       |     1|
|140   |            u_sync_2                    |prim_generic_flop_108                       |     2|
|141   |    u_duty_cycle_4_cdc                  |prim_reg_cdc__parameterized2_8              |    93|
|142   |      u_prim_sync                       |prim_sync_reqack_94                         |    46|
|143   |        ack_sync                        |prim_flop_2sync_95                          |    39|
|144   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_100                 |    39|
|145   |            u_sync_1                    |prim_generic_flop_101                       |     1|
|146   |            u_sync_2                    |prim_generic_flop_102                       |    38|
|147   |        req_sync                        |prim_flop_2sync_96                          |     3|
|148   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_97                  |     3|
|149   |            u_sync_1                    |prim_generic_flop_98                        |     1|
|150   |            u_sync_2                    |prim_generic_flop_99                        |     2|
|151   |    u_duty_cycle_5_cdc                  |prim_reg_cdc__parameterized2_9              |    91|
|152   |      u_prim_sync                       |prim_sync_reqack_85                         |    46|
|153   |        ack_sync                        |prim_flop_2sync_86                          |    38|
|154   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_91                  |    38|
|155   |            u_sync_1                    |prim_generic_flop_92                        |     1|
|156   |            u_sync_2                    |prim_generic_flop_93                        |    37|
|157   |        req_sync                        |prim_flop_2sync_87                          |     3|
|158   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_88                  |     3|
|159   |            u_sync_1                    |prim_generic_flop_89                        |     1|
|160   |            u_sync_2                    |prim_generic_flop_90                        |     2|
|161   |    u_invert_cdc                        |prim_reg_cdc__parameterized0                |    81|
|162   |      u_prim_sync                       |prim_sync_reqack_76                         |    72|
|163   |        ack_sync                        |prim_flop_2sync_77                          |    12|
|164   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_82                  |    12|
|165   |            u_sync_1                    |prim_generic_flop_83                        |     1|
|166   |            u_sync_2                    |prim_generic_flop_84                        |    11|
|167   |        req_sync                        |prim_flop_2sync_78                          |     3|
|168   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_79                  |     3|
|169   |            u_sync_1                    |prim_generic_flop_80                        |     1|
|170   |            u_sync_2                    |prim_generic_flop_81                        |     2|
|171   |    u_pwm_en_cdc                        |prim_reg_cdc__parameterized0_10             |    27|
|172   |      u_prim_sync                       |prim_sync_reqack_67                         |    19|
|173   |        ack_sync                        |prim_flop_2sync_68                          |    12|
|174   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_73                  |    12|
|175   |            u_sync_1                    |prim_generic_flop_74                        |     1|
|176   |            u_sync_2                    |prim_generic_flop_75                        |    11|
|177   |        req_sync                        |prim_flop_2sync_69                          |     3|
|178   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_70                  |     3|
|179   |            u_sync_1                    |prim_generic_flop_71                        |     1|
|180   |            u_sync_2                    |prim_generic_flop_72                        |     2|
|181   |    u_pwm_param_0_cdc                   |prim_reg_cdc__parameterized1                |    56|
|182   |      u_prim_sync                       |prim_sync_reqack_58                         |    31|
|183   |        ack_sync                        |prim_flop_2sync_59                          |    23|
|184   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_64                  |    23|
|185   |            u_sync_1                    |prim_generic_flop_65                        |     1|
|186   |            u_sync_2                    |prim_generic_flop_66                        |    22|
|187   |        req_sync                        |prim_flop_2sync_60                          |     3|
|188   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_61                  |     3|
|189   |            u_sync_1                    |prim_generic_flop_62                        |     1|
|190   |            u_sync_2                    |prim_generic_flop_63                        |     2|
|191   |    u_pwm_param_1_cdc                   |prim_reg_cdc__parameterized1_11             |    50|
|192   |      u_prim_sync                       |prim_sync_reqack_49                         |    31|
|193   |        ack_sync                        |prim_flop_2sync_50                          |    23|
|194   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_55                  |    23|
|195   |            u_sync_1                    |prim_generic_flop_56                        |     1|
|196   |            u_sync_2                    |prim_generic_flop_57                        |    22|
|197   |        req_sync                        |prim_flop_2sync_51                          |     3|
|198   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_52                  |     3|
|199   |            u_sync_1                    |prim_generic_flop_53                        |     1|
|200   |            u_sync_2                    |prim_generic_flop_54                        |     2|
|201   |    u_pwm_param_2_cdc                   |prim_reg_cdc__parameterized1_12             |    55|
|202   |      u_prim_sync                       |prim_sync_reqack_40                         |    31|
|203   |        ack_sync                        |prim_flop_2sync_41                          |    23|
|204   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_46                  |    23|
|205   |            u_sync_1                    |prim_generic_flop_47                        |     1|
|206   |            u_sync_2                    |prim_generic_flop_48                        |    22|
|207   |        req_sync                        |prim_flop_2sync_42                          |     3|
|208   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_43                  |     3|
|209   |            u_sync_1                    |prim_generic_flop_44                        |     1|
|210   |            u_sync_2                    |prim_generic_flop_45                        |     2|
|211   |    u_pwm_param_3_cdc                   |prim_reg_cdc__parameterized1_13             |    52|
|212   |      u_prim_sync                       |prim_sync_reqack_31                         |    32|
|213   |        ack_sync                        |prim_flop_2sync_32                          |    25|
|214   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_37                  |    25|
|215   |            u_sync_1                    |prim_generic_flop_38                        |     1|
|216   |            u_sync_2                    |prim_generic_flop_39                        |    24|
|217   |        req_sync                        |prim_flop_2sync_33                          |     3|
|218   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_34                  |     3|
|219   |            u_sync_1                    |prim_generic_flop_35                        |     1|
|220   |            u_sync_2                    |prim_generic_flop_36                        |     2|
|221   |    u_pwm_param_4_cdc                   |prim_reg_cdc__parameterized1_14             |    63|
|222   |      u_prim_sync                       |prim_sync_reqack_22                         |    32|
|223   |        ack_sync                        |prim_flop_2sync_23                          |    25|
|224   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_28                  |    25|
|225   |            u_sync_1                    |prim_generic_flop_29                        |     1|
|226   |            u_sync_2                    |prim_generic_flop_30                        |    24|
|227   |        req_sync                        |prim_flop_2sync_24                          |     3|
|228   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_25                  |     3|
|229   |            u_sync_1                    |prim_generic_flop_26                        |     1|
|230   |            u_sync_2                    |prim_generic_flop_27                        |     2|
|231   |    u_pwm_param_5_cdc                   |prim_reg_cdc__parameterized1_15             |    51|
|232   |      u_prim_sync                       |prim_sync_reqack_16                         |    32|
|233   |        ack_sync                        |prim_flop_2sync                             |    25|
|234   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync_19                  |    25|
|235   |            u_sync_1                    |prim_generic_flop_20                        |     1|
|236   |            u_sync_2                    |prim_generic_flop_21                        |    24|
|237   |        req_sync                        |prim_flop_2sync_17                          |     3|
|238   |          \gen_generic.u_impl_generic   |prim_generic_flop_2sync                     |     3|
|239   |            u_sync_1                    |prim_generic_flop                           |     1|
|240   |            u_sync_2                    |prim_generic_flop_18                        |     2|
|241   |    u_reg_if                            |tlul_adapter_reg                            |   122|
+------+----------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 266304 ; free virtual = 423624
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 314 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 266288 ; free virtual = 423608
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 266296 ; free virtual = 423616
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2885.555 ; gain = 0.000 ; free physical = 265971 ; free virtual = 423293
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.555 ; gain = 0.000 ; free physical = 264651 ; free virtual = 421967
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 25898a3f
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2885.555 ; gain = 29.109 ; free physical = 265213 ; free virtual = 422529
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/util_temp_pwm_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/timing_temp_pwm_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2973.223 ; gain = 87.668 ; free physical = 268054 ; free virtual = 425376
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/power_temp_pwm_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/pwm/power_temp_pwm_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue May 24 03:03:05 2022...
real 75.45
user 81.26
sys 8.99
