{
  "questions": [
    {
      "question": "What is the primary function of the Arithmetic Logic Unit (ALU) within a Central Processing Unit (CPU)?",
      "options": [
        "To manage virtual memory translations and page faults.",
        "To store program instructions and data for quick access.",
        "To perform arithmetic operations (e.g., addition, subtraction) and logical operations (e.g., AND, OR, NOT).",
        "To control the sequencing and timing of other CPU components.",
        "To handle input/output operations with peripheral devices."
      ],
      "correct": 2
    },
    {
      "question": "In Static Timing Analysis (STA), what is the primary purpose of analyzing a design across different 'process, voltage, and temperature (PVT) corners'?",
      "options": [
        "To ensure the aesthetic quality of the chip's physical layout.",
        "To optimize the power consumption only under typical operating conditions.",
        "To verify that the circuit meets its timing specifications under worst-case (slowest) and best-case (fastest) manufacturing, voltage, and thermal conditions.",
        "To generate the optimal test vectors for post-silicon validation.",
        "To determine the most efficient instruction set architecture (ISA) for the given design."
      ],
      "correct": 2
    },
    {
      "question": "In the physical design flow of a digital integrated circuit, what is the primary objective of Clock Tree Synthesis (CTS)?",
      "options": [
        "To place all logic gates on the chip to minimize overall wire length.",
        "To distribute the clock signal to all sequential elements (e.g., flip-flops) across the chip with minimal skew and acceptable latency.",
        "To determine the optimal routing paths for all data signals to prevent crosstalk.",
        "To generate power distribution networks that efficiently deliver power to all active components.",
        "To perform formal verification of the control logic functionality."
      ],
      "correct": 1
    },
    {
      "question": "What is the primary benefit of speculative execution in modern high-performance processors?",
      "options": [
        "To simplify the debugging process by enforcing sequential consistency at all times.",
        "To reduce the overall manufacturing cost of the processor by using fewer transistors.",
        "To allow the processor to execute instructions before it's certain they are needed (e.g., following a predicted branch), thereby potentially hiding latency and improving instruction-level parallelism.",
        "To ensure data integrity by always writing modified data back to main memory immediately.",
        "To guarantee that the processor operates at its lowest possible power state."
      ],
      "correct": 2
    },
    {
      "question": "In advanced semiconductor manufacturing, what is the primary concern addressed by Design for Manufacturability (DFM) techniques?",
      "options": [
        "Ensuring the design can be easily ported to different technology nodes without changes.",
        "Reducing the need for extensive post-silicon testing and characterization.",
        "Maximizing the overall clock frequency of the integrated circuit.",
        "Anticipating and mitigating potential manufacturing variations, defects, and process limitations to improve fabrication yield, reliability, and performance.",
        "Optimizing the compiler's ability to generate efficient machine code for the target architecture."
      ],
      "correct": 3
    }
  ]
}