Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Single_Cycle_RISC_Single_Cycle_RISC_sch_tb_isim_beh.exe" -prj "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Single_Cycle_RISC_Single_Cycle_RISC_sch_tb_beh.prj" "work.Single_Cycle_RISC_Single_Cycle_RISC_sch_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/full_adder.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/XOR16_1.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/multiplexer_8_to_1.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/adder_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/multiplexer_8_to_1_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/multiplexer_2_to_1.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/D_flip_flop_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/decoder_3_to_8_en.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/ALU.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/two_comple_adder_16bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/sign_extend_8_16.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/register_file_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/multiplexer_2_to_1_16_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/ALU_CC.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/RF_plus_ALU.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/RAM_256x16.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/PC_circuit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/multiplexer_2_to_1_3bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/D_flip_flop_1_bit.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/AND16_1.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Instruction_Decode.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Datapath_Module.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Single_Cycle_RISC.vf" into library work
Analyzing Verilog file "C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/tb_Single_Cycle_RISC.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND5
Compiling module AND3
Compiling module AND7_HXILINX_Single_Cycle_RISC
Compiling module AND9_HXILINX_Single_Cycle_RISC
Compiling module AND8_HXILINX_Single_Cycle_RISC
Compiling module BUF
Compiling module OR6_HXILINX_Single_Cycle_RISC
Compiling module OR3
Compiling module OR4
Compiling module OR2
Compiling module OR12_HXILINX_Single_Cycle_RISC
Compiling module Instruction_Decode_MUSER_Single_...
Compiling module RAM256X1S
Compiling module RAM_256x16_MUSER_Single_Cycle_RI...
Compiling module AND2
Compiling module multiplexer_2_to_1_MUSER_Single_...
Compiling module multiplexer_2_to_1_16_bit_MUSER_...
Compiling module multiplexer_2_to_1_3bit_MUSER_Si...
Compiling module M2_1_HXILINX_Single_Cycle_RISC
Compiling module D_flip_flop_1_bit_MUSER_Single_C...
Compiling module VCC
Compiling module AND4
Compiling module decoder_3_to_8_en_MUSER_Single_C...
Compiling module OR8_HXILINX_Single_Cycle_RISC
Compiling module multiplexer_8_to_1_MUSER_Single_...
Compiling module multiplexer_8_to_1_16_bit_MUSER_...
Compiling module FDCE
Compiling module D_flip_flop_16_bit_MUSER_Single_...
Compiling module register_file_16_bit_MUSER_Singl...
Compiling module GND
Compiling module NOR16_HXILINX_Single_Cycle_RISC
Compiling module XOR2
Compiling module full_adder_MUSER_Single_Cycle_RI...
Compiling module adder_16_bit_MUSER_Single_Cycle_...
Compiling module XOR16_1_MUSER_Single_Cycle_RISC
Compiling module ALU_MUSER_Single_Cycle_RISC
Compiling module ALU_CC_MUSER_Single_Cycle_RISC
Compiling module RF_plus_ALU_MUSER_Single_Cycle_R...
Compiling module AND16_1_MUSER_Single_Cycle_RISC
Compiling module FD16CE_HXILINX_Single_Cycle_RISC
Compiling module sign_extend_8_16_MUSER_Single_Cy...
Compiling module two_comple_adder_16bit_MUSER_Sin...
Compiling module PC_circuit_MUSER_Single_Cycle_RI...
Compiling module Datapath_Module_MUSER_Single_Cyc...
Compiling module Single_Cycle_RISC
Compiling module Single_Cycle_RISC_Single_Cycle_R...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 33 sub-compilation(s) to finish...
Compiled 48 Verilog Units
Built simulation executable C:/Users/ib701/Desktop/Single-Cycle-RISC-Schematic/Single-Cycle-RISC-Schematic/Single_Cycle_RISC_Single_Cycle_RISC_sch_tb_isim_beh.exe
Fuse Memory Usage: 33400 KB
Fuse CPU Usage: 702 ms
