NAME,Rank,Byte,Nibble,Bit,READWRITE
cal_version_rtl,0,0,0,0,R
cal_version_c_mb,0,0,0,0,R
xsdb_brams,0,0,0,0,R
config_information_0,0,0,0,0,R
config_information_1,0,0,0,0,R
config_information_2,0,0,0,0,R
config_information_3,0,0,0,0,R
config_information_4,0,0,0,0,R
config_information_5,0,0,0,0,R
config_information_6,0,0,0,0,R
config_information_7,0,0,0,0,R
config_information_8,0,0,0,0,R
config_information_9,0,0,0,0,R
config_information_10,0,0,0,0,R
config_information_11,0,0,0,0,R
config_information_12,0,0,0,0,R
config_information_13,0,0,0,0,R
config_information_14,0,0,0,0,R
config_information_15,0,0,0,0,R
config_information_16,0,0,0,0,R
config_information_17,0,0,0,0,R
config_information_18,0,0,0,0,R
config_information_19,0,0,0,0,R
config_information_20,0,0,0,0,R
config_information_21,0,0,0,0,R
config_information_22,0,0,0,0,R
config_information_23,0,0,0,0,R
config_information_24,0,0,0,0,R
config_information_25,0,0,0,0,R
config_information_26,0,0,0,0,R
config_information_27,0,0,0,0,R
config_information_28,0,0,0,0,R
config_information_29,0,0,0,0,R
config_information_30,0,0,0,0,R
config_information_31,0,0,0,0,R
config_information_32,0,0,0,0,R
memory_code_name,0,0,0,0,R
memory_frequency_0,0,0,0,0,R
memory_frequency_1,0,0,0,0,R
memory_module_type,0,0,0,0,R
memory_voltage,0,0,0,0,R
pll_m,0,0,0,0,R
pll_d,0,0,0,0,R
mmcm_m,0,0,0,0,R
mmcm_d,0,0,0,0,R
controller_info,0,0,0,0,R
qdr2plus_pre_cal_status,0,0,0,0,R
qdr2plus_post_cal_status_0,0,0,0,0,R
qdr2plus_post_cal_status_1,0,0,0,0,R
qdr2plus_post_cal_status_2,0,0,0,0,R
cal_status_size,0,0,0,0,R
qdr2plus_cal_status_rank0_0,0,0,0,0,R
qdr2plus_cal_status_rank0_1,0,0,0,0,R
qdr2plus_cal_status_rank0_2,0,0,0,0,R
qdr2plus_cal_status_rank0_3,0,0,0,0,R
qdr2plus_cal_status_rank0_4,0,0,0,0,R
qdr2plus_cal_status_rank0_5,0,0,0,0,R
qdr2plus_cal_status_rank0_6,0,0,0,0,R
qdr2plus_cal_error_0,0,0,0,0,R
qdr2plus_cal_error_1,0,0,0,0,R
qdr2plus_cal_error_code,0,0,0,0,R
bus_data_burst_0_byte_0,0,0,0,0,R
bus_data_burst_0_byte_1,0,0,0,0,R
bus_data_burst_0_byte_2,0,0,0,0,R
bus_data_burst_0_byte_3,0,0,0,0,R
bus_data_burst_1_byte_0,0,0,0,0,R
bus_data_burst_1_byte_1,0,0,0,0,R
bus_data_burst_1_byte_2,0,0,0,0,R
bus_data_burst_1_byte_3,0,0,0,0,R
bus_data_burst_2_byte_0,0,0,0,0,R
bus_data_burst_2_byte_1,0,0,0,0,R
bus_data_burst_2_byte_2,0,0,0,0,R
bus_data_burst_2_byte_3,0,0,0,0,R
bus_data_burst_3_byte_0,0,0,0,0,R
bus_data_burst_3_byte_1,0,0,0,0,R
bus_data_burst_3_byte_2,0,0,0,0,R
bus_data_burst_3_byte_3,0,0,0,0,R
bisc_align_pqtr,0,0,1,0,R
bisc_align_nqtr,0,0,1,0,R
bisc_pqtr,0,0,1,0,R
bisc_nqtr,0,0,1,0,R
dqs_gate_coarse,0,0,1,0,R
dqs_gate_fine_left,0,0,1,0,R
dqs_gate_fine_right,0,0,1,0,R
dqs_gate_fine_center,0,0,1,0,R
dqs_gate_pattern,0,0,1,0,R
addr_cal_odelay_left_0,0,0,0,0,R
addr_cal_odelay_left_1,0,0,0,0,R
addr_cal_odelay_left_2,0,0,0,0,R
addr_cal_odelay_left_3,0,0,0,0,R
addr_cal_odelay_left_4,0,0,0,0,R
addr_cal_odelay_left_5,0,0,0,0,R
addr_cal_odelay_left_6,0,0,0,0,R
addr_cal_odelay_left_7,0,0,0,0,R
addr_cal_odelay_left_8,0,0,0,0,R
addr_cal_odelay_left_9,0,0,0,0,R
addr_cal_odelay_left_10,0,0,0,0,R
addr_cal_odelay_left_11,0,0,0,0,R
addr_cal_odelay_left_12,0,0,0,0,R
addr_cal_odelay_left_13,0,0,0,0,R
addr_cal_odelay_left_14,0,0,0,0,R
addr_cal_odelay_left_15,0,0,0,0,R
addr_cal_odelay_left_16,0,0,0,0,R
addr_cal_odelay_left_17,0,0,0,0,R
addr_cal_odelay_left_18,0,0,0,0,R
addr_cal_odelay_left_19,0,0,0,0,R
addr_cal_odelay_left_20,0,0,0,0,R
addr_cal_odelay_left_21,0,0,0,0,R
addr_cal_odelay_left_22,0,0,0,0,R
addr_cal_odelay_left_23,0,0,0,0,R
addr_cal_odelay_left_24,0,0,0,0,R
addr_cal_odelay_right_0,0,0,0,0,R
addr_cal_odelay_right_1,0,0,0,0,R
addr_cal_odelay_right_2,0,0,0,0,R
addr_cal_odelay_right_3,0,0,0,0,R
addr_cal_odelay_right_4,0,0,0,0,R
addr_cal_odelay_right_5,0,0,0,0,R
addr_cal_odelay_right_6,0,0,0,0,R
addr_cal_odelay_right_7,0,0,0,0,R
addr_cal_odelay_right_8,0,0,0,0,R
addr_cal_odelay_right_9,0,0,0,0,R
addr_cal_odelay_right_10,0,0,0,0,R
addr_cal_odelay_right_11,0,0,0,0,R
addr_cal_odelay_right_12,0,0,0,0,R
addr_cal_odelay_right_13,0,0,0,0,R
addr_cal_odelay_right_14,0,0,0,0,R
addr_cal_odelay_right_15,0,0,0,0,R
addr_cal_odelay_right_16,0,0,0,0,R
addr_cal_odelay_right_17,0,0,0,0,R
addr_cal_odelay_right_18,0,0,0,0,R
addr_cal_odelay_right_19,0,0,0,0,R
addr_cal_odelay_right_20,0,0,0,0,R
addr_cal_odelay_right_21,0,0,0,0,R
addr_cal_odelay_right_22,0,0,0,0,R
addr_cal_odelay_right_23,0,0,0,0,R
addr_cal_odelay_right_24,0,0,0,0,R
rdlvl_deskew_pqtr,0,0,1,0,R
rdlvl_deskew_nqtr,0,0,1,0,R
rdlvl_deskew_idelay,0,1,0,1,R
rdlvl_pqtr_left,0,0,1,0,R
rdlvl_nqtr_left,0,0,1,0,R
rdlvl_pqtr_right,0,0,1,0,R
rdlvl_nqtr_right,0,0,1,0,R
rdlvl_pqtr_center,0,0,1,0,R
rdlvl_nqtr_center,0,0,1,0,R
write_dq_odelay_left,0,1,0,1,R
write_dq_odelay_right,0,1,0,1,R
write_dq_odelay_cntr,0,1,0,1,R
write_dm_odelay_left,0,1,0,0,R
write_dm_odelay_right,0,1,0,0,R
write_dm_odelay_cntr,0,1,0,0,R
rdlvl_complex_deskew_idelay,0,1,0,1,R
rdlvl_complex_deskew_pqtr,0,0,1,0,R
rdlvl_complex_deskew_nqtr,0,0,1,0,R
rdlvl_complex_pqtr_left,0,0,1,0,R
rdlvl_complex_nqtr_left,0,0,1,0,R
rdlvl_complex_pqtr_right,0,0,1,0,R
rdlvl_cpmplex_nqtr_right,0,0,1,0,R
rdlvl_complex_pqtr_center,0,0,1,0,R
rdlvl_complex_nqtr_center,0,0,1,0,R
tg_margin_control_0,0,0,0,0,RW
tg_margin_control_1,0,0,0,0,RW
tg_margin_control_2,0,0,0,0,RW
tg_margin_control_3,0,0,0,0,RW
tg_margin_control_4,0,0,0,0,RW
tg_margin_control_5,0,0,0,0,RW
tg_margin_control_6,0,0,0,0,RW
tg_rdlvl_margin_pqtr_left,0,1,0,1,R
tg_rdlvl_margin_nqtr_left,0,1,0,1,R
tg_rdlvl_margin_pqtr_right,0,1,0,1,R
tg_rdlvl_margin_nqtr_right,0,1,0,1,R
tg_write_dqs_dq_margin_left,0,1,0,1,R
tg_write_dqs_dq_margin_right,0,1,0,1,R
tg_addr_margin_odelay_left_0,0,0,0,0,R
tg_addr_margin_odelay_left_1,0,0,0,0,R
tg_addr_margin_odelay_left_2,0,0,0,0,R
tg_addr_margin_odelay_left_3,0,0,0,0,R
tg_addr_margin_odelay_left_4,0,0,0,0,R
tg_addr_margin_odelay_left_5,0,0,0,0,R
tg_addr_margin_odelay_left_6,0,0,0,0,R
tg_addr_margin_odelay_left_7,0,0,0,0,R
tg_addr_margin_odelay_left_8,0,0,0,0,R
tg_addr_margin_odelay_left_9,0,0,0,0,R
tg_addr_margin_odelay_left_10,0,0,0,0,R
tg_addr_margin_odelay_left_11,0,0,0,0,R
tg_addr_margin_odelay_left_12,0,0,0,0,R
tg_addr_margin_odelay_left_13,0,0,0,0,R
tg_addr_margin_odelay_left_14,0,0,0,0,R
tg_addr_margin_odelay_left_15,0,0,0,0,R
tg_addr_margin_odelay_left_16,0,0,0,0,R
tg_addr_margin_odelay_left_17,0,0,0,0,R
tg_addr_margin_odelay_left_18,0,0,0,0,R
tg_addr_margin_odelay_left_19,0,0,0,0,R
tg_addr_margin_odelay_left_20,0,0,0,0,R
tg_addr_margin_odelay_left_21,0,0,0,0,R
tg_addr_margin_odelay_left_22,0,0,0,0,R
tg_addr_margin_odelay_left_23,0,0,0,0,R
tg_addr_margin_odelay_left_24,0,0,0,0,R
tg_addr_margin_odelay_right_0,0,0,0,0,R
tg_addr_margin_odelay_right_1,0,0,0,0,R
tg_addr_margin_odelay_right_2,0,0,0,0,R
tg_addr_margin_odelay_right_3,0,0,0,0,R
tg_addr_margin_odelay_right_4,0,0,0,0,R
tg_addr_margin_odelay_right_5,0,0,0,0,R
tg_addr_margin_odelay_right_6,0,0,0,0,R
tg_addr_margin_odelay_right_7,0,0,0,0,R
tg_addr_margin_odelay_right_8,0,0,0,0,R
tg_addr_margin_odelay_right_9,0,0,0,0,R
tg_addr_margin_odelay_right_10,0,0,0,0,R
tg_addr_margin_odelay_right_11,0,0,0,0,R
tg_addr_margin_odelay_right_12,0,0,0,0,R
tg_addr_margin_odelay_right_13,0,0,0,0,R
tg_addr_margin_odelay_right_14,0,0,0,0,R
tg_addr_margin_odelay_right_15,0,0,0,0,R
tg_addr_margin_odelay_right_16,0,0,0,0,R
tg_addr_margin_odelay_right_17,0,0,0,0,R
tg_addr_margin_odelay_right_18,0,0,0,0,R
tg_addr_margin_odelay_right_19,0,0,0,0,R
tg_addr_margin_odelay_right_20,0,0,0,0,R
tg_addr_margin_odelay_right_21,0,0,0,0,R
tg_addr_margin_odelay_right_22,0,0,0,0,R
tg_addr_margin_odelay_right_23,0,0,0,0,R
tg_addr_margin_odelay_right_24,0,0,0,0,R
vt_track_pqtr,0,0,1,0,R
vt_track_nqtr,0,0,1,0,R
vt_track_pqtr_max,0,0,1,0,R
vt_track_nqtr_max,0,0,1,0,R
vt_track_pqtr_min,0,0,1,0,R
vt_track_nqtr_min,0,0,1,0,R
2d_eye_scan_start,0,0,0,0,R
2d_eye_scan_end,0,0,0,0,R
warning_register_size,0,0,0,0,R
warning_count,0,0,0,0,R
dbg_end,0,0,0,0,R