#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a9b7c1f7a0 .scope module, "tb_npu" "tb_npu" 2 2;
 .timescale -9 -10;
P_0x55a9b7c0ebc0 .param/l "data_size" 0 2 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c5ad30_0 .net "ack", 0 0, L_0x55a9b7c6b210;  1 drivers
v0x55a9b7c5adf0_0 .var "clk", 0 0;
v0x55a9b7c5ae90_0 .var "en", 0 0;
v0x55a9b7c5af30_0 .var "rst", 0 0;
S_0x55a9b7bea400 .scope module, "DUT_npu" "npu" 2 17, 3 2 0, S_0x55a9b7c1f7a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "in1"
    .port_info 4 /INPUT 32 "in2"
    .port_info 5 /OUTPUT 1 "ack"
P_0x55a9b7c2b530 .param/l "data_size" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x55a9b7c2b570 .param/l "mem_size" 0 3 4, +C4<00000000000000000000000000011000>;
P_0x55a9b7c2b5b0 .param/l "mul_size" 0 3 5, +C4<00000000000000000000000000000011>;
L_0x7f2e2f98e018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a9b7c58d80_0 .net/2u *"_s0", 31 0, L_0x7f2e2f98e018;  1 drivers
L_0x7f2e2f98e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a9b7c58e80_0 .net/2u *"_s10", 0 0, L_0x7f2e2f98e0f0;  1 drivers
v0x55a9b7c58f60_0 .net *"_s2", 31 0, L_0x55a9b7c6afe0;  1 drivers
L_0x7f2e2f98e060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a9b7c59050_0 .net *"_s5", 7 0, L_0x7f2e2f98e060;  1 drivers
v0x55a9b7c59130_0 .net *"_s6", 0 0, L_0x55a9b7c6b0d0;  1 drivers
L_0x7f2e2f98e0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a9b7c59240_0 .net/2u *"_s8", 0 0, L_0x7f2e2f98e0a8;  1 drivers
v0x55a9b7c59320_0 .var "a1", 31 0;
v0x55a9b7c59430_0 .var "a2", 31 0;
v0x55a9b7c59540_0 .var "a3", 31 0;
v0x55a9b7c59600_0 .net "ack", 0 0, L_0x55a9b7c6b210;  alias, 1 drivers
v0x55a9b7c596c0_0 .var "ack_cnt", 23 0;
v0x55a9b7c597a0_0 .var "b1", 31 0;
v0x55a9b7c598b0_0 .var "b2", 31 0;
v0x55a9b7c599c0_0 .var "b3", 31 0;
v0x55a9b7c59ad0_0 .net "c1", 31 0, L_0x55a9b7c6b3f0;  1 drivers
v0x55a9b7c59be0_0 .net "c2", 31 0, L_0x55a9b7c6b490;  1 drivers
v0x55a9b7c59cf0_0 .net "c3", 31 0, L_0x55a9b7c6b530;  1 drivers
v0x55a9b7c59f10_0 .net "c4", 31 0, L_0x55a9b7c6b5d0;  1 drivers
v0x55a9b7c5a020_0 .net "c5", 31 0, L_0x55a9b7c6b670;  1 drivers
v0x55a9b7c5a130_0 .net "c6", 31 0, L_0x55a9b7c6b710;  1 drivers
v0x55a9b7c5a240_0 .net "c7", 31 0, L_0x55a9b7c6b7b0;  1 drivers
v0x55a9b7c5a350_0 .net "c8", 31 0, L_0x55a9b7c6b850;  1 drivers
v0x55a9b7c5a460_0 .net "c9", 31 0, L_0x55a9b7c6b8f0;  1 drivers
v0x55a9b7c5a570_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  1 drivers
v0x55a9b7c5a610 .array "col_data", 0 31, 23 0;
v0x55a9b7c5a6d0_0 .net "en", 0 0, v0x55a9b7c5ae90_0;  1 drivers
v0x55a9b7c5a790_0 .var "en_ab", 2 0;
v0x55a9b7c5a870_0 .var "i", 5 0;
o0x7f2e2f9d8968 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a9b7c5a950_0 .net "in1", 31 0, o0x7f2e2f9d8968;  0 drivers
o0x7f2e2f9d8998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a9b7c5aa30_0 .net "in2", 31 0, o0x7f2e2f9d8998;  0 drivers
v0x55a9b7c5ab10 .array "row_data", 0 31, 23 0;
v0x55a9b7c5abd0_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  1 drivers
L_0x55a9b7c6afe0 .concat [ 24 8 0 0], v0x55a9b7c596c0_0, L_0x7f2e2f98e060;
L_0x55a9b7c6b0d0 .cmp/eq 32, L_0x7f2e2f98e018, L_0x55a9b7c6afe0;
L_0x55a9b7c6b210 .functor MUXZ 1, L_0x7f2e2f98e0f0, L_0x7f2e2f98e0a8, L_0x55a9b7c6b0d0, C4<>;
S_0x55a9b7c08d90 .scope module, "dut1" "systolic_array" 3 103, 4 2 0, S_0x55a9b7bea400;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "a1"
    .port_info 3 /INPUT 32 "a2"
    .port_info 4 /INPUT 32 "a3"
    .port_info 5 /INPUT 32 "b1"
    .port_info 6 /INPUT 32 "b2"
    .port_info 7 /INPUT 32 "b3"
    .port_info 8 /OUTPUT 32 "c1"
    .port_info 9 /OUTPUT 32 "c2"
    .port_info 10 /OUTPUT 32 "c3"
    .port_info 11 /OUTPUT 32 "c4"
    .port_info 12 /OUTPUT 32 "c5"
    .port_info 13 /OUTPUT 32 "c6"
    .port_info 14 /OUTPUT 32 "c7"
    .port_info 15 /OUTPUT 32 "c8"
    .port_info 16 /OUTPUT 32 "c9"
P_0x55a9b7c26ad0 .param/l "data_size" 0 4 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c57290_0 .net "a1", 31 0, v0x55a9b7c59320_0;  1 drivers
v0x55a9b7c57370_0 .net "a12", 31 0, v0x55a9b7c22460_0;  1 drivers
v0x55a9b7c57460_0 .net "a2", 31 0, v0x55a9b7c59430_0;  1 drivers
v0x55a9b7c57530_0 .net "a23", 31 0, v0x55a9b7c51f50_0;  1 drivers
v0x55a9b7c57620_0 .net "a3", 31 0, v0x55a9b7c59540_0;  1 drivers
v0x55a9b7c57730_0 .net "a45", 31 0, v0x55a9b7c53520_0;  1 drivers
v0x55a9b7c57820_0 .net "a56", 31 0, v0x55a9b7c54080_0;  1 drivers
v0x55a9b7c57930_0 .net "a78", 31 0, v0x55a9b7c556a0_0;  1 drivers
v0x55a9b7c57a40_0 .net "a89", 31 0, v0x55a9b7c561e0_0;  1 drivers
v0x55a9b7c57b00_0 .net "b1", 31 0, v0x55a9b7c597a0_0;  1 drivers
v0x55a9b7c57bc0_0 .net "b14", 31 0, v0x55a9b7c2f920_0;  1 drivers
v0x55a9b7c57cb0_0 .net "b2", 31 0, v0x55a9b7c598b0_0;  1 drivers
v0x55a9b7c57d70_0 .net "b25", 31 0, v0x55a9b7c52030_0;  1 drivers
v0x55a9b7c57e60_0 .net "b3", 31 0, v0x55a9b7c599c0_0;  1 drivers
v0x55a9b7c57f20_0 .net "b36", 31 0, v0x55a9b7c52ad0_0;  1 drivers
v0x55a9b7c58010_0 .net "b47", 31 0, v0x55a9b7c535e0_0;  1 drivers
v0x55a9b7c58120_0 .net "b58", 31 0, v0x55a9b7c54120_0;  1 drivers
v0x55a9b7c58340_0 .net "b69", 31 0, v0x55a9b7c54c30_0;  1 drivers
v0x55a9b7c58450_0 .net "c1", 31 0, L_0x55a9b7c6b3f0;  alias, 1 drivers
v0x55a9b7c58510_0 .net "c2", 31 0, L_0x55a9b7c6b490;  alias, 1 drivers
v0x55a9b7c585b0_0 .net "c3", 31 0, L_0x55a9b7c6b530;  alias, 1 drivers
v0x55a9b7c58650_0 .net "c4", 31 0, L_0x55a9b7c6b5d0;  alias, 1 drivers
v0x55a9b7c586f0_0 .net "c5", 31 0, L_0x55a9b7c6b670;  alias, 1 drivers
v0x55a9b7c58790_0 .net "c6", 31 0, L_0x55a9b7c6b710;  alias, 1 drivers
v0x55a9b7c58830_0 .net "c7", 31 0, L_0x55a9b7c6b7b0;  alias, 1 drivers
v0x55a9b7c588d0_0 .net "c8", 31 0, L_0x55a9b7c6b850;  alias, 1 drivers
v0x55a9b7c58970_0 .net "c9", 31 0, L_0x55a9b7c6b8f0;  alias, 1 drivers
v0x55a9b7c58a40_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c58ae0_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
S_0x55a9b7bfd930 .scope module, "dut_mac1" "mac" 4 39, 5 2 0, S_0x55a9b7c08d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "out_a"
    .port_info 5 /OUTPUT 32 "out_b"
    .port_info 6 /OUTPUT 32 "out_c"
P_0x55a9b7c27f60 .param/l "data_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c23880_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c23980_0 .net "in_a", 31 0, v0x55a9b7c59320_0;  alias, 1 drivers
v0x55a9b7c22360_0 .net "in_b", 31 0, v0x55a9b7c597a0_0;  alias, 1 drivers
v0x55a9b7c22460_0 .var "out_a", 31 0;
v0x55a9b7c2f920_0 .var "out_b", 31 0;
v0x55a9b7c309c0_0 .net "out_c", 31 0, L_0x55a9b7c6b3f0;  alias, 1 drivers
v0x55a9b7c517b0_0 .var "out_c_r", 63 0;
v0x55a9b7c51890_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
E_0x55a9b7bfa690 .event posedge, v0x55a9b7c51890_0, v0x55a9b7c23880_0;
L_0x55a9b7c6b3f0 .part v0x55a9b7c517b0_0, 0, 32;
S_0x55a9b7c51a30 .scope module, "dut_mac2" "mac" 4 40, 5 2 0, S_0x55a9b7c08d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "out_a"
    .port_info 5 /OUTPUT 32 "out_b"
    .port_info 6 /OUTPUT 32 "out_c"
P_0x55a9b7c51c20 .param/l "data_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c51d70_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c51e10_0 .net "in_a", 31 0, v0x55a9b7c22460_0;  alias, 1 drivers
v0x55a9b7c51eb0_0 .net "in_b", 31 0, v0x55a9b7c598b0_0;  alias, 1 drivers
v0x55a9b7c51f50_0 .var "out_a", 31 0;
v0x55a9b7c52030_0 .var "out_b", 31 0;
v0x55a9b7c52160_0 .net "out_c", 31 0, L_0x55a9b7c6b490;  alias, 1 drivers
v0x55a9b7c52240_0 .var "out_c_r", 63 0;
v0x55a9b7c52320_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
L_0x55a9b7c6b490 .part v0x55a9b7c52240_0, 0, 32;
S_0x55a9b7c52480 .scope module, "dut_mac3" "mac" 4 41, 5 2 0, S_0x55a9b7c08d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "out_a"
    .port_info 5 /OUTPUT 32 "out_b"
    .port_info 6 /OUTPUT 32 "out_c"
P_0x55a9b7c52650 .param/l "data_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c527a0_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c52890_0 .net "in_a", 31 0, v0x55a9b7c51f50_0;  alias, 1 drivers
v0x55a9b7c52950_0 .net "in_b", 31 0, v0x55a9b7c599c0_0;  alias, 1 drivers
v0x55a9b7c529f0_0 .var "out_a", 31 0;
v0x55a9b7c52ad0_0 .var "out_b", 31 0;
v0x55a9b7c52c00_0 .net "out_c", 31 0, L_0x55a9b7c6b530;  alias, 1 drivers
v0x55a9b7c52ce0_0 .var "out_c_r", 63 0;
v0x55a9b7c52dc0_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
L_0x55a9b7c6b530 .part v0x55a9b7c52ce0_0, 0, 32;
S_0x55a9b7c52f90 .scope module, "dut_mac4" "mac" 4 42, 5 2 0, S_0x55a9b7c08d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "out_a"
    .port_info 5 /OUTPUT 32 "out_b"
    .port_info 6 /OUTPUT 32 "out_c"
P_0x55a9b7c53160 .param/l "data_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c532b0_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c53370_0 .net "in_a", 31 0, v0x55a9b7c59430_0;  alias, 1 drivers
v0x55a9b7c53450_0 .net "in_b", 31 0, v0x55a9b7c2f920_0;  alias, 1 drivers
v0x55a9b7c53520_0 .var "out_a", 31 0;
v0x55a9b7c535e0_0 .var "out_b", 31 0;
v0x55a9b7c53710_0 .net "out_c", 31 0, L_0x55a9b7c6b5d0;  alias, 1 drivers
v0x55a9b7c537f0_0 .var "out_c_r", 63 0;
v0x55a9b7c538d0_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
L_0x55a9b7c6b5d0 .part v0x55a9b7c537f0_0, 0, 32;
S_0x55a9b7c53a90 .scope module, "dut_mac5" "mac" 4 43, 5 2 0, S_0x55a9b7c08d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "out_a"
    .port_info 5 /OUTPUT 32 "out_b"
    .port_info 6 /OUTPUT 32 "out_c"
P_0x55a9b7c53cb0 .param/l "data_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c53e00_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c53ec0_0 .net "in_a", 31 0, v0x55a9b7c53520_0;  alias, 1 drivers
v0x55a9b7c53f80_0 .net "in_b", 31 0, v0x55a9b7c52030_0;  alias, 1 drivers
v0x55a9b7c54080_0 .var "out_a", 31 0;
v0x55a9b7c54120_0 .var "out_b", 31 0;
v0x55a9b7c54200_0 .net "out_c", 31 0, L_0x55a9b7c6b670;  alias, 1 drivers
v0x55a9b7c542e0_0 .var "out_c_r", 63 0;
v0x55a9b7c543c0_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
L_0x55a9b7c6b670 .part v0x55a9b7c542e0_0, 0, 32;
S_0x55a9b7c54580 .scope module, "dut_mac6" "mac" 4 44, 5 2 0, S_0x55a9b7c08d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "out_a"
    .port_info 5 /OUTPUT 32 "out_b"
    .port_info 6 /OUTPUT 32 "out_c"
P_0x55a9b7c54700 .param/l "data_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c548e0_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c549a0_0 .net "in_a", 31 0, v0x55a9b7c54080_0;  alias, 1 drivers
v0x55a9b7c54a90_0 .net "in_b", 31 0, v0x55a9b7c52ad0_0;  alias, 1 drivers
v0x55a9b7c54b90_0 .var "out_a", 31 0;
v0x55a9b7c54c30_0 .var "out_b", 31 0;
v0x55a9b7c54d60_0 .net "out_c", 31 0, L_0x55a9b7c6b710;  alias, 1 drivers
v0x55a9b7c54e40_0 .var "out_c_r", 63 0;
v0x55a9b7c54f20_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
L_0x55a9b7c6b710 .part v0x55a9b7c54e40_0, 0, 32;
S_0x55a9b7c550e0 .scope module, "dut_mac7" "mac" 4 45, 5 2 0, S_0x55a9b7c08d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "out_a"
    .port_info 5 /OUTPUT 32 "out_b"
    .port_info 6 /OUTPUT 32 "out_c"
P_0x55a9b7c552b0 .param/l "data_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c55400_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c554c0_0 .net "in_a", 31 0, v0x55a9b7c59540_0;  alias, 1 drivers
v0x55a9b7c555a0_0 .net "in_b", 31 0, v0x55a9b7c535e0_0;  alias, 1 drivers
v0x55a9b7c556a0_0 .var "out_a", 31 0;
v0x55a9b7c55760_0 .var "out_b", 31 0;
v0x55a9b7c55890_0 .net "out_c", 31 0, L_0x55a9b7c6b7b0;  alias, 1 drivers
v0x55a9b7c55970_0 .var "out_c_r", 63 0;
v0x55a9b7c55a50_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
L_0x55a9b7c6b7b0 .part v0x55a9b7c55970_0, 0, 32;
S_0x55a9b7c55c10 .scope module, "dut_mac8" "mac" 4 46, 5 2 0, S_0x55a9b7c08d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "out_a"
    .port_info 5 /OUTPUT 32 "out_b"
    .port_info 6 /OUTPUT 32 "out_c"
P_0x55a9b7c55de0 .param/l "data_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c55f30_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c55ff0_0 .net "in_a", 31 0, v0x55a9b7c556a0_0;  alias, 1 drivers
v0x55a9b7c560e0_0 .net "in_b", 31 0, v0x55a9b7c54120_0;  alias, 1 drivers
v0x55a9b7c561e0_0 .var "out_a", 31 0;
v0x55a9b7c56280_0 .var "out_b", 31 0;
v0x55a9b7c563b0_0 .net "out_c", 31 0, L_0x55a9b7c6b850;  alias, 1 drivers
v0x55a9b7c56490_0 .var "out_c_r", 63 0;
v0x55a9b7c56570_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
L_0x55a9b7c6b850 .part v0x55a9b7c56490_0, 0, 32;
S_0x55a9b7c56730 .scope module, "dut_mac9" "mac" 4 47, 5 2 0, S_0x55a9b7c08d90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "in_a"
    .port_info 3 /INPUT 32 "in_b"
    .port_info 4 /OUTPUT 32 "out_a"
    .port_info 5 /OUTPUT 32 "out_b"
    .port_info 6 /OUTPUT 32 "out_c"
P_0x55a9b7c53c60 .param/l "data_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55a9b7c56a90_0 .net "clk", 0 0, v0x55a9b7c5adf0_0;  alias, 1 drivers
v0x55a9b7c56b50_0 .net "in_a", 31 0, v0x55a9b7c561e0_0;  alias, 1 drivers
v0x55a9b7c56c40_0 .net "in_b", 31 0, v0x55a9b7c54c30_0;  alias, 1 drivers
v0x55a9b7c56d40_0 .var "out_a", 31 0;
v0x55a9b7c56de0_0 .var "out_b", 31 0;
v0x55a9b7c56f10_0 .net "out_c", 31 0, L_0x55a9b7c6b8f0;  alias, 1 drivers
v0x55a9b7c56ff0_0 .var "out_c_r", 63 0;
v0x55a9b7c570d0_0 .net "rst", 0 0, v0x55a9b7c5af30_0;  alias, 1 drivers
L_0x55a9b7c6b8f0 .part v0x55a9b7c56ff0_0, 0, 32;
    .scope S_0x55a9b7bfd930;
T_0 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c51890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c22460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c2f920_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a9b7c517b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a9b7c23980_0;
    %assign/vec4 v0x55a9b7c22460_0, 0;
    %load/vec4 v0x55a9b7c22360_0;
    %assign/vec4 v0x55a9b7c2f920_0, 0;
    %load/vec4 v0x55a9b7c309c0_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c23980_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c22360_0;
    %pad/u 64;
    %mul;
    %add;
    %assign/vec4 v0x55a9b7c517b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a9b7c51a30;
T_1 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c52320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c51f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c52030_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a9b7c52240_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55a9b7c51e10_0;
    %assign/vec4 v0x55a9b7c51f50_0, 0;
    %load/vec4 v0x55a9b7c51eb0_0;
    %assign/vec4 v0x55a9b7c52030_0, 0;
    %load/vec4 v0x55a9b7c52160_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c51e10_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c51eb0_0;
    %pad/u 64;
    %mul;
    %add;
    %assign/vec4 v0x55a9b7c52240_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a9b7c52480;
T_2 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c52dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c529f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c52ad0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a9b7c52ce0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55a9b7c52890_0;
    %assign/vec4 v0x55a9b7c529f0_0, 0;
    %load/vec4 v0x55a9b7c52950_0;
    %assign/vec4 v0x55a9b7c52ad0_0, 0;
    %load/vec4 v0x55a9b7c52c00_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c52890_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c52950_0;
    %pad/u 64;
    %mul;
    %add;
    %assign/vec4 v0x55a9b7c52ce0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a9b7c52f90;
T_3 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c538d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c53520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c535e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a9b7c537f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a9b7c53370_0;
    %assign/vec4 v0x55a9b7c53520_0, 0;
    %load/vec4 v0x55a9b7c53450_0;
    %assign/vec4 v0x55a9b7c535e0_0, 0;
    %load/vec4 v0x55a9b7c53710_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c53370_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c53450_0;
    %pad/u 64;
    %mul;
    %add;
    %assign/vec4 v0x55a9b7c537f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a9b7c53a90;
T_4 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c543c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c54080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c54120_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a9b7c542e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a9b7c53ec0_0;
    %assign/vec4 v0x55a9b7c54080_0, 0;
    %load/vec4 v0x55a9b7c53f80_0;
    %assign/vec4 v0x55a9b7c54120_0, 0;
    %load/vec4 v0x55a9b7c54200_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c53ec0_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c53f80_0;
    %pad/u 64;
    %mul;
    %add;
    %assign/vec4 v0x55a9b7c542e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a9b7c54580;
T_5 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c54f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c54b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c54c30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a9b7c54e40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a9b7c549a0_0;
    %assign/vec4 v0x55a9b7c54b90_0, 0;
    %load/vec4 v0x55a9b7c54a90_0;
    %assign/vec4 v0x55a9b7c54c30_0, 0;
    %load/vec4 v0x55a9b7c54d60_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c549a0_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c54a90_0;
    %pad/u 64;
    %mul;
    %add;
    %assign/vec4 v0x55a9b7c54e40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a9b7c550e0;
T_6 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c55a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c556a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c55760_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a9b7c55970_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a9b7c554c0_0;
    %assign/vec4 v0x55a9b7c556a0_0, 0;
    %load/vec4 v0x55a9b7c555a0_0;
    %assign/vec4 v0x55a9b7c55760_0, 0;
    %load/vec4 v0x55a9b7c55890_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c554c0_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c555a0_0;
    %pad/u 64;
    %mul;
    %add;
    %assign/vec4 v0x55a9b7c55970_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a9b7c55c10;
T_7 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c56570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c561e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c56280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a9b7c56490_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a9b7c55ff0_0;
    %assign/vec4 v0x55a9b7c561e0_0, 0;
    %load/vec4 v0x55a9b7c560e0_0;
    %assign/vec4 v0x55a9b7c56280_0, 0;
    %load/vec4 v0x55a9b7c563b0_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c55ff0_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c560e0_0;
    %pad/u 64;
    %mul;
    %add;
    %assign/vec4 v0x55a9b7c56490_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a9b7c56730;
T_8 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c570d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c56d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c56de0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a9b7c56ff0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a9b7c56b50_0;
    %assign/vec4 v0x55a9b7c56d40_0, 0;
    %load/vec4 v0x55a9b7c56c40_0;
    %assign/vec4 v0x55a9b7c56de0_0, 0;
    %load/vec4 v0x55a9b7c56f10_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c56b50_0;
    %pad/u 64;
    %load/vec4 v0x55a9b7c56c40_0;
    %pad/u 64;
    %mul;
    %add;
    %assign/vec4 v0x55a9b7c56ff0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a9b7bea400;
T_9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a9b7c5a870_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a9b7c59320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a9b7c59430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a9b7c59540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a9b7c597a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a9b7c598b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a9b7c599c0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x55a9b7bea400;
T_10 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a9b7c5a870_0, 0, 6;
T_10.0 ;
    %load/vec4 v0x55a9b7c5a870_0;
    %cmpi/u 32, 0, 6;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55a9b7c5ab10, 4, 0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55a9b7c5a610, 4, 0;
    %load/vec4 v0x55a9b7c5a870_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55a9b7c5a870_0, 0, 6;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a9b7c5a870_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a9b7c5a870_0, 0, 6;
T_10.2 ;
    %load/vec4 v0x55a9b7c5a870_0;
    %cmpi/u 9, 0, 6;
    %jmp/0xz T_10.3, 5;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 24;
    %addi 1, 0, 24;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55a9b7c5ab10, 4, 0;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 24;
    %addi 1, 0, 24;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55a9b7c5a610, 4, 0;
    %load/vec4 v0x55a9b7c5a870_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55a9b7c5a870_0, 0, 6;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .thread T_10;
    .scope S_0x55a9b7bea400;
T_11 ;
    %wait E_0x55a9b7bfa690;
    %load/vec4 v0x55a9b7c5a6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55a9b7c596c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55a9b7c5a870_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a9b7c5a790_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 38;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 38;
    %subi 1, 0, 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a9b7c5ab10, 4;
    %pad/u 32;
    %assign/vec4 v0x55a9b7c59320_0, 0;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 66;
    %subi 1, 0, 66;
    %muli 3, 0, 66;
    %addi 0, 0, 66;
    %ix/vec4 4;
    %load/vec4a v0x55a9b7c5a610, 4;
    %pad/u 32;
    %assign/vec4 v0x55a9b7c597a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c59320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c597a0_0, 0;
T_11.3 ;
    %load/vec4 v0x55a9b7c5a790_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 3, 0, 38;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 38;
    %subi 2, 0, 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a9b7c5ab10, 4;
    %pad/u 32;
    %assign/vec4 v0x55a9b7c59430_0, 0;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 66;
    %subi 2, 0, 66;
    %muli 3, 0, 66;
    %addi 1, 0, 66;
    %ix/vec4 4;
    %load/vec4a v0x55a9b7c5a610, 4;
    %pad/u 32;
    %assign/vec4 v0x55a9b7c598b0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c59430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c598b0_0, 0;
T_11.5 ;
    %load/vec4 v0x55a9b7c5a790_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 6, 0, 38;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 38;
    %subi 3, 0, 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a9b7c5ab10, 4;
    %pad/u 32;
    %assign/vec4 v0x55a9b7c59540_0, 0;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 66;
    %subi 3, 0, 66;
    %muli 3, 0, 66;
    %addi 2, 0, 66;
    %ix/vec4 4;
    %load/vec4a v0x55a9b7c5a610, 4;
    %pad/u 32;
    %assign/vec4 v0x55a9b7c599c0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c59540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a9b7c599c0_0, 0;
T_11.7 ;
    %load/vec4 v0x55a9b7c5a460_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x55a9b7c596c0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55a9b7c596c0_0, 0;
T_11.8 ;
    %load/vec4 v0x55a9b7c5a870_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55a9b7c5a870_0, 0;
T_11.1 ;
    %load/vec4 v0x55a9b7c5a870_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a9b7c5a790_0, 4, 5;
    %load/vec4 v0x55a9b7c5abd0_0;
    %nor/r;
    %load/vec4 v0x55a9b7c5a790_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a9b7c5a790_0, 4, 5;
    %load/vec4 v0x55a9b7c5abd0_0;
    %nor/r;
    %load/vec4 v0x55a9b7c5a790_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a9b7c5a790_0, 4, 5;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a9b7c1f7a0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a9b7c5adf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a9b7c5af30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a9b7c5ae90_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55a9b7c1f7a0;
T_13 ;
    %vpi_call 2 19 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a9b7c1f7a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a9b7c5adf0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a9b7c5ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a9b7c5af30_0, 0, 1;
    %delay 1150, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55a9b7c1f7a0;
T_14 ;
    %delay 50, 0;
    %load/vec4 v0x55a9b7c5adf0_0;
    %inv;
    %store/vec4 v0x55a9b7c5adf0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_npu.v";
    "npu.v";
    "systolic_array.v";
    "mac.v";
