#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa5f6c21080 .scope module, "Alu" "Alu" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1"
    .port_info 1 /INPUT 32 "operand2"
    .port_info 2 /OUTPUT 32 "result"
    .port_info 3 /OUTPUT 1 "zero"
P_0x7fa5f6c0ebc0 .param/l "OPERAND_SIZE" 0 2 1, +C4<00000000000000000000000000100000>;
o0x100f50068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa5f6c351b0 .functor BUFZ 32, o0x100f50068, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x100f82008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c03600_0 .net/2u *"_s2", 31 0, L_0x100f82008;  1 drivers
o0x100f50038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5f6c31860_0 .net "operand1", 0 31, o0x100f50038;  0 drivers
v0x7fa5f6c31900_0 .net "operand2", 0 31, o0x100f50068;  0 drivers
v0x7fa5f6c319b0_0 .net "result", 0 31, L_0x7fa5f6c351b0;  1 drivers
v0x7fa5f6c31a60_0 .net "zero", 0 0, L_0x7fa5f6d00000;  1 drivers
L_0x7fa5f6d00000 .cmp/eq 32, L_0x7fa5f6c351b0, L_0x100f82008;
S_0x7fa5f6c20d50 .scope module, "Imem" "Imem" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
P_0x7fa5f6c149a0 .param/l "ADDRESS_SIZE" 0 3 1, +C4<00000000000000000000000000100000>;
P_0x7fa5f6c149e0 .param/l "BOOT_ADDRESS" 0 3 1, C4<00000000000000000001000000000000>;
P_0x7fa5f6c14a20 .param/l "MEM_SIZE" 0 3 1, C4<00000000000000000001000000000000>;
L_0x7fa5f6d00410 .functor AND 1, L_0x7fa5f6d00180, L_0x7fa5f6d002d0, C4<1>, C4<1>;
L_0x100f82050 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c31b80_0 .net/2u *"_s0", 31 0, L_0x100f82050;  1 drivers
v0x7fa5f6c31c40_0 .net *"_s10", 7 0, L_0x7fa5f6d00500;  1 drivers
L_0x100f820e0 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c31ce0_0 .net/2s *"_s12", 31 0, L_0x100f820e0;  1 drivers
v0x7fa5f6c31d90_0 .net *"_s14", 31 0, L_0x7fa5f6d005e0;  1 drivers
v0x7fa5f6c31e40_0 .net *"_s16", 7 0, L_0x7fa5f6d00720;  1 drivers
v0x7fa5f6c31f30_0 .net *"_s18", 32 0, L_0x7fa5f6d007f0;  1 drivers
v0x7fa5f6c31fe0_0 .net *"_s2", 0 0, L_0x7fa5f6d00180;  1 drivers
L_0x100f82128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c32080_0 .net *"_s21", 0 0, L_0x100f82128;  1 drivers
L_0x100f82170 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c32130_0 .net/2u *"_s22", 32 0, L_0x100f82170;  1 drivers
v0x7fa5f6c32240_0 .net *"_s24", 32 0, L_0x7fa5f6d00970;  1 drivers
L_0x100f821b8 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c322f0_0 .net/2s *"_s26", 32 0, L_0x100f821b8;  1 drivers
v0x7fa5f6c323a0_0 .net *"_s28", 32 0, L_0x7fa5f6d00af0;  1 drivers
v0x7fa5f6c32450_0 .net *"_s30", 7 0, L_0x7fa5f6d00c70;  1 drivers
v0x7fa5f6c32500_0 .net *"_s32", 32 0, L_0x7fa5f6d00d60;  1 drivers
L_0x100f82200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c325b0_0 .net *"_s35", 0 0, L_0x100f82200;  1 drivers
L_0x100f82248 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c32660_0 .net/2u *"_s36", 32 0, L_0x100f82248;  1 drivers
v0x7fa5f6c32710_0 .net *"_s38", 32 0, L_0x7fa5f6d00e80;  1 drivers
L_0x100f82098 .functor BUFT 1, C4<00000000000000000001111111111100>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c328a0_0 .net/2u *"_s4", 31 0, L_0x100f82098;  1 drivers
L_0x100f82290 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c32930_0 .net/2s *"_s40", 32 0, L_0x100f82290;  1 drivers
v0x7fa5f6c329e0_0 .net *"_s42", 32 0, L_0x7fa5f6d00fe0;  1 drivers
v0x7fa5f6c32a90_0 .net *"_s44", 7 0, L_0x7fa5f6d01120;  1 drivers
v0x7fa5f6c32b40_0 .net *"_s46", 32 0, L_0x7fa5f6d01230;  1 drivers
L_0x100f822d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c32bf0_0 .net *"_s49", 0 0, L_0x100f822d8;  1 drivers
L_0x100f82320 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c32ca0_0 .net/2u *"_s50", 32 0, L_0x100f82320;  1 drivers
v0x7fa5f6c32d50_0 .net *"_s52", 32 0, L_0x7fa5f6d01310;  1 drivers
L_0x100f82368 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c32e00_0 .net/2s *"_s54", 32 0, L_0x100f82368;  1 drivers
v0x7fa5f6c32eb0_0 .net *"_s56", 32 0, L_0x7fa5f6d01470;  1 drivers
v0x7fa5f6c32f60_0 .net *"_s58", 31 0, L_0x7fa5f6d015b0;  1 drivers
v0x7fa5f6c33010_0 .net *"_s6", 0 0, L_0x7fa5f6d002d0;  1 drivers
L_0x100f823b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c330b0_0 .net/2u *"_s60", 31 0, L_0x100f823b0;  1 drivers
v0x7fa5f6c33160_0 .net *"_s8", 0 0, L_0x7fa5f6d00410;  1 drivers
o0x100f50788 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5f6c33200_0 .net "address", 0 31, o0x100f50788;  0 drivers
v0x7fa5f6c332b0_0 .net "instruction", 0 31, L_0x7fa5f6d017e0;  1 drivers
v0x7fa5f6c327c0 .array "memory", 8192 4096, 7 0;
o0x100f507e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa5f6c33540_0 .net "reset", 0 0, o0x100f507e8;  0 drivers
L_0x7fa5f6d00180 .cmp/ge 32, o0x100f50788, L_0x100f82050;
L_0x7fa5f6d002d0 .cmp/ge 32, L_0x100f82098, o0x100f50788;
L_0x7fa5f6d00500 .array/port v0x7fa5f6c327c0, L_0x7fa5f6d005e0;
L_0x7fa5f6d005e0 .arith/sub 32, o0x100f50788, L_0x100f820e0;
L_0x7fa5f6d00720 .array/port v0x7fa5f6c327c0, L_0x7fa5f6d00af0;
L_0x7fa5f6d007f0 .concat [ 32 1 0 0], o0x100f50788, L_0x100f82128;
L_0x7fa5f6d00970 .arith/sum 33, L_0x7fa5f6d007f0, L_0x100f82170;
L_0x7fa5f6d00af0 .arith/sub 33, L_0x7fa5f6d00970, L_0x100f821b8;
L_0x7fa5f6d00c70 .array/port v0x7fa5f6c327c0, L_0x7fa5f6d00fe0;
L_0x7fa5f6d00d60 .concat [ 32 1 0 0], o0x100f50788, L_0x100f82200;
L_0x7fa5f6d00e80 .arith/sum 33, L_0x7fa5f6d00d60, L_0x100f82248;
L_0x7fa5f6d00fe0 .arith/sub 33, L_0x7fa5f6d00e80, L_0x100f82290;
L_0x7fa5f6d01120 .array/port v0x7fa5f6c327c0, L_0x7fa5f6d01470;
L_0x7fa5f6d01230 .concat [ 32 1 0 0], o0x100f50788, L_0x100f822d8;
L_0x7fa5f6d01310 .arith/sum 33, L_0x7fa5f6d01230, L_0x100f82320;
L_0x7fa5f6d01470 .arith/sub 33, L_0x7fa5f6d01310, L_0x100f82368;
L_0x7fa5f6d015b0 .concat [ 8 8 8 8], L_0x7fa5f6d01120, L_0x7fa5f6d00c70, L_0x7fa5f6d00720, L_0x7fa5f6d00500;
L_0x7fa5f6d017e0 .functor MUXZ 32, L_0x100f823b0, L_0x7fa5f6d015b0, L_0x7fa5f6d00410, C4<>;
S_0x7fa5f6c1daf0 .scope module, "register_bank" "register_bank" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /OUTPUT 32 "data_out1"
    .port_info 4 /OUTPUT 32 "data_out2"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 5 "addr_out1"
    .port_info 7 /INPUT 5 "addr_out2"
    .port_info 8 /INPUT 5 "addr_in"
P_0x7fa5f6c07240 .param/l "ADDRESS_SIZE" 0 4 1, +C4<00000000000000000000000000000101>;
P_0x7fa5f6c07280 .param/l "REGISTER_SIZE" 0 4 1, +C4<00000000000000000000000000100000>;
L_0x7fa5f6e00250 .functor BUFZ 32, L_0x7fa5f6e00000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa5f6e00560 .functor BUFZ 32, L_0x7fa5f6e00320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa5f6c33600_0 .net *"_s0", 31 0, L_0x7fa5f6e00000;  1 drivers
v0x7fa5f6c336c0_0 .net *"_s10", 6 0, L_0x7fa5f6e00400;  1 drivers
L_0x100f82440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c33760_0 .net *"_s13", 1 0, L_0x100f82440;  1 drivers
v0x7fa5f6c33810_0 .net *"_s2", 6 0, L_0x7fa5f6e000f0;  1 drivers
L_0x100f823f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c338c0_0 .net *"_s5", 1 0, L_0x100f823f8;  1 drivers
v0x7fa5f6c339b0_0 .net *"_s8", 31 0, L_0x7fa5f6e00320;  1 drivers
o0x100f509c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fa5f6c33a60_0 .net "addr_in", 0 4, o0x100f509c8;  0 drivers
o0x100f509f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fa5f6c33b10_0 .net "addr_out1", 0 4, o0x100f509f8;  0 drivers
o0x100f50a28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fa5f6c33bc0_0 .net "addr_out2", 0 4, o0x100f50a28;  0 drivers
v0x7fa5f6c33cd0 .array "bank", 31 0, 0 31;
o0x100f50a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa5f6c33d70_0 .net "clk", 0 0, o0x100f50a58;  0 drivers
o0x100f50a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa5f6c33e10_0 .net "data_in", 0 31, o0x100f50a88;  0 drivers
v0x7fa5f6c33ec0_0 .net "data_out1", 0 31, L_0x7fa5f6e00250;  1 drivers
v0x7fa5f6c33f70_0 .net "data_out2", 0 31, L_0x7fa5f6e00560;  1 drivers
v0x7fa5f6c34020_0 .var/i "i", 31 0;
o0x100f50b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa5f6c340d0_0 .net "reset", 0 0, o0x100f50b48;  0 drivers
o0x100f50b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa5f6c34170_0 .net "write", 0 0, o0x100f50b78;  0 drivers
E_0x7fa5f6c321c0 .event edge, v0x7fa5f6c340d0_0;
E_0x7fa5f6c32210 .event edge, v0x7fa5f6c33d70_0;
L_0x7fa5f6e00000 .array/port v0x7fa5f6c33cd0, L_0x7fa5f6e000f0;
L_0x7fa5f6e000f0 .concat [ 5 2 0 0], o0x100f509f8, L_0x100f823f8;
L_0x7fa5f6e00320 .array/port v0x7fa5f6c33cd0, L_0x7fa5f6e00400;
L_0x7fa5f6e00400 .concat [ 5 2 0 0], o0x100f50a28, L_0x100f82440;
S_0x7fa5f6c1eaf0 .scope module, "test" "test" 5 1;
 .timescale 0 0;
P_0x7fa5f6c07000 .param/l "ADDRESS_SIZE" 0 5 3, +C4<00000000000000000000000000100000>;
P_0x7fa5f6c07040 .param/l "REG_ADDRESS_SIZE" 0 5 4, +C4<00000000000000000000000000000101>;
L_0x100f82488 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c34ce0_0 .net "addr_r1", 0 4, L_0x100f82488;  1 drivers
L_0x100f824d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c34d90_0 .net "addr_r2", 0 4, L_0x100f824d0;  1 drivers
L_0x100f82518 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c34e20_0 .net "addr_rd", 0 4, L_0x100f82518;  1 drivers
v0x7fa5f6c34ed0_0 .net "immediate", 0 31, L_0x7fa5f6d01a40;  1 drivers
v0x7fa5f6c34f80_0 .var "instruction", 0 31;
L_0x100f82560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa5f6c35050_0 .net "register_write", 0 0, L_0x100f82560;  1 drivers
v0x7fa5f6c35100_0 .var "reset", 0 0;
E_0x7fa5f6c33c50 .event edge, v0x7fa5f6c34a20_0;
S_0x7fa5f6c343b0 .scope module, "dec" "Decoder" 5 35, 6 1 0, S_0x7fa5f6c1eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "register_write"
    .port_info 3 /OUTPUT 5 "addr_r1"
    .port_info 4 /OUTPUT 5 "addr_r2"
    .port_info 5 /OUTPUT 5 "addr_rd"
    .port_info 6 /OUTPUT 32 "immediate"
P_0x7fa5f6c34510 .param/l "ADDRESS_SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
P_0x7fa5f6c34550 .param/l "REG_ADDRESS_SIZE" 0 6 1, +C4<00000000000000000000000000000101>;
L_0x7fa5f6d01a40 .functor BUFZ 32, v0x7fa5f6c34f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa5f6c347a0_0 .net "addr_r1", 0 4, L_0x100f82488;  alias, 1 drivers
v0x7fa5f6c34860_0 .net "addr_r2", 0 4, L_0x100f824d0;  alias, 1 drivers
v0x7fa5f6c34900_0 .net "addr_rd", 0 4, L_0x100f82518;  alias, 1 drivers
v0x7fa5f6c34990_0 .net "immediate", 0 31, L_0x7fa5f6d01a40;  alias, 1 drivers
v0x7fa5f6c34a20_0 .net "instruction", 0 31, v0x7fa5f6c34f80_0;  1 drivers
v0x7fa5f6c34af0_0 .net "register_write", 0 0, L_0x100f82560;  alias, 1 drivers
v0x7fa5f6c34b90_0 .net "reset", 0 0, v0x7fa5f6c35100_0;  1 drivers
    .scope S_0x7fa5f6c20d50;
T_0 ;
    %vpi_call 3 8 "$readmemb", "mem/imem.dat", v0x7fa5f6c327c0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fa5f6c1daf0;
T_1 ;
    %wait E_0x7fa5f6c32210;
    %load/vec4 v0x7fa5f6c33d70_0;
    %load/vec4 v0x7fa5f6c34170_0;
    %and;
    %load/vec4 v0x7fa5f6c33a60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fa5f6c33e10_0;
    %load/vec4 v0x7fa5f6c33a60_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fa5f6c33cd0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa5f6c1daf0;
T_2 ;
    %wait E_0x7fa5f6c321c0;
    %load/vec4 v0x7fa5f6c340d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa5f6c34020_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fa5f6c34020_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fa5f6c34020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa5f6c33cd0, 0, 4;
    %load/vec4 v0x7fa5f6c34020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa5f6c34020_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa5f6c1eaf0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa5f6c35100_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fa5f6c1eaf0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa5f6c34f80_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fa5f6c1eaf0;
T_5 ;
    %vpi_call 5 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 5 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa5f6c1eaf0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa5f6c35100_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa5f6c34f80_0, 0, 32;
    %delay 40, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa5f6c34f80_0, 0, 32;
    %delay 40, 0;
    %vpi_call 5 25 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fa5f6c1eaf0;
T_6 ;
    %wait E_0x7fa5f6c33c50;
    %vpi_call 5 30 "$display", "\012Instruction: %b", v0x7fa5f6c34f80_0 {0 0 0};
    %vpi_call 5 31 "$display", "R1: %1h\011R2: %1h\011RD: %1h\011W: %1b", v0x7fa5f6c34ce0_0, v0x7fa5f6c34d90_0, v0x7fa5f6c34e20_0, v0x7fa5f6c35050_0 {0 0 0};
    %vpi_call 5 32 "$display", "Immediate: %b", v0x7fa5f6c34ed0_0 {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "src/alu.v";
    "src/imem.v";
    "src/register_bank.v";
    "tests/test_decoder.v";
    "src/decoder.v";
