// Seed: 2549179788
module module_0 (
    input  wand  id_0,
    output tri1  id_1,
    input  tri1  id_2,
    output uwire id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_15 = 32'd88,
    parameter id_9  = 32'd54
) (
    input uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    output uwire id_5,
    output uwire id_6,
    input tri0 id_7
    , id_14,
    input wand id_8,
    input wor _id_9,
    output supply1 id_10,
    output tri0 id_11,
    output tri0 id_12
);
  wire [id_9 : !  -1] _id_15 = id_8;
  wire id_16;
  ;
  tri1 id_17 = 1;
  wire id_18;
  ;
  wire [id_15 : 1] id_19 = id_9;
  wire id_20;
  ;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
