module johnson_counter_tb();
  reg clk;
  reg clr;
  wire [3:0] out;
  
  johnson_counter dut(.clr(clr), .clk(clk), .out(out));
  always #5 clk = ~clk;
  initial begin
    $dumpfile("waves.vcd");
    $dumpvars();
    
    clk = 0;
    clr = 0;  
    #10;
   
    clr = 1;
    #5;
    $monitor("time=%0t, clk=%b , clr=%b , out=%d", $time, clk, clr, out);
    #100 $finish;
  end
endmodule
