## Theo's Latest CV 

### Hardware design and development, Semiconductor devices Validation and Verification Test Engineer
----------------------------------------

- Availability

  - from 02/09/2021
  - Freelance projects
  - USt-IdNr: DE259921718.  

## Interests

* Hardware design and development and test
* Battery test systems 
* Semiconductor power devices (PMU/PMIC/DCDC) characterization, verification and validation
* Automation measurements
* Sensors, interfacing and testing  
* Use of Python withTeststand in automation 


## online  CV

* [[Theo Hatzis MSc.md](docs/Theo_Hatzis_3.md)  (Markdown/html)

## downloadables
* [Short](docs\Theo_Hatzis_3.pdf) (PDF)
* [Longer](docs\Theo_Hatzis_2.pdf) (PDF)

