Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:15:22 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : diffeq_paj_convert
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 7.926ns (75.832%)  route 2.526ns (24.168%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.160 r  u_var2/u_var2/P[3]
                         net (fo=1, estimated)        0.434    11.594    n_102_u_var2/u_var2
    SLICE_X8Y166                                                      r  u_var[27]_i_16/I1
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.637 r  u_var[27]_i_16/O
                         net (fo=1, routed)           0.000    11.637    n_0_u_var[27]_i_16
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/S[0]
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.875 r  u_var_reg[27]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.875    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167                                                      r  u_var_reg[31]_i_12/CI
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.027 f  u_var_reg[31]_i_12/O[1]
                         net (fo=3, estimated)        0.411    12.438    n_6_u_var_reg[31]_i_12
    SLICE_X13Y167                                                     f  u_var[27]_i_4/I0
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.121    12.559 r  u_var[27]_i_4/O
                         net (fo=1, estimated)        0.092    12.651    n_0_u_var[27]_i_4
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/DI[2]
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.847 r  u_var_reg[27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.847    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168                                                     r  u_var_reg[31]_i_2/CI
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.999 r  u_var_reg[31]_i_2/O[1]
                         net (fo=1, estimated)        0.244    13.243    u_var0[29]
    SLICE_X11Y168                                                     r  u_var[29]_i_1/I0
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.364 r  u_var[29]_i_1/O
                         net (fo=2, estimated)        0.209    13.573    u_var[29]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                 -1.278    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.440ns  (logic 7.885ns (75.527%)  route 2.555ns (24.473%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.160 r  u_var2/u_var2/P[3]
                         net (fo=1, estimated)        0.434    11.594    n_102_u_var2/u_var2
    SLICE_X8Y166                                                      r  u_var[27]_i_16/I1
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.637 r  u_var[27]_i_16/O
                         net (fo=1, routed)           0.000    11.637    n_0_u_var[27]_i_16
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/S[0]
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.875 r  u_var_reg[27]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.875    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167                                                      r  u_var_reg[31]_i_12/CI
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.022 f  u_var_reg[31]_i_12/O[3]
                         net (fo=3, estimated)        0.410    12.432    n_4_u_var_reg[31]_i_12
    SLICE_X13Y169                                                     f  u_var[31]_i_5/I0
    SLICE_X13Y169        LUT3 (Prop_lut3_I0_O)        0.120    12.552 r  u_var[31]_i_5/O
                         net (fo=1, estimated)        0.170    12.722    n_0_u_var[31]_i_5
    SLICE_X12Y168                                                     r  u_var_reg[31]_i_2/DI[0]
    SLICE_X12Y168        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314    13.036 r  u_var_reg[31]_i_2/O[3]
                         net (fo=1, estimated)        0.183    13.219    u_var0[31]
    SLICE_X13Y168                                                     r  u_var[31]_i_1/I0
    SLICE_X13Y168        LUT3 (Prop_lut3_I0_O)        0.120    13.339 r  u_var[31]_i_1/O
                         net (fo=2, estimated)        0.222    13.561    u_var[31]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.561    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 7.874ns (75.617%)  route 2.539ns (24.383%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.160 r  u_var2/u_var2/P[3]
                         net (fo=1, estimated)        0.434    11.594    n_102_u_var2/u_var2
    SLICE_X8Y166                                                      r  u_var[27]_i_16/I1
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.637 r  u_var[27]_i_16/O
                         net (fo=1, routed)           0.000    11.637    n_0_u_var[27]_i_16
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/S[0]
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.875 r  u_var_reg[27]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.875    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167                                                      r  u_var_reg[31]_i_12/CI
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.027 f  u_var_reg[31]_i_12/O[1]
                         net (fo=3, estimated)        0.411    12.438    n_6_u_var_reg[31]_i_12
    SLICE_X13Y167                                                     f  u_var[27]_i_4/I0
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.121    12.559 r  u_var[27]_i_4/O
                         net (fo=1, estimated)        0.092    12.651    n_0_u_var[27]_i_4
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/DI[2]
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.847 r  u_var_reg[27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.847    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168                                                     r  u_var_reg[31]_i_2/CI
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.949 r  u_var_reg[31]_i_2/O[0]
                         net (fo=1, estimated)        0.256    13.205    u_var0[28]
    SLICE_X10Y167                                                     r  u_var[28]_i_1/I0
    SLICE_X10Y167        LUT3 (Prop_lut3_I0_O)        0.119    13.324 r  u_var[28]_i_1/O
                         net (fo=2, estimated)        0.210    13.534    u_var[28]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.222ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 7.854ns (75.548%)  route 2.542ns (24.452%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.160 r  u_var2/u_var2/P[3]
                         net (fo=1, estimated)        0.434    11.594    n_102_u_var2/u_var2
    SLICE_X8Y166                                                      r  u_var[27]_i_16/I1
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.637 r  u_var[27]_i_16/O
                         net (fo=1, routed)           0.000    11.637    n_0_u_var[27]_i_16
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/S[0]
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    11.875 r  u_var_reg[27]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.875    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167                                                      r  u_var_reg[31]_i_12/CI
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.022 f  u_var_reg[31]_i_12/O[3]
                         net (fo=3, estimated)        0.410    12.432    n_4_u_var_reg[31]_i_12
    SLICE_X13Y169                                                     f  u_var[31]_i_5/I0
    SLICE_X13Y169        LUT3 (Prop_lut3_I0_O)        0.120    12.552 r  u_var[31]_i_5/O
                         net (fo=1, estimated)        0.170    12.722    n_0_u_var[31]_i_5
    SLICE_X12Y168                                                     r  u_var_reg[31]_i_2/DI[0]
    SLICE_X12Y168        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277    12.999 r  u_var_reg[31]_i_2/O[2]
                         net (fo=1, estimated)        0.182    13.181    u_var0[30]
    SLICE_X11Y168                                                     r  u_var[30]_i_1/I0
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.126    13.307 r  u_var[30]_i_1/O
                         net (fo=2, estimated)        0.210    13.517    u_var[30]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                 -1.222    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.389ns  (logic 7.934ns (76.369%)  route 2.455ns (23.631%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.160 r  u_var2/u_var2/P[0]
                         net (fo=1, estimated)        0.348    11.508    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.551 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.551    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.797 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.797    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.949 f  u_var_reg[27]_i_11/O[1]
                         net (fo=3, estimated)        0.411    12.360    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_4/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.481 r  u_var[23]_i_4/O
                         net (fo=1, estimated)        0.092    12.573    n_0_u_var[23]_i_4
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[2]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.769 r  u_var_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.769    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/CI
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.921 r  u_var_reg[27]_i_2/O[1]
                         net (fo=1, estimated)        0.259    13.180    u_var0[25]
    SLICE_X11Y168                                                     r  u_var[25]_i_1/I0
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.301 r  u_var[25]_i_1/O
                         net (fo=2, estimated)        0.209    13.510    u_var[25]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.132ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.306ns  (logic 7.928ns (76.926%)  route 2.378ns (23.074%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.160 r  u_var2/u_var2/P[0]
                         net (fo=1, estimated)        0.348    11.508    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.551 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.551    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.797 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.797    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.949 f  u_var_reg[27]_i_11/O[1]
                         net (fo=3, estimated)        0.411    12.360    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_4/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.481 r  u_var[23]_i_4/O
                         net (fo=1, estimated)        0.092    12.573    n_0_u_var[23]_i_4
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[2]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.769 r  u_var_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.769    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/CI
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.916 r  u_var_reg[27]_i_2/O[3]
                         net (fo=1, estimated)        0.163    13.079    u_var0[27]
    SLICE_X13Y168                                                     r  u_var[27]_i_1/I0
    SLICE_X13Y168        LUT3 (Prop_lut3_I0_O)        0.120    13.199 r  u_var[27]_i_1/O
                         net (fo=2, estimated)        0.228    13.427    u_var[27]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                 -1.132    

Slack (VIOLATED) :        -1.100ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 7.895ns (76.844%)  route 2.379ns (23.156%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.160 r  u_var2/u_var2/P[0]
                         net (fo=1, estimated)        0.348    11.508    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.551 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.551    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.797 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.797    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.949 f  u_var_reg[27]_i_11/O[1]
                         net (fo=3, estimated)        0.411    12.360    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_4/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.481 r  u_var[23]_i_4/O
                         net (fo=1, estimated)        0.092    12.573    n_0_u_var[23]_i_4
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[2]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.769 r  u_var_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.769    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/CI
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108    12.877 r  u_var_reg[27]_i_2/O[2]
                         net (fo=1, estimated)        0.182    13.059    u_var0[26]
    SLICE_X11Y167                                                     r  u_var[26]_i_1/I0
    SLICE_X11Y167        LUT3 (Prop_lut3_I0_O)        0.126    13.185 r  u_var[26]_i_1/O
                         net (fo=2, estimated)        0.210    13.395    u_var[26]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                 -1.100    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.273ns  (logic 7.882ns (76.725%)  route 2.391ns (23.275%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.160 r  u_var2/u_var2/P[0]
                         net (fo=1, estimated)        0.348    11.508    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.551 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.551    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.797 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.797    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    11.949 f  u_var_reg[27]_i_11/O[1]
                         net (fo=3, estimated)        0.411    12.360    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_4/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.481 r  u_var[23]_i_4/O
                         net (fo=1, estimated)        0.092    12.573    n_0_u_var[23]_i_4
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[2]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.769 r  u_var_reg[23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.769    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/CI
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.871 r  u_var_reg[27]_i_2/O[0]
                         net (fo=1, estimated)        0.184    13.055    u_var0[24]
    SLICE_X11Y167                                                     r  u_var[24]_i_1/I0
    SLICE_X11Y167        LUT3 (Prop_lut3_I0_O)        0.119    13.174 r  u_var[24]_i_1/O
                         net (fo=2, estimated)        0.220    13.394    u_var[24]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.232ns  (logic 7.799ns (76.222%)  route 2.433ns (23.778%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.160 r  u_var2/u_var2/P[0]
                         net (fo=1, estimated)        0.348    11.508    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.551 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.551    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    11.818 f  u_var_reg[23]_i_11/O[2]
                         net (fo=3, estimated)        0.402    12.220    n_5_u_var_reg[23]_i_11
    SLICE_X13Y165                                                     f  u_var[19]_i_3/I0
    SLICE_X13Y165        LUT3 (Prop_lut3_I0_O)        0.126    12.346 r  u_var[19]_i_3/O
                         net (fo=1, estimated)        0.092    12.438    n_0_u_var[19]_i_3
    SLICE_X12Y165                                                     r  u_var_reg[19]_i_2/DI[3]
    SLICE_X12Y165        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    12.625 r  u_var_reg[19]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.625    n_0_u_var_reg[19]_i_2
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/CI
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.777 r  u_var_reg[23]_i_2/O[1]
                         net (fo=1, estimated)        0.242    13.019    u_var0[21]
    SLICE_X11Y166                                                     r  u_var[21]_i_1/I0
    SLICE_X11Y166        LUT3 (Prop_lut3_I0_O)        0.121    13.140 r  u_var[21]_i_1/O
                         net (fo=2, estimated)        0.213    13.353    u_var[21]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                 -1.058    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.208ns  (logic 7.818ns (76.587%)  route 2.390ns (23.413%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.329 - 9.500 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.267     1.824    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.217     3.121    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.747 r  temp__0/temp/PCOUT[47]
                         net (fo=1, estimated)        0.000     5.747    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.685 r  temp__1/temp/P[0]
                         net (fo=2, estimated)        0.409     7.094    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.137 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.137    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.394 r  u_var2_i_34/CO[3]
                         net (fo=1, estimated)        0.000     7.394    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.443 r  u_var2_i_29__0/CO[3]
                         net (fo=1, estimated)        0.000     7.443    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.596 r  u_var2_i_24__0/O[1]
                         net (fo=6, estimated)        0.373     7.969    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.088 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.088    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.345 r  u_var2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     8.345    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.449 r  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     8.803    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.160 r  u_var2/u_var2/P[0]
                         net (fo=1, estimated)        0.348    11.508    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.551 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.551    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.797 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, estimated)        0.000    11.797    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    11.899 f  u_var_reg[27]_i_11/O[0]
                         net (fo=3, estimated)        0.332    12.231    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_5/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.350 r  u_var[23]_i_5/O
                         net (fo=1, estimated)        0.173    12.523    n_0_u_var[23]_i_5
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[1]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.285    12.808 r  u_var_reg[23]_i_2/O[3]
                         net (fo=1, estimated)        0.188    12.996    u_var0[23]
    SLICE_X10Y166                                                     r  u_var[23]_i_1/I0
    SLICE_X10Y166        LUT3 (Prop_lut3_I0_O)        0.120    13.116 r  u_var[23]_i_1/O
                         net (fo=2, estimated)        0.213    13.329    u_var[23]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.204    11.147    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.219 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, estimated)      1.110    12.329    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.276    12.605    
                         clock uncertainty           -0.035    12.570    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.275    12.295    temp/temp
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                 -1.034    




