#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 26 00:48:48 2025
# Process ID: 19368
# Current directory: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3376 D:\Desktop\2ASK_FPGA\2ASK-bandpass-system-transmitter\fpga_project\ASK\ASK.xpr
# Log file: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/vivado.log
# Journal file: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 747.574 ; gain = 140.754
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2ask_transmitter' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/scrambled_data_1bit.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/fir.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/FIR.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2ask_transmitter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/dac_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_2ask_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sim_1/new/tb_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2ask_transmitter
"xvhdl --incr --relax -prj tb_2ask_transmitter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1845c764a1847ad96e089803310f14b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_17 -L xil_defaultlib -L fir_compiler_v7_2_11 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2ask_transmitter_behav xil_defaultlib.tb_2ask_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_viv_comp
Compiling package dds_compiler_v6_0_17.pkg_dds_compiler_v6_0_17
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_17.pkg_betas
Compiling package dds_compiler_v6_0_17.pkg_alphas
Compiling module xil_defaultlib.dac_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="artix7",c...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.add_accum [\add_accum(c_xdevicefamily="arti...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="ar...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_arch of entity xil_defaultlib.fir [fir_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_rdy [\dds_compiler_v6_0_17_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.pipe_add [\pipe_add(c_width=27,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_17.accum [\accum(c_xdevicefamily="artix7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_17.sin_cos [\sin_cos(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_core [\dds_compiler_v6_0_17_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_viv [\dds_compiler_v6_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17 [\dds_compiler_v6_0_17(c_xdevicef...]
Compiling architecture dds_arch of entity xil_defaultlib.dds [dds_default]
Compiling module xil_defaultlib.top_2ask_transmitter_default
Compiling module xil_defaultlib.tb_2ask_transmitter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2ask_transmitter_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:46 . Memory (MB): peak = 892.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '106' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2ask_transmitter_behav -key {Behavioral:sim_1:Functional:tb_2ask_transmitter} -tclbatch {tb_2ask_transmitter.tcl} -view {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/tb_2ask_transmitter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/tb_2ask_transmitter_behav.wcfg
source tb_2ask_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_2ask_transmitter.uut.u_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time=0: DAC data changed from 00 to 80 (change #1)
Time=0: CS deasserted (chip deselected)
Time=0: WR1 rising edge (write completed), pulse width=xns
DAC configured in Control Signal Timing mode
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.871 ; gain = 117.289
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2ask_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:58 . Memory (MB): peak = 1009.871 ; gain = 117.289
run 10 us
Time=2675000: CS asserted (chip selected)
Time=2875000: WR1 falling edge (write started)
Time=3875000: WR1 rising edge (write completed), pulse width=1000ns
Time=4065000: CS deasserted (chip deselected)
Time=5235000: CS asserted (chip selected)
Time=5435000: WR1 falling edge (write started)
Time=6435000: WR1 rising edge (write completed), pulse width=1000ns
Time=6625000: CS deasserted (chip deselected)
Time=7795000: CS asserted (chip selected)
Time=7995000: WR1 falling edge (write started)
Time=8995000: WR1 rising edge (write completed), pulse width=1000ns
Time=9185000: CS deasserted (chip deselected)
Time=10355000: CS asserted (chip selected)
Time=10555000: WR1 falling edge (write started)
run 200 us
Time=11555000: WR1 rising edge (write completed), pulse width=1000ns
Time=11745000: CS deasserted (chip deselected)
Time=12915000: CS asserted (chip selected)
Time=13115000: WR1 falling edge (write started)
Time=14115000: WR1 rising edge (write completed), pulse width=1000ns
Time=14305000: CS deasserted (chip deselected)
Time=15475000: CS asserted (chip selected)
Time=15675000: WR1 falling edge (write started)
Time=16675000: WR1 rising edge (write completed), pulse width=1000ns
Time=16865000: CS deasserted (chip deselected)
Time=18035000: CS asserted (chip selected)
Time=18235000: WR1 falling edge (write started)
Time=19235000: WR1 rising edge (write completed), pulse width=1000ns
Time=19425000: CS deasserted (chip deselected)
Time=20595000: CS asserted (chip selected)
Time=20795000: WR1 falling edge (write started)
Time=21795000: WR1 rising edge (write completed), pulse width=1000ns
Time=21985000: CS deasserted (chip deselected)
Time=23155000: CS asserted (chip selected)
Time=23355000: WR1 falling edge (write started)
Time=24355000: WR1 rising edge (write completed), pulse width=1000ns
Time=24545000: CS deasserted (chip deselected)
Time=25715000: CS asserted (chip selected)
Time=25915000: WR1 falling edge (write started)
Time=26915000: WR1 rising edge (write completed), pulse width=1000ns
Time=27105000: CS deasserted (chip deselected)
Time=28275000: CS asserted (chip selected)
Time=28475000: WR1 falling edge (write started)
Time=29475000: WR1 rising edge (write completed), pulse width=1000ns
Time=29665000: CS deasserted (chip deselected)
Time=30835000: CS asserted (chip selected)
Time=31035000: WR1 falling edge (write started)
Time=32035000: WR1 rising edge (write completed), pulse width=1000ns
Time=32225000: CS deasserted (chip deselected)
Time=33395000: CS asserted (chip selected)
Time=33595000: WR1 falling edge (write started)
Time=34595000: WR1 rising edge (write completed), pulse width=1000ns
Time=34785000: CS deasserted (chip deselected)
Time=35955000: CS asserted (chip selected)
Time=36155000: WR1 falling edge (write started)
Time=37155000: WR1 rising edge (write completed), pulse width=1000ns
Time=37345000: CS deasserted (chip deselected)
Time=38515000: CS asserted (chip selected)
Time=38715000: WR1 falling edge (write started)
Time=39715000: WR1 rising edge (write completed), pulse width=1000ns
Time=39905000: CS deasserted (chip deselected)
Time=41075000: CS asserted (chip selected)
Time=41275000: WR1 falling edge (write started)
Time=42275000: WR1 rising edge (write completed), pulse width=1000ns
Time=42465000: CS deasserted (chip deselected)
Time=43635000: CS asserted (chip selected)
Time=43835000: WR1 falling edge (write started)
Time=44835000: WR1 rising edge (write completed), pulse width=1000ns
Time=45025000: CS deasserted (chip deselected)
Time=46195000: CS asserted (chip selected)
Time=46395000: WR1 falling edge (write started)
Time=47395000: WR1 rising edge (write completed), pulse width=1000ns
Time=47585000: CS deasserted (chip deselected)
Time=48755000: CS asserted (chip selected)
Time=48955000: WR1 falling edge (write started)
Time=49955000: WR1 rising edge (write completed), pulse width=1000ns
Time=50145000: CS deasserted (chip deselected)
Time=51315000: CS asserted (chip selected)
Time=51515000: WR1 falling edge (write started)
Time=52515000: WR1 rising edge (write completed), pulse width=1000ns
Time=52705000: CS deasserted (chip deselected)
Time=53875000: CS asserted (chip selected)
Time=54075000: WR1 falling edge (write started)
Time=55075000: WR1 rising edge (write completed), pulse width=1000ns
Time=55265000: CS deasserted (chip deselected)
Time=56435000: CS asserted (chip selected)
Time=56635000: WR1 falling edge (write started)
Time=57635000: WR1 rising edge (write completed), pulse width=1000ns
Time=57825000: CS deasserted (chip deselected)
Time=58995000: CS asserted (chip selected)
Time=59195000: WR1 falling edge (write started)
Time=60195000: WR1 rising edge (write completed), pulse width=1000ns
Time=60385000: CS deasserted (chip deselected)
Time=61555000: CS asserted (chip selected)
Time=61755000: WR1 falling edge (write started)
Time=62755000: WR1 rising edge (write completed), pulse width=1000ns
Time=62945000: CS deasserted (chip deselected)
Time=64115000: CS asserted (chip selected)
Time=64315000: WR1 falling edge (write started)
Time=65315000: WR1 rising edge (write completed), pulse width=1000ns
Time=65505000: CS deasserted (chip deselected)
Time=66675000: CS asserted (chip selected)
Time=66875000: WR1 falling edge (write started)
Time=67875000: WR1 rising edge (write completed), pulse width=1000ns
Time=68065000: CS deasserted (chip deselected)
Time=69235000: CS asserted (chip selected)
Time=69435000: WR1 falling edge (write started)
Time=70435000: WR1 rising edge (write completed), pulse width=1000ns
Time=70625000: CS deasserted (chip deselected)
Time=71795000: CS asserted (chip selected)
Time=71995000: WR1 falling edge (write started)
Time=72995000: WR1 rising edge (write completed), pulse width=1000ns
Time=73185000: CS deasserted (chip deselected)
Time=74355000: CS asserted (chip selected)
Time=74555000: WR1 falling edge (write started)
Time=75555000: WR1 rising edge (write completed), pulse width=1000ns
Time=75745000: CS deasserted (chip deselected)
Time=76915000: CS asserted (chip selected)
Time=77115000: WR1 falling edge (write started)
Time=78115000: WR1 rising edge (write completed), pulse width=1000ns
Time=78305000: CS deasserted (chip deselected)
Time=79475000: CS asserted (chip selected)
Time=79675000: WR1 falling edge (write started)
Time=80675000: WR1 rising edge (write completed), pulse width=1000ns
Time=80865000: CS deasserted (chip deselected)
Time=82035000: CS asserted (chip selected)
Time=82235000: WR1 falling edge (write started)
Time=83235000: WR1 rising edge (write completed), pulse width=1000ns
Time=83425000: CS deasserted (chip deselected)
Time=84595000: CS asserted (chip selected)
Time=84795000: WR1 falling edge (write started)
Time=85795000: WR1 rising edge (write completed), pulse width=1000ns
Time=85985000: CS deasserted (chip deselected)
Time=87155000: CS asserted (chip selected)
Time=87355000: WR1 falling edge (write started)
Time=88355000: WR1 rising edge (write completed), pulse width=1000ns
Time=88545000: CS deasserted (chip deselected)
Time=89715000: CS asserted (chip selected)
Time=89915000: WR1 falling edge (write started)
Time=90915000: WR1 rising edge (write completed), pulse width=1000ns
Time=91105000: CS deasserted (chip deselected)
Time=92275000: CS asserted (chip selected)
Time=92475000: WR1 falling edge (write started)
Time=93475000: WR1 rising edge (write completed), pulse width=1000ns
Time=93665000: CS deasserted (chip deselected)
Time=94835000: CS asserted (chip selected)
Time=95035000: WR1 falling edge (write started)
Time=96035000: WR1 rising edge (write completed), pulse width=1000ns
Time=96225000: CS deasserted (chip deselected)
Time=97395000: CS asserted (chip selected)
Time=97595000: WR1 falling edge (write started)
Time=98595000: WR1 rising edge (write completed), pulse width=1000ns
Time=98785000: CS deasserted (chip deselected)
Time=99955000: CS asserted (chip selected)
Time=100155000: WR1 falling edge (write started)
Time=101155000: WR1 rising edge (write completed), pulse width=1000ns
Time=101345000: CS deasserted (chip deselected)
Time=102515000: CS asserted (chip selected)
Time=102715000: WR1 falling edge (write started)
Time=103715000: WR1 rising edge (write completed), pulse width=1000ns
Time=103905000: CS deasserted (chip deselected)
Time=105075000: CS asserted (chip selected)
Time=105275000: WR1 falling edge (write started)
Time=106275000: WR1 rising edge (write completed), pulse width=1000ns
Time=106465000: CS deasserted (chip deselected)
Time=107635000: CS asserted (chip selected)
Time=107835000: WR1 falling edge (write started)
Time=108835000: WR1 rising edge (write completed), pulse width=1000ns
Time=109025000: CS deasserted (chip deselected)
Time=110195000: CS asserted (chip selected)
Time=110395000: WR1 falling edge (write started)
Time=111395000: WR1 rising edge (write completed), pulse width=1000ns
Time=111585000: CS deasserted (chip deselected)
Time=112755000: CS asserted (chip selected)
Time=112955000: WR1 falling edge (write started)
Time=113955000: WR1 rising edge (write completed), pulse width=1000ns
Time=114145000: CS deasserted (chip deselected)
Time=115315000: CS asserted (chip selected)
Time=115515000: WR1 falling edge (write started)
Time=116515000: WR1 rising edge (write completed), pulse width=1000ns
Time=116705000: CS deasserted (chip deselected)
Time=117875000: CS asserted (chip selected)
Time=118075000: WR1 falling edge (write started)
Time=119075000: WR1 rising edge (write completed), pulse width=1000ns
Time=119265000: CS deasserted (chip deselected)
Time=120435000: CS asserted (chip selected)
Time=120635000: WR1 falling edge (write started)
Time=121635000: WR1 rising edge (write completed), pulse width=1000ns
Time=121825000: CS deasserted (chip deselected)
Time=122995000: CS asserted (chip selected)
Time=123195000: WR1 falling edge (write started)
Time=124195000: WR1 rising edge (write completed), pulse width=1000ns
Time=124385000: CS deasserted (chip deselected)
Time=125555000: CS asserted (chip selected)
Time=125755000: WR1 falling edge (write started)
Time=126755000: WR1 rising edge (write completed), pulse width=1000ns
Time=126945000: CS deasserted (chip deselected)
Time=128115000: CS asserted (chip selected)
Time=128315000: WR1 falling edge (write started)
Time=129315000: WR1 rising edge (write completed), pulse width=1000ns
Time=129505000: CS deasserted (chip deselected)
Time=130675000: CS asserted (chip selected)
Time=130875000: WR1 falling edge (write started)
Time=131875000: WR1 rising edge (write completed), pulse width=1000ns
Time=132065000: CS deasserted (chip deselected)
Time=133235000: CS asserted (chip selected)
Time=133435000: WR1 falling edge (write started)
Time=134435000: WR1 rising edge (write completed), pulse width=1000ns
Time=134625000: CS deasserted (chip deselected)
Time=135795000: CS asserted (chip selected)
Time=135995000: WR1 falling edge (write started)
Time=136995000: WR1 rising edge (write completed), pulse width=1000ns
Time=137185000: CS deasserted (chip deselected)
Time=138355000: CS asserted (chip selected)
Time=138555000: WR1 falling edge (write started)
Time=139555000: WR1 rising edge (write completed), pulse width=1000ns
Time=139745000: CS deasserted (chip deselected)
Time=140915000: CS asserted (chip selected)
Time=141115000: WR1 falling edge (write started)
Time=142115000: WR1 rising edge (write completed), pulse width=1000ns
Time=142305000: CS deasserted (chip deselected)
Time=143475000: CS asserted (chip selected)
Time=143675000: WR1 falling edge (write started)
Time=144675000: WR1 rising edge (write completed), pulse width=1000ns
Time=144865000: CS deasserted (chip deselected)
Time=146035000: CS asserted (chip selected)
Time=146235000: WR1 falling edge (write started)
Time=147235000: WR1 rising edge (write completed), pulse width=1000ns
Time=147425000: CS deasserted (chip deselected)
Time=148595000: CS asserted (chip selected)
Time=148795000: WR1 falling edge (write started)
Time=149795000: WR1 rising edge (write completed), pulse width=1000ns
Time=149985000: CS deasserted (chip deselected)
Time=151155000: CS asserted (chip selected)
Time=151355000: WR1 falling edge (write started)
Time=152355000: WR1 rising edge (write completed), pulse width=1000ns
Time=152545000: CS deasserted (chip deselected)
Time=153715000: CS asserted (chip selected)
Time=153915000: WR1 falling edge (write started)
Time=154915000: WR1 rising edge (write completed), pulse width=1000ns
Time=155105000: CS deasserted (chip deselected)
Time=156275000: CS asserted (chip selected)
Time=156475000: WR1 falling edge (write started)
Time=157475000: WR1 rising edge (write completed), pulse width=1000ns
Time=157665000: CS deasserted (chip deselected)
Time=158835000: CS asserted (chip selected)
Time=159035000: WR1 falling edge (write started)
Time=160035000: WR1 rising edge (write completed), pulse width=1000ns
Time=160225000: CS deasserted (chip deselected)
Time=161395000: CS asserted (chip selected)
Time=161595000: WR1 falling edge (write started)
Time=162595000: WR1 rising edge (write completed), pulse width=1000ns
Time=162785000: CS deasserted (chip deselected)
Time=163955000: CS asserted (chip selected)
Time=164155000: WR1 falling edge (write started)
Time=165155000: WR1 rising edge (write completed), pulse width=1000ns
Time=165345000: CS deasserted (chip deselected)
Time=166515000: CS asserted (chip selected)
Time=166715000: WR1 falling edge (write started)
Time=167715000: WR1 rising edge (write completed), pulse width=1000ns
Time=167905000: CS deasserted (chip deselected)
Time=169075000: CS asserted (chip selected)
Time=169275000: WR1 falling edge (write started)
Time=170275000: WR1 rising edge (write completed), pulse width=1000ns
Time=170465000: CS deasserted (chip deselected)
Time=171635000: CS asserted (chip selected)
Time=171835000: WR1 falling edge (write started)
Time=172835000: WR1 rising edge (write completed), pulse width=1000ns
Time=173025000: CS deasserted (chip deselected)
Time=174195000: CS asserted (chip selected)
Time=174395000: WR1 falling edge (write started)
Time=175395000: WR1 rising edge (write completed), pulse width=1000ns
Time=175585000: CS deasserted (chip deselected)
Time=176755000: CS asserted (chip selected)
Time=176955000: WR1 falling edge (write started)
Time=177955000: WR1 rising edge (write completed), pulse width=1000ns
Time=178145000: CS deasserted (chip deselected)
Time=179315000: CS asserted (chip selected)
Time=179515000: WR1 falling edge (write started)
Time=180515000: WR1 rising edge (write completed), pulse width=1000ns
Time=180705000: CS deasserted (chip deselected)
Time=181875000: CS asserted (chip selected)
Time=182075000: WR1 falling edge (write started)
Time=183075000: WR1 rising edge (write completed), pulse width=1000ns
Time=183265000: CS deasserted (chip deselected)
Time=184435000: CS asserted (chip selected)
Time=184635000: WR1 falling edge (write started)
Time=185635000: WR1 rising edge (write completed), pulse width=1000ns
Time=185825000: CS deasserted (chip deselected)
Time=186995000: CS asserted (chip selected)
Time=187195000: WR1 falling edge (write started)
Time=188195000: WR1 rising edge (write completed), pulse width=1000ns
Time=188385000: CS deasserted (chip deselected)
Time=189555000: CS asserted (chip selected)
Time=189755000: WR1 falling edge (write started)
Time=190755000: WR1 rising edge (write completed), pulse width=1000ns
Time=190945000: CS deasserted (chip deselected)
Time=192115000: CS asserted (chip selected)
Time=192315000: WR1 falling edge (write started)
Time=193315000: WR1 rising edge (write completed), pulse width=1000ns
Time=193505000: CS deasserted (chip deselected)
Time=194675000: CS asserted (chip selected)
Time=194875000: WR1 falling edge (write started)
Time=195875000: WR1 rising edge (write completed), pulse width=1000ns
Time=196065000: CS deasserted (chip deselected)
Time=197235000: CS asserted (chip selected)
Time=197435000: WR1 falling edge (write started)
Time=198435000: WR1 rising edge (write completed), pulse width=1000ns
Time=198625000: CS deasserted (chip deselected)
Time=199795000: CS asserted (chip selected)
Time=199995000: WR1 falling edge (write started)
Time=200995000: WR1 rising edge (write completed), pulse width=1000ns
Time=201185000: CS deasserted (chip deselected)
Time=202355000: CS asserted (chip selected)
Time=202555000: WR1 falling edge (write started)
Time=203555000: WR1 rising edge (write completed), pulse width=1000ns
Time=203745000: CS deasserted (chip deselected)
Time=204915000: CS asserted (chip selected)
Time=205115000: WR1 falling edge (write started)
Time=206115000: WR1 rising edge (write completed), pulse width=1000ns
Time=206305000: CS deasserted (chip deselected)
Time=207475000: CS asserted (chip selected)
Time=207675000: WR1 falling edge (write started)
Time=208675000: WR1 rising edge (write completed), pulse width=1000ns
Time=208865000: CS deasserted (chip deselected)
Time=210035000: CS asserted (chip selected)
Time=210235000: WR1 falling edge (write started)
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 1009.871 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2ask_transmitter' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/scrambled_data_1bit.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/fir.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/FIR.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2ask_transmitter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/dac_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_2ask_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sim_1/new/tb_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2ask_transmitter
"xvhdl --incr --relax -prj tb_2ask_transmitter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1845c764a1847ad96e089803310f14b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_17 -L xil_defaultlib -L fir_compiler_v7_2_11 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2ask_transmitter_behav xil_defaultlib.tb_2ask_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_viv_comp
Compiling package dds_compiler_v6_0_17.pkg_dds_compiler_v6_0_17
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_17.pkg_betas
Compiling package dds_compiler_v6_0_17.pkg_alphas
Compiling module xil_defaultlib.dac_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="artix7",c...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.add_accum [\add_accum(c_xdevicefamily="arti...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="ar...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_arch of entity xil_defaultlib.fir [fir_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_rdy [\dds_compiler_v6_0_17_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.pipe_add [\pipe_add(c_width=27,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_17.accum [\accum(c_xdevicefamily="artix7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_17.sin_cos [\sin_cos(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_core [\dds_compiler_v6_0_17_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_viv [\dds_compiler_v6_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17 [\dds_compiler_v6_0_17(c_xdevicef...]
Compiling architecture dds_arch of entity xil_defaultlib.dds [dds_default]
Compiling module xil_defaultlib.top_2ask_transmitter_default
Compiling module xil_defaultlib.tb_2ask_transmitter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2ask_transmitter_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:47 . Memory (MB): peak = 1012.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '107' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:47 . Memory (MB): peak = 1012.164 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_2ask_transmitter.uut.u_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time=0: DAC data changed from 00 to 80 (change #1)
Time=0: CS deasserted (chip deselected)
Time=0: WR1 rising edge (write completed), pulse width=xns
DAC configured in Control Signal Timing mode
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:55 . Memory (MB): peak = 1012.164 ; gain = 0.000
run 200 us
Time=2675000: CS asserted (chip selected)
Time=2875000: WR1 falling edge (write started)
Time=3875000: WR1 rising edge (write completed), pulse width=1000ns
Time=4065000: CS deasserted (chip deselected)
Time=5235000: CS asserted (chip selected)
Time=5435000: WR1 falling edge (write started)
Time=6435000: WR1 rising edge (write completed), pulse width=1000ns
Time=6625000: CS deasserted (chip deselected)
Time=7795000: CS asserted (chip selected)
Time=7995000: WR1 falling edge (write started)
Time=8995000: WR1 rising edge (write completed), pulse width=1000ns
Time=9185000: CS deasserted (chip deselected)
Time=10355000: CS asserted (chip selected)
Time=10555000: WR1 falling edge (write started)
Time=11555000: WR1 rising edge (write completed), pulse width=1000ns
Time=11745000: CS deasserted (chip deselected)
Time=12915000: CS asserted (chip selected)
Time=13115000: WR1 falling edge (write started)
Time=14115000: WR1 rising edge (write completed), pulse width=1000ns
Time=14305000: CS deasserted (chip deselected)
Time=15475000: CS asserted (chip selected)
Time=15675000: WR1 falling edge (write started)
Time=16675000: WR1 rising edge (write completed), pulse width=1000ns
Time=16865000: CS deasserted (chip deselected)
Time=18035000: CS asserted (chip selected)
Time=18235000: WR1 falling edge (write started)
Time=19235000: WR1 rising edge (write completed), pulse width=1000ns
Time=19425000: CS deasserted (chip deselected)
Time=20595000: CS asserted (chip selected)
Time=20795000: WR1 falling edge (write started)
Time=21795000: WR1 rising edge (write completed), pulse width=1000ns
Time=21985000: CS deasserted (chip deselected)
Time=23155000: CS asserted (chip selected)
Time=23355000: WR1 falling edge (write started)
Time=24355000: WR1 rising edge (write completed), pulse width=1000ns
Time=24545000: CS deasserted (chip deselected)
Time=25715000: CS asserted (chip selected)
Time=25915000: WR1 falling edge (write started)
Time=26915000: WR1 rising edge (write completed), pulse width=1000ns
Time=27105000: CS deasserted (chip deselected)
Time=28275000: CS asserted (chip selected)
Time=28475000: WR1 falling edge (write started)
Time=29475000: WR1 rising edge (write completed), pulse width=1000ns
Time=29665000: CS deasserted (chip deselected)
Time=30835000: CS asserted (chip selected)
Time=31035000: WR1 falling edge (write started)
Time=32035000: WR1 rising edge (write completed), pulse width=1000ns
Time=32225000: CS deasserted (chip deselected)
Time=33395000: CS asserted (chip selected)
Time=33595000: WR1 falling edge (write started)
Time=34595000: WR1 rising edge (write completed), pulse width=1000ns
Time=34785000: CS deasserted (chip deselected)
Time=35955000: CS asserted (chip selected)
Time=36155000: WR1 falling edge (write started)
Time=37155000: WR1 rising edge (write completed), pulse width=1000ns
Time=37345000: CS deasserted (chip deselected)
Time=38515000: CS asserted (chip selected)
Time=38715000: WR1 falling edge (write started)
Time=39715000: WR1 rising edge (write completed), pulse width=1000ns
Time=39905000: CS deasserted (chip deselected)
Time=41075000: CS asserted (chip selected)
Time=41275000: WR1 falling edge (write started)
Time=42275000: WR1 rising edge (write completed), pulse width=1000ns
Time=42465000: CS deasserted (chip deselected)
Time=43635000: CS asserted (chip selected)
Time=43835000: WR1 falling edge (write started)
Time=44835000: WR1 rising edge (write completed), pulse width=1000ns
Time=45025000: CS deasserted (chip deselected)
Time=46195000: CS asserted (chip selected)
Time=46295000: DAC data changed from 80 to 0b (change #2)
Time=46395000: WR1 falling edge (write started)
Time=47395000: WR1 rising edge (write completed), pulse width=1000ns
Time=47585000: CS deasserted (chip deselected)
Time=48755000: CS asserted (chip selected)
Time=48855000: DAC data changed from 0b to af (change #3)
Time=48955000: WR1 falling edge (write started)
Time=49955000: WR1 rising edge (write completed), pulse width=1000ns
Time=50145000: CS deasserted (chip deselected)
Time=51315000: CS asserted (chip selected)
Time=51415000: DAC data changed from af to b7 (change #4)
Time=51515000: WR1 falling edge (write started)
Time=52515000: WR1 rising edge (write completed), pulse width=1000ns
Time=52705000: CS deasserted (chip deselected)
Time=53875000: CS asserted (chip selected)
Time=53975000: DAC data changed from b7 to 08 (change #5)
Time=54075000: WR1 falling edge (write started)
Time=55075000: WR1 rising edge (write completed), pulse width=1000ns
Time=55265000: CS deasserted (chip deselected)
Time=56435000: CS asserted (chip selected)
Time=56535000: DAC data changed from 08 to ee (change #6)
Time=56635000: WR1 falling edge (write started)
Time=57635000: WR1 rising edge (write completed), pulse width=1000ns
Time=57825000: CS deasserted (chip deselected)
Time=58995000: CS asserted (chip selected)
Time=59095000: DAC data changed from ee to 63 (change #7)
Time=59195000: WR1 falling edge (write started)
Time=60195000: WR1 rising edge (write completed), pulse width=1000ns
Time=60385000: CS deasserted (chip deselected)
Time=61555000: CS asserted (chip selected)
Time=61655000: DAC data changed from 63 to 3b (change #8)
Time=61755000: WR1 falling edge (write started)
Time=62755000: WR1 rising edge (write completed), pulse width=1000ns
Time=62945000: CS deasserted (chip deselected)
Time=64115000: CS asserted (chip selected)
Time=64215000: DAC data changed from 3b to 80 (change #9)
Time=64315000: WR1 falling edge (write started)
Time=65315000: WR1 rising edge (write completed), pulse width=1000ns
Time=65505000: CS deasserted (chip deselected)
Time=66675000: CS asserted (chip selected)
Time=66875000: WR1 falling edge (write started)
Time=67875000: WR1 rising edge (write completed), pulse width=1000ns
Time=68065000: CS deasserted (chip deselected)
Time=69235000: CS asserted (chip selected)
Time=69435000: WR1 falling edge (write started)
Time=70435000: WR1 rising edge (write completed), pulse width=1000ns
Time=70625000: CS deasserted (chip deselected)
Time=71795000: CS asserted (chip selected)
Time=71995000: WR1 falling edge (write started)
Time=72995000: WR1 rising edge (write completed), pulse width=1000ns
Time=73185000: CS deasserted (chip deselected)
Time=74355000: CS asserted (chip selected)
Time=74555000: WR1 falling edge (write started)
Time=75555000: WR1 rising edge (write completed), pulse width=1000ns
Time=75745000: CS deasserted (chip deselected)
Time=76915000: CS asserted (chip selected)
Time=77015000: DAC data changed from 80 to da (change #10)
Time=77115000: WR1 falling edge (write started)
Time=78115000: WR1 rising edge (write completed), pulse width=1000ns
Time=78305000: CS deasserted (chip deselected)
Time=79475000: CS asserted (chip selected)
Time=79575000: DAC data changed from da to 85 (change #11)
Time=79675000: WR1 falling edge (write started)
Time=80675000: WR1 rising edge (write completed), pulse width=1000ns
Time=80865000: CS deasserted (chip deselected)
Time=82035000: CS asserted (chip selected)
Time=82135000: DAC data changed from 85 to 22 (change #12)
Time=82235000: WR1 falling edge (write started)
Time=83235000: WR1 rising edge (write completed), pulse width=1000ns
Time=83425000: CS deasserted (chip deselected)
Time=84595000: CS asserted (chip selected)
Time=84695000: DAC data changed from 22 to 80 (change #13)
Time=84795000: WR1 falling edge (write started)
Time=85795000: WR1 rising edge (write completed), pulse width=1000ns
Time=85985000: CS deasserted (chip deselected)
Time=87155000: CS asserted (chip selected)
Time=87355000: WR1 falling edge (write started)
Time=88355000: WR1 rising edge (write completed), pulse width=1000ns
Time=88545000: CS deasserted (chip deselected)
Time=89715000: CS asserted (chip selected)
Time=89915000: WR1 falling edge (write started)
Time=90915000: WR1 rising edge (write completed), pulse width=1000ns
Time=91105000: CS deasserted (chip deselected)
Time=92275000: CS asserted (chip selected)
Time=92475000: WR1 falling edge (write started)
Time=93475000: WR1 rising edge (write completed), pulse width=1000ns
Time=93665000: CS deasserted (chip deselected)
Time=94835000: CS asserted (chip selected)
Time=95035000: WR1 falling edge (write started)
Time=96035000: WR1 rising edge (write completed), pulse width=1000ns
Time=96225000: CS deasserted (chip deselected)
Time=97395000: CS asserted (chip selected)
Time=97495000: DAC data changed from 80 to bf (change #14)
Time=97595000: WR1 falling edge (write started)
Time=98595000: WR1 rising edge (write completed), pulse width=1000ns
Time=98785000: CS deasserted (chip deselected)
Time=99955000: CS asserted (chip selected)
Time=100055000: DAC data changed from bf to a6 (change #15)
Time=100155000: WR1 falling edge (write started)
Time=101155000: WR1 rising edge (write completed), pulse width=1000ns
Time=101345000: CS deasserted (chip deselected)
Time=102515000: CS asserted (chip selected)
Time=102615000: DAC data changed from a6 to 0f (change #16)
Time=102715000: WR1 falling edge (write started)
Time=103715000: WR1 rising edge (write completed), pulse width=1000ns
Time=103905000: CS deasserted (chip deselected)
Time=105075000: CS asserted (chip selected)
Time=105175000: DAC data changed from 0f to 80 (change #17)
Time=105275000: WR1 falling edge (write started)
Time=106275000: WR1 rising edge (write completed), pulse width=1000ns
Time=106465000: CS deasserted (chip deselected)
Time=107635000: CS asserted (chip selected)
Time=107835000: WR1 falling edge (write started)
Time=108835000: WR1 rising edge (write completed), pulse width=1000ns
Time=109025000: CS deasserted (chip deselected)
Time=110195000: CS asserted (chip selected)
Time=110395000: WR1 falling edge (write started)
Time=111395000: WR1 rising edge (write completed), pulse width=1000ns
Time=111585000: CS deasserted (chip deselected)
Time=112755000: CS asserted (chip selected)
Time=112955000: WR1 falling edge (write started)
Time=113955000: WR1 rising edge (write completed), pulse width=1000ns
Time=114145000: CS deasserted (chip deselected)
Time=115315000: CS asserted (chip selected)
Time=115515000: WR1 falling edge (write started)
Time=116515000: WR1 rising edge (write completed), pulse width=1000ns
Time=116705000: CS deasserted (chip deselected)
Time=117875000: CS asserted (chip selected)
Time=118075000: WR1 falling edge (write started)
Time=119075000: WR1 rising edge (write completed), pulse width=1000ns
Time=119265000: CS deasserted (chip deselected)
Time=120435000: CS asserted (chip selected)
Time=120635000: WR1 falling edge (write started)
Time=121635000: WR1 rising edge (write completed), pulse width=1000ns
Time=121825000: CS deasserted (chip deselected)
Time=122995000: CS asserted (chip selected)
Time=123195000: WR1 falling edge (write started)
Time=124195000: WR1 rising edge (write completed), pulse width=1000ns
Time=124385000: CS deasserted (chip deselected)
Time=125555000: CS asserted (chip selected)
Time=125755000: WR1 falling edge (write started)
Time=126755000: WR1 rising edge (write completed), pulse width=1000ns
Time=126945000: CS deasserted (chip deselected)
Time=128115000: CS asserted (chip selected)
Time=128215000: DAC data changed from 80 to 72 (change #18)
Time=128315000: WR1 falling edge (write started)
Time=129315000: WR1 rising edge (write completed), pulse width=1000ns
Time=129505000: CS deasserted (chip deselected)
Time=130675000: CS asserted (chip selected)
Time=130775000: DAC data changed from 72 to 2f (change #19)
Time=130875000: WR1 falling edge (write started)
Time=131875000: WR1 rising edge (write completed), pulse width=1000ns
Time=132065000: CS deasserted (chip deselected)
Time=133235000: CS asserted (chip selected)
Time=133335000: DAC data changed from 2f to fe (change #20)
Time=133435000: WR1 falling edge (write started)
Time=134435000: WR1 rising edge (write completed), pulse width=1000ns
Time=134625000: CS deasserted (chip deselected)
Time=135795000: CS asserted (chip selected)
Time=135895000: DAC data changed from fe to 80 (change #21)
Time=135995000: WR1 falling edge (write started)
Time=136995000: WR1 rising edge (write completed), pulse width=1000ns
Time=137185000: CS deasserted (chip deselected)
Time=138355000: CS asserted (chip selected)
Time=138555000: WR1 falling edge (write started)
Time=139555000: WR1 rising edge (write completed), pulse width=1000ns
Time=139745000: CS deasserted (chip deselected)
Time=140915000: CS asserted (chip selected)
Time=141115000: WR1 falling edge (write started)
Time=142115000: WR1 rising edge (write completed), pulse width=1000ns
Time=142305000: CS deasserted (chip deselected)
Time=143475000: CS asserted (chip selected)
Time=143675000: WR1 falling edge (write started)
Time=144675000: WR1 rising edge (write completed), pulse width=1000ns
Time=144865000: CS deasserted (chip deselected)
Time=146035000: CS asserted (chip selected)
Time=146235000: WR1 falling edge (write started)
Time=147235000: WR1 rising edge (write completed), pulse width=1000ns
Time=147425000: CS deasserted (chip deselected)
Time=148595000: CS asserted (chip selected)
Time=148695000: DAC data changed from 80 to 94 (change #22)
Time=148795000: WR1 falling edge (write started)
Time=149795000: WR1 rising edge (write completed), pulse width=1000ns
Time=149985000: CS deasserted (chip deselected)
Time=151155000: CS asserted (chip selected)
Time=151255000: DAC data changed from 94 to 18 (change #23)
Time=151355000: WR1 falling edge (write started)
Time=152355000: WR1 rising edge (write completed), pulse width=1000ns
Time=152545000: CS deasserted (chip deselected)
Time=153715000: CS asserted (chip selected)
Time=153815000: DAC data changed from 18 to fb (change #24)
Time=153915000: WR1 falling edge (write started)
Time=154915000: WR1 rising edge (write completed), pulse width=1000ns
Time=155105000: CS deasserted (chip deselected)
Time=156275000: CS asserted (chip selected)
Time=156375000: DAC data changed from fb to 41 (change #25)
Time=156475000: WR1 falling edge (write started)
Time=157475000: WR1 rising edge (write completed), pulse width=1000ns
Time=157665000: CS deasserted (chip deselected)
Time=158835000: CS asserted (chip selected)
Time=158935000: DAC data changed from 41 to 5a (change #26)
Time=159035000: WR1 falling edge (write started)
Time=160035000: WR1 rising edge (write completed), pulse width=1000ns
Time=160225000: CS deasserted (chip deselected)
Time=161395000: CS asserted (chip selected)
Time=161495000: DAC data changed from 5a to f1 (change #27)
Time=161595000: WR1 falling edge (write started)
Time=162595000: WR1 rising edge (write completed), pulse width=1000ns
Time=162785000: CS deasserted (chip deselected)
Time=163955000: CS asserted (chip selected)
Time=164055000: DAC data changed from f1 to 0a (change #28)
Time=164155000: WR1 falling edge (write started)
Time=165155000: WR1 rising edge (write completed), pulse width=1000ns
Time=165345000: CS deasserted (chip deselected)
Time=166515000: CS asserted (chip selected)
Time=166615000: DAC data changed from 0a to af (change #29)
Time=166715000: WR1 falling edge (write started)
Time=167715000: WR1 rising edge (write completed), pulse width=1000ns
Time=167905000: CS deasserted (chip deselected)
Time=169075000: CS asserted (chip selected)
Time=169175000: DAC data changed from af to b4 (change #30)
Time=169275000: WR1 falling edge (write started)
Time=170275000: WR1 rising edge (write completed), pulse width=1000ns
Time=170465000: CS deasserted (chip deselected)
Time=171635000: CS asserted (chip selected)
Time=171735000: DAC data changed from b4 to 08 (change #31)
Time=171835000: WR1 falling edge (write started)
Time=172835000: WR1 rising edge (write completed), pulse width=1000ns
Time=173025000: CS deasserted (chip deselected)
Time=174195000: CS asserted (chip selected)
Time=174295000: DAC data changed from 08 to 80 (change #32)
Time=174395000: WR1 falling edge (write started)
Time=175395000: WR1 rising edge (write completed), pulse width=1000ns
Time=175585000: CS deasserted (chip deselected)
Time=176755000: CS asserted (chip selected)
Time=176955000: WR1 falling edge (write started)
Time=177955000: WR1 rising edge (write completed), pulse width=1000ns
Time=178145000: CS deasserted (chip deselected)
Time=179315000: CS asserted (chip selected)
Time=179515000: WR1 falling edge (write started)
Time=180515000: WR1 rising edge (write completed), pulse width=1000ns
Time=180705000: CS deasserted (chip deselected)
Time=181875000: CS asserted (chip selected)
Time=182075000: WR1 falling edge (write started)
Time=183075000: WR1 rising edge (write completed), pulse width=1000ns
Time=183265000: CS deasserted (chip deselected)
Time=184435000: CS asserted (chip selected)
Time=184635000: WR1 falling edge (write started)
Time=185635000: WR1 rising edge (write completed), pulse width=1000ns
Time=185825000: CS deasserted (chip deselected)
Time=186995000: CS asserted (chip selected)
Time=187095000: DAC data changed from 80 to 8e (change #33)
Time=187195000: WR1 falling edge (write started)
Time=188195000: WR1 rising edge (write completed), pulse width=1000ns
Time=188385000: CS deasserted (chip deselected)
Time=189555000: CS asserted (chip selected)
Time=189655000: DAC data changed from 8e to d1 (change #34)
Time=189755000: WR1 falling edge (write started)
Time=190755000: WR1 rising edge (write completed), pulse width=1000ns
Time=190945000: CS deasserted (chip deselected)
Time=192115000: CS asserted (chip selected)
Time=192215000: DAC data changed from d1 to 02 (change #35)
Time=192315000: WR1 falling edge (write started)
Time=193315000: WR1 rising edge (write completed), pulse width=1000ns
Time=193505000: CS deasserted (chip deselected)
Time=194675000: CS asserted (chip selected)
Time=194775000: DAC data changed from 02 to da (change #36)
Time=194875000: WR1 falling edge (write started)
Time=195875000: WR1 rising edge (write completed), pulse width=1000ns
Time=196065000: CS deasserted (chip deselected)
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 1012.164 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 01:04:26 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 01:04:26 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 01:08:13 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 01:08:13 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 01:22:14 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 01:22:14 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 01:27:56 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 01:27:56 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 01:31:00 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 01:31:00 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 01:31:32 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 01:31:32 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.551 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/dac_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sim_1/new/tb_2ask_transmitter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/dac_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sim_1/new/tb_2ask_transmitter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v:]
set_property -dict [list CONFIG.Output_Frequency1 {0.002} CONFIG.PINC1 {101001111100}] [get_ips dds]
generate_target all [get_files  D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds'...
catch { config_ip_cache -export [get_ips -all dds] }
export_ip_user_files -of_objects [get_files D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci] -no_script -sync -force -quiet
reset_run dds_synth_1
launch_runs -jobs 16 dds_synth_1
[Thu Jun 26 01:37:24 2025] Launched dds_synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/dds_synth_1/runme.log
export_simulation -of_objects [get_files D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci] -directory D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.ip_user_files -ipstatic_source_dir D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/modelsim} {questa=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/questa} {riviera=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/riviera} {activehdl=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 01:38:35 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 01:38:35 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.Output_Frequency1 {1} CONFIG.PINC1 {101000111101011100001}] [get_ips dds]
generate_target all [get_files  D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds'...
catch { config_ip_cache -export [get_ips -all dds] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dds, cache-ID = 689c783df152fb1d; cache size = 47.763 MB.
catch { [ delete_ip_run [get_ips -all dds] ] }
INFO: [Project 1-386] Moving file 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci' from fileset 'dds' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci'
export_simulation -of_objects [get_files D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci] -directory D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.ip_user_files -ipstatic_source_dir D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/modelsim} {questa=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/questa} {riviera=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/riviera} {activehdl=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Spurious_Free_Dynamic_Range {84} CONFIG.Noise_Shaping {None} CONFIG.Phase_Width {27} CONFIG.Output_Width {14} CONFIG.Latency {7}] [get_ips dds]
generate_target all [get_files  D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds'...
catch { config_ip_cache -export [get_ips -all dds] }
export_ip_user_files -of_objects [get_files D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci]
launch_runs -jobs 16 dds_synth_1
[Thu Jun 26 02:08:25 2025] Launched dds_synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/dds_synth_1/runme.log
export_simulation -of_objects [get_files D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/dds.xci] -directory D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.ip_user_files -ipstatic_source_dir D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/modelsim} {questa=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/questa} {riviera=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/riviera} {activehdl=D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Jun 26 02:30:27 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2ask_transmitter' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/scrambled_data_1bit.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/fir.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/FIR.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2ask_transmitter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_2ask_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sim_1/new/tb_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2ask_transmitter
"xvhdl --incr --relax -prj tb_2ask_transmitter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/dds/sim/dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1845c764a1847ad96e089803310f14b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_17 -L xil_defaultlib -L fir_compiler_v7_2_11 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2ask_transmitter_behav xil_defaultlib.tb_2ask_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v:211]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_viv_comp
Compiling package dds_compiler_v6_0_17.pkg_dds_compiler_v6_0_17
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_17.pkg_betas
Compiling package dds_compiler_v6_0_17.pkg_alphas
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="artix7",c...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.add_accum [\add_accum(c_xdevicefamily="arti...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="ar...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_arch of entity xil_defaultlib.fir [fir_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_rdy [\dds_compiler_v6_0_17_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.pipe_add [\pipe_add(c_width=27,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_17.accum [\accum(c_xdevicefamily="artix7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.sin_cos [\sin_cos(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_core [\dds_compiler_v6_0_17_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_viv [\dds_compiler_v6_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17 [\dds_compiler_v6_0_17(c_xdevicef...]
Compiling architecture dds_arch of entity xil_defaultlib.dds [dds_default]
Compiling module xil_defaultlib.top_2ask_transmitter_default
Compiling module xil_defaultlib.tb_2ask_transmitter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2ask_transmitter_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:02:38 . Memory (MB): peak = 2144.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '157' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2ask_transmitter_behav -key {Behavioral:sim_1:Functional:tb_2ask_transmitter} -tclbatch {tb_2ask_transmitter.tcl} -view {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/tb_2ask_transmitter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/tb_2ask_transmitter_behav.wcfg
WARNING: Simulation object /tb_2ask_transmitter/dac_data was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_cs_n was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_wr1_n was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_wr2_n was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_xfer_n was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_ile was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_data was not found in the design.
source tb_2ask_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_2ask_transmitter.uut.u_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time=0: DAC data changed from 0000 to 2000 (change #1)
Time=165000: WRT rising edge
Time=175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=205000: WRT rising edge
Time=215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=245000: WRT rising edge
Time=255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=285000: WRT rising edge
Time=295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=325000: WRT rising edge
Time=335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=365000: WRT rising edge
Time=375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=405000: WRT rising edge
Time=415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=445000: WRT rising edge
Time=455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=485000: WRT rising edge
Time=495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=525000: WRT rising edge
Time=535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=565000: WRT rising edge
Time=575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=605000: WRT rising edge
Time=615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=645000: WRT rising edge
Time=655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=685000: WRT rising edge
Time=695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=725000: WRT rising edge
Time=735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=765000: WRT rising edge
Time=775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=805000: WRT rising edge
Time=815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=845000: WRT rising edge
Time=855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=885000: WRT rising edge
Time=895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=925000: WRT rising edge
Time=935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=965000: WRT rising edge
Time=975000: CLK rising edge, WRT-to-CLK delay=10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2ask_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:02:46 . Memory (MB): peak = 2144.023 ; gain = 0.000
run 200 us
Time=1005000: WRT rising edge
Time=1015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1045000: WRT rising edge
Time=1055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1085000: WRT rising edge
Time=1095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1125000: WRT rising edge
Time=1135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1165000: WRT rising edge
Time=1175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1205000: WRT rising edge
Time=1215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1245000: WRT rising edge
Time=1255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1285000: WRT rising edge
Time=1295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1325000: WRT rising edge
Time=1335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1365000: WRT rising edge
Time=1375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1405000: WRT rising edge
Time=1415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1445000: WRT rising edge
Time=1455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1485000: WRT rising edge
Time=1495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1525000: WRT rising edge
Time=1535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1565000: WRT rising edge
Time=1575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1605000: WRT rising edge
Time=1615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1645000: WRT rising edge
Time=1655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1685000: WRT rising edge
Time=1695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1725000: WRT rising edge
Time=1735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1765000: WRT rising edge
Time=1775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1805000: WRT rising edge
Time=1815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1845000: WRT rising edge
Time=1855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1885000: WRT rising edge
Time=1895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1925000: WRT rising edge
Time=1935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=1965000: WRT rising edge
Time=1975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2005000: WRT rising edge
Time=2015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2045000: WRT rising edge
Time=2055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2085000: WRT rising edge
Time=2095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2125000: WRT rising edge
Time=2135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2165000: WRT rising edge
Time=2175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2205000: WRT rising edge
Time=2215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2245000: WRT rising edge
Time=2255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2285000: WRT rising edge
Time=2295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2325000: WRT rising edge
Time=2335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2365000: WRT rising edge
Time=2375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2405000: WRT rising edge
Time=2415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2445000: WRT rising edge
Time=2455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2485000: WRT rising edge
Time=2495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2525000: WRT rising edge
Time=2535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2565000: WRT rising edge
Time=2575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2605000: WRT rising edge
Time=2615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2645000: WRT rising edge
Time=2655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2685000: WRT rising edge
Time=2695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2725000: WRT rising edge
Time=2735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2765000: WRT rising edge
Time=2775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2805000: WRT rising edge
Time=2815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2845000: WRT rising edge
Time=2855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2885000: WRT rising edge
Time=2895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2925000: WRT rising edge
Time=2935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=2965000: WRT rising edge
Time=2975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3005000: WRT rising edge
Time=3015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3045000: WRT rising edge
Time=3055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3085000: WRT rising edge
Time=3095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3125000: WRT rising edge
Time=3135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3165000: WRT rising edge
Time=3175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3205000: WRT rising edge
Time=3215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3245000: WRT rising edge
Time=3255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3285000: WRT rising edge
Time=3295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3325000: WRT rising edge
Time=3335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3365000: WRT rising edge
Time=3375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3405000: WRT rising edge
Time=3415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3445000: WRT rising edge
Time=3455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3485000: WRT rising edge
Time=3495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3525000: WRT rising edge
Time=3535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3565000: WRT rising edge
Time=3575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3605000: WRT rising edge
Time=3615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3645000: WRT rising edge
Time=3655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3685000: WRT rising edge
Time=3695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3725000: WRT rising edge
Time=3735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3765000: WRT rising edge
Time=3775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3805000: WRT rising edge
Time=3815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3845000: WRT rising edge
Time=3855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3885000: WRT rising edge
Time=3895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3925000: WRT rising edge
Time=3935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=3965000: WRT rising edge
Time=3975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4005000: WRT rising edge
Time=4015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4045000: WRT rising edge
Time=4055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4085000: WRT rising edge
Time=4095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4125000: WRT rising edge
Time=4135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4165000: WRT rising edge
Time=4175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4205000: WRT rising edge
Time=4215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4245000: WRT rising edge
Time=4255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4285000: WRT rising edge
Time=4295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4325000: WRT rising edge
Time=4335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4365000: WRT rising edge
Time=4375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4405000: WRT rising edge
Time=4415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4445000: WRT rising edge
Time=4455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4485000: WRT rising edge
Time=4495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4525000: WRT rising edge
Time=4535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4565000: WRT rising edge
Time=4575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4605000: WRT rising edge
Time=4615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4645000: WRT rising edge
Time=4655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4685000: WRT rising edge
Time=4695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4725000: WRT rising edge
Time=4735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4765000: WRT rising edge
Time=4775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4805000: WRT rising edge
Time=4815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4845000: WRT rising edge
Time=4855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4885000: WRT rising edge
Time=4895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4925000: WRT rising edge
Time=4935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=4965000: WRT rising edge
Time=4975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5005000: WRT rising edge
Time=5015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5045000: WRT rising edge
Time=5055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5085000: WRT rising edge
Time=5095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5125000: WRT rising edge
Time=5135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5165000: WRT rising edge
Time=5175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5205000: WRT rising edge
Time=5215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5245000: WRT rising edge
Time=5255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5285000: WRT rising edge
Time=5295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5325000: WRT rising edge
Time=5335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5365000: WRT rising edge
Time=5375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5405000: WRT rising edge
Time=5415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5445000: WRT rising edge
Time=5455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5485000: WRT rising edge
Time=5495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5525000: WRT rising edge
Time=5535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5565000: WRT rising edge
Time=5575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5605000: WRT rising edge
Time=5615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5645000: WRT rising edge
Time=5655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5685000: WRT rising edge
Time=5695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5725000: WRT rising edge
Time=5735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5765000: WRT rising edge
Time=5775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5805000: WRT rising edge
Time=5815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5845000: WRT rising edge
Time=5855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5885000: WRT rising edge
Time=5895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5925000: WRT rising edge
Time=5935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=5965000: WRT rising edge
Time=5975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6005000: WRT rising edge
Time=6015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6045000: WRT rising edge
Time=6055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6085000: WRT rising edge
Time=6095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6125000: WRT rising edge
Time=6135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6165000: WRT rising edge
Time=6175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6205000: WRT rising edge
Time=6215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6245000: WRT rising edge
Time=6255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6285000: WRT rising edge
Time=6295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6325000: WRT rising edge
Time=6335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6365000: WRT rising edge
Time=6375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6405000: WRT rising edge
Time=6415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6445000: WRT rising edge
Time=6455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6485000: WRT rising edge
Time=6495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6525000: WRT rising edge
Time=6535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6565000: WRT rising edge
Time=6575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6605000: WRT rising edge
Time=6615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6645000: WRT rising edge
Time=6655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6685000: WRT rising edge
Time=6695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6725000: WRT rising edge
Time=6735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6765000: WRT rising edge
Time=6775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6805000: WRT rising edge
Time=6815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6845000: WRT rising edge
Time=6855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6885000: WRT rising edge
Time=6895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6925000: WRT rising edge
Time=6935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=6965000: WRT rising edge
Time=6975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7005000: WRT rising edge
Time=7015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7045000: WRT rising edge
Time=7055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7085000: WRT rising edge
Time=7095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7125000: WRT rising edge
Time=7135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7165000: WRT rising edge
Time=7175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7205000: WRT rising edge
Time=7215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7245000: WRT rising edge
Time=7255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7285000: WRT rising edge
Time=7295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7325000: WRT rising edge
Time=7335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7365000: WRT rising edge
Time=7375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7405000: WRT rising edge
Time=7415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7445000: WRT rising edge
Time=7455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7485000: WRT rising edge
Time=7495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7525000: WRT rising edge
Time=7535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7565000: WRT rising edge
Time=7575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7605000: WRT rising edge
Time=7615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7645000: WRT rising edge
Time=7655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7685000: WRT rising edge
Time=7695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7725000: WRT rising edge
Time=7735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7765000: WRT rising edge
Time=7775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7805000: WRT rising edge
Time=7815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7845000: WRT rising edge
Time=7855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7885000: WRT rising edge
Time=7895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7925000: WRT rising edge
Time=7935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=7965000: WRT rising edge
Time=7975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8005000: WRT rising edge
Time=8015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8045000: WRT rising edge
Time=8055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8085000: WRT rising edge
Time=8095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8125000: WRT rising edge
Time=8135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8165000: WRT rising edge
Time=8175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8205000: WRT rising edge
Time=8215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8245000: WRT rising edge
Time=8255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8285000: WRT rising edge
Time=8295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8325000: WRT rising edge
Time=8335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8365000: WRT rising edge
Time=8375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8405000: WRT rising edge
Time=8415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8445000: WRT rising edge
Time=8455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8485000: WRT rising edge
Time=8495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8525000: WRT rising edge
Time=8535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8565000: WRT rising edge
Time=8575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8605000: WRT rising edge
Time=8615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8645000: WRT rising edge
Time=8655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8685000: WRT rising edge
Time=8695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8725000: WRT rising edge
Time=8735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8765000: WRT rising edge
Time=8775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8805000: WRT rising edge
Time=8815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8845000: WRT rising edge
Time=8855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8885000: WRT rising edge
Time=8895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8925000: WRT rising edge
Time=8935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=8965000: WRT rising edge
Time=8975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9005000: WRT rising edge
Time=9015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9045000: WRT rising edge
Time=9055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9085000: WRT rising edge
Time=9095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9125000: WRT rising edge
Time=9135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9165000: WRT rising edge
Time=9175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9205000: WRT rising edge
Time=9215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9245000: WRT rising edge
Time=9255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9285000: WRT rising edge
Time=9295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9325000: WRT rising edge
Time=9335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9365000: WRT rising edge
Time=9375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9405000: WRT rising edge
Time=9415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9445000: WRT rising edge
Time=9455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9485000: WRT rising edge
Time=9495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9525000: WRT rising edge
Time=9535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9565000: WRT rising edge
Time=9575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9605000: WRT rising edge
Time=9615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9645000: WRT rising edge
Time=9655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9685000: WRT rising edge
Time=9695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9725000: WRT rising edge
Time=9735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9765000: WRT rising edge
Time=9775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9805000: WRT rising edge
Time=9815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9845000: WRT rising edge
Time=9855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9885000: WRT rising edge
Time=9895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9925000: WRT rising edge
Time=9935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=9965000: WRT rising edge
Time=9975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10005000: WRT rising edge
Time=10015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10045000: WRT rising edge
Time=10055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10085000: WRT rising edge
Time=10095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10125000: WRT rising edge
Time=10135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10165000: WRT rising edge
Time=10175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10205000: WRT rising edge
Time=10215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10245000: WRT rising edge
Time=10255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10285000: WRT rising edge
Time=10295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10325000: WRT rising edge
Time=10335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10365000: WRT rising edge
Time=10375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10405000: WRT rising edge
Time=10415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10445000: WRT rising edge
Time=10455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10485000: WRT rising edge
Time=10495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10525000: WRT rising edge
Time=10535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10565000: WRT rising edge
Time=10575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10605000: WRT rising edge
Time=10615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10645000: WRT rising edge
Time=10655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10685000: WRT rising edge
Time=10695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10725000: WRT rising edge
Time=10735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10765000: WRT rising edge
Time=10775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10805000: WRT rising edge
Time=10815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10845000: WRT rising edge
Time=10855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10885000: WRT rising edge
Time=10895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10925000: WRT rising edge
Time=10935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=10965000: WRT rising edge
Time=10975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11005000: WRT rising edge
Time=11015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11045000: WRT rising edge
Time=11055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11085000: WRT rising edge
Time=11095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11125000: WRT rising edge
Time=11135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11165000: WRT rising edge
Time=11175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11205000: WRT rising edge
Time=11215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11245000: WRT rising edge
Time=11255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11285000: WRT rising edge
Time=11295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11325000: WRT rising edge
Time=11335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11365000: WRT rising edge
Time=11375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11405000: WRT rising edge
Time=11415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11445000: WRT rising edge
Time=11455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11485000: WRT rising edge
Time=11495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11525000: WRT rising edge
Time=11535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11565000: WRT rising edge
Time=11575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11605000: WRT rising edge
Time=11615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11645000: WRT rising edge
Time=11655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11685000: WRT rising edge
Time=11695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11725000: WRT rising edge
Time=11735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11765000: WRT rising edge
Time=11775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11805000: WRT rising edge
Time=11815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11845000: WRT rising edge
Time=11855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11885000: WRT rising edge
Time=11895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11925000: WRT rising edge
Time=11935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=11965000: WRT rising edge
Time=11975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12005000: WRT rising edge
Time=12015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12045000: WRT rising edge
Time=12055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12085000: WRT rising edge
Time=12095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12125000: WRT rising edge
Time=12135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12165000: WRT rising edge
Time=12175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12205000: WRT rising edge
Time=12215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12245000: WRT rising edge
Time=12255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12285000: WRT rising edge
Time=12295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12325000: WRT rising edge
Time=12335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12365000: WRT rising edge
Time=12375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12405000: WRT rising edge
Time=12415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12445000: WRT rising edge
Time=12455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12485000: WRT rising edge
Time=12495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12525000: WRT rising edge
Time=12535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12565000: WRT rising edge
Time=12575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12605000: WRT rising edge
Time=12615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12645000: WRT rising edge
Time=12655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12685000: WRT rising edge
Time=12695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12725000: WRT rising edge
Time=12735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12765000: WRT rising edge
Time=12775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12805000: WRT rising edge
Time=12815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12845000: WRT rising edge
Time=12855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12885000: WRT rising edge
Time=12895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12925000: WRT rising edge
Time=12935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=12965000: WRT rising edge
Time=12975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13005000: WRT rising edge
Time=13015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13045000: WRT rising edge
Time=13055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13085000: WRT rising edge
Time=13095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13125000: WRT rising edge
Time=13135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13165000: WRT rising edge
Time=13175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13205000: WRT rising edge
Time=13215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13245000: WRT rising edge
Time=13255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13285000: WRT rising edge
Time=13295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13325000: WRT rising edge
Time=13335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13365000: WRT rising edge
Time=13375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13405000: WRT rising edge
Time=13415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13445000: WRT rising edge
Time=13455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13485000: WRT rising edge
Time=13495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13525000: WRT rising edge
Time=13535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13565000: WRT rising edge
Time=13575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13605000: WRT rising edge
Time=13615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13645000: WRT rising edge
Time=13655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13685000: WRT rising edge
Time=13695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13725000: WRT rising edge
Time=13735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13765000: WRT rising edge
Time=13775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13805000: WRT rising edge
Time=13815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13845000: WRT rising edge
Time=13855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13885000: WRT rising edge
Time=13895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13925000: WRT rising edge
Time=13935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=13965000: WRT rising edge
Time=13975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14005000: WRT rising edge
Time=14015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14045000: WRT rising edge
Time=14055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14085000: WRT rising edge
Time=14095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14125000: WRT rising edge
Time=14135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14165000: WRT rising edge
Time=14175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14205000: WRT rising edge
Time=14215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14245000: WRT rising edge
Time=14255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14285000: WRT rising edge
Time=14295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14325000: WRT rising edge
Time=14335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14365000: WRT rising edge
Time=14375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14405000: WRT rising edge
Time=14415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14445000: WRT rising edge
Time=14455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14485000: WRT rising edge
Time=14495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14525000: WRT rising edge
Time=14535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14565000: WRT rising edge
Time=14575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14605000: WRT rising edge
Time=14615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14645000: WRT rising edge
Time=14655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14685000: WRT rising edge
Time=14695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14725000: WRT rising edge
Time=14735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14765000: WRT rising edge
Time=14775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14805000: WRT rising edge
Time=14815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14845000: WRT rising edge
Time=14855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14885000: WRT rising edge
Time=14895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14925000: WRT rising edge
Time=14935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=14965000: WRT rising edge
Time=14975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15005000: WRT rising edge
Time=15015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15045000: WRT rising edge
Time=15055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15085000: WRT rising edge
Time=15095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15125000: WRT rising edge
Time=15135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15165000: WRT rising edge
Time=15175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15205000: WRT rising edge
Time=15215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15245000: WRT rising edge
Time=15255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15285000: WRT rising edge
Time=15295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15325000: WRT rising edge
Time=15335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15365000: WRT rising edge
Time=15375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15405000: WRT rising edge
Time=15415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15445000: WRT rising edge
Time=15455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15485000: WRT rising edge
Time=15495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15525000: WRT rising edge
Time=15535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15565000: WRT rising edge
Time=15575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15605000: WRT rising edge
Time=15615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15645000: WRT rising edge
Time=15655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15685000: WRT rising edge
Time=15695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15725000: WRT rising edge
Time=15735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15765000: WRT rising edge
Time=15775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15805000: WRT rising edge
Time=15815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15845000: WRT rising edge
Time=15855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15885000: WRT rising edge
Time=15895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15925000: WRT rising edge
Time=15935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=15965000: WRT rising edge
Time=15975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16005000: WRT rising edge
Time=16015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16045000: WRT rising edge
Time=16055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16085000: WRT rising edge
Time=16095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16125000: WRT rising edge
Time=16135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16165000: WRT rising edge
Time=16175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16205000: WRT rising edge
Time=16215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16245000: WRT rising edge
Time=16255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16285000: WRT rising edge
Time=16295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16325000: WRT rising edge
Time=16335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16365000: WRT rising edge
Time=16375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16405000: WRT rising edge
Time=16415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16445000: WRT rising edge
Time=16455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16485000: WRT rising edge
Time=16495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16525000: WRT rising edge
Time=16535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16565000: WRT rising edge
Time=16575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16605000: WRT rising edge
Time=16615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16645000: WRT rising edge
Time=16655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16685000: WRT rising edge
Time=16695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16725000: WRT rising edge
Time=16735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16765000: WRT rising edge
Time=16775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16805000: WRT rising edge
Time=16815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16845000: WRT rising edge
Time=16855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16885000: WRT rising edge
Time=16895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16925000: WRT rising edge
Time=16935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=16965000: WRT rising edge
Time=16975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17005000: WRT rising edge
Time=17015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17045000: WRT rising edge
Time=17055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17085000: WRT rising edge
Time=17095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17125000: WRT rising edge
Time=17135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17165000: WRT rising edge
Time=17175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17205000: WRT rising edge
Time=17215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17245000: WRT rising edge
Time=17255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17285000: WRT rising edge
Time=17295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17325000: WRT rising edge
Time=17335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17365000: WRT rising edge
Time=17375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17405000: WRT rising edge
Time=17415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17445000: WRT rising edge
Time=17455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17485000: WRT rising edge
Time=17495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17525000: WRT rising edge
Time=17535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17565000: WRT rising edge
Time=17575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17605000: WRT rising edge
Time=17615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17645000: WRT rising edge
Time=17655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17685000: WRT rising edge
Time=17695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17725000: WRT rising edge
Time=17735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17765000: WRT rising edge
Time=17775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17805000: WRT rising edge
Time=17815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17845000: WRT rising edge
Time=17855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17885000: WRT rising edge
Time=17895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17925000: WRT rising edge
Time=17935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=17965000: WRT rising edge
Time=17975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18005000: WRT rising edge
Time=18015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18045000: WRT rising edge
Time=18055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18085000: WRT rising edge
Time=18095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18125000: WRT rising edge
Time=18135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18165000: WRT rising edge
Time=18175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18205000: WRT rising edge
Time=18215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18245000: WRT rising edge
Time=18255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18285000: WRT rising edge
Time=18295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18325000: WRT rising edge
Time=18335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18365000: WRT rising edge
Time=18375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18405000: WRT rising edge
Time=18415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18445000: WRT rising edge
Time=18455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18485000: WRT rising edge
Time=18495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18525000: WRT rising edge
Time=18535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18565000: WRT rising edge
Time=18575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18605000: WRT rising edge
Time=18615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18645000: WRT rising edge
Time=18655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18685000: WRT rising edge
Time=18695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18725000: WRT rising edge
Time=18735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18765000: WRT rising edge
Time=18775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18805000: WRT rising edge
Time=18815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18845000: WRT rising edge
Time=18855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18885000: WRT rising edge
Time=18895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18925000: WRT rising edge
Time=18935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=18965000: WRT rising edge
Time=18975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19005000: WRT rising edge
Time=19015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19045000: WRT rising edge
Time=19055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19085000: WRT rising edge
Time=19095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19125000: WRT rising edge
Time=19135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19165000: WRT rising edge
Time=19175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19205000: WRT rising edge
Time=19215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19245000: WRT rising edge
Time=19255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19285000: WRT rising edge
Time=19295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19325000: WRT rising edge
Time=19335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19365000: WRT rising edge
Time=19375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19405000: WRT rising edge
Time=19415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19445000: WRT rising edge
Time=19455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19485000: WRT rising edge
Time=19495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19525000: WRT rising edge
Time=19535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19565000: WRT rising edge
Time=19575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19605000: WRT rising edge
Time=19615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19645000: WRT rising edge
Time=19655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19685000: WRT rising edge
Time=19695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19725000: WRT rising edge
Time=19735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19765000: WRT rising edge
Time=19775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19805000: WRT rising edge
Time=19815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19845000: WRT rising edge
Time=19855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19885000: WRT rising edge
Time=19895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19925000: WRT rising edge
Time=19935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=19965000: WRT rising edge
Time=19975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20005000: WRT rising edge
Time=20015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20045000: WRT rising edge
Time=20055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20085000: WRT rising edge
Time=20095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20125000: WRT rising edge
Time=20135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20165000: WRT rising edge
Time=20175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20205000: WRT rising edge
Time=20215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20245000: WRT rising edge
Time=20255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20285000: WRT rising edge
Time=20295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20325000: WRT rising edge
Time=20335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20365000: WRT rising edge
Time=20375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20405000: WRT rising edge
Time=20415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20445000: WRT rising edge
Time=20455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20485000: WRT rising edge
Time=20495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20525000: WRT rising edge
Time=20535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20565000: WRT rising edge
Time=20575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20605000: WRT rising edge
Time=20615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20645000: WRT rising edge
Time=20655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20685000: WRT rising edge
Time=20695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20725000: WRT rising edge
Time=20735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20765000: WRT rising edge
Time=20775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20805000: WRT rising edge
Time=20815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20845000: WRT rising edge
Time=20855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20885000: WRT rising edge
Time=20895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20925000: WRT rising edge
Time=20935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=20965000: WRT rising edge
Time=20975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21005000: WRT rising edge
Time=21015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21045000: WRT rising edge
Time=21055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21085000: WRT rising edge
Time=21095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21125000: WRT rising edge
Time=21135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21165000: WRT rising edge
Time=21175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21205000: WRT rising edge
Time=21215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21245000: WRT rising edge
Time=21255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21285000: WRT rising edge
Time=21295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21325000: WRT rising edge
Time=21335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21365000: WRT rising edge
Time=21375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21405000: WRT rising edge
Time=21415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21445000: WRT rising edge
Time=21455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21485000: WRT rising edge
Time=21495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21525000: WRT rising edge
Time=21535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21565000: WRT rising edge
Time=21575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21605000: WRT rising edge
Time=21615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21645000: WRT rising edge
Time=21655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21685000: WRT rising edge
Time=21695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21725000: WRT rising edge
Time=21735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21765000: WRT rising edge
Time=21775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21805000: WRT rising edge
Time=21815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21845000: WRT rising edge
Time=21855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21885000: WRT rising edge
Time=21895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21925000: WRT rising edge
Time=21935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=21965000: WRT rising edge
Time=21975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22005000: WRT rising edge
Time=22015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22045000: WRT rising edge
Time=22055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22085000: WRT rising edge
Time=22095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22125000: WRT rising edge
Time=22135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22165000: WRT rising edge
Time=22175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22205000: WRT rising edge
Time=22215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22245000: WRT rising edge
Time=22255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22285000: WRT rising edge
Time=22295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22325000: WRT rising edge
Time=22335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22365000: WRT rising edge
Time=22375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22405000: WRT rising edge
Time=22415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22445000: WRT rising edge
Time=22455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22485000: WRT rising edge
Time=22495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22525000: WRT rising edge
Time=22535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22565000: WRT rising edge
Time=22575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22605000: WRT rising edge
Time=22615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22645000: WRT rising edge
Time=22655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22685000: WRT rising edge
Time=22695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22725000: WRT rising edge
Time=22735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22765000: WRT rising edge
Time=22775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22805000: WRT rising edge
Time=22815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22845000: WRT rising edge
Time=22855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22885000: WRT rising edge
Time=22895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22925000: WRT rising edge
Time=22935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=22965000: WRT rising edge
Time=22975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23005000: WRT rising edge
Time=23015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23045000: WRT rising edge
Time=23055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23085000: WRT rising edge
Time=23095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23125000: WRT rising edge
Time=23135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23165000: WRT rising edge
Time=23175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23205000: WRT rising edge
Time=23215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23245000: WRT rising edge
Time=23255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23285000: WRT rising edge
Time=23295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23325000: WRT rising edge
Time=23335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23365000: WRT rising edge
Time=23375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23405000: WRT rising edge
Time=23415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23445000: WRT rising edge
Time=23455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23485000: WRT rising edge
Time=23495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23525000: WRT rising edge
Time=23535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23565000: WRT rising edge
Time=23575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23605000: WRT rising edge
Time=23615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23645000: WRT rising edge
Time=23655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23685000: WRT rising edge
Time=23695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23725000: WRT rising edge
Time=23735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23765000: WRT rising edge
Time=23775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23805000: WRT rising edge
Time=23815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23845000: WRT rising edge
Time=23855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23885000: WRT rising edge
Time=23895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23925000: WRT rising edge
Time=23935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=23965000: WRT rising edge
Time=23975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24005000: WRT rising edge
Time=24015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24045000: WRT rising edge
Time=24055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24085000: WRT rising edge
Time=24095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24125000: WRT rising edge
Time=24135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24165000: WRT rising edge
Time=24175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24205000: WRT rising edge
Time=24215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24245000: WRT rising edge
Time=24255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24285000: WRT rising edge
Time=24295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24325000: WRT rising edge
Time=24335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24365000: WRT rising edge
Time=24375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24405000: WRT rising edge
Time=24415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24445000: WRT rising edge
Time=24455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24485000: WRT rising edge
Time=24495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24525000: WRT rising edge
Time=24535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24565000: WRT rising edge
Time=24575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24605000: WRT rising edge
Time=24615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24645000: WRT rising edge
Time=24655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24685000: WRT rising edge
Time=24695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24725000: WRT rising edge
Time=24735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24765000: WRT rising edge
Time=24775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24805000: WRT rising edge
Time=24815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24845000: WRT rising edge
Time=24855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24885000: WRT rising edge
Time=24895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24925000: WRT rising edge
Time=24935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=24965000: WRT rising edge
Time=24975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25005000: WRT rising edge
Time=25015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25045000: WRT rising edge
Time=25055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25085000: WRT rising edge
Time=25095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25125000: WRT rising edge
Time=25135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25165000: WRT rising edge
Time=25175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25205000: WRT rising edge
Time=25215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25245000: WRT rising edge
Time=25255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25285000: WRT rising edge
Time=25295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25325000: WRT rising edge
Time=25335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25365000: WRT rising edge
Time=25375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25405000: WRT rising edge
Time=25415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25445000: WRT rising edge
Time=25455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25485000: WRT rising edge
Time=25495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25525000: WRT rising edge
Time=25535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25565000: WRT rising edge
Time=25575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25605000: WRT rising edge
Time=25615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25645000: WRT rising edge
Time=25655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25685000: WRT rising edge
Time=25695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25725000: WRT rising edge
Time=25735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25765000: WRT rising edge
Time=25775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25805000: WRT rising edge
Time=25815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25845000: WRT rising edge
Time=25855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25885000: WRT rising edge
Time=25895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25925000: WRT rising edge
Time=25935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=25965000: WRT rising edge
Time=25975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26005000: WRT rising edge
Time=26015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26045000: WRT rising edge
Time=26055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26085000: WRT rising edge
Time=26095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26125000: WRT rising edge
Time=26135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26165000: WRT rising edge
Time=26175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26205000: WRT rising edge
Time=26215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26245000: WRT rising edge
Time=26255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26285000: WRT rising edge
Time=26295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26325000: WRT rising edge
Time=26335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26365000: WRT rising edge
Time=26375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26405000: WRT rising edge
Time=26415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26445000: WRT rising edge
Time=26455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26485000: WRT rising edge
Time=26495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26525000: WRT rising edge
Time=26535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26565000: WRT rising edge
Time=26575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26605000: WRT rising edge
Time=26615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26645000: WRT rising edge
Time=26655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26685000: WRT rising edge
Time=26695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26725000: WRT rising edge
Time=26735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26765000: WRT rising edge
Time=26775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26805000: WRT rising edge
Time=26815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26845000: WRT rising edge
Time=26855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26885000: WRT rising edge
Time=26895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26925000: WRT rising edge
Time=26935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=26965000: WRT rising edge
Time=26975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27005000: WRT rising edge
Time=27015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27045000: WRT rising edge
Time=27055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27085000: WRT rising edge
Time=27095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27125000: WRT rising edge
Time=27135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27165000: WRT rising edge
Time=27175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27205000: WRT rising edge
Time=27215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27245000: WRT rising edge
Time=27255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27285000: WRT rising edge
Time=27295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27325000: WRT rising edge
Time=27335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27365000: WRT rising edge
Time=27375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27405000: WRT rising edge
Time=27415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27445000: WRT rising edge
Time=27455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27485000: WRT rising edge
Time=27495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27525000: WRT rising edge
Time=27535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27565000: WRT rising edge
Time=27575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27605000: WRT rising edge
Time=27615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27645000: WRT rising edge
Time=27655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27685000: WRT rising edge
Time=27695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27725000: WRT rising edge
Time=27735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27765000: WRT rising edge
Time=27775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27805000: WRT rising edge
Time=27815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27845000: WRT rising edge
Time=27855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27885000: WRT rising edge
Time=27895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27925000: WRT rising edge
Time=27935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=27965000: WRT rising edge
Time=27975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28005000: WRT rising edge
Time=28015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28045000: WRT rising edge
Time=28055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28085000: WRT rising edge
Time=28095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28125000: WRT rising edge
Time=28135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28165000: WRT rising edge
Time=28175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28205000: WRT rising edge
Time=28215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28245000: WRT rising edge
Time=28255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28285000: WRT rising edge
Time=28295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28325000: WRT rising edge
Time=28335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28365000: WRT rising edge
Time=28375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28405000: WRT rising edge
Time=28415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28445000: WRT rising edge
Time=28455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28485000: WRT rising edge
Time=28495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28525000: WRT rising edge
Time=28535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28565000: WRT rising edge
Time=28575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28605000: WRT rising edge
Time=28615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28645000: WRT rising edge
Time=28655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28685000: WRT rising edge
Time=28695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28725000: WRT rising edge
Time=28735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28765000: WRT rising edge
Time=28775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28805000: WRT rising edge
Time=28815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28845000: WRT rising edge
Time=28855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28885000: WRT rising edge
Time=28895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28925000: WRT rising edge
Time=28935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=28965000: WRT rising edge
Time=28975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29005000: WRT rising edge
Time=29015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29045000: WRT rising edge
Time=29055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29085000: WRT rising edge
Time=29095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29125000: WRT rising edge
Time=29135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29165000: WRT rising edge
Time=29175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29205000: WRT rising edge
Time=29215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29245000: WRT rising edge
Time=29255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29285000: WRT rising edge
Time=29295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29325000: WRT rising edge
Time=29335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29365000: WRT rising edge
Time=29375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29405000: WRT rising edge
Time=29415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29445000: WRT rising edge
Time=29455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29485000: WRT rising edge
Time=29495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29525000: WRT rising edge
Time=29535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29565000: WRT rising edge
Time=29575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29605000: WRT rising edge
Time=29615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29645000: WRT rising edge
Time=29655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29685000: WRT rising edge
Time=29695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29725000: WRT rising edge
Time=29735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29765000: WRT rising edge
Time=29775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29805000: WRT rising edge
Time=29815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29845000: WRT rising edge
Time=29855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29885000: WRT rising edge
Time=29895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29925000: WRT rising edge
Time=29935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=29965000: WRT rising edge
Time=29975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30005000: WRT rising edge
Time=30015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30045000: WRT rising edge
Time=30055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30085000: WRT rising edge
Time=30095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30125000: WRT rising edge
Time=30135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30165000: WRT rising edge
Time=30175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30205000: WRT rising edge
Time=30215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30245000: WRT rising edge
Time=30255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30285000: WRT rising edge
Time=30295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30325000: WRT rising edge
Time=30335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30365000: WRT rising edge
Time=30375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30405000: WRT rising edge
Time=30415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30445000: WRT rising edge
Time=30455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30485000: WRT rising edge
Time=30495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30525000: WRT rising edge
Time=30535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30565000: WRT rising edge
Time=30575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30605000: WRT rising edge
Time=30615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30645000: WRT rising edge
Time=30655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30685000: WRT rising edge
Time=30695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30725000: WRT rising edge
Time=30735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30765000: WRT rising edge
Time=30775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30805000: WRT rising edge
Time=30815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30845000: WRT rising edge
Time=30855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30885000: WRT rising edge
Time=30895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30925000: WRT rising edge
Time=30935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=30965000: WRT rising edge
Time=30975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31005000: WRT rising edge
Time=31015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31045000: WRT rising edge
Time=31055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31085000: WRT rising edge
Time=31095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31125000: WRT rising edge
Time=31135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31165000: WRT rising edge
Time=31175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31205000: WRT rising edge
Time=31215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31245000: WRT rising edge
Time=31255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31285000: WRT rising edge
Time=31295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31325000: WRT rising edge
Time=31335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31365000: WRT rising edge
Time=31375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31405000: WRT rising edge
Time=31415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31445000: WRT rising edge
Time=31455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31485000: WRT rising edge
Time=31495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31525000: WRT rising edge
Time=31535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31565000: WRT rising edge
Time=31575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31605000: WRT rising edge
Time=31615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31645000: WRT rising edge
Time=31655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31685000: WRT rising edge
Time=31695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31725000: WRT rising edge
Time=31735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31765000: WRT rising edge
Time=31775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31805000: WRT rising edge
Time=31815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31845000: WRT rising edge
Time=31855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31885000: WRT rising edge
Time=31895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31925000: WRT rising edge
Time=31935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=31965000: WRT rising edge
Time=31975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32005000: WRT rising edge
Time=32015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32045000: WRT rising edge
Time=32055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32085000: WRT rising edge
Time=32095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32125000: WRT rising edge
Time=32135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32165000: WRT rising edge
Time=32175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32205000: WRT rising edge
Time=32215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32245000: WRT rising edge
Time=32255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32285000: WRT rising edge
Time=32295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32325000: WRT rising edge
Time=32335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32365000: WRT rising edge
Time=32375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32405000: WRT rising edge
Time=32415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32445000: WRT rising edge
Time=32455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32485000: WRT rising edge
Time=32495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32525000: WRT rising edge
Time=32535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32565000: WRT rising edge
Time=32575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32605000: WRT rising edge
Time=32615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32645000: WRT rising edge
Time=32655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32685000: WRT rising edge
Time=32695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32725000: WRT rising edge
Time=32735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32765000: WRT rising edge
Time=32775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32805000: WRT rising edge
Time=32815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32845000: WRT rising edge
Time=32855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32885000: WRT rising edge
Time=32895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32925000: WRT rising edge
Time=32935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=32965000: WRT rising edge
Time=32975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33005000: WRT rising edge
Time=33015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33045000: WRT rising edge
Time=33055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33085000: WRT rising edge
Time=33095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33125000: WRT rising edge
Time=33135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33165000: WRT rising edge
Time=33175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33205000: WRT rising edge
Time=33215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33245000: WRT rising edge
Time=33255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33285000: WRT rising edge
Time=33295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33325000: WRT rising edge
Time=33335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33365000: WRT rising edge
Time=33375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33405000: WRT rising edge
Time=33415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33445000: WRT rising edge
Time=33455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33485000: WRT rising edge
Time=33495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33525000: WRT rising edge
Time=33535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33565000: WRT rising edge
Time=33575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33605000: WRT rising edge
Time=33615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33645000: WRT rising edge
Time=33655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33685000: WRT rising edge
Time=33695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33725000: WRT rising edge
Time=33735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33765000: WRT rising edge
Time=33775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33805000: WRT rising edge
Time=33815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33845000: WRT rising edge
Time=33855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33885000: WRT rising edge
Time=33895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33925000: WRT rising edge
Time=33935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=33965000: WRT rising edge
Time=33975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34005000: WRT rising edge
Time=34015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34045000: WRT rising edge
Time=34055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34085000: WRT rising edge
Time=34095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34125000: WRT rising edge
Time=34135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34165000: WRT rising edge
Time=34175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34205000: WRT rising edge
Time=34215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34245000: WRT rising edge
Time=34255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34285000: WRT rising edge
Time=34295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34325000: WRT rising edge
Time=34335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34365000: WRT rising edge
Time=34375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34405000: WRT rising edge
Time=34415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34445000: WRT rising edge
Time=34455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34485000: WRT rising edge
Time=34495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34525000: WRT rising edge
Time=34535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34565000: WRT rising edge
Time=34575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34605000: WRT rising edge
Time=34615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34645000: WRT rising edge
Time=34655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34685000: WRT rising edge
Time=34695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34725000: WRT rising edge
Time=34735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34765000: WRT rising edge
Time=34775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34805000: WRT rising edge
Time=34815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34845000: WRT rising edge
Time=34855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34885000: WRT rising edge
Time=34895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34925000: WRT rising edge
Time=34935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=34965000: WRT rising edge
Time=34975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35005000: WRT rising edge
Time=35015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35045000: WRT rising edge
Time=35055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35085000: WRT rising edge
Time=35095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35125000: WRT rising edge
Time=35135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35165000: WRT rising edge
Time=35175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35205000: WRT rising edge
Time=35215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35245000: WRT rising edge
Time=35255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35285000: WRT rising edge
Time=35295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35325000: WRT rising edge
Time=35335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35365000: WRT rising edge
Time=35375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35405000: WRT rising edge
Time=35415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35445000: WRT rising edge
Time=35455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35485000: WRT rising edge
Time=35495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35525000: WRT rising edge
Time=35535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35565000: WRT rising edge
Time=35575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35605000: WRT rising edge
Time=35615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35645000: WRT rising edge
Time=35655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35685000: WRT rising edge
Time=35695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35725000: WRT rising edge
Time=35735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35765000: WRT rising edge
Time=35775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35805000: WRT rising edge
Time=35815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35845000: WRT rising edge
Time=35855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35885000: WRT rising edge
Time=35895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35925000: WRT rising edge
Time=35935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=35965000: WRT rising edge
Time=35975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36005000: WRT rising edge
Time=36015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36045000: WRT rising edge
Time=36055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36085000: WRT rising edge
Time=36095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36125000: WRT rising edge
Time=36135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36165000: WRT rising edge
Time=36175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36205000: WRT rising edge
Time=36215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36245000: WRT rising edge
Time=36255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36285000: WRT rising edge
Time=36295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36325000: WRT rising edge
Time=36335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36365000: WRT rising edge
Time=36375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36405000: WRT rising edge
Time=36415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36445000: WRT rising edge
Time=36455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36485000: WRT rising edge
Time=36495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36525000: WRT rising edge
Time=36535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36565000: WRT rising edge
Time=36575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36605000: WRT rising edge
Time=36615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36645000: WRT rising edge
Time=36655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36685000: WRT rising edge
Time=36695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36725000: WRT rising edge
Time=36735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36765000: WRT rising edge
Time=36775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36805000: WRT rising edge
Time=36815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36845000: WRT rising edge
Time=36855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36885000: WRT rising edge
Time=36895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36925000: WRT rising edge
Time=36935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=36965000: WRT rising edge
Time=36975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37005000: WRT rising edge
Time=37015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37045000: WRT rising edge
Time=37055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37085000: WRT rising edge
Time=37095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37125000: WRT rising edge
Time=37135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37165000: WRT rising edge
Time=37175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37205000: WRT rising edge
Time=37215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37245000: WRT rising edge
Time=37255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37285000: WRT rising edge
Time=37295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37325000: WRT rising edge
Time=37335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37365000: WRT rising edge
Time=37375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37405000: WRT rising edge
Time=37415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37445000: WRT rising edge
Time=37455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37485000: WRT rising edge
Time=37495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37525000: WRT rising edge
Time=37535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37565000: WRT rising edge
Time=37575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37605000: WRT rising edge
Time=37615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37645000: WRT rising edge
Time=37655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37685000: WRT rising edge
Time=37695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37725000: WRT rising edge
Time=37735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37765000: WRT rising edge
Time=37775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37805000: WRT rising edge
Time=37815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37845000: WRT rising edge
Time=37855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37885000: WRT rising edge
Time=37895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37925000: WRT rising edge
Time=37935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=37965000: WRT rising edge
Time=37975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38005000: WRT rising edge
Time=38015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38045000: WRT rising edge
Time=38055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38085000: WRT rising edge
Time=38095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38125000: WRT rising edge
Time=38135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38165000: WRT rising edge
Time=38175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38205000: WRT rising edge
Time=38215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38245000: WRT rising edge
Time=38255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38285000: WRT rising edge
Time=38295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38325000: WRT rising edge
Time=38335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38365000: WRT rising edge
Time=38375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38405000: WRT rising edge
Time=38415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38445000: WRT rising edge
Time=38455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38485000: WRT rising edge
Time=38495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38525000: WRT rising edge
Time=38535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38565000: WRT rising edge
Time=38575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38605000: WRT rising edge
Time=38615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38645000: WRT rising edge
Time=38655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38685000: WRT rising edge
Time=38695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38725000: WRT rising edge
Time=38735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38765000: WRT rising edge
Time=38775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38805000: WRT rising edge
Time=38815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38845000: WRT rising edge
Time=38855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38885000: WRT rising edge
Time=38895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38925000: WRT rising edge
Time=38935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=38965000: WRT rising edge
Time=38975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39005000: WRT rising edge
Time=39015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39045000: WRT rising edge
Time=39055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39085000: WRT rising edge
Time=39095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39125000: WRT rising edge
Time=39135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39165000: WRT rising edge
Time=39175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39205000: WRT rising edge
Time=39215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39245000: WRT rising edge
Time=39255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39285000: WRT rising edge
Time=39295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39325000: WRT rising edge
Time=39335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39365000: WRT rising edge
Time=39375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39405000: WRT rising edge
Time=39415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39445000: WRT rising edge
Time=39455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39485000: WRT rising edge
Time=39495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39525000: WRT rising edge
Time=39535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39565000: WRT rising edge
Time=39575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39605000: WRT rising edge
Time=39615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39645000: WRT rising edge
Time=39655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39685000: WRT rising edge
Time=39695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39725000: WRT rising edge
Time=39735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39765000: WRT rising edge
Time=39775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39805000: WRT rising edge
Time=39815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39845000: WRT rising edge
Time=39855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39885000: WRT rising edge
Time=39895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39925000: WRT rising edge
Time=39935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=39965000: WRT rising edge
Time=39975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40005000: WRT rising edge
Time=40015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40045000: WRT rising edge
Time=40055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40085000: WRT rising edge
Time=40095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40125000: WRT rising edge
Time=40135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40165000: WRT rising edge
Time=40175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40205000: WRT rising edge
Time=40215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40245000: WRT rising edge
Time=40255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40285000: WRT rising edge
Time=40295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40325000: WRT rising edge
Time=40335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40365000: WRT rising edge
Time=40375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40405000: WRT rising edge
Time=40415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40445000: WRT rising edge
Time=40455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40485000: WRT rising edge
Time=40495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40525000: WRT rising edge
Time=40535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40565000: WRT rising edge
Time=40575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40605000: WRT rising edge
Time=40615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40645000: WRT rising edge
Time=40655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40685000: WRT rising edge
Time=40695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40725000: WRT rising edge
Time=40735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40765000: WRT rising edge
Time=40775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40805000: WRT rising edge
Time=40815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40845000: WRT rising edge
Time=40855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40885000: WRT rising edge
Time=40895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40925000: WRT rising edge
Time=40935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=40965000: WRT rising edge
Time=40975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41005000: WRT rising edge
Time=41015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41045000: WRT rising edge
Time=41055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41085000: WRT rising edge
Time=41095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41125000: WRT rising edge
Time=41135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41165000: WRT rising edge
Time=41175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41205000: WRT rising edge
Time=41215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41245000: WRT rising edge
Time=41255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41285000: WRT rising edge
Time=41295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41325000: WRT rising edge
Time=41335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41365000: WRT rising edge
Time=41375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41405000: WRT rising edge
Time=41415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41445000: WRT rising edge
Time=41455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41485000: WRT rising edge
Time=41495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41525000: WRT rising edge
Time=41535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41565000: WRT rising edge
Time=41575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41605000: WRT rising edge
Time=41615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41645000: WRT rising edge
Time=41655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41685000: WRT rising edge
Time=41695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41725000: WRT rising edge
Time=41735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41765000: WRT rising edge
Time=41775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41805000: WRT rising edge
Time=41815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41845000: WRT rising edge
Time=41855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41885000: WRT rising edge
Time=41895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41925000: WRT rising edge
Time=41935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=41965000: WRT rising edge
Time=41975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42005000: WRT rising edge
Time=42015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42045000: WRT rising edge
Time=42055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42085000: WRT rising edge
Time=42095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42125000: WRT rising edge
Time=42135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42165000: WRT rising edge
Time=42175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42205000: WRT rising edge
Time=42215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42245000: WRT rising edge
Time=42255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42285000: WRT rising edge
Time=42295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42325000: WRT rising edge
Time=42335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42365000: WRT rising edge
Time=42375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42405000: WRT rising edge
Time=42415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42445000: WRT rising edge
Time=42455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42485000: WRT rising edge
Time=42495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42525000: WRT rising edge
Time=42535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42565000: WRT rising edge
Time=42575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42605000: WRT rising edge
Time=42615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42645000: WRT rising edge
Time=42655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42685000: WRT rising edge
Time=42695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42725000: WRT rising edge
Time=42735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42765000: WRT rising edge
Time=42775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42805000: WRT rising edge
Time=42815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42845000: WRT rising edge
Time=42855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42885000: WRT rising edge
Time=42895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42925000: WRT rising edge
Time=42935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=42965000: WRT rising edge
Time=42975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43005000: WRT rising edge
Time=43015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43045000: WRT rising edge
Time=43055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43085000: WRT rising edge
Time=43095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43125000: WRT rising edge
Time=43135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43165000: WRT rising edge
Time=43175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43205000: WRT rising edge
Time=43215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43245000: WRT rising edge
Time=43255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43285000: WRT rising edge
Time=43295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43325000: WRT rising edge
Time=43335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43365000: WRT rising edge
Time=43375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43405000: WRT rising edge
Time=43415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43445000: WRT rising edge
Time=43455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43485000: WRT rising edge
Time=43495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43525000: WRT rising edge
Time=43535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43565000: WRT rising edge
Time=43575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43605000: WRT rising edge
Time=43615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43645000: WRT rising edge
Time=43655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43685000: WRT rising edge
Time=43695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43725000: WRT rising edge
Time=43735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43765000: WRT rising edge
Time=43775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43805000: WRT rising edge
Time=43815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43845000: WRT rising edge
Time=43855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43885000: WRT rising edge
Time=43895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43925000: WRT rising edge
Time=43935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=43965000: WRT rising edge
Time=43975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44005000: WRT rising edge
Time=44015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44045000: WRT rising edge
Time=44055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44085000: WRT rising edge
Time=44095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44125000: WRT rising edge
Time=44135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44165000: WRT rising edge
Time=44175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44205000: WRT rising edge
Time=44215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44245000: WRT rising edge
Time=44255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44285000: WRT rising edge
Time=44295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44325000: WRT rising edge
Time=44335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44365000: WRT rising edge
Time=44375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44405000: WRT rising edge
Time=44415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44445000: WRT rising edge
Time=44455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44485000: WRT rising edge
Time=44495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44525000: WRT rising edge
Time=44535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44565000: WRT rising edge
Time=44575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44605000: WRT rising edge
Time=44615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44645000: WRT rising edge
Time=44655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44685000: WRT rising edge
Time=44695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44725000: WRT rising edge
Time=44735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44765000: WRT rising edge
Time=44775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44805000: WRT rising edge
Time=44815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44845000: WRT rising edge
Time=44855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44885000: WRT rising edge
Time=44895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44925000: WRT rising edge
Time=44935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=44965000: WRT rising edge
Time=44975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45005000: WRT rising edge
Time=45015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45045000: WRT rising edge
Time=45055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45085000: WRT rising edge
Time=45095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45125000: WRT rising edge
Time=45135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45165000: WRT rising edge
Time=45175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45205000: WRT rising edge
Time=45215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45245000: WRT rising edge
Time=45255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45285000: WRT rising edge
Time=45295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45325000: WRT rising edge
Time=45335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45365000: WRT rising edge
Time=45375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45405000: WRT rising edge
Time=45415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45445000: WRT rising edge
Time=45455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45485000: WRT rising edge
Time=45495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45525000: WRT rising edge
Time=45535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45565000: WRT rising edge
Time=45575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45605000: WRT rising edge
Time=45615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45645000: WRT rising edge
Time=45655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45685000: WRT rising edge
Time=45695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45725000: WRT rising edge
Time=45735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45765000: WRT rising edge
Time=45775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45805000: WRT rising edge
Time=45815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45845000: WRT rising edge
Time=45855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45885000: WRT rising edge
Time=45895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45925000: WRT rising edge
Time=45935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=45965000: WRT rising edge
Time=45975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46005000: WRT rising edge
Time=46015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46045000: WRT rising edge
Time=46055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46085000: WRT rising edge
Time=46095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46125000: WRT rising edge
Time=46135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46165000: WRT rising edge
Time=46175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46205000: WRT rising edge
Time=46215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46245000: WRT rising edge
Time=46255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46285000: WRT rising edge
Time=46295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46325000: WRT rising edge
Time=46335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46365000: WRT rising edge
Time=46375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46405000: WRT rising edge
Time=46415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46445000: WRT rising edge
Time=46455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46485000: WRT rising edge
Time=46495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46525000: WRT rising edge
Time=46535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46565000: WRT rising edge
Time=46575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46605000: WRT rising edge
Time=46615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46645000: WRT rising edge
Time=46655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46685000: WRT rising edge
Time=46695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46725000: WRT rising edge
Time=46735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46765000: WRT rising edge
Time=46775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46805000: WRT rising edge
Time=46815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46845000: WRT rising edge
Time=46855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46885000: WRT rising edge
Time=46895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46925000: WRT rising edge
Time=46935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=46965000: WRT rising edge
Time=46975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47005000: WRT rising edge
Time=47015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47045000: WRT rising edge
Time=47055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47085000: WRT rising edge
Time=47095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47125000: WRT rising edge
Time=47135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47165000: WRT rising edge
Time=47175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47205000: WRT rising edge
Time=47215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47245000: WRT rising edge
Time=47255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47285000: WRT rising edge
Time=47295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47325000: WRT rising edge
Time=47335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47365000: WRT rising edge
Time=47375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47405000: WRT rising edge
Time=47415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47445000: WRT rising edge
Time=47455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47485000: WRT rising edge
Time=47495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47525000: WRT rising edge
Time=47535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47565000: WRT rising edge
Time=47575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47605000: WRT rising edge
Time=47615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47645000: WRT rising edge
Time=47655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47685000: WRT rising edge
Time=47695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47725000: WRT rising edge
Time=47735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47765000: WRT rising edge
Time=47775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47805000: WRT rising edge
Time=47815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47845000: WRT rising edge
Time=47855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47885000: WRT rising edge
Time=47895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47925000: WRT rising edge
Time=47935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=47965000: WRT rising edge
Time=47975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48005000: WRT rising edge
Time=48015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48045000: WRT rising edge
Time=48055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48085000: WRT rising edge
Time=48095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48125000: WRT rising edge
Time=48135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48165000: WRT rising edge
Time=48175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48205000: WRT rising edge
Time=48215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48245000: WRT rising edge
Time=48255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48285000: WRT rising edge
Time=48295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48325000: WRT rising edge
Time=48335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48365000: WRT rising edge
Time=48375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48405000: WRT rising edge
Time=48415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48445000: WRT rising edge
Time=48455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48485000: WRT rising edge
Time=48495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48525000: WRT rising edge
Time=48535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48565000: WRT rising edge
Time=48575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48605000: WRT rising edge
Time=48615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48645000: WRT rising edge
Time=48655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48685000: WRT rising edge
Time=48695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48725000: WRT rising edge
Time=48735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48765000: WRT rising edge
Time=48775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48805000: WRT rising edge
Time=48815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48845000: WRT rising edge
Time=48855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48885000: WRT rising edge
Time=48895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48925000: WRT rising edge
Time=48935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=48965000: WRT rising edge
Time=48975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49005000: WRT rising edge
Time=49015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49045000: WRT rising edge
Time=49055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49085000: WRT rising edge
Time=49095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49125000: WRT rising edge
Time=49135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49165000: WRT rising edge
Time=49175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49205000: WRT rising edge
Time=49215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49245000: WRT rising edge
Time=49255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49285000: WRT rising edge
Time=49295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49325000: WRT rising edge
Time=49335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49365000: WRT rising edge
Time=49375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49405000: WRT rising edge
Time=49415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49445000: WRT rising edge
Time=49455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49485000: WRT rising edge
Time=49495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49525000: WRT rising edge
Time=49535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49565000: WRT rising edge
Time=49575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49605000: WRT rising edge
Time=49615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49645000: WRT rising edge
Time=49655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49685000: WRT rising edge
Time=49695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49725000: WRT rising edge
Time=49735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49765000: WRT rising edge
Time=49775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49805000: WRT rising edge
Time=49815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49845000: WRT rising edge
Time=49855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49885000: WRT rising edge
Time=49895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49925000: WRT rising edge
Time=49935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=49965000: WRT rising edge
Time=49975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50005000: WRT rising edge
Time=50015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50045000: WRT rising edge
Time=50055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50085000: WRT rising edge
Time=50095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50125000: WRT rising edge
Time=50135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50165000: WRT rising edge
Time=50175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50205000: WRT rising edge
Time=50215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50245000: WRT rising edge
Time=50255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50285000: WRT rising edge
Time=50295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50325000: WRT rising edge
Time=50335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50365000: WRT rising edge
Time=50375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50405000: WRT rising edge
Time=50415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50445000: WRT rising edge
Time=50455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50485000: WRT rising edge
Time=50495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50525000: WRT rising edge
Time=50535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50565000: WRT rising edge
Time=50575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50605000: WRT rising edge
Time=50615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50645000: WRT rising edge
Time=50655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50685000: WRT rising edge
Time=50695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50725000: WRT rising edge
Time=50735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50765000: WRT rising edge
Time=50775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50805000: WRT rising edge
Time=50815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50845000: WRT rising edge
Time=50855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50885000: WRT rising edge
Time=50895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50925000: WRT rising edge
Time=50935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=50965000: WRT rising edge
Time=50975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51005000: WRT rising edge
Time=51015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51045000: WRT rising edge
Time=51055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51085000: WRT rising edge
Time=51095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51125000: WRT rising edge
Time=51135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51165000: WRT rising edge
Time=51175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51205000: WRT rising edge
Time=51215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51245000: WRT rising edge
Time=51255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51285000: WRT rising edge
Time=51295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51325000: WRT rising edge
Time=51335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51365000: WRT rising edge
Time=51375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51405000: WRT rising edge
Time=51415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51445000: WRT rising edge
Time=51455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51485000: WRT rising edge
Time=51495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51525000: WRT rising edge
Time=51535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51565000: WRT rising edge
Time=51575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51605000: WRT rising edge
Time=51615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51645000: WRT rising edge
Time=51655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51685000: WRT rising edge
Time=51695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51725000: WRT rising edge
Time=51735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51765000: WRT rising edge
Time=51775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51805000: WRT rising edge
Time=51815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51845000: WRT rising edge
Time=51855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51885000: WRT rising edge
Time=51895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51925000: WRT rising edge
Time=51935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=51965000: WRT rising edge
Time=51975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52005000: WRT rising edge
Time=52015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52045000: WRT rising edge
Time=52055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52085000: WRT rising edge
Time=52095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52125000: WRT rising edge
Time=52135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52165000: WRT rising edge
Time=52175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52205000: WRT rising edge
Time=52215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52245000: WRT rising edge
Time=52255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52285000: WRT rising edge
Time=52295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52325000: WRT rising edge
Time=52335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52365000: WRT rising edge
Time=52375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52405000: WRT rising edge
Time=52415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52445000: WRT rising edge
Time=52455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52485000: WRT rising edge
Time=52495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52525000: WRT rising edge
Time=52535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52565000: WRT rising edge
Time=52575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52605000: WRT rising edge
Time=52615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52645000: WRT rising edge
Time=52655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52685000: WRT rising edge
Time=52695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52725000: WRT rising edge
Time=52735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52765000: WRT rising edge
Time=52775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52805000: WRT rising edge
Time=52815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52845000: WRT rising edge
Time=52855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52885000: WRT rising edge
Time=52895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52925000: WRT rising edge
Time=52935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=52965000: WRT rising edge
Time=52975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53005000: WRT rising edge
Time=53015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53045000: WRT rising edge
Time=53055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53085000: WRT rising edge
Time=53095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53125000: WRT rising edge
Time=53135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53165000: WRT rising edge
Time=53175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53205000: WRT rising edge
Time=53215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53245000: WRT rising edge
Time=53255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53285000: WRT rising edge
Time=53295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53325000: WRT rising edge
Time=53335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53365000: WRT rising edge
Time=53375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53405000: WRT rising edge
Time=53415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53445000: WRT rising edge
Time=53455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53485000: WRT rising edge
Time=53495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53525000: WRT rising edge
Time=53535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53565000: WRT rising edge
Time=53575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53605000: WRT rising edge
Time=53615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53645000: WRT rising edge
Time=53655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53685000: WRT rising edge
Time=53695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53725000: WRT rising edge
Time=53735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53765000: WRT rising edge
Time=53775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53805000: WRT rising edge
Time=53815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53845000: WRT rising edge
Time=53855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53885000: WRT rising edge
Time=53895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53925000: WRT rising edge
Time=53935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=53965000: WRT rising edge
Time=53975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54005000: WRT rising edge
Time=54015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54045000: WRT rising edge
Time=54055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54085000: WRT rising edge
Time=54095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54125000: WRT rising edge
Time=54135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54165000: WRT rising edge
Time=54175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54205000: WRT rising edge
Time=54215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54245000: WRT rising edge
Time=54255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54285000: WRT rising edge
Time=54295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54325000: WRT rising edge
Time=54335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54365000: WRT rising edge
Time=54375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54405000: WRT rising edge
Time=54415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54445000: WRT rising edge
Time=54455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54485000: WRT rising edge
Time=54495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54525000: WRT rising edge
Time=54535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54565000: WRT rising edge
Time=54575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54605000: WRT rising edge
Time=54615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54645000: WRT rising edge
Time=54655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54685000: WRT rising edge
Time=54695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54725000: WRT rising edge
Time=54735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54765000: WRT rising edge
Time=54775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54805000: WRT rising edge
Time=54815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54845000: WRT rising edge
Time=54855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54885000: WRT rising edge
Time=54895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54925000: WRT rising edge
Time=54935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=54965000: WRT rising edge
Time=54975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55005000: WRT rising edge
Time=55015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55045000: WRT rising edge
Time=55055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55085000: WRT rising edge
Time=55095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55125000: WRT rising edge
Time=55135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55165000: WRT rising edge
Time=55175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55205000: WRT rising edge
Time=55215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55245000: WRT rising edge
Time=55255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55285000: WRT rising edge
Time=55295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55325000: WRT rising edge
Time=55335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55365000: WRT rising edge
Time=55375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55405000: WRT rising edge
Time=55415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55445000: WRT rising edge
Time=55455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55485000: WRT rising edge
Time=55495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55525000: WRT rising edge
Time=55535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55565000: WRT rising edge
Time=55575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55605000: WRT rising edge
Time=55615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55645000: WRT rising edge
Time=55655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55685000: WRT rising edge
Time=55695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55725000: WRT rising edge
Time=55735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55765000: WRT rising edge
Time=55775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55805000: WRT rising edge
Time=55815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55845000: WRT rising edge
Time=55855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55885000: WRT rising edge
Time=55895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55925000: WRT rising edge
Time=55935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=55965000: WRT rising edge
Time=55975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56005000: WRT rising edge
Time=56015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56045000: WRT rising edge
Time=56055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56085000: WRT rising edge
Time=56095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56125000: WRT rising edge
Time=56135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56165000: WRT rising edge
Time=56175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56205000: WRT rising edge
Time=56215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56245000: WRT rising edge
Time=56255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56285000: WRT rising edge
Time=56295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56325000: WRT rising edge
Time=56335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56365000: WRT rising edge
Time=56375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56405000: WRT rising edge
Time=56415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56445000: WRT rising edge
Time=56455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56485000: WRT rising edge
Time=56495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56525000: WRT rising edge
Time=56535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56565000: WRT rising edge
Time=56575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56605000: WRT rising edge
Time=56615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56645000: WRT rising edge
Time=56655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56685000: WRT rising edge
Time=56695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56725000: WRT rising edge
Time=56735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56765000: WRT rising edge
Time=56775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56805000: WRT rising edge
Time=56815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56845000: WRT rising edge
Time=56855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56885000: WRT rising edge
Time=56895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56925000: WRT rising edge
Time=56935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=56965000: WRT rising edge
Time=56975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57005000: WRT rising edge
Time=57015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57045000: WRT rising edge
Time=57055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57085000: WRT rising edge
Time=57095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57125000: WRT rising edge
Time=57135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57165000: WRT rising edge
Time=57175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57205000: WRT rising edge
Time=57215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57245000: WRT rising edge
Time=57255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57285000: WRT rising edge
Time=57295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57325000: WRT rising edge
Time=57335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57365000: WRT rising edge
Time=57375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57405000: WRT rising edge
Time=57415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57445000: WRT rising edge
Time=57455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57485000: WRT rising edge
Time=57495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57525000: WRT rising edge
Time=57535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57565000: WRT rising edge
Time=57575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57605000: WRT rising edge
Time=57615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57645000: WRT rising edge
Time=57655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57685000: WRT rising edge
Time=57695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57725000: WRT rising edge
Time=57735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57765000: WRT rising edge
Time=57775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57805000: WRT rising edge
Time=57815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57845000: WRT rising edge
Time=57855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57885000: WRT rising edge
Time=57895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57925000: WRT rising edge
Time=57935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=57965000: WRT rising edge
Time=57975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58005000: WRT rising edge
Time=58015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58045000: WRT rising edge
Time=58055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58085000: WRT rising edge
Time=58095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58125000: WRT rising edge
Time=58135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58165000: WRT rising edge
Time=58175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58205000: WRT rising edge
Time=58215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58245000: WRT rising edge
Time=58255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58285000: WRT rising edge
Time=58295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58325000: WRT rising edge
Time=58335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58365000: WRT rising edge
Time=58375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58405000: WRT rising edge
Time=58415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58445000: WRT rising edge
Time=58455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58485000: WRT rising edge
Time=58495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58525000: WRT rising edge
Time=58535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58565000: WRT rising edge
Time=58575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58605000: WRT rising edge
Time=58615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58645000: WRT rising edge
Time=58655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58685000: WRT rising edge
Time=58695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58725000: WRT rising edge
Time=58735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58765000: WRT rising edge
Time=58775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58805000: WRT rising edge
Time=58815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58845000: WRT rising edge
Time=58855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58885000: WRT rising edge
Time=58895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58925000: WRT rising edge
Time=58935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=58965000: WRT rising edge
Time=58975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59005000: WRT rising edge
Time=59015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59045000: WRT rising edge
Time=59055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59085000: WRT rising edge
Time=59095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59125000: WRT rising edge
Time=59135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59165000: WRT rising edge
Time=59175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59205000: WRT rising edge
Time=59215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59245000: WRT rising edge
Time=59255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59285000: WRT rising edge
Time=59295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59325000: WRT rising edge
Time=59335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59365000: WRT rising edge
Time=59375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59405000: WRT rising edge
Time=59415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59445000: WRT rising edge
Time=59455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59485000: WRT rising edge
Time=59495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59525000: WRT rising edge
Time=59535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59565000: WRT rising edge
Time=59575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59605000: WRT rising edge
Time=59615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59645000: WRT rising edge
Time=59655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59685000: WRT rising edge
Time=59695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59725000: WRT rising edge
Time=59735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59765000: WRT rising edge
Time=59775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59805000: WRT rising edge
Time=59815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59845000: WRT rising edge
Time=59855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59885000: WRT rising edge
Time=59895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59925000: WRT rising edge
Time=59935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=59965000: WRT rising edge
Time=59975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60005000: WRT rising edge
Time=60015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60045000: WRT rising edge
Time=60055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60085000: WRT rising edge
Time=60095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60125000: WRT rising edge
Time=60135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60165000: WRT rising edge
Time=60175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60205000: WRT rising edge
Time=60215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60245000: WRT rising edge
Time=60255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60285000: WRT rising edge
Time=60295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60325000: WRT rising edge
Time=60335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60365000: WRT rising edge
Time=60375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60405000: WRT rising edge
Time=60415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60445000: WRT rising edge
Time=60455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60485000: WRT rising edge
Time=60495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60525000: WRT rising edge
Time=60535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60565000: WRT rising edge
Time=60575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60605000: WRT rising edge
Time=60615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60645000: WRT rising edge
Time=60655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60685000: WRT rising edge
Time=60695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60725000: WRT rising edge
Time=60735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60765000: WRT rising edge
Time=60775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60805000: WRT rising edge
Time=60815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60845000: WRT rising edge
Time=60855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60885000: WRT rising edge
Time=60895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60925000: WRT rising edge
Time=60935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=60965000: WRT rising edge
Time=60975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61005000: WRT rising edge
Time=61015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61045000: WRT rising edge
Time=61055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61085000: WRT rising edge
Time=61095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61125000: WRT rising edge
Time=61135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61165000: WRT rising edge
Time=61175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61205000: WRT rising edge
Time=61215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61245000: WRT rising edge
Time=61255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61285000: WRT rising edge
Time=61295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61325000: WRT rising edge
Time=61335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61365000: WRT rising edge
Time=61375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61405000: WRT rising edge
Time=61415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61445000: WRT rising edge
Time=61455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61485000: WRT rising edge
Time=61495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61525000: WRT rising edge
Time=61535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61565000: WRT rising edge
Time=61575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61605000: WRT rising edge
Time=61615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61645000: WRT rising edge
Time=61655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61685000: WRT rising edge
Time=61695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61725000: WRT rising edge
Time=61735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61765000: WRT rising edge
Time=61775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61805000: WRT rising edge
Time=61815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61845000: WRT rising edge
Time=61855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61885000: WRT rising edge
Time=61895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61925000: WRT rising edge
Time=61935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=61965000: WRT rising edge
Time=61975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62005000: WRT rising edge
Time=62015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62045000: WRT rising edge
Time=62055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62085000: WRT rising edge
Time=62095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62125000: WRT rising edge
Time=62135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62165000: WRT rising edge
Time=62175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62205000: WRT rising edge
Time=62215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62245000: WRT rising edge
Time=62255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62285000: WRT rising edge
Time=62295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62325000: WRT rising edge
Time=62335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62365000: WRT rising edge
Time=62375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62405000: WRT rising edge
Time=62415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62445000: WRT rising edge
Time=62455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62485000: WRT rising edge
Time=62495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62525000: WRT rising edge
Time=62535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62565000: WRT rising edge
Time=62575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62605000: WRT rising edge
Time=62615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62645000: WRT rising edge
Time=62655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62685000: WRT rising edge
Time=62695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62725000: WRT rising edge
Time=62735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62765000: WRT rising edge
Time=62775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62805000: WRT rising edge
Time=62815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62845000: WRT rising edge
Time=62855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62885000: WRT rising edge
Time=62895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62925000: WRT rising edge
Time=62935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=62965000: WRT rising edge
Time=62975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63005000: WRT rising edge
Time=63015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63045000: WRT rising edge
Time=63055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63085000: WRT rising edge
Time=63095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63125000: WRT rising edge
Time=63135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63165000: WRT rising edge
Time=63175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63205000: WRT rising edge
Time=63215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63245000: WRT rising edge
Time=63255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63285000: WRT rising edge
Time=63295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63325000: WRT rising edge
Time=63335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63365000: WRT rising edge
Time=63375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63405000: WRT rising edge
Time=63415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63445000: WRT rising edge
Time=63455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63485000: WRT rising edge
Time=63495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63525000: WRT rising edge
Time=63535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63565000: WRT rising edge
Time=63575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63605000: WRT rising edge
Time=63615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63645000: WRT rising edge
Time=63655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63685000: WRT rising edge
Time=63695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63725000: WRT rising edge
Time=63735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63765000: WRT rising edge
Time=63775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63805000: WRT rising edge
Time=63815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63845000: WRT rising edge
Time=63855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63885000: WRT rising edge
Time=63895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63925000: WRT rising edge
Time=63935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=63965000: WRT rising edge
Time=63975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64005000: WRT rising edge
Time=64015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64045000: WRT rising edge
Time=64055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64085000: WRT rising edge
Time=64095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64125000: WRT rising edge
Time=64135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64165000: WRT rising edge
Time=64175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64205000: WRT rising edge
Time=64215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64245000: WRT rising edge
Time=64255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64285000: WRT rising edge
Time=64295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64325000: WRT rising edge
Time=64335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64365000: WRT rising edge
Time=64375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64405000: WRT rising edge
Time=64415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64445000: WRT rising edge
Time=64455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64485000: WRT rising edge
Time=64495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64525000: WRT rising edge
Time=64535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64565000: WRT rising edge
Time=64575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64605000: WRT rising edge
Time=64615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64645000: WRT rising edge
Time=64655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64685000: WRT rising edge
Time=64695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64725000: WRT rising edge
Time=64735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64765000: WRT rising edge
Time=64775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64805000: WRT rising edge
Time=64815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64845000: WRT rising edge
Time=64855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64885000: WRT rising edge
Time=64895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64925000: WRT rising edge
Time=64935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=64965000: WRT rising edge
Time=64975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65005000: WRT rising edge
Time=65015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65045000: WRT rising edge
Time=65055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65085000: WRT rising edge
Time=65095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65125000: WRT rising edge
Time=65135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65165000: WRT rising edge
Time=65175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65205000: WRT rising edge
Time=65215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65245000: WRT rising edge
Time=65255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65285000: WRT rising edge
Time=65295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65325000: WRT rising edge
Time=65335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65365000: WRT rising edge
Time=65375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65405000: WRT rising edge
Time=65415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65445000: WRT rising edge
Time=65455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65485000: WRT rising edge
Time=65495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65525000: WRT rising edge
Time=65535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65565000: WRT rising edge
Time=65575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65605000: WRT rising edge
Time=65615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65645000: WRT rising edge
Time=65655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65685000: WRT rising edge
Time=65695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65725000: WRT rising edge
Time=65735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65765000: WRT rising edge
Time=65775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65805000: WRT rising edge
Time=65815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65845000: WRT rising edge
Time=65855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65885000: WRT rising edge
Time=65895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65925000: WRT rising edge
Time=65935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=65965000: WRT rising edge
Time=65975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66005000: WRT rising edge
Time=66015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66045000: WRT rising edge
Time=66055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66085000: WRT rising edge
Time=66095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66125000: WRT rising edge
Time=66135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66165000: WRT rising edge
Time=66175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66205000: WRT rising edge
Time=66215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66245000: WRT rising edge
Time=66255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66285000: WRT rising edge
Time=66295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66325000: WRT rising edge
Time=66335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66365000: WRT rising edge
Time=66375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66405000: WRT rising edge
Time=66415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66445000: WRT rising edge
Time=66455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66485000: WRT rising edge
Time=66495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66525000: WRT rising edge
Time=66535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66565000: WRT rising edge
Time=66575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66605000: WRT rising edge
Time=66615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66645000: WRT rising edge
Time=66655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66685000: WRT rising edge
Time=66695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66725000: WRT rising edge
Time=66735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66765000: WRT rising edge
Time=66775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66805000: WRT rising edge
Time=66815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66845000: WRT rising edge
Time=66855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66885000: WRT rising edge
Time=66895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66925000: WRT rising edge
Time=66935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=66965000: WRT rising edge
Time=66975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67005000: WRT rising edge
Time=67015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67045000: WRT rising edge
Time=67055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67085000: WRT rising edge
Time=67095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67125000: WRT rising edge
Time=67135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67165000: WRT rising edge
Time=67175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67205000: WRT rising edge
Time=67215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67245000: WRT rising edge
Time=67255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67285000: WRT rising edge
Time=67295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67325000: WRT rising edge
Time=67335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67365000: WRT rising edge
Time=67375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67405000: WRT rising edge
Time=67415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67445000: WRT rising edge
Time=67455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67485000: WRT rising edge
Time=67495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67525000: WRT rising edge
Time=67535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67565000: WRT rising edge
Time=67575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67605000: WRT rising edge
Time=67615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67645000: WRT rising edge
Time=67655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67685000: WRT rising edge
Time=67695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67725000: WRT rising edge
Time=67735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67765000: WRT rising edge
Time=67775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67805000: WRT rising edge
Time=67815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67845000: WRT rising edge
Time=67855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67885000: WRT rising edge
Time=67895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67925000: WRT rising edge
Time=67935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=67965000: WRT rising edge
Time=67975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68005000: WRT rising edge
Time=68015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68045000: WRT rising edge
Time=68055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68085000: WRT rising edge
Time=68095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68125000: WRT rising edge
Time=68135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68165000: WRT rising edge
Time=68175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68205000: WRT rising edge
Time=68215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68245000: WRT rising edge
Time=68255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68285000: WRT rising edge
Time=68295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68325000: WRT rising edge
Time=68335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68365000: WRT rising edge
Time=68375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68405000: WRT rising edge
Time=68415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68445000: WRT rising edge
Time=68455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68485000: WRT rising edge
Time=68495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68525000: WRT rising edge
Time=68535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68565000: WRT rising edge
Time=68575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68605000: WRT rising edge
Time=68615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68645000: WRT rising edge
Time=68655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68685000: WRT rising edge
Time=68695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68725000: WRT rising edge
Time=68735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68765000: WRT rising edge
Time=68775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68805000: WRT rising edge
Time=68815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68845000: WRT rising edge
Time=68855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68885000: WRT rising edge
Time=68895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68925000: WRT rising edge
Time=68935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=68965000: WRT rising edge
Time=68975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69005000: WRT rising edge
Time=69015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69045000: WRT rising edge
Time=69055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69085000: WRT rising edge
Time=69095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69125000: WRT rising edge
Time=69135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69165000: WRT rising edge
Time=69175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69205000: WRT rising edge
Time=69215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69245000: WRT rising edge
Time=69255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69285000: WRT rising edge
Time=69295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69325000: WRT rising edge
Time=69335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69365000: WRT rising edge
Time=69375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69405000: WRT rising edge
Time=69415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69445000: WRT rising edge
Time=69455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69485000: WRT rising edge
Time=69495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69525000: WRT rising edge
Time=69535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69565000: WRT rising edge
Time=69575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69605000: WRT rising edge
Time=69615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69645000: WRT rising edge
Time=69655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69685000: WRT rising edge
Time=69695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69725000: WRT rising edge
Time=69735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69765000: WRT rising edge
Time=69775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69805000: WRT rising edge
Time=69815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69845000: WRT rising edge
Time=69855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69885000: WRT rising edge
Time=69895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69925000: WRT rising edge
Time=69935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=69965000: WRT rising edge
Time=69975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70005000: WRT rising edge
Time=70015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70045000: WRT rising edge
Time=70055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70085000: WRT rising edge
Time=70095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70125000: WRT rising edge
Time=70135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70165000: WRT rising edge
Time=70175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70205000: WRT rising edge
Time=70215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70245000: WRT rising edge
Time=70255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70285000: WRT rising edge
Time=70295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70325000: WRT rising edge
Time=70335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70365000: WRT rising edge
Time=70375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70405000: WRT rising edge
Time=70415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70445000: WRT rising edge
Time=70455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70485000: WRT rising edge
Time=70495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70525000: WRT rising edge
Time=70535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70565000: WRT rising edge
Time=70575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70605000: WRT rising edge
Time=70615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70645000: WRT rising edge
Time=70655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70685000: WRT rising edge
Time=70695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70725000: WRT rising edge
Time=70735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70765000: WRT rising edge
Time=70775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70805000: WRT rising edge
Time=70815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70845000: WRT rising edge
Time=70855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70885000: WRT rising edge
Time=70895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70925000: WRT rising edge
Time=70935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=70965000: WRT rising edge
Time=70975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71005000: WRT rising edge
Time=71015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71045000: WRT rising edge
Time=71055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71085000: WRT rising edge
Time=71095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71125000: WRT rising edge
Time=71135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71165000: WRT rising edge
Time=71175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71205000: WRT rising edge
Time=71215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71245000: WRT rising edge
Time=71255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71285000: WRT rising edge
Time=71295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71325000: WRT rising edge
Time=71335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71365000: WRT rising edge
Time=71375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71405000: WRT rising edge
Time=71415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71445000: WRT rising edge
Time=71455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71485000: WRT rising edge
Time=71495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71525000: WRT rising edge
Time=71535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71565000: WRT rising edge
Time=71575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71605000: WRT rising edge
Time=71615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71645000: WRT rising edge
Time=71655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71685000: WRT rising edge
Time=71695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71725000: WRT rising edge
Time=71735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71765000: WRT rising edge
Time=71775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71805000: WRT rising edge
Time=71815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71845000: WRT rising edge
Time=71855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71885000: WRT rising edge
Time=71895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71925000: WRT rising edge
Time=71935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=71965000: WRT rising edge
Time=71975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72005000: WRT rising edge
Time=72015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72045000: WRT rising edge
Time=72055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72085000: WRT rising edge
Time=72095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72125000: WRT rising edge
Time=72135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72165000: WRT rising edge
Time=72175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72205000: WRT rising edge
Time=72215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72245000: WRT rising edge
Time=72255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72285000: WRT rising edge
Time=72295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72325000: WRT rising edge
Time=72335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72365000: WRT rising edge
Time=72375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72405000: WRT rising edge
Time=72415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72445000: WRT rising edge
Time=72455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72485000: WRT rising edge
Time=72495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72525000: WRT rising edge
Time=72535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72565000: WRT rising edge
Time=72575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72605000: WRT rising edge
Time=72615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72645000: WRT rising edge
Time=72655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72685000: WRT rising edge
Time=72695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72725000: WRT rising edge
Time=72735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72765000: WRT rising edge
Time=72775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72805000: WRT rising edge
Time=72815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72845000: WRT rising edge
Time=72855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72885000: WRT rising edge
Time=72895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72925000: WRT rising edge
Time=72935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=72965000: WRT rising edge
Time=72975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73005000: WRT rising edge
Time=73015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73045000: WRT rising edge
Time=73055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73085000: WRT rising edge
Time=73095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73125000: WRT rising edge
Time=73135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73165000: WRT rising edge
Time=73175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73205000: WRT rising edge
Time=73215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73245000: WRT rising edge
Time=73255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73285000: WRT rising edge
Time=73295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73325000: WRT rising edge
Time=73335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73365000: WRT rising edge
Time=73375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73405000: WRT rising edge
Time=73415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73445000: WRT rising edge
Time=73455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73485000: WRT rising edge
Time=73495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73525000: WRT rising edge
Time=73535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73565000: WRT rising edge
Time=73575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73605000: WRT rising edge
Time=73615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73645000: WRT rising edge
Time=73655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73685000: WRT rising edge
Time=73695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73725000: WRT rising edge
Time=73735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73765000: WRT rising edge
Time=73775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73805000: WRT rising edge
Time=73815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73845000: WRT rising edge
Time=73855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73885000: WRT rising edge
Time=73895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73925000: WRT rising edge
Time=73935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=73965000: WRT rising edge
Time=73975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74005000: WRT rising edge
Time=74015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74045000: WRT rising edge
Time=74055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74085000: WRT rising edge
Time=74095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74125000: WRT rising edge
Time=74135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74165000: WRT rising edge
Time=74175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74205000: WRT rising edge
Time=74215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74245000: WRT rising edge
Time=74255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74285000: WRT rising edge
Time=74295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74325000: WRT rising edge
Time=74335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74365000: WRT rising edge
Time=74375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74405000: WRT rising edge
Time=74415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74445000: WRT rising edge
Time=74455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74485000: WRT rising edge
Time=74495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74525000: WRT rising edge
Time=74535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74565000: WRT rising edge
Time=74575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74605000: WRT rising edge
Time=74615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74645000: WRT rising edge
Time=74655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74685000: WRT rising edge
Time=74695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74725000: WRT rising edge
Time=74735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74765000: WRT rising edge
Time=74775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74805000: WRT rising edge
Time=74815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74845000: WRT rising edge
Time=74855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74885000: WRT rising edge
Time=74895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74925000: WRT rising edge
Time=74935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=74965000: WRT rising edge
Time=74975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75005000: WRT rising edge
Time=75015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75045000: WRT rising edge
Time=75055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75085000: WRT rising edge
Time=75095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75125000: WRT rising edge
Time=75135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75165000: WRT rising edge
Time=75175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75205000: WRT rising edge
Time=75215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75245000: WRT rising edge
Time=75255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75285000: WRT rising edge
Time=75295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75325000: WRT rising edge
Time=75335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75365000: WRT rising edge
Time=75375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75405000: WRT rising edge
Time=75415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75445000: WRT rising edge
Time=75455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75485000: WRT rising edge
Time=75495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75525000: WRT rising edge
Time=75535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75565000: WRT rising edge
Time=75575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75605000: WRT rising edge
Time=75615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75645000: WRT rising edge
Time=75655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75685000: WRT rising edge
Time=75695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75725000: WRT rising edge
Time=75735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75765000: WRT rising edge
Time=75775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75805000: WRT rising edge
Time=75815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75845000: WRT rising edge
Time=75855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75885000: WRT rising edge
Time=75895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75925000: WRT rising edge
Time=75935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=75965000: WRT rising edge
Time=75975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76005000: WRT rising edge
Time=76015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76045000: WRT rising edge
Time=76055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76085000: WRT rising edge
Time=76095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76125000: WRT rising edge
Time=76135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76165000: WRT rising edge
Time=76175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76205000: WRT rising edge
Time=76215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76245000: WRT rising edge
Time=76255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76285000: WRT rising edge
Time=76295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76325000: WRT rising edge
Time=76335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76365000: WRT rising edge
Time=76375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76405000: WRT rising edge
Time=76415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76445000: WRT rising edge
Time=76455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76485000: WRT rising edge
Time=76495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76525000: WRT rising edge
Time=76535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76565000: WRT rising edge
Time=76575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76605000: WRT rising edge
Time=76615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76645000: WRT rising edge
Time=76655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76685000: WRT rising edge
Time=76695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76725000: WRT rising edge
Time=76735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76765000: WRT rising edge
Time=76775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76805000: WRT rising edge
Time=76815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76845000: WRT rising edge
Time=76855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76885000: WRT rising edge
Time=76895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76925000: WRT rising edge
Time=76935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=76965000: WRT rising edge
Time=76975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77005000: WRT rising edge
Time=77015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77045000: WRT rising edge
Time=77055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77085000: WRT rising edge
Time=77095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77125000: WRT rising edge
Time=77135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77165000: WRT rising edge
Time=77175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77205000: WRT rising edge
Time=77215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77245000: WRT rising edge
Time=77255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77285000: WRT rising edge
Time=77295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77325000: WRT rising edge
Time=77335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77365000: WRT rising edge
Time=77375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77405000: WRT rising edge
Time=77415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77445000: WRT rising edge
Time=77455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77485000: WRT rising edge
Time=77495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77525000: WRT rising edge
Time=77535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77565000: WRT rising edge
Time=77575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77605000: WRT rising edge
Time=77615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77645000: WRT rising edge
Time=77655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77685000: WRT rising edge
Time=77695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77725000: WRT rising edge
Time=77735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77765000: WRT rising edge
Time=77775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77805000: WRT rising edge
Time=77815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77845000: WRT rising edge
Time=77855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77885000: WRT rising edge
Time=77895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77925000: WRT rising edge
Time=77935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=77965000: WRT rising edge
Time=77975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78005000: WRT rising edge
Time=78015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78045000: WRT rising edge
Time=78055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78085000: WRT rising edge
Time=78095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78125000: WRT rising edge
Time=78135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78165000: WRT rising edge
Time=78175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78205000: WRT rising edge
Time=78215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78245000: WRT rising edge
Time=78255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78285000: WRT rising edge
Time=78295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78325000: WRT rising edge
Time=78335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78365000: WRT rising edge
Time=78375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78405000: WRT rising edge
Time=78415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78445000: WRT rising edge
Time=78455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78485000: WRT rising edge
Time=78495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78525000: WRT rising edge
Time=78535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78565000: WRT rising edge
Time=78575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78605000: WRT rising edge
Time=78615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78645000: WRT rising edge
Time=78655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78685000: WRT rising edge
Time=78695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78725000: WRT rising edge
Time=78735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78765000: WRT rising edge
Time=78775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78805000: WRT rising edge
Time=78815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78845000: WRT rising edge
Time=78855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78885000: WRT rising edge
Time=78895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78925000: WRT rising edge
Time=78935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=78965000: WRT rising edge
Time=78975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79005000: WRT rising edge
Time=79015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79045000: WRT rising edge
Time=79055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79085000: WRT rising edge
Time=79095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79125000: WRT rising edge
Time=79135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79165000: WRT rising edge
Time=79175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79205000: WRT rising edge
Time=79215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79245000: WRT rising edge
Time=79255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79285000: WRT rising edge
Time=79295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79325000: WRT rising edge
Time=79335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79365000: WRT rising edge
Time=79375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79405000: WRT rising edge
Time=79415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79445000: WRT rising edge
Time=79455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79485000: WRT rising edge
Time=79495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79525000: WRT rising edge
Time=79535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79565000: WRT rising edge
Time=79575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79605000: WRT rising edge
Time=79615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79645000: WRT rising edge
Time=79655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79685000: WRT rising edge
Time=79695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79725000: WRT rising edge
Time=79735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79765000: WRT rising edge
Time=79775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79805000: WRT rising edge
Time=79815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79845000: WRT rising edge
Time=79855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79885000: WRT rising edge
Time=79895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79925000: WRT rising edge
Time=79935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=79965000: WRT rising edge
Time=79975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80005000: WRT rising edge
Time=80015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80045000: WRT rising edge
Time=80055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80085000: WRT rising edge
Time=80095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80125000: WRT rising edge
Time=80135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80165000: WRT rising edge
Time=80175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80205000: WRT rising edge
Time=80215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80245000: WRT rising edge
Time=80255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80285000: WRT rising edge
Time=80295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80325000: WRT rising edge
Time=80335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80365000: WRT rising edge
Time=80375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80405000: WRT rising edge
Time=80415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80445000: WRT rising edge
Time=80455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80485000: WRT rising edge
Time=80495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80525000: WRT rising edge
Time=80535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80565000: WRT rising edge
Time=80575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80605000: WRT rising edge
Time=80615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80645000: WRT rising edge
Time=80655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80685000: WRT rising edge
Time=80695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80725000: WRT rising edge
Time=80735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80765000: WRT rising edge
Time=80775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80805000: WRT rising edge
Time=80815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80845000: WRT rising edge
Time=80855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80885000: WRT rising edge
Time=80895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80925000: WRT rising edge
Time=80935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=80965000: WRT rising edge
Time=80975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81005000: WRT rising edge
Time=81015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81045000: WRT rising edge
Time=81055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81085000: WRT rising edge
Time=81095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81125000: WRT rising edge
Time=81135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81165000: WRT rising edge
Time=81175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81205000: WRT rising edge
Time=81215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81245000: WRT rising edge
Time=81255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81285000: WRT rising edge
Time=81295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81325000: WRT rising edge
Time=81335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81365000: WRT rising edge
Time=81375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81405000: WRT rising edge
Time=81415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81445000: WRT rising edge
Time=81455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81485000: WRT rising edge
Time=81495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81525000: WRT rising edge
Time=81535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81565000: WRT rising edge
Time=81575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81605000: WRT rising edge
Time=81615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81645000: WRT rising edge
Time=81655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81685000: WRT rising edge
Time=81695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81725000: WRT rising edge
Time=81735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81765000: WRT rising edge
Time=81775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81805000: WRT rising edge
Time=81815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81845000: WRT rising edge
Time=81855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81885000: WRT rising edge
Time=81895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81925000: WRT rising edge
Time=81935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=81965000: WRT rising edge
Time=81975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82005000: WRT rising edge
Time=82015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82045000: WRT rising edge
Time=82055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82085000: WRT rising edge
Time=82095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82125000: WRT rising edge
Time=82135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82165000: WRT rising edge
Time=82175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82205000: WRT rising edge
Time=82215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82245000: WRT rising edge
Time=82255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82285000: WRT rising edge
Time=82295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82325000: WRT rising edge
Time=82335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82365000: WRT rising edge
Time=82375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82405000: WRT rising edge
Time=82415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82445000: WRT rising edge
Time=82455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82485000: WRT rising edge
Time=82495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82525000: WRT rising edge
Time=82535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82565000: WRT rising edge
Time=82575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82605000: WRT rising edge
Time=82615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82645000: WRT rising edge
Time=82655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82685000: WRT rising edge
Time=82695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82725000: WRT rising edge
Time=82735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82765000: WRT rising edge
Time=82775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82805000: WRT rising edge
Time=82815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82845000: WRT rising edge
Time=82855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82885000: WRT rising edge
Time=82895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82925000: WRT rising edge
Time=82935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=82965000: WRT rising edge
Time=82975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83005000: WRT rising edge
Time=83015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83045000: WRT rising edge
Time=83055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83085000: WRT rising edge
Time=83095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83125000: WRT rising edge
Time=83135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83165000: WRT rising edge
Time=83175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83205000: WRT rising edge
Time=83215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83245000: WRT rising edge
Time=83255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83285000: WRT rising edge
Time=83295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83325000: WRT rising edge
Time=83335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83365000: WRT rising edge
Time=83375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83405000: WRT rising edge
Time=83415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83445000: WRT rising edge
Time=83455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83485000: WRT rising edge
Time=83495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83525000: WRT rising edge
Time=83535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83565000: WRT rising edge
Time=83575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83605000: WRT rising edge
Time=83615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83645000: WRT rising edge
Time=83655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83685000: WRT rising edge
Time=83695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83725000: WRT rising edge
Time=83735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83765000: WRT rising edge
Time=83775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83805000: WRT rising edge
Time=83815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83845000: WRT rising edge
Time=83855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83885000: WRT rising edge
Time=83895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83925000: WRT rising edge
Time=83935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=83965000: WRT rising edge
Time=83975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84005000: WRT rising edge
Time=84015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84045000: WRT rising edge
Time=84055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84085000: WRT rising edge
Time=84095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84125000: WRT rising edge
Time=84135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84165000: WRT rising edge
Time=84175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84205000: WRT rising edge
Time=84215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84245000: WRT rising edge
Time=84255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84285000: WRT rising edge
Time=84295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84325000: WRT rising edge
Time=84335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84365000: WRT rising edge
Time=84375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84405000: WRT rising edge
Time=84415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84445000: WRT rising edge
Time=84455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84485000: WRT rising edge
Time=84495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84525000: WRT rising edge
Time=84535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84565000: WRT rising edge
Time=84575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84605000: WRT rising edge
Time=84615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84645000: WRT rising edge
Time=84655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84685000: WRT rising edge
Time=84695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84725000: WRT rising edge
Time=84735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84765000: WRT rising edge
Time=84775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84805000: WRT rising edge
Time=84815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84845000: WRT rising edge
Time=84855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84885000: WRT rising edge
Time=84895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84925000: WRT rising edge
Time=84935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=84965000: WRT rising edge
Time=84975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85005000: WRT rising edge
Time=85015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85045000: WRT rising edge
Time=85055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85085000: WRT rising edge
Time=85095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85125000: WRT rising edge
Time=85135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85165000: WRT rising edge
Time=85175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85205000: WRT rising edge
Time=85215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85245000: WRT rising edge
Time=85255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85285000: WRT rising edge
Time=85295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85325000: WRT rising edge
Time=85335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85365000: WRT rising edge
Time=85375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85405000: WRT rising edge
Time=85415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85445000: WRT rising edge
Time=85455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85485000: WRT rising edge
Time=85495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85525000: WRT rising edge
Time=85535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85565000: WRT rising edge
Time=85575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85605000: WRT rising edge
Time=85615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85645000: WRT rising edge
Time=85655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85685000: WRT rising edge
Time=85695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85725000: WRT rising edge
Time=85735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85765000: WRT rising edge
Time=85775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85805000: WRT rising edge
Time=85815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85845000: WRT rising edge
Time=85855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85885000: WRT rising edge
Time=85895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85925000: WRT rising edge
Time=85935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=85965000: WRT rising edge
Time=85975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86005000: WRT rising edge
Time=86015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86045000: WRT rising edge
Time=86055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86085000: WRT rising edge
Time=86095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86125000: WRT rising edge
Time=86135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86165000: WRT rising edge
Time=86175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86205000: WRT rising edge
Time=86215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86245000: WRT rising edge
Time=86255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86285000: WRT rising edge
Time=86295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86325000: WRT rising edge
Time=86335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86365000: WRT rising edge
Time=86375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86405000: WRT rising edge
Time=86415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86445000: WRT rising edge
Time=86455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86485000: WRT rising edge
Time=86495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86525000: WRT rising edge
Time=86535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86565000: WRT rising edge
Time=86575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86605000: WRT rising edge
Time=86615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86645000: WRT rising edge
Time=86655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86685000: WRT rising edge
Time=86695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86725000: WRT rising edge
Time=86735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86765000: WRT rising edge
Time=86775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86805000: WRT rising edge
Time=86815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86845000: WRT rising edge
Time=86855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86885000: WRT rising edge
Time=86895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86925000: WRT rising edge
Time=86935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=86965000: WRT rising edge
Time=86975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87005000: WRT rising edge
Time=87015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87045000: WRT rising edge
Time=87055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87085000: WRT rising edge
Time=87095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87125000: WRT rising edge
Time=87135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87165000: WRT rising edge
Time=87175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87205000: WRT rising edge
Time=87215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87245000: WRT rising edge
Time=87255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87285000: WRT rising edge
Time=87295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87325000: WRT rising edge
Time=87335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87365000: WRT rising edge
Time=87375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87405000: WRT rising edge
Time=87415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87445000: WRT rising edge
Time=87455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87485000: WRT rising edge
Time=87495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87525000: WRT rising edge
Time=87535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87565000: WRT rising edge
Time=87575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87605000: WRT rising edge
Time=87615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87645000: WRT rising edge
Time=87655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87685000: WRT rising edge
Time=87695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87725000: WRT rising edge
Time=87735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87765000: WRT rising edge
Time=87775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87805000: WRT rising edge
Time=87815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87845000: WRT rising edge
Time=87855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87885000: WRT rising edge
Time=87895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87925000: WRT rising edge
Time=87935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=87965000: WRT rising edge
Time=87975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88005000: WRT rising edge
Time=88015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88045000: WRT rising edge
Time=88055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88085000: WRT rising edge
Time=88095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88125000: WRT rising edge
Time=88135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88165000: WRT rising edge
Time=88175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88205000: WRT rising edge
Time=88215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88245000: WRT rising edge
Time=88255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88285000: WRT rising edge
Time=88295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88325000: WRT rising edge
Time=88335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88365000: WRT rising edge
Time=88375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88405000: WRT rising edge
Time=88415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88445000: WRT rising edge
Time=88455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88485000: WRT rising edge
Time=88495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88525000: WRT rising edge
Time=88535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88565000: WRT rising edge
Time=88575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88605000: WRT rising edge
Time=88615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88645000: WRT rising edge
Time=88655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88685000: WRT rising edge
Time=88695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88725000: WRT rising edge
Time=88735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88765000: WRT rising edge
Time=88775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88805000: WRT rising edge
Time=88815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88845000: WRT rising edge
Time=88855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88885000: WRT rising edge
Time=88895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88925000: WRT rising edge
Time=88935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=88965000: WRT rising edge
Time=88975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89005000: WRT rising edge
Time=89015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89045000: WRT rising edge
Time=89055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89085000: WRT rising edge
Time=89095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89125000: WRT rising edge
Time=89135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89165000: WRT rising edge
Time=89175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89205000: WRT rising edge
Time=89215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89245000: WRT rising edge
Time=89255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89285000: WRT rising edge
Time=89295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89325000: WRT rising edge
Time=89335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89365000: WRT rising edge
Time=89375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89405000: WRT rising edge
Time=89415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89445000: WRT rising edge
Time=89455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89485000: WRT rising edge
Time=89495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89525000: WRT rising edge
Time=89535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89565000: WRT rising edge
Time=89575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89605000: WRT rising edge
Time=89615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89645000: WRT rising edge
Time=89655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89685000: WRT rising edge
Time=89695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89725000: WRT rising edge
Time=89735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89765000: WRT rising edge
Time=89775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89805000: WRT rising edge
Time=89815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89845000: WRT rising edge
Time=89855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89885000: WRT rising edge
Time=89895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89925000: WRT rising edge
Time=89935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=89965000: WRT rising edge
Time=89975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90005000: WRT rising edge
Time=90015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90045000: WRT rising edge
Time=90055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90085000: WRT rising edge
Time=90095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90125000: WRT rising edge
Time=90135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90165000: WRT rising edge
Time=90175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90205000: WRT rising edge
Time=90215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90245000: WRT rising edge
Time=90255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90285000: WRT rising edge
Time=90295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90325000: WRT rising edge
Time=90335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90365000: WRT rising edge
Time=90375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90405000: WRT rising edge
Time=90415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90445000: WRT rising edge
Time=90455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90485000: WRT rising edge
Time=90495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90525000: WRT rising edge
Time=90535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90565000: WRT rising edge
Time=90575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90605000: WRT rising edge
Time=90615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90645000: WRT rising edge
Time=90655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90685000: WRT rising edge
Time=90695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90725000: WRT rising edge
Time=90735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90765000: WRT rising edge
Time=90775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90805000: WRT rising edge
Time=90815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90845000: WRT rising edge
Time=90855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90885000: WRT rising edge
Time=90895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90925000: WRT rising edge
Time=90935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=90965000: WRT rising edge
Time=90975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91005000: WRT rising edge
Time=91015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91045000: WRT rising edge
Time=91055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91085000: WRT rising edge
Time=91095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91125000: WRT rising edge
Time=91135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91165000: WRT rising edge
Time=91175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91205000: WRT rising edge
Time=91215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91245000: WRT rising edge
Time=91255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91285000: WRT rising edge
Time=91295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91325000: WRT rising edge
Time=91335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91365000: WRT rising edge
Time=91375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91405000: WRT rising edge
Time=91415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91445000: WRT rising edge
Time=91455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91485000: WRT rising edge
Time=91495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91525000: WRT rising edge
Time=91535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91565000: WRT rising edge
Time=91575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91605000: WRT rising edge
Time=91615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91645000: WRT rising edge
Time=91655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91685000: WRT rising edge
Time=91695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91725000: WRT rising edge
Time=91735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91765000: WRT rising edge
Time=91775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91805000: WRT rising edge
Time=91815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91845000: WRT rising edge
Time=91855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91885000: WRT rising edge
Time=91895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91925000: WRT rising edge
Time=91935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=91965000: WRT rising edge
Time=91975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92005000: WRT rising edge
Time=92015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92045000: WRT rising edge
Time=92055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92085000: WRT rising edge
Time=92095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92125000: WRT rising edge
Time=92135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92165000: WRT rising edge
Time=92175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92205000: WRT rising edge
Time=92215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92245000: WRT rising edge
Time=92255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92285000: WRT rising edge
Time=92295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92325000: WRT rising edge
Time=92335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92365000: WRT rising edge
Time=92375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92405000: WRT rising edge
Time=92415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92445000: WRT rising edge
Time=92455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92485000: WRT rising edge
Time=92495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92525000: WRT rising edge
Time=92535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92565000: WRT rising edge
Time=92575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92605000: WRT rising edge
Time=92615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92645000: WRT rising edge
Time=92655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92685000: WRT rising edge
Time=92695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92725000: WRT rising edge
Time=92735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92765000: WRT rising edge
Time=92775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92805000: WRT rising edge
Time=92815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92845000: WRT rising edge
Time=92855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92885000: WRT rising edge
Time=92895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92925000: WRT rising edge
Time=92935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=92965000: WRT rising edge
Time=92975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93005000: WRT rising edge
Time=93015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93045000: WRT rising edge
Time=93055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93085000: WRT rising edge
Time=93095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93125000: WRT rising edge
Time=93135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93165000: WRT rising edge
Time=93175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93205000: WRT rising edge
Time=93215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93245000: WRT rising edge
Time=93255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93285000: WRT rising edge
Time=93295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93325000: WRT rising edge
Time=93335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93365000: WRT rising edge
Time=93375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93405000: WRT rising edge
Time=93415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93445000: WRT rising edge
Time=93455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93485000: WRT rising edge
Time=93495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93525000: WRT rising edge
Time=93535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93565000: WRT rising edge
Time=93575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93605000: WRT rising edge
Time=93615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93645000: WRT rising edge
Time=93655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93685000: WRT rising edge
Time=93695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93725000: WRT rising edge
Time=93735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93765000: WRT rising edge
Time=93775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93805000: WRT rising edge
Time=93815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93845000: WRT rising edge
Time=93855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93885000: WRT rising edge
Time=93895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93925000: WRT rising edge
Time=93935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=93965000: WRT rising edge
Time=93975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94005000: WRT rising edge
Time=94015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94045000: WRT rising edge
Time=94055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94085000: WRT rising edge
Time=94095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94125000: WRT rising edge
Time=94135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94165000: WRT rising edge
Time=94175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94205000: WRT rising edge
Time=94215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94245000: WRT rising edge
Time=94255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94285000: WRT rising edge
Time=94295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94325000: WRT rising edge
Time=94335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94365000: WRT rising edge
Time=94375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94405000: WRT rising edge
Time=94415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94445000: WRT rising edge
Time=94455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94485000: WRT rising edge
Time=94495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94525000: WRT rising edge
Time=94535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94565000: WRT rising edge
Time=94575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94605000: WRT rising edge
Time=94615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94645000: WRT rising edge
Time=94655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94685000: WRT rising edge
Time=94695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94725000: WRT rising edge
Time=94735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94765000: WRT rising edge
Time=94775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94805000: WRT rising edge
Time=94815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94845000: WRT rising edge
Time=94855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94885000: WRT rising edge
Time=94895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94925000: WRT rising edge
Time=94935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=94965000: WRT rising edge
Time=94975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95005000: WRT rising edge
Time=95015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95045000: WRT rising edge
Time=95055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95085000: WRT rising edge
Time=95095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95125000: WRT rising edge
Time=95135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95165000: WRT rising edge
Time=95175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95205000: WRT rising edge
Time=95215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95245000: WRT rising edge
Time=95255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95285000: WRT rising edge
Time=95295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95325000: WRT rising edge
Time=95335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95365000: WRT rising edge
Time=95375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95405000: WRT rising edge
Time=95415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95445000: WRT rising edge
Time=95455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95485000: WRT rising edge
Time=95495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95525000: WRT rising edge
Time=95535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95565000: WRT rising edge
Time=95575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95605000: WRT rising edge
Time=95615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95645000: WRT rising edge
Time=95655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95685000: WRT rising edge
Time=95695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95725000: WRT rising edge
Time=95735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95765000: WRT rising edge
Time=95775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95805000: WRT rising edge
Time=95815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95845000: WRT rising edge
Time=95855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95885000: WRT rising edge
Time=95895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95925000: WRT rising edge
Time=95935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=95965000: WRT rising edge
Time=95975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96005000: WRT rising edge
Time=96015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96045000: WRT rising edge
Time=96055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96085000: WRT rising edge
Time=96095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96125000: WRT rising edge
Time=96135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96165000: WRT rising edge
Time=96175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96205000: WRT rising edge
Time=96215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96245000: WRT rising edge
Time=96255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96285000: WRT rising edge
Time=96295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96325000: WRT rising edge
Time=96335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96365000: WRT rising edge
Time=96375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96405000: WRT rising edge
Time=96415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96445000: WRT rising edge
Time=96455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96485000: WRT rising edge
Time=96495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96525000: WRT rising edge
Time=96535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96565000: WRT rising edge
Time=96575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96605000: WRT rising edge
Time=96615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96645000: WRT rising edge
Time=96655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96685000: WRT rising edge
Time=96695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96725000: WRT rising edge
Time=96735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96765000: WRT rising edge
Time=96775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96805000: WRT rising edge
Time=96815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96845000: WRT rising edge
Time=96855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96885000: WRT rising edge
Time=96895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96925000: WRT rising edge
Time=96935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=96965000: WRT rising edge
Time=96975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97005000: WRT rising edge
Time=97015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97045000: WRT rising edge
Time=97055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97085000: WRT rising edge
Time=97095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97125000: WRT rising edge
Time=97135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97165000: WRT rising edge
Time=97175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97205000: WRT rising edge
Time=97215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97245000: WRT rising edge
Time=97255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97285000: WRT rising edge
Time=97295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97325000: WRT rising edge
Time=97335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97365000: WRT rising edge
Time=97375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97405000: WRT rising edge
Time=97415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97445000: WRT rising edge
Time=97455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97485000: WRT rising edge
Time=97495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97525000: WRT rising edge
Time=97535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97565000: WRT rising edge
Time=97575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97605000: WRT rising edge
Time=97615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97645000: WRT rising edge
Time=97655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97685000: WRT rising edge
Time=97695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97725000: WRT rising edge
Time=97735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97765000: WRT rising edge
Time=97775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97805000: WRT rising edge
Time=97815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97845000: WRT rising edge
Time=97855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97885000: WRT rising edge
Time=97895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97925000: WRT rising edge
Time=97935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=97965000: WRT rising edge
Time=97975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98005000: WRT rising edge
Time=98015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98045000: WRT rising edge
Time=98055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98085000: WRT rising edge
Time=98095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98125000: WRT rising edge
Time=98135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98165000: WRT rising edge
Time=98175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98205000: WRT rising edge
Time=98215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98245000: WRT rising edge
Time=98255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98285000: WRT rising edge
Time=98295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98325000: WRT rising edge
Time=98335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98365000: WRT rising edge
Time=98375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98405000: WRT rising edge
Time=98415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98445000: WRT rising edge
Time=98455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98485000: WRT rising edge
Time=98495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98525000: WRT rising edge
Time=98535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98565000: WRT rising edge
Time=98575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98605000: WRT rising edge
Time=98615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98645000: WRT rising edge
Time=98655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98685000: WRT rising edge
Time=98695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98725000: WRT rising edge
Time=98735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98765000: WRT rising edge
Time=98775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98805000: WRT rising edge
Time=98815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98845000: WRT rising edge
Time=98855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98885000: WRT rising edge
Time=98895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98925000: WRT rising edge
Time=98935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=98965000: WRT rising edge
Time=98975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99005000: WRT rising edge
Time=99015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99045000: WRT rising edge
Time=99055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99085000: WRT rising edge
Time=99095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99125000: WRT rising edge
Time=99135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99165000: WRT rising edge
Time=99175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99205000: WRT rising edge
Time=99215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99245000: WRT rising edge
Time=99255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99285000: WRT rising edge
Time=99295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99325000: WRT rising edge
Time=99335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99365000: WRT rising edge
Time=99375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99405000: WRT rising edge
Time=99415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99445000: WRT rising edge
Time=99455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99485000: WRT rising edge
Time=99495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99525000: WRT rising edge
Time=99535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99565000: WRT rising edge
Time=99575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99605000: WRT rising edge
Time=99615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99645000: WRT rising edge
Time=99655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99685000: WRT rising edge
Time=99695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99725000: WRT rising edge
Time=99735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99765000: WRT rising edge
Time=99775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99805000: WRT rising edge
Time=99815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99845000: WRT rising edge
Time=99855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99885000: WRT rising edge
Time=99895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99925000: WRT rising edge
Time=99935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=99965000: WRT rising edge
Time=99975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100005000: WRT rising edge
Time=100015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100045000: WRT rising edge
Time=100055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100085000: WRT rising edge
Time=100095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100125000: WRT rising edge
Time=100135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100165000: WRT rising edge
Time=100175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100205000: WRT rising edge
Time=100215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100245000: WRT rising edge
Time=100255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100285000: WRT rising edge
Time=100295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100325000: WRT rising edge
Time=100335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100365000: WRT rising edge
Time=100375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100405000: WRT rising edge
Time=100415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100445000: WRT rising edge
Time=100455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100485000: WRT rising edge
Time=100495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100525000: WRT rising edge
Time=100535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100565000: WRT rising edge
Time=100575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100605000: WRT rising edge
Time=100615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100645000: WRT rising edge
Time=100655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100685000: WRT rising edge
Time=100695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100725000: WRT rising edge
Time=100735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100765000: WRT rising edge
Time=100775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100805000: WRT rising edge
Time=100815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100845000: WRT rising edge
Time=100855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100885000: WRT rising edge
Time=100895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100925000: WRT rising edge
Time=100935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=100965000: WRT rising edge
Time=100975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101005000: WRT rising edge
Time=101015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101045000: WRT rising edge
Time=101055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101085000: WRT rising edge
Time=101095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101125000: WRT rising edge
Time=101135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101165000: WRT rising edge
Time=101175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101205000: WRT rising edge
Time=101215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101245000: WRT rising edge
Time=101255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101285000: WRT rising edge
Time=101295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101325000: WRT rising edge
Time=101335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101365000: WRT rising edge
Time=101375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101405000: WRT rising edge
Time=101415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101445000: WRT rising edge
Time=101455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101485000: WRT rising edge
Time=101495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101525000: WRT rising edge
Time=101535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101565000: WRT rising edge
Time=101575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101605000: WRT rising edge
Time=101615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101645000: WRT rising edge
Time=101655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101685000: WRT rising edge
Time=101695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101725000: WRT rising edge
Time=101735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101765000: WRT rising edge
Time=101775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101805000: WRT rising edge
Time=101815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101845000: WRT rising edge
Time=101855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101885000: WRT rising edge
Time=101895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101925000: WRT rising edge
Time=101935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=101965000: WRT rising edge
Time=101975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102005000: WRT rising edge
Time=102015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102045000: WRT rising edge
Time=102055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102085000: WRT rising edge
Time=102095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102125000: WRT rising edge
Time=102135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102165000: WRT rising edge
Time=102175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102205000: WRT rising edge
Time=102215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102245000: WRT rising edge
Time=102255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102285000: WRT rising edge
Time=102295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102325000: WRT rising edge
Time=102335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102365000: WRT rising edge
Time=102375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102405000: WRT rising edge
Time=102415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102445000: WRT rising edge
Time=102455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102485000: WRT rising edge
Time=102495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102525000: WRT rising edge
Time=102535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102565000: WRT rising edge
Time=102575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102605000: WRT rising edge
Time=102615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102645000: WRT rising edge
Time=102655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102685000: WRT rising edge
Time=102695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102725000: WRT rising edge
Time=102735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102765000: WRT rising edge
Time=102775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102805000: WRT rising edge
Time=102815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102845000: WRT rising edge
Time=102855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102885000: WRT rising edge
Time=102895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102925000: WRT rising edge
Time=102935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=102965000: WRT rising edge
Time=102975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103005000: WRT rising edge
Time=103015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103045000: WRT rising edge
Time=103055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103085000: WRT rising edge
Time=103095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103125000: WRT rising edge
Time=103135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103165000: WRT rising edge
Time=103175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103205000: WRT rising edge
Time=103215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103245000: WRT rising edge
Time=103255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103285000: WRT rising edge
Time=103295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103325000: WRT rising edge
Time=103335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103365000: WRT rising edge
Time=103375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103405000: WRT rising edge
Time=103415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103445000: WRT rising edge
Time=103455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103485000: WRT rising edge
Time=103495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103525000: WRT rising edge
Time=103535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103565000: WRT rising edge
Time=103575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103605000: WRT rising edge
Time=103615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103645000: WRT rising edge
Time=103655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103685000: WRT rising edge
Time=103695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103725000: WRT rising edge
Time=103735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103765000: WRT rising edge
Time=103775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103805000: WRT rising edge
Time=103815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103845000: WRT rising edge
Time=103855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103885000: WRT rising edge
Time=103895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103925000: WRT rising edge
Time=103935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=103965000: WRT rising edge
Time=103975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104005000: WRT rising edge
Time=104015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104045000: WRT rising edge
Time=104055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104085000: WRT rising edge
Time=104095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104125000: WRT rising edge
Time=104135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104165000: WRT rising edge
Time=104175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104205000: WRT rising edge
Time=104215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104245000: WRT rising edge
Time=104255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104285000: WRT rising edge
Time=104295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104325000: WRT rising edge
Time=104335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104365000: WRT rising edge
Time=104375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104405000: WRT rising edge
Time=104415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104445000: WRT rising edge
Time=104455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104485000: WRT rising edge
Time=104495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104525000: WRT rising edge
Time=104535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104565000: WRT rising edge
Time=104575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104605000: WRT rising edge
Time=104615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104645000: WRT rising edge
Time=104655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104685000: WRT rising edge
Time=104695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104725000: WRT rising edge
Time=104735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104765000: WRT rising edge
Time=104775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104805000: WRT rising edge
Time=104815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104845000: WRT rising edge
Time=104855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104885000: WRT rising edge
Time=104895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104925000: WRT rising edge
Time=104935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=104965000: WRT rising edge
Time=104975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105005000: WRT rising edge
Time=105015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105045000: WRT rising edge
Time=105055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105085000: WRT rising edge
Time=105095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105125000: WRT rising edge
Time=105135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105165000: WRT rising edge
Time=105175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105205000: WRT rising edge
Time=105215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105245000: WRT rising edge
Time=105255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105285000: WRT rising edge
Time=105295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105325000: WRT rising edge
Time=105335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105365000: WRT rising edge
Time=105375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105405000: WRT rising edge
Time=105415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105445000: WRT rising edge
Time=105455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105485000: WRT rising edge
Time=105495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105525000: WRT rising edge
Time=105535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105565000: WRT rising edge
Time=105575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105605000: WRT rising edge
Time=105615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105645000: WRT rising edge
Time=105655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105685000: WRT rising edge
Time=105695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105725000: WRT rising edge
Time=105735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105765000: WRT rising edge
Time=105775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105805000: WRT rising edge
Time=105815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105845000: WRT rising edge
Time=105855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105885000: WRT rising edge
Time=105895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105925000: WRT rising edge
Time=105935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=105965000: WRT rising edge
Time=105975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106005000: WRT rising edge
Time=106015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106045000: WRT rising edge
Time=106055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106085000: WRT rising edge
Time=106095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106125000: WRT rising edge
Time=106135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106165000: WRT rising edge
Time=106175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106205000: WRT rising edge
Time=106215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106245000: WRT rising edge
Time=106255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106285000: WRT rising edge
Time=106295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106325000: WRT rising edge
Time=106335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106365000: WRT rising edge
Time=106375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106405000: WRT rising edge
Time=106415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106445000: WRT rising edge
Time=106455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106485000: WRT rising edge
Time=106495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106525000: WRT rising edge
Time=106535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106565000: WRT rising edge
Time=106575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106605000: WRT rising edge
Time=106615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106645000: WRT rising edge
Time=106655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106685000: WRT rising edge
Time=106695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106725000: WRT rising edge
Time=106735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106765000: WRT rising edge
Time=106775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106805000: WRT rising edge
Time=106815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106845000: WRT rising edge
Time=106855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106885000: WRT rising edge
Time=106895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106925000: WRT rising edge
Time=106935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=106965000: WRT rising edge
Time=106975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107005000: WRT rising edge
Time=107015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107045000: WRT rising edge
Time=107055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107085000: WRT rising edge
Time=107095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107125000: WRT rising edge
Time=107135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107165000: WRT rising edge
Time=107175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107205000: WRT rising edge
Time=107215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107245000: WRT rising edge
Time=107255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107285000: WRT rising edge
Time=107295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107325000: WRT rising edge
Time=107335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107365000: WRT rising edge
Time=107375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107405000: WRT rising edge
Time=107415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107445000: WRT rising edge
Time=107455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107485000: WRT rising edge
Time=107495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107525000: WRT rising edge
Time=107535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107565000: WRT rising edge
Time=107575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107605000: WRT rising edge
Time=107615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107645000: WRT rising edge
Time=107655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107685000: WRT rising edge
Time=107695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107725000: WRT rising edge
Time=107735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107765000: WRT rising edge
Time=107775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107805000: WRT rising edge
Time=107815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107845000: WRT rising edge
Time=107855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107885000: WRT rising edge
Time=107895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107925000: WRT rising edge
Time=107935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=107965000: WRT rising edge
Time=107975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108005000: WRT rising edge
Time=108015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108045000: WRT rising edge
Time=108055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108085000: WRT rising edge
Time=108095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108125000: WRT rising edge
Time=108135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108165000: WRT rising edge
Time=108175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108205000: WRT rising edge
Time=108215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108245000: WRT rising edge
Time=108255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108285000: WRT rising edge
Time=108295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108325000: WRT rising edge
Time=108335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108365000: WRT rising edge
Time=108375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108405000: WRT rising edge
Time=108415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108445000: WRT rising edge
Time=108455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108485000: WRT rising edge
Time=108495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108525000: WRT rising edge
Time=108535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108565000: WRT rising edge
Time=108575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108605000: WRT rising edge
Time=108615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108645000: WRT rising edge
Time=108655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108685000: WRT rising edge
Time=108695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108725000: WRT rising edge
Time=108735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108765000: WRT rising edge
Time=108775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108805000: WRT rising edge
Time=108815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108845000: WRT rising edge
Time=108855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108885000: WRT rising edge
Time=108895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108925000: WRT rising edge
Time=108935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=108965000: WRT rising edge
Time=108975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109005000: WRT rising edge
Time=109015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109045000: WRT rising edge
Time=109055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109085000: WRT rising edge
Time=109095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109125000: WRT rising edge
Time=109135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109165000: WRT rising edge
Time=109175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109205000: WRT rising edge
Time=109215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109245000: WRT rising edge
Time=109255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109285000: WRT rising edge
Time=109295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109325000: WRT rising edge
Time=109335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109365000: WRT rising edge
Time=109375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109405000: WRT rising edge
Time=109415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109445000: WRT rising edge
Time=109455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109485000: WRT rising edge
Time=109495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109525000: WRT rising edge
Time=109535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109565000: WRT rising edge
Time=109575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109605000: WRT rising edge
Time=109615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109645000: WRT rising edge
Time=109655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109685000: WRT rising edge
Time=109695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109725000: WRT rising edge
Time=109735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109765000: WRT rising edge
Time=109775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109805000: WRT rising edge
Time=109815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109845000: WRT rising edge
Time=109855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109885000: WRT rising edge
Time=109895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109925000: WRT rising edge
Time=109935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=109965000: WRT rising edge
Time=109975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110005000: WRT rising edge
Time=110015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110045000: WRT rising edge
Time=110055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110085000: WRT rising edge
Time=110095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110125000: WRT rising edge
Time=110135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110165000: WRT rising edge
Time=110175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110205000: WRT rising edge
Time=110215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110245000: WRT rising edge
Time=110255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110285000: WRT rising edge
Time=110295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110325000: WRT rising edge
Time=110335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110365000: WRT rising edge
Time=110375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110405000: WRT rising edge
Time=110415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110445000: WRT rising edge
Time=110455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110485000: WRT rising edge
Time=110495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110525000: WRT rising edge
Time=110535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110565000: WRT rising edge
Time=110575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110605000: WRT rising edge
Time=110615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110645000: WRT rising edge
Time=110655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110685000: WRT rising edge
Time=110695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110725000: WRT rising edge
Time=110735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110765000: WRT rising edge
Time=110775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110805000: WRT rising edge
Time=110815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110845000: WRT rising edge
Time=110855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110885000: WRT rising edge
Time=110895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110925000: WRT rising edge
Time=110935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=110965000: WRT rising edge
Time=110975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111005000: WRT rising edge
Time=111015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111045000: WRT rising edge
Time=111055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111085000: WRT rising edge
Time=111095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111125000: WRT rising edge
Time=111135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111165000: WRT rising edge
Time=111175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111205000: WRT rising edge
Time=111215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111245000: WRT rising edge
Time=111255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111285000: WRT rising edge
Time=111295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111325000: WRT rising edge
Time=111335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111365000: WRT rising edge
Time=111375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111405000: WRT rising edge
Time=111415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111445000: WRT rising edge
Time=111455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111485000: WRT rising edge
Time=111495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111525000: WRT rising edge
Time=111535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111565000: WRT rising edge
Time=111575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111605000: WRT rising edge
Time=111615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111645000: WRT rising edge
Time=111655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111685000: WRT rising edge
Time=111695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111725000: WRT rising edge
Time=111735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111765000: WRT rising edge
Time=111775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111805000: WRT rising edge
Time=111815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111845000: WRT rising edge
Time=111855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111885000: WRT rising edge
Time=111895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111925000: WRT rising edge
Time=111935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=111965000: WRT rising edge
Time=111975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112005000: WRT rising edge
Time=112015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112045000: WRT rising edge
Time=112055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112085000: WRT rising edge
Time=112095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112125000: WRT rising edge
Time=112135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112165000: WRT rising edge
Time=112175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112205000: WRT rising edge
Time=112215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112245000: WRT rising edge
Time=112255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112285000: WRT rising edge
Time=112295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112325000: WRT rising edge
Time=112335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112365000: WRT rising edge
Time=112375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112405000: WRT rising edge
Time=112415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112445000: WRT rising edge
Time=112455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112485000: WRT rising edge
Time=112495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112525000: WRT rising edge
Time=112535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112565000: WRT rising edge
Time=112575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112605000: WRT rising edge
Time=112615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112645000: WRT rising edge
Time=112655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112685000: WRT rising edge
Time=112695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112725000: WRT rising edge
Time=112735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112765000: WRT rising edge
Time=112775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112805000: WRT rising edge
Time=112815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112845000: WRT rising edge
Time=112855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112885000: WRT rising edge
Time=112895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112925000: WRT rising edge
Time=112935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=112965000: WRT rising edge
Time=112975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113005000: WRT rising edge
Time=113015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113045000: WRT rising edge
Time=113055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113085000: WRT rising edge
Time=113095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113125000: WRT rising edge
Time=113135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113165000: WRT rising edge
Time=113175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113205000: WRT rising edge
Time=113215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113245000: WRT rising edge
Time=113255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113285000: WRT rising edge
Time=113295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113325000: WRT rising edge
Time=113335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113365000: WRT rising edge
Time=113375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113405000: WRT rising edge
Time=113415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113445000: WRT rising edge
Time=113455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113485000: WRT rising edge
Time=113495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113525000: WRT rising edge
Time=113535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113565000: WRT rising edge
Time=113575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113605000: WRT rising edge
Time=113615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113645000: WRT rising edge
Time=113655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113685000: WRT rising edge
Time=113695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113725000: WRT rising edge
Time=113735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113765000: WRT rising edge
Time=113775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113805000: WRT rising edge
Time=113815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113845000: WRT rising edge
Time=113855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113885000: WRT rising edge
Time=113895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113925000: WRT rising edge
Time=113935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=113965000: WRT rising edge
Time=113975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114005000: WRT rising edge
Time=114015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114045000: WRT rising edge
Time=114055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114085000: WRT rising edge
Time=114095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114125000: WRT rising edge
Time=114135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114165000: WRT rising edge
Time=114175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114205000: WRT rising edge
Time=114215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114245000: WRT rising edge
Time=114255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114285000: WRT rising edge
Time=114295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114325000: WRT rising edge
Time=114335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114365000: WRT rising edge
Time=114375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114405000: WRT rising edge
Time=114415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114445000: WRT rising edge
Time=114455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114485000: WRT rising edge
Time=114495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114525000: WRT rising edge
Time=114535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114565000: WRT rising edge
Time=114575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114605000: WRT rising edge
Time=114615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114645000: WRT rising edge
Time=114655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114685000: WRT rising edge
Time=114695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114725000: WRT rising edge
Time=114735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114765000: WRT rising edge
Time=114775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114805000: WRT rising edge
Time=114815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114845000: WRT rising edge
Time=114855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114885000: WRT rising edge
Time=114895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114925000: WRT rising edge
Time=114935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=114965000: WRT rising edge
Time=114975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115005000: WRT rising edge
Time=115015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115045000: WRT rising edge
Time=115055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115085000: WRT rising edge
Time=115095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115125000: WRT rising edge
Time=115135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115165000: WRT rising edge
Time=115175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115205000: WRT rising edge
Time=115215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115245000: WRT rising edge
Time=115255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115285000: WRT rising edge
Time=115295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115325000: WRT rising edge
Time=115335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115365000: WRT rising edge
Time=115375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115405000: WRT rising edge
Time=115415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115445000: WRT rising edge
Time=115455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115485000: WRT rising edge
Time=115495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115525000: WRT rising edge
Time=115535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115565000: WRT rising edge
Time=115575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115605000: WRT rising edge
Time=115615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115645000: WRT rising edge
Time=115655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115685000: WRT rising edge
Time=115695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115725000: WRT rising edge
Time=115735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115765000: WRT rising edge
Time=115775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115805000: WRT rising edge
Time=115815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115845000: WRT rising edge
Time=115855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115885000: WRT rising edge
Time=115895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115925000: WRT rising edge
Time=115935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=115965000: WRT rising edge
Time=115975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116005000: WRT rising edge
Time=116015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116045000: WRT rising edge
Time=116055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116085000: WRT rising edge
Time=116095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116125000: WRT rising edge
Time=116135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116165000: WRT rising edge
Time=116175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116205000: WRT rising edge
Time=116215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116245000: WRT rising edge
Time=116255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116285000: WRT rising edge
Time=116295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116325000: WRT rising edge
Time=116335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116365000: WRT rising edge
Time=116375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116405000: WRT rising edge
Time=116415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116445000: WRT rising edge
Time=116455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116485000: WRT rising edge
Time=116495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116525000: WRT rising edge
Time=116535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116565000: WRT rising edge
Time=116575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116605000: WRT rising edge
Time=116615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116645000: WRT rising edge
Time=116655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116685000: WRT rising edge
Time=116695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116725000: WRT rising edge
Time=116735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116765000: WRT rising edge
Time=116775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116805000: WRT rising edge
Time=116815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116845000: WRT rising edge
Time=116855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116885000: WRT rising edge
Time=116895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116925000: WRT rising edge
Time=116935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=116965000: WRT rising edge
Time=116975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117005000: WRT rising edge
Time=117015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117045000: WRT rising edge
Time=117055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117085000: WRT rising edge
Time=117095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117125000: WRT rising edge
Time=117135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117165000: WRT rising edge
Time=117175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117205000: WRT rising edge
Time=117215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117245000: WRT rising edge
Time=117255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117285000: WRT rising edge
Time=117295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117325000: WRT rising edge
Time=117335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117365000: WRT rising edge
Time=117375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117405000: WRT rising edge
Time=117415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117445000: WRT rising edge
Time=117455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117485000: WRT rising edge
Time=117495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117525000: WRT rising edge
Time=117535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117565000: WRT rising edge
Time=117575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117605000: WRT rising edge
Time=117615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117645000: WRT rising edge
Time=117655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117685000: WRT rising edge
Time=117695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117725000: WRT rising edge
Time=117735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117765000: WRT rising edge
Time=117775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117805000: WRT rising edge
Time=117815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117845000: WRT rising edge
Time=117855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117885000: WRT rising edge
Time=117895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117925000: WRT rising edge
Time=117935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=117965000: WRT rising edge
Time=117975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118005000: WRT rising edge
Time=118015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118045000: WRT rising edge
Time=118055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118085000: WRT rising edge
Time=118095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118125000: WRT rising edge
Time=118135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118165000: WRT rising edge
Time=118175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118205000: WRT rising edge
Time=118215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118245000: WRT rising edge
Time=118255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118285000: WRT rising edge
Time=118295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118325000: WRT rising edge
Time=118335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118365000: WRT rising edge
Time=118375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118405000: WRT rising edge
Time=118415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118445000: WRT rising edge
Time=118455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118485000: WRT rising edge
Time=118495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118525000: WRT rising edge
Time=118535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118565000: WRT rising edge
Time=118575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118605000: WRT rising edge
Time=118615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118645000: WRT rising edge
Time=118655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118685000: WRT rising edge
Time=118695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118725000: WRT rising edge
Time=118735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118765000: WRT rising edge
Time=118775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118805000: WRT rising edge
Time=118815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118845000: WRT rising edge
Time=118855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118885000: WRT rising edge
Time=118895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118925000: WRT rising edge
Time=118935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=118965000: WRT rising edge
Time=118975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119005000: WRT rising edge
Time=119015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119045000: WRT rising edge
Time=119055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119085000: WRT rising edge
Time=119095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119125000: WRT rising edge
Time=119135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119165000: WRT rising edge
Time=119175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119205000: WRT rising edge
Time=119215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119245000: WRT rising edge
Time=119255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119285000: WRT rising edge
Time=119295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119325000: WRT rising edge
Time=119335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119365000: WRT rising edge
Time=119375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119405000: WRT rising edge
Time=119415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119445000: WRT rising edge
Time=119455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119485000: WRT rising edge
Time=119495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119525000: WRT rising edge
Time=119535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119565000: WRT rising edge
Time=119575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119605000: WRT rising edge
Time=119615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119645000: WRT rising edge
Time=119655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119685000: WRT rising edge
Time=119695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119725000: WRT rising edge
Time=119735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119765000: WRT rising edge
Time=119775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119805000: WRT rising edge
Time=119815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119845000: WRT rising edge
Time=119855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119885000: WRT rising edge
Time=119895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119925000: WRT rising edge
Time=119935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=119965000: WRT rising edge
Time=119975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120005000: WRT rising edge
Time=120015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120045000: WRT rising edge
Time=120055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120085000: WRT rising edge
Time=120095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120125000: WRT rising edge
Time=120135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120165000: WRT rising edge
Time=120175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120205000: WRT rising edge
Time=120215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120245000: WRT rising edge
Time=120255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120285000: WRT rising edge
Time=120295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120325000: WRT rising edge
Time=120335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120365000: WRT rising edge
Time=120375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120405000: WRT rising edge
Time=120415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120445000: WRT rising edge
Time=120455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120485000: WRT rising edge
Time=120495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120525000: WRT rising edge
Time=120535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120565000: WRT rising edge
Time=120575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120605000: WRT rising edge
Time=120615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120645000: WRT rising edge
Time=120655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120685000: WRT rising edge
Time=120695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120725000: WRT rising edge
Time=120735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120765000: WRT rising edge
Time=120775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120805000: WRT rising edge
Time=120815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120845000: WRT rising edge
Time=120855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120885000: WRT rising edge
Time=120895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120925000: WRT rising edge
Time=120935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=120965000: WRT rising edge
Time=120975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121005000: WRT rising edge
Time=121015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121045000: WRT rising edge
Time=121055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121085000: WRT rising edge
Time=121095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121125000: WRT rising edge
Time=121135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121165000: WRT rising edge
Time=121175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121205000: WRT rising edge
Time=121215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121245000: WRT rising edge
Time=121255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121285000: WRT rising edge
Time=121295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121325000: WRT rising edge
Time=121335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121365000: WRT rising edge
Time=121375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121405000: WRT rising edge
Time=121415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121445000: WRT rising edge
Time=121455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121485000: WRT rising edge
Time=121495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121525000: WRT rising edge
Time=121535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121565000: WRT rising edge
Time=121575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121605000: WRT rising edge
Time=121615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121645000: WRT rising edge
Time=121655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121685000: WRT rising edge
Time=121695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121725000: WRT rising edge
Time=121735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121765000: WRT rising edge
Time=121775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121805000: WRT rising edge
Time=121815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121845000: WRT rising edge
Time=121855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121885000: WRT rising edge
Time=121895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121925000: WRT rising edge
Time=121935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=121965000: WRT rising edge
Time=121975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122005000: WRT rising edge
Time=122015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122045000: WRT rising edge
Time=122055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122085000: WRT rising edge
Time=122095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122125000: WRT rising edge
Time=122135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122165000: WRT rising edge
Time=122175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122205000: WRT rising edge
Time=122215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122245000: WRT rising edge
Time=122255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122285000: WRT rising edge
Time=122295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122325000: WRT rising edge
Time=122335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122365000: WRT rising edge
Time=122375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122405000: WRT rising edge
Time=122415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122445000: WRT rising edge
Time=122455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122485000: WRT rising edge
Time=122495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122525000: WRT rising edge
Time=122535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122565000: WRT rising edge
Time=122575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122605000: WRT rising edge
Time=122615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122645000: WRT rising edge
Time=122655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122685000: WRT rising edge
Time=122695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122725000: WRT rising edge
Time=122735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122765000: WRT rising edge
Time=122775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122805000: WRT rising edge
Time=122815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122845000: WRT rising edge
Time=122855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122885000: WRT rising edge
Time=122895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122925000: WRT rising edge
Time=122935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=122965000: WRT rising edge
Time=122975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123005000: WRT rising edge
Time=123015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123045000: WRT rising edge
Time=123055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123085000: WRT rising edge
Time=123095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123125000: WRT rising edge
Time=123135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123165000: WRT rising edge
Time=123175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123205000: WRT rising edge
Time=123215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123245000: WRT rising edge
Time=123255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123285000: WRT rising edge
Time=123295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123325000: WRT rising edge
Time=123335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123365000: WRT rising edge
Time=123375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123405000: WRT rising edge
Time=123415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123445000: WRT rising edge
Time=123455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123485000: WRT rising edge
Time=123495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123525000: WRT rising edge
Time=123535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123565000: WRT rising edge
Time=123575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123605000: WRT rising edge
Time=123615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123645000: WRT rising edge
Time=123655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123685000: WRT rising edge
Time=123695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123725000: WRT rising edge
Time=123735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123765000: WRT rising edge
Time=123775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123805000: WRT rising edge
Time=123815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123845000: WRT rising edge
Time=123855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123885000: WRT rising edge
Time=123895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123925000: WRT rising edge
Time=123935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=123965000: WRT rising edge
Time=123975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124005000: WRT rising edge
Time=124015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124045000: WRT rising edge
Time=124055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124085000: WRT rising edge
Time=124095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124125000: WRT rising edge
Time=124135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124165000: WRT rising edge
Time=124175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124205000: WRT rising edge
Time=124215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124245000: WRT rising edge
Time=124255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124285000: WRT rising edge
Time=124295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124325000: WRT rising edge
Time=124335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124365000: WRT rising edge
Time=124375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124405000: WRT rising edge
Time=124415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124445000: WRT rising edge
Time=124455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124485000: WRT rising edge
Time=124495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124525000: WRT rising edge
Time=124535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124565000: WRT rising edge
Time=124575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124605000: WRT rising edge
Time=124615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124645000: WRT rising edge
Time=124655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124685000: WRT rising edge
Time=124695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124725000: WRT rising edge
Time=124735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124765000: WRT rising edge
Time=124775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124805000: WRT rising edge
Time=124815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124845000: WRT rising edge
Time=124855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124885000: WRT rising edge
Time=124895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124925000: WRT rising edge
Time=124935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=124965000: WRT rising edge
Time=124975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125005000: WRT rising edge
Time=125015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125045000: WRT rising edge
Time=125055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125085000: WRT rising edge
Time=125095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125125000: WRT rising edge
Time=125135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125165000: WRT rising edge
Time=125175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125205000: WRT rising edge
Time=125215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125245000: WRT rising edge
Time=125255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125285000: WRT rising edge
Time=125295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125325000: WRT rising edge
Time=125335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125365000: WRT rising edge
Time=125375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125405000: WRT rising edge
Time=125415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125445000: WRT rising edge
Time=125455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125485000: WRT rising edge
Time=125495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125525000: WRT rising edge
Time=125535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125565000: WRT rising edge
Time=125575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125605000: WRT rising edge
Time=125615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125645000: WRT rising edge
Time=125655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125685000: WRT rising edge
Time=125695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125725000: WRT rising edge
Time=125735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125765000: WRT rising edge
Time=125775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125805000: WRT rising edge
Time=125815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125845000: WRT rising edge
Time=125855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125885000: WRT rising edge
Time=125895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125925000: WRT rising edge
Time=125935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=125965000: WRT rising edge
Time=125975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126005000: WRT rising edge
Time=126015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126045000: WRT rising edge
Time=126055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126085000: WRT rising edge
Time=126095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126125000: WRT rising edge
Time=126135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126165000: WRT rising edge
Time=126175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126205000: WRT rising edge
Time=126215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126245000: WRT rising edge
Time=126255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126285000: WRT rising edge
Time=126295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126325000: WRT rising edge
Time=126335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126365000: WRT rising edge
Time=126375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126405000: WRT rising edge
Time=126415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126445000: WRT rising edge
Time=126455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126485000: WRT rising edge
Time=126495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126525000: WRT rising edge
Time=126535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126565000: WRT rising edge
Time=126575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126605000: WRT rising edge
Time=126615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126645000: WRT rising edge
Time=126655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126685000: WRT rising edge
Time=126695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126725000: WRT rising edge
Time=126735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126765000: WRT rising edge
Time=126775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126805000: WRT rising edge
Time=126815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126845000: WRT rising edge
Time=126855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126885000: WRT rising edge
Time=126895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126925000: WRT rising edge
Time=126935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=126965000: WRT rising edge
Time=126975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127005000: WRT rising edge
Time=127015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127045000: WRT rising edge
Time=127055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127085000: WRT rising edge
Time=127095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127125000: WRT rising edge
Time=127135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127165000: WRT rising edge
Time=127175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127205000: WRT rising edge
Time=127215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127245000: WRT rising edge
Time=127255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127285000: WRT rising edge
Time=127295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127325000: WRT rising edge
Time=127335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127365000: WRT rising edge
Time=127375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127405000: WRT rising edge
Time=127415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127445000: WRT rising edge
Time=127455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127485000: WRT rising edge
Time=127495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127525000: WRT rising edge
Time=127535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127565000: WRT rising edge
Time=127575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127605000: WRT rising edge
Time=127615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127645000: WRT rising edge
Time=127655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127685000: WRT rising edge
Time=127695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127725000: WRT rising edge
Time=127735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127765000: WRT rising edge
Time=127775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127805000: WRT rising edge
Time=127815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127845000: WRT rising edge
Time=127855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127885000: WRT rising edge
Time=127895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127925000: WRT rising edge
Time=127935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=127965000: WRT rising edge
Time=127975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128005000: WRT rising edge
Time=128015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128045000: WRT rising edge
Time=128055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128085000: WRT rising edge
Time=128095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128125000: WRT rising edge
Time=128135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128165000: WRT rising edge
Time=128175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128205000: WRT rising edge
Time=128215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128245000: WRT rising edge
Time=128255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128285000: WRT rising edge
Time=128295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128325000: WRT rising edge
Time=128335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128365000: WRT rising edge
Time=128375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128405000: WRT rising edge
Time=128415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128445000: WRT rising edge
Time=128455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128485000: WRT rising edge
Time=128495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128525000: WRT rising edge
Time=128535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128565000: WRT rising edge
Time=128575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128605000: WRT rising edge
Time=128615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128645000: WRT rising edge
Time=128655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128685000: WRT rising edge
Time=128695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128725000: WRT rising edge
Time=128735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128765000: WRT rising edge
Time=128775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128805000: WRT rising edge
Time=128815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128845000: WRT rising edge
Time=128855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128885000: WRT rising edge
Time=128895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128925000: WRT rising edge
Time=128935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=128965000: WRT rising edge
Time=128975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129005000: WRT rising edge
Time=129015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129045000: WRT rising edge
Time=129055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129085000: WRT rising edge
Time=129095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129125000: WRT rising edge
Time=129135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129165000: WRT rising edge
Time=129175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129205000: WRT rising edge
Time=129215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129245000: WRT rising edge
Time=129255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129285000: WRT rising edge
Time=129295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129325000: WRT rising edge
Time=129335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129365000: WRT rising edge
Time=129375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129405000: WRT rising edge
Time=129415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129445000: WRT rising edge
Time=129455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129485000: WRT rising edge
Time=129495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129525000: WRT rising edge
Time=129535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129565000: WRT rising edge
Time=129575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129605000: WRT rising edge
Time=129615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129645000: WRT rising edge
Time=129655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129685000: WRT rising edge
Time=129695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129725000: WRT rising edge
Time=129735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129765000: WRT rising edge
Time=129775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129805000: WRT rising edge
Time=129815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129845000: WRT rising edge
Time=129855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129885000: WRT rising edge
Time=129895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129925000: WRT rising edge
Time=129935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=129965000: WRT rising edge
Time=129975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130005000: WRT rising edge
Time=130015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130045000: WRT rising edge
Time=130055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130085000: WRT rising edge
Time=130095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130125000: WRT rising edge
Time=130135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130165000: WRT rising edge
Time=130175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130205000: WRT rising edge
Time=130215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130245000: WRT rising edge
Time=130255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130285000: WRT rising edge
Time=130295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130325000: WRT rising edge
Time=130335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130365000: WRT rising edge
Time=130375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130405000: WRT rising edge
Time=130415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130445000: WRT rising edge
Time=130455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130485000: WRT rising edge
Time=130495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130525000: WRT rising edge
Time=130535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130565000: WRT rising edge
Time=130575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130605000: WRT rising edge
Time=130615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130645000: WRT rising edge
Time=130655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130685000: WRT rising edge
Time=130695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130725000: WRT rising edge
Time=130735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130765000: WRT rising edge
Time=130775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130805000: WRT rising edge
Time=130815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130845000: WRT rising edge
Time=130855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130885000: WRT rising edge
Time=130895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130925000: WRT rising edge
Time=130935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=130965000: WRT rising edge
Time=130975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131005000: WRT rising edge
Time=131015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131045000: WRT rising edge
Time=131055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131085000: WRT rising edge
Time=131095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131125000: WRT rising edge
Time=131135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131165000: WRT rising edge
Time=131175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131205000: WRT rising edge
Time=131215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131245000: WRT rising edge
Time=131255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131285000: WRT rising edge
Time=131295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131325000: WRT rising edge
Time=131335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131365000: WRT rising edge
Time=131375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131405000: WRT rising edge
Time=131415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131445000: WRT rising edge
Time=131455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131485000: WRT rising edge
Time=131495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131525000: WRT rising edge
Time=131535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131565000: WRT rising edge
Time=131575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131605000: WRT rising edge
Time=131615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131645000: WRT rising edge
Time=131655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131685000: WRT rising edge
Time=131695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131725000: WRT rising edge
Time=131735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131765000: WRT rising edge
Time=131775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131805000: WRT rising edge
Time=131815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131845000: WRT rising edge
Time=131855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131885000: WRT rising edge
Time=131895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131925000: WRT rising edge
Time=131935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=131965000: WRT rising edge
Time=131975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132005000: WRT rising edge
Time=132015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132045000: WRT rising edge
Time=132055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132085000: WRT rising edge
Time=132095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132125000: WRT rising edge
Time=132135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132165000: WRT rising edge
Time=132175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132205000: WRT rising edge
Time=132215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132245000: WRT rising edge
Time=132255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132285000: WRT rising edge
Time=132295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132325000: WRT rising edge
Time=132335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132365000: WRT rising edge
Time=132375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132405000: WRT rising edge
Time=132415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132445000: WRT rising edge
Time=132455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132485000: WRT rising edge
Time=132495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132525000: WRT rising edge
Time=132535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132565000: WRT rising edge
Time=132575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132605000: WRT rising edge
Time=132615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132645000: WRT rising edge
Time=132655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132685000: WRT rising edge
Time=132695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132725000: WRT rising edge
Time=132735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132765000: WRT rising edge
Time=132775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132805000: WRT rising edge
Time=132815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132845000: WRT rising edge
Time=132855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132885000: WRT rising edge
Time=132895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132925000: WRT rising edge
Time=132935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=132965000: WRT rising edge
Time=132975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133005000: WRT rising edge
Time=133015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133045000: WRT rising edge
Time=133055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133085000: WRT rising edge
Time=133095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133125000: WRT rising edge
Time=133135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133165000: WRT rising edge
Time=133175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133205000: WRT rising edge
Time=133215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133245000: WRT rising edge
Time=133255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133285000: WRT rising edge
Time=133295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133325000: WRT rising edge
Time=133335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133365000: WRT rising edge
Time=133375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133405000: WRT rising edge
Time=133415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133445000: WRT rising edge
Time=133455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133485000: WRT rising edge
Time=133495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133525000: WRT rising edge
Time=133535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133565000: WRT rising edge
Time=133575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133605000: WRT rising edge
Time=133615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133645000: WRT rising edge
Time=133655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133685000: WRT rising edge
Time=133695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133725000: WRT rising edge
Time=133735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133765000: WRT rising edge
Time=133775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133805000: WRT rising edge
Time=133815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133845000: WRT rising edge
Time=133855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133885000: WRT rising edge
Time=133895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133925000: WRT rising edge
Time=133935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=133965000: WRT rising edge
Time=133975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134005000: WRT rising edge
Time=134015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134045000: WRT rising edge
Time=134055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134085000: WRT rising edge
Time=134095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134125000: WRT rising edge
Time=134135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134165000: WRT rising edge
Time=134175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134205000: WRT rising edge
Time=134215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134245000: WRT rising edge
Time=134255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134285000: WRT rising edge
Time=134295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134325000: WRT rising edge
Time=134335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134365000: WRT rising edge
Time=134375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134405000: WRT rising edge
Time=134415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134445000: WRT rising edge
Time=134455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134485000: WRT rising edge
Time=134495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134525000: WRT rising edge
Time=134535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134565000: WRT rising edge
Time=134575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134605000: WRT rising edge
Time=134615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134645000: WRT rising edge
Time=134655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134685000: WRT rising edge
Time=134695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134725000: WRT rising edge
Time=134735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134765000: WRT rising edge
Time=134775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134805000: WRT rising edge
Time=134815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134845000: WRT rising edge
Time=134855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134885000: WRT rising edge
Time=134895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134925000: WRT rising edge
Time=134935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=134965000: WRT rising edge
Time=134975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135005000: WRT rising edge
Time=135015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135045000: WRT rising edge
Time=135055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135085000: WRT rising edge
Time=135095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135125000: WRT rising edge
Time=135135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135165000: WRT rising edge
Time=135175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135205000: WRT rising edge
Time=135215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135245000: WRT rising edge
Time=135255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135285000: WRT rising edge
Time=135295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135325000: WRT rising edge
Time=135335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135365000: WRT rising edge
Time=135375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135405000: WRT rising edge
Time=135415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135445000: WRT rising edge
Time=135455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135485000: WRT rising edge
Time=135495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135525000: WRT rising edge
Time=135535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135565000: WRT rising edge
Time=135575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135605000: WRT rising edge
Time=135615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135645000: WRT rising edge
Time=135655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135685000: WRT rising edge
Time=135695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135725000: WRT rising edge
Time=135735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135765000: WRT rising edge
Time=135775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135805000: WRT rising edge
Time=135815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135845000: WRT rising edge
Time=135855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135885000: WRT rising edge
Time=135895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135925000: WRT rising edge
Time=135935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=135965000: WRT rising edge
Time=135975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136005000: WRT rising edge
Time=136015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136045000: WRT rising edge
Time=136055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136085000: WRT rising edge
Time=136095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136125000: WRT rising edge
Time=136135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136165000: WRT rising edge
Time=136175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136205000: WRT rising edge
Time=136215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136245000: WRT rising edge
Time=136255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136285000: WRT rising edge
Time=136295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136325000: WRT rising edge
Time=136335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136365000: WRT rising edge
Time=136375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136405000: WRT rising edge
Time=136415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136445000: WRT rising edge
Time=136455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136485000: WRT rising edge
Time=136495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136525000: WRT rising edge
Time=136535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136565000: WRT rising edge
Time=136575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136605000: WRT rising edge
Time=136615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136645000: WRT rising edge
Time=136655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136685000: WRT rising edge
Time=136695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136725000: WRT rising edge
Time=136735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136765000: WRT rising edge
Time=136775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136805000: WRT rising edge
Time=136815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136845000: WRT rising edge
Time=136855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136885000: WRT rising edge
Time=136895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136925000: WRT rising edge
Time=136935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=136965000: WRT rising edge
Time=136975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137005000: WRT rising edge
Time=137015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137045000: WRT rising edge
Time=137055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137085000: WRT rising edge
Time=137095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137125000: WRT rising edge
Time=137135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137165000: WRT rising edge
Time=137175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137205000: WRT rising edge
Time=137215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137245000: WRT rising edge
Time=137255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137285000: WRT rising edge
Time=137295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137325000: WRT rising edge
Time=137335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137365000: WRT rising edge
Time=137375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137405000: WRT rising edge
Time=137415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137445000: WRT rising edge
Time=137455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137485000: WRT rising edge
Time=137495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137525000: WRT rising edge
Time=137535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137565000: WRT rising edge
Time=137575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137605000: WRT rising edge
Time=137615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137645000: WRT rising edge
Time=137655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137685000: WRT rising edge
Time=137695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137725000: WRT rising edge
Time=137735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137765000: WRT rising edge
Time=137775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137805000: WRT rising edge
Time=137815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137845000: WRT rising edge
Time=137855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137885000: WRT rising edge
Time=137895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137925000: WRT rising edge
Time=137935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=137965000: WRT rising edge
Time=137975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138005000: WRT rising edge
Time=138015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138045000: WRT rising edge
Time=138055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138085000: WRT rising edge
Time=138095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138125000: WRT rising edge
Time=138135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138165000: WRT rising edge
Time=138175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138205000: WRT rising edge
Time=138215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138245000: WRT rising edge
Time=138255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138285000: WRT rising edge
Time=138295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138325000: WRT rising edge
Time=138335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138365000: WRT rising edge
Time=138375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138405000: WRT rising edge
Time=138415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138445000: WRT rising edge
Time=138455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138485000: WRT rising edge
Time=138495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138525000: WRT rising edge
Time=138535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138565000: WRT rising edge
Time=138575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138605000: WRT rising edge
Time=138615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138645000: WRT rising edge
Time=138655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138685000: WRT rising edge
Time=138695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138725000: WRT rising edge
Time=138735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138765000: WRT rising edge
Time=138775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138805000: WRT rising edge
Time=138815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138845000: WRT rising edge
Time=138855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138885000: WRT rising edge
Time=138895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138925000: WRT rising edge
Time=138935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=138965000: WRT rising edge
Time=138975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139005000: WRT rising edge
Time=139015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139045000: WRT rising edge
Time=139055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139085000: WRT rising edge
Time=139095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139125000: WRT rising edge
Time=139135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139165000: WRT rising edge
Time=139175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139205000: WRT rising edge
Time=139215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139245000: WRT rising edge
Time=139255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139285000: WRT rising edge
Time=139295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139325000: WRT rising edge
Time=139335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139365000: WRT rising edge
Time=139375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139405000: WRT rising edge
Time=139415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139445000: WRT rising edge
Time=139455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139485000: WRT rising edge
Time=139495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139525000: WRT rising edge
Time=139535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139565000: WRT rising edge
Time=139575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139605000: WRT rising edge
Time=139615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139645000: WRT rising edge
Time=139655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139685000: WRT rising edge
Time=139695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139725000: WRT rising edge
Time=139735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139765000: WRT rising edge
Time=139775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139805000: WRT rising edge
Time=139815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139845000: WRT rising edge
Time=139855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139885000: WRT rising edge
Time=139895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139925000: WRT rising edge
Time=139935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=139965000: WRT rising edge
Time=139975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140005000: WRT rising edge
Time=140015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140045000: WRT rising edge
Time=140055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140085000: WRT rising edge
Time=140095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140125000: WRT rising edge
Time=140135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140165000: WRT rising edge
Time=140175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140205000: WRT rising edge
Time=140215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140245000: WRT rising edge
Time=140255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140285000: WRT rising edge
Time=140295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140325000: WRT rising edge
Time=140335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140365000: WRT rising edge
Time=140375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140405000: WRT rising edge
Time=140415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140445000: WRT rising edge
Time=140455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140485000: WRT rising edge
Time=140495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140525000: WRT rising edge
Time=140535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140565000: WRT rising edge
Time=140575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140605000: WRT rising edge
Time=140615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140645000: WRT rising edge
Time=140655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140685000: WRT rising edge
Time=140695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140725000: WRT rising edge
Time=140735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140765000: WRT rising edge
Time=140775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140805000: WRT rising edge
Time=140815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140845000: WRT rising edge
Time=140855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140885000: WRT rising edge
Time=140895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140925000: WRT rising edge
Time=140935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=140965000: WRT rising edge
Time=140975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141005000: WRT rising edge
Time=141015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141045000: WRT rising edge
Time=141055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141085000: WRT rising edge
Time=141095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141125000: WRT rising edge
Time=141135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141165000: WRT rising edge
Time=141175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141205000: WRT rising edge
Time=141215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141245000: WRT rising edge
Time=141255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141285000: WRT rising edge
Time=141295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141325000: WRT rising edge
Time=141335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141365000: WRT rising edge
Time=141375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141405000: WRT rising edge
Time=141415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141445000: WRT rising edge
Time=141455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141485000: WRT rising edge
Time=141495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141525000: WRT rising edge
Time=141535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141565000: WRT rising edge
Time=141575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141605000: WRT rising edge
Time=141615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141645000: WRT rising edge
Time=141655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141685000: WRT rising edge
Time=141695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141725000: WRT rising edge
Time=141735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141765000: WRT rising edge
Time=141775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141805000: WRT rising edge
Time=141815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141845000: WRT rising edge
Time=141855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141885000: WRT rising edge
Time=141895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141925000: WRT rising edge
Time=141935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=141965000: WRT rising edge
Time=141975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142005000: WRT rising edge
Time=142015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142045000: WRT rising edge
Time=142055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142085000: WRT rising edge
Time=142095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142125000: WRT rising edge
Time=142135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142165000: WRT rising edge
Time=142175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142205000: WRT rising edge
Time=142215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142245000: WRT rising edge
Time=142255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142285000: WRT rising edge
Time=142295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142325000: WRT rising edge
Time=142335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142365000: WRT rising edge
Time=142375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142405000: WRT rising edge
Time=142415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142445000: WRT rising edge
Time=142455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142485000: WRT rising edge
Time=142495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142525000: WRT rising edge
Time=142535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142565000: WRT rising edge
Time=142575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142605000: WRT rising edge
Time=142615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142645000: WRT rising edge
Time=142655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142685000: WRT rising edge
Time=142695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142725000: WRT rising edge
Time=142735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142765000: WRT rising edge
Time=142775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142805000: WRT rising edge
Time=142815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142845000: WRT rising edge
Time=142855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142885000: WRT rising edge
Time=142895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142925000: WRT rising edge
Time=142935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=142965000: WRT rising edge
Time=142975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143005000: WRT rising edge
Time=143015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143045000: WRT rising edge
Time=143055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143085000: WRT rising edge
Time=143095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143125000: WRT rising edge
Time=143135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143165000: WRT rising edge
Time=143175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143205000: WRT rising edge
Time=143215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143245000: WRT rising edge
Time=143255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143285000: WRT rising edge
Time=143295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143325000: WRT rising edge
Time=143335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143365000: WRT rising edge
Time=143375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143405000: WRT rising edge
Time=143415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143445000: WRT rising edge
Time=143455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143485000: WRT rising edge
Time=143495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143525000: WRT rising edge
Time=143535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143565000: WRT rising edge
Time=143575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143605000: WRT rising edge
Time=143615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143645000: WRT rising edge
Time=143655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143685000: WRT rising edge
Time=143695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143725000: WRT rising edge
Time=143735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143765000: WRT rising edge
Time=143775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143805000: WRT rising edge
Time=143815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143845000: WRT rising edge
Time=143855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143885000: WRT rising edge
Time=143895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143925000: WRT rising edge
Time=143935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=143965000: WRT rising edge
Time=143975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144005000: WRT rising edge
Time=144015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144045000: WRT rising edge
Time=144055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144085000: WRT rising edge
Time=144095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144125000: WRT rising edge
Time=144135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144165000: WRT rising edge
Time=144175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144205000: WRT rising edge
Time=144215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144245000: WRT rising edge
Time=144255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144285000: WRT rising edge
Time=144295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144325000: WRT rising edge
Time=144335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144365000: WRT rising edge
Time=144375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144405000: WRT rising edge
Time=144415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144445000: WRT rising edge
Time=144455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144485000: WRT rising edge
Time=144495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144525000: WRT rising edge
Time=144535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144565000: WRT rising edge
Time=144575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144605000: WRT rising edge
Time=144615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144645000: WRT rising edge
Time=144655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144685000: WRT rising edge
Time=144695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144725000: WRT rising edge
Time=144735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144765000: WRT rising edge
Time=144775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144805000: WRT rising edge
Time=144815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144845000: WRT rising edge
Time=144855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144885000: WRT rising edge
Time=144895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144925000: WRT rising edge
Time=144935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=144965000: WRT rising edge
Time=144975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145005000: WRT rising edge
Time=145015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145045000: WRT rising edge
Time=145055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145085000: WRT rising edge
Time=145095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145125000: WRT rising edge
Time=145135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145165000: WRT rising edge
Time=145175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145205000: WRT rising edge
Time=145215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145245000: WRT rising edge
Time=145255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145285000: WRT rising edge
Time=145295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145325000: WRT rising edge
Time=145335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145365000: WRT rising edge
Time=145375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145405000: WRT rising edge
Time=145415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145445000: WRT rising edge
Time=145455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145485000: WRT rising edge
Time=145495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145525000: WRT rising edge
Time=145535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145565000: WRT rising edge
Time=145575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145605000: WRT rising edge
Time=145615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145645000: WRT rising edge
Time=145655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145685000: WRT rising edge
Time=145695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145725000: WRT rising edge
Time=145735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145765000: WRT rising edge
Time=145775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145805000: WRT rising edge
Time=145815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145845000: WRT rising edge
Time=145855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145885000: WRT rising edge
Time=145895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145925000: WRT rising edge
Time=145935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=145965000: WRT rising edge
Time=145975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146005000: WRT rising edge
Time=146015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146045000: WRT rising edge
Time=146055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146085000: WRT rising edge
Time=146095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146125000: WRT rising edge
Time=146135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146165000: WRT rising edge
Time=146175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146205000: WRT rising edge
Time=146215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146245000: WRT rising edge
Time=146255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146285000: WRT rising edge
Time=146295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146325000: WRT rising edge
Time=146335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146365000: WRT rising edge
Time=146375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146405000: WRT rising edge
Time=146415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146445000: WRT rising edge
Time=146455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146485000: WRT rising edge
Time=146495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146525000: WRT rising edge
Time=146535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146565000: WRT rising edge
Time=146575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146605000: WRT rising edge
Time=146615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146645000: WRT rising edge
Time=146655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146685000: WRT rising edge
Time=146695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146725000: WRT rising edge
Time=146735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146765000: WRT rising edge
Time=146775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146805000: WRT rising edge
Time=146815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146845000: WRT rising edge
Time=146855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146885000: WRT rising edge
Time=146895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146925000: WRT rising edge
Time=146935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=146965000: WRT rising edge
Time=146975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147005000: WRT rising edge
Time=147015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147045000: WRT rising edge
Time=147055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147085000: WRT rising edge
Time=147095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147125000: WRT rising edge
Time=147135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147165000: WRT rising edge
Time=147175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147205000: WRT rising edge
Time=147215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147245000: WRT rising edge
Time=147255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147285000: WRT rising edge
Time=147295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147325000: WRT rising edge
Time=147335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147365000: WRT rising edge
Time=147375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147405000: WRT rising edge
Time=147415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147445000: WRT rising edge
Time=147455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147485000: WRT rising edge
Time=147495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147525000: WRT rising edge
Time=147535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147565000: WRT rising edge
Time=147575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147605000: WRT rising edge
Time=147615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147645000: WRT rising edge
Time=147655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147685000: WRT rising edge
Time=147695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147725000: WRT rising edge
Time=147735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147765000: WRT rising edge
Time=147775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147805000: WRT rising edge
Time=147815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147845000: WRT rising edge
Time=147855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147885000: WRT rising edge
Time=147895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147925000: WRT rising edge
Time=147935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=147965000: WRT rising edge
Time=147975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148005000: WRT rising edge
Time=148015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148045000: WRT rising edge
Time=148055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148085000: WRT rising edge
Time=148095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148125000: WRT rising edge
Time=148135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148165000: WRT rising edge
Time=148175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148205000: WRT rising edge
Time=148215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148245000: WRT rising edge
Time=148255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148285000: WRT rising edge
Time=148295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148325000: WRT rising edge
Time=148335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148365000: WRT rising edge
Time=148375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148405000: WRT rising edge
Time=148415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148445000: WRT rising edge
Time=148455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148485000: WRT rising edge
Time=148495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148525000: WRT rising edge
Time=148535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148565000: WRT rising edge
Time=148575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148605000: WRT rising edge
Time=148615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148645000: WRT rising edge
Time=148655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148685000: WRT rising edge
Time=148695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148725000: WRT rising edge
Time=148735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148765000: WRT rising edge
Time=148775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148805000: WRT rising edge
Time=148815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148845000: WRT rising edge
Time=148855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148885000: WRT rising edge
Time=148895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148925000: WRT rising edge
Time=148935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=148965000: WRT rising edge
Time=148975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149005000: WRT rising edge
Time=149015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149045000: WRT rising edge
Time=149055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149085000: WRT rising edge
Time=149095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149125000: WRT rising edge
Time=149135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149165000: WRT rising edge
Time=149175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149205000: WRT rising edge
Time=149215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149245000: WRT rising edge
Time=149255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149285000: WRT rising edge
Time=149295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149325000: WRT rising edge
Time=149335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149365000: WRT rising edge
Time=149375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149405000: WRT rising edge
Time=149415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149445000: WRT rising edge
Time=149455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149485000: WRT rising edge
Time=149495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149525000: WRT rising edge
Time=149535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149565000: WRT rising edge
Time=149575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149605000: WRT rising edge
Time=149615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149645000: WRT rising edge
Time=149655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149685000: WRT rising edge
Time=149695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149725000: WRT rising edge
Time=149735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149765000: WRT rising edge
Time=149775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149805000: WRT rising edge
Time=149815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149845000: WRT rising edge
Time=149855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149885000: WRT rising edge
Time=149895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149925000: WRT rising edge
Time=149935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=149965000: WRT rising edge
Time=149975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150005000: WRT rising edge
Time=150015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150045000: WRT rising edge
Time=150055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150085000: WRT rising edge
Time=150095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150125000: WRT rising edge
Time=150135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150165000: WRT rising edge
Time=150175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150205000: WRT rising edge
Time=150215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150245000: WRT rising edge
Time=150255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150285000: WRT rising edge
Time=150295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150325000: WRT rising edge
Time=150335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150365000: WRT rising edge
Time=150375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150405000: WRT rising edge
Time=150415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150445000: WRT rising edge
Time=150455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150485000: WRT rising edge
Time=150495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150525000: WRT rising edge
Time=150535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150565000: WRT rising edge
Time=150575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150605000: WRT rising edge
Time=150615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150645000: WRT rising edge
Time=150655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150685000: WRT rising edge
Time=150695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150725000: WRT rising edge
Time=150735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150765000: WRT rising edge
Time=150775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150805000: WRT rising edge
Time=150815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150845000: WRT rising edge
Time=150855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150885000: WRT rising edge
Time=150895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150925000: WRT rising edge
Time=150935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=150965000: WRT rising edge
Time=150975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151005000: WRT rising edge
Time=151015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151045000: WRT rising edge
Time=151055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151085000: WRT rising edge
Time=151095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151125000: WRT rising edge
Time=151135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151165000: WRT rising edge
Time=151175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151205000: WRT rising edge
Time=151215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151245000: WRT rising edge
Time=151255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151285000: WRT rising edge
Time=151295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151325000: WRT rising edge
Time=151335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151365000: WRT rising edge
Time=151375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151405000: WRT rising edge
Time=151415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151445000: WRT rising edge
Time=151455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151485000: WRT rising edge
Time=151495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151525000: WRT rising edge
Time=151535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151565000: WRT rising edge
Time=151575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151605000: WRT rising edge
Time=151615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151645000: WRT rising edge
Time=151655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151685000: WRT rising edge
Time=151695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151725000: WRT rising edge
Time=151735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151765000: WRT rising edge
Time=151775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151805000: WRT rising edge
Time=151815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151845000: WRT rising edge
Time=151855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151885000: WRT rising edge
Time=151895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151925000: WRT rising edge
Time=151935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=151965000: WRT rising edge
Time=151975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152005000: WRT rising edge
Time=152015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152045000: WRT rising edge
Time=152055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152085000: WRT rising edge
Time=152095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152125000: WRT rising edge
Time=152135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152165000: WRT rising edge
Time=152175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152205000: WRT rising edge
Time=152215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152245000: WRT rising edge
Time=152255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152285000: WRT rising edge
Time=152295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152325000: WRT rising edge
Time=152335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152365000: WRT rising edge
Time=152375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152405000: WRT rising edge
Time=152415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152445000: WRT rising edge
Time=152455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152485000: WRT rising edge
Time=152495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152525000: WRT rising edge
Time=152535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152565000: WRT rising edge
Time=152575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152605000: WRT rising edge
Time=152615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152645000: WRT rising edge
Time=152655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152685000: WRT rising edge
Time=152695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152725000: WRT rising edge
Time=152735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152765000: WRT rising edge
Time=152775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152805000: WRT rising edge
Time=152815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152845000: WRT rising edge
Time=152855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152885000: WRT rising edge
Time=152895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152925000: WRT rising edge
Time=152935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=152965000: WRT rising edge
Time=152975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153005000: WRT rising edge
Time=153015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153045000: WRT rising edge
Time=153055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153085000: WRT rising edge
Time=153095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153125000: WRT rising edge
Time=153135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153165000: WRT rising edge
Time=153175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153205000: WRT rising edge
Time=153215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153245000: WRT rising edge
Time=153255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153285000: WRT rising edge
Time=153295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153325000: WRT rising edge
Time=153335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153365000: WRT rising edge
Time=153375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153405000: WRT rising edge
Time=153415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153445000: WRT rising edge
Time=153455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153485000: WRT rising edge
Time=153495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153525000: WRT rising edge
Time=153535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153565000: WRT rising edge
Time=153575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153605000: WRT rising edge
Time=153615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153645000: WRT rising edge
Time=153655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153685000: WRT rising edge
Time=153695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153725000: WRT rising edge
Time=153735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153765000: WRT rising edge
Time=153775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153805000: WRT rising edge
Time=153815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153845000: WRT rising edge
Time=153855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153885000: WRT rising edge
Time=153895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153925000: WRT rising edge
Time=153935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=153965000: WRT rising edge
Time=153975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154005000: WRT rising edge
Time=154015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154045000: WRT rising edge
Time=154055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154085000: WRT rising edge
Time=154095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154125000: WRT rising edge
Time=154135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154165000: WRT rising edge
Time=154175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154205000: WRT rising edge
Time=154215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154245000: WRT rising edge
Time=154255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154285000: WRT rising edge
Time=154295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154325000: WRT rising edge
Time=154335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154365000: WRT rising edge
Time=154375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154405000: WRT rising edge
Time=154415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154445000: WRT rising edge
Time=154455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154485000: WRT rising edge
Time=154495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154525000: WRT rising edge
Time=154535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154565000: WRT rising edge
Time=154575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154605000: WRT rising edge
Time=154615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154645000: WRT rising edge
Time=154655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154685000: WRT rising edge
Time=154695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154725000: WRT rising edge
Time=154735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154765000: WRT rising edge
Time=154775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154805000: WRT rising edge
Time=154815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154845000: WRT rising edge
Time=154855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154885000: WRT rising edge
Time=154895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154925000: WRT rising edge
Time=154935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=154965000: WRT rising edge
Time=154975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155005000: WRT rising edge
Time=155015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155045000: WRT rising edge
Time=155055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155085000: WRT rising edge
Time=155095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155125000: WRT rising edge
Time=155135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155165000: WRT rising edge
Time=155175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155205000: WRT rising edge
Time=155215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155245000: WRT rising edge
Time=155255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155285000: WRT rising edge
Time=155295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155325000: WRT rising edge
Time=155335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155365000: WRT rising edge
Time=155375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155405000: WRT rising edge
Time=155415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155445000: WRT rising edge
Time=155455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155485000: WRT rising edge
Time=155495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155525000: WRT rising edge
Time=155535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155565000: WRT rising edge
Time=155575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155605000: WRT rising edge
Time=155615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155645000: WRT rising edge
Time=155655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155685000: WRT rising edge
Time=155695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155725000: WRT rising edge
Time=155735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155765000: WRT rising edge
Time=155775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155805000: WRT rising edge
Time=155815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155845000: WRT rising edge
Time=155855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155885000: WRT rising edge
Time=155895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155925000: WRT rising edge
Time=155935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=155965000: WRT rising edge
Time=155975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156005000: WRT rising edge
Time=156015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156045000: WRT rising edge
Time=156055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156085000: WRT rising edge
Time=156095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156125000: WRT rising edge
Time=156135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156165000: WRT rising edge
Time=156175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156205000: WRT rising edge
Time=156215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156245000: WRT rising edge
Time=156255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156285000: WRT rising edge
Time=156295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156325000: WRT rising edge
Time=156335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156365000: WRT rising edge
Time=156375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156405000: WRT rising edge
Time=156415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156445000: WRT rising edge
Time=156455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156485000: WRT rising edge
Time=156495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156525000: WRT rising edge
Time=156535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156565000: WRT rising edge
Time=156575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156605000: WRT rising edge
Time=156615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156645000: WRT rising edge
Time=156655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156685000: WRT rising edge
Time=156695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156725000: WRT rising edge
Time=156735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156765000: WRT rising edge
Time=156775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156805000: WRT rising edge
Time=156815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156845000: WRT rising edge
Time=156855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156885000: WRT rising edge
Time=156895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156925000: WRT rising edge
Time=156935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=156965000: WRT rising edge
Time=156975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157005000: WRT rising edge
Time=157015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157045000: WRT rising edge
Time=157055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157085000: WRT rising edge
Time=157095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157125000: WRT rising edge
Time=157135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157165000: WRT rising edge
Time=157175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157205000: WRT rising edge
Time=157215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157245000: WRT rising edge
Time=157255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157285000: WRT rising edge
Time=157295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157325000: WRT rising edge
Time=157335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157365000: WRT rising edge
Time=157375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157405000: WRT rising edge
Time=157415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157445000: WRT rising edge
Time=157455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157485000: WRT rising edge
Time=157495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157525000: WRT rising edge
Time=157535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157565000: WRT rising edge
Time=157575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157605000: WRT rising edge
Time=157615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157645000: WRT rising edge
Time=157655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157685000: WRT rising edge
Time=157695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157725000: WRT rising edge
Time=157735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157765000: WRT rising edge
Time=157775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157805000: WRT rising edge
Time=157815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157845000: WRT rising edge
Time=157855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157885000: WRT rising edge
Time=157895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157925000: WRT rising edge
Time=157935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=157965000: WRT rising edge
Time=157975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158005000: WRT rising edge
Time=158015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158045000: WRT rising edge
Time=158055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158085000: WRT rising edge
Time=158095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158125000: WRT rising edge
Time=158135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158165000: WRT rising edge
Time=158175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158205000: WRT rising edge
Time=158215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158245000: WRT rising edge
Time=158255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158285000: WRT rising edge
Time=158295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158325000: WRT rising edge
Time=158335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158365000: WRT rising edge
Time=158375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158405000: WRT rising edge
Time=158415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158445000: WRT rising edge
Time=158455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158485000: WRT rising edge
Time=158495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158525000: WRT rising edge
Time=158535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158565000: WRT rising edge
Time=158575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158605000: WRT rising edge
Time=158615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158645000: WRT rising edge
Time=158655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158685000: WRT rising edge
Time=158695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158725000: WRT rising edge
Time=158735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158765000: WRT rising edge
Time=158775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158805000: WRT rising edge
Time=158815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158845000: WRT rising edge
Time=158855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158885000: WRT rising edge
Time=158895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158925000: WRT rising edge
Time=158935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=158965000: WRT rising edge
Time=158975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159005000: WRT rising edge
Time=159015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159045000: WRT rising edge
Time=159055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159085000: WRT rising edge
Time=159095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159125000: WRT rising edge
Time=159135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159165000: WRT rising edge
Time=159175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159205000: WRT rising edge
Time=159215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159245000: WRT rising edge
Time=159255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159285000: WRT rising edge
Time=159295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159325000: WRT rising edge
Time=159335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159365000: WRT rising edge
Time=159375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159405000: WRT rising edge
Time=159415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159445000: WRT rising edge
Time=159455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159485000: WRT rising edge
Time=159495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159525000: WRT rising edge
Time=159535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159565000: WRT rising edge
Time=159575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159605000: WRT rising edge
Time=159615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159645000: WRT rising edge
Time=159655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159685000: WRT rising edge
Time=159695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159725000: WRT rising edge
Time=159735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159765000: WRT rising edge
Time=159775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159805000: WRT rising edge
Time=159815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159845000: WRT rising edge
Time=159855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159885000: WRT rising edge
Time=159895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159925000: WRT rising edge
Time=159935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=159965000: WRT rising edge
Time=159975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160005000: WRT rising edge
Time=160015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160045000: WRT rising edge
Time=160055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160085000: WRT rising edge
Time=160095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160125000: WRT rising edge
Time=160135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160165000: WRT rising edge
Time=160175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160205000: WRT rising edge
Time=160215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160245000: WRT rising edge
Time=160255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160285000: WRT rising edge
Time=160295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160325000: WRT rising edge
Time=160335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160365000: WRT rising edge
Time=160375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160405000: WRT rising edge
Time=160415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160445000: WRT rising edge
Time=160455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160485000: WRT rising edge
Time=160495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160525000: WRT rising edge
Time=160535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160565000: WRT rising edge
Time=160575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160605000: WRT rising edge
Time=160615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160645000: WRT rising edge
Time=160655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160685000: WRT rising edge
Time=160695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160725000: WRT rising edge
Time=160735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160765000: WRT rising edge
Time=160775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160805000: WRT rising edge
Time=160815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160845000: WRT rising edge
Time=160855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160885000: WRT rising edge
Time=160895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160925000: WRT rising edge
Time=160935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=160965000: WRT rising edge
Time=160975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161005000: WRT rising edge
Time=161015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161045000: WRT rising edge
Time=161055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161085000: WRT rising edge
Time=161095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161125000: WRT rising edge
Time=161135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161165000: WRT rising edge
Time=161175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161205000: WRT rising edge
Time=161215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161245000: WRT rising edge
Time=161255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161285000: WRT rising edge
Time=161295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161325000: WRT rising edge
Time=161335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161365000: WRT rising edge
Time=161375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161405000: WRT rising edge
Time=161415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161445000: WRT rising edge
Time=161455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161485000: WRT rising edge
Time=161495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161525000: WRT rising edge
Time=161535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161565000: WRT rising edge
Time=161575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161605000: WRT rising edge
Time=161615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161645000: WRT rising edge
Time=161655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161685000: WRT rising edge
Time=161695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161725000: WRT rising edge
Time=161735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161765000: WRT rising edge
Time=161775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161805000: WRT rising edge
Time=161815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161845000: WRT rising edge
Time=161855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161885000: WRT rising edge
Time=161895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161925000: WRT rising edge
Time=161935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=161965000: WRT rising edge
Time=161975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162005000: WRT rising edge
Time=162015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162045000: WRT rising edge
Time=162055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162085000: WRT rising edge
Time=162095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162125000: WRT rising edge
Time=162135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162165000: WRT rising edge
Time=162175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162205000: WRT rising edge
Time=162215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162245000: WRT rising edge
Time=162255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162285000: WRT rising edge
Time=162295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162325000: WRT rising edge
Time=162335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162365000: WRT rising edge
Time=162375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162405000: WRT rising edge
Time=162415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162445000: WRT rising edge
Time=162455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162485000: WRT rising edge
Time=162495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162525000: WRT rising edge
Time=162535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162565000: WRT rising edge
Time=162575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162605000: WRT rising edge
Time=162615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162645000: WRT rising edge
Time=162655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162685000: WRT rising edge
Time=162695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162725000: WRT rising edge
Time=162735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162765000: WRT rising edge
Time=162775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162805000: WRT rising edge
Time=162815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162845000: WRT rising edge
Time=162855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162885000: WRT rising edge
Time=162895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162925000: WRT rising edge
Time=162935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=162965000: WRT rising edge
Time=162975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163005000: WRT rising edge
Time=163015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163045000: WRT rising edge
Time=163055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163085000: WRT rising edge
Time=163095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163125000: WRT rising edge
Time=163135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163165000: WRT rising edge
Time=163175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163205000: WRT rising edge
Time=163215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163245000: WRT rising edge
Time=163255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163285000: WRT rising edge
Time=163295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163325000: WRT rising edge
Time=163335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163365000: WRT rising edge
Time=163375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163405000: WRT rising edge
Time=163415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163445000: WRT rising edge
Time=163455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163485000: WRT rising edge
Time=163495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163525000: WRT rising edge
Time=163535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163565000: WRT rising edge
Time=163575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163605000: WRT rising edge
Time=163615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163645000: WRT rising edge
Time=163655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163685000: WRT rising edge
Time=163695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163725000: WRT rising edge
Time=163735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163765000: WRT rising edge
Time=163775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163805000: WRT rising edge
Time=163815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163845000: WRT rising edge
Time=163855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163885000: WRT rising edge
Time=163895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163925000: WRT rising edge
Time=163935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=163965000: WRT rising edge
Time=163975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164005000: WRT rising edge
Time=164015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164045000: WRT rising edge
Time=164055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164085000: WRT rising edge
Time=164095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164125000: WRT rising edge
Time=164135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164165000: WRT rising edge
Time=164175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164205000: WRT rising edge
Time=164215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164245000: WRT rising edge
Time=164255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164285000: WRT rising edge
Time=164295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164325000: WRT rising edge
Time=164335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164365000: WRT rising edge
Time=164375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164405000: WRT rising edge
Time=164415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164445000: WRT rising edge
Time=164455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164485000: WRT rising edge
Time=164495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164525000: WRT rising edge
Time=164535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164565000: WRT rising edge
Time=164575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164605000: WRT rising edge
Time=164615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164645000: WRT rising edge
Time=164655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164685000: WRT rising edge
Time=164695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164725000: WRT rising edge
Time=164735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164765000: WRT rising edge
Time=164775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164805000: WRT rising edge
Time=164815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164845000: WRT rising edge
Time=164855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164885000: WRT rising edge
Time=164895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164925000: WRT rising edge
Time=164935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=164965000: WRT rising edge
Time=164975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165005000: WRT rising edge
Time=165015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165045000: WRT rising edge
Time=165055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165085000: WRT rising edge
Time=165095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165125000: WRT rising edge
Time=165135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165165000: WRT rising edge
Time=165175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165205000: WRT rising edge
Time=165215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165245000: WRT rising edge
Time=165255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165285000: WRT rising edge
Time=165295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165325000: WRT rising edge
Time=165335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165365000: WRT rising edge
Time=165375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165405000: WRT rising edge
Time=165415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165445000: WRT rising edge
Time=165455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165485000: WRT rising edge
Time=165495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165525000: WRT rising edge
Time=165535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165565000: WRT rising edge
Time=165575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165605000: WRT rising edge
Time=165615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165645000: WRT rising edge
Time=165655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165685000: WRT rising edge
Time=165695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165725000: WRT rising edge
Time=165735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165765000: WRT rising edge
Time=165775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165805000: WRT rising edge
Time=165815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165845000: WRT rising edge
Time=165855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165885000: WRT rising edge
Time=165895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165925000: WRT rising edge
Time=165935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=165965000: WRT rising edge
Time=165975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166005000: WRT rising edge
Time=166015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166045000: WRT rising edge
Time=166055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166085000: WRT rising edge
Time=166095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166125000: WRT rising edge
Time=166135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166165000: WRT rising edge
Time=166175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166205000: WRT rising edge
Time=166215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166245000: WRT rising edge
Time=166255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166285000: WRT rising edge
Time=166295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166325000: WRT rising edge
Time=166335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166365000: WRT rising edge
Time=166375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166405000: WRT rising edge
Time=166415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166445000: WRT rising edge
Time=166455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166485000: WRT rising edge
Time=166495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166525000: WRT rising edge
Time=166535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166565000: WRT rising edge
Time=166575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166605000: WRT rising edge
Time=166615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166645000: WRT rising edge
Time=166655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166685000: WRT rising edge
Time=166695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166725000: WRT rising edge
Time=166735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166765000: WRT rising edge
Time=166775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166805000: WRT rising edge
Time=166815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166845000: WRT rising edge
Time=166855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166885000: WRT rising edge
Time=166895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166925000: WRT rising edge
Time=166935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=166965000: WRT rising edge
Time=166975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167005000: WRT rising edge
Time=167015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167045000: WRT rising edge
Time=167055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167085000: WRT rising edge
Time=167095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167125000: WRT rising edge
Time=167135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167165000: WRT rising edge
Time=167175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167205000: WRT rising edge
Time=167215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167245000: WRT rising edge
Time=167255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167285000: WRT rising edge
Time=167295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167325000: WRT rising edge
Time=167335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167365000: WRT rising edge
Time=167375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167405000: WRT rising edge
Time=167415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167445000: WRT rising edge
Time=167455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167485000: WRT rising edge
Time=167495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167525000: WRT rising edge
Time=167535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167565000: WRT rising edge
Time=167575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167605000: WRT rising edge
Time=167615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167645000: WRT rising edge
Time=167655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167685000: WRT rising edge
Time=167695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167725000: WRT rising edge
Time=167735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167765000: WRT rising edge
Time=167775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167805000: WRT rising edge
Time=167815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167845000: WRT rising edge
Time=167855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167885000: WRT rising edge
Time=167895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167925000: WRT rising edge
Time=167935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=167965000: WRT rising edge
Time=167975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168005000: WRT rising edge
Time=168015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168045000: WRT rising edge
Time=168055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168085000: WRT rising edge
Time=168095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168125000: WRT rising edge
Time=168135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168165000: WRT rising edge
Time=168175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168205000: WRT rising edge
Time=168215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168245000: WRT rising edge
Time=168255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168285000: WRT rising edge
Time=168295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168325000: WRT rising edge
Time=168335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168365000: WRT rising edge
Time=168375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168405000: WRT rising edge
Time=168415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168445000: WRT rising edge
Time=168455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168485000: WRT rising edge
Time=168495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168525000: WRT rising edge
Time=168535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168565000: WRT rising edge
Time=168575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168605000: WRT rising edge
Time=168615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168645000: WRT rising edge
Time=168655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168685000: WRT rising edge
Time=168695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168725000: WRT rising edge
Time=168735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168765000: WRT rising edge
Time=168775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168805000: WRT rising edge
Time=168815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168845000: WRT rising edge
Time=168855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168885000: WRT rising edge
Time=168895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168925000: WRT rising edge
Time=168935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=168965000: WRT rising edge
Time=168975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169005000: WRT rising edge
Time=169015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169045000: WRT rising edge
Time=169055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169085000: WRT rising edge
Time=169095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169125000: WRT rising edge
Time=169135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169165000: WRT rising edge
Time=169175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169205000: WRT rising edge
Time=169215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169245000: WRT rising edge
Time=169255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169285000: WRT rising edge
Time=169295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169325000: WRT rising edge
Time=169335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169365000: WRT rising edge
Time=169375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169405000: WRT rising edge
Time=169415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169445000: WRT rising edge
Time=169455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169485000: WRT rising edge
Time=169495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169525000: WRT rising edge
Time=169535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169565000: WRT rising edge
Time=169575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169605000: WRT rising edge
Time=169615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169645000: WRT rising edge
Time=169655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169685000: WRT rising edge
Time=169695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169725000: WRT rising edge
Time=169735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169765000: WRT rising edge
Time=169775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169805000: WRT rising edge
Time=169815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169845000: WRT rising edge
Time=169855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169885000: WRT rising edge
Time=169895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169925000: WRT rising edge
Time=169935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=169965000: WRT rising edge
Time=169975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170005000: WRT rising edge
Time=170015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170045000: WRT rising edge
Time=170055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170085000: WRT rising edge
Time=170095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170125000: WRT rising edge
Time=170135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170165000: WRT rising edge
Time=170175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170205000: WRT rising edge
Time=170215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170245000: WRT rising edge
Time=170255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170285000: WRT rising edge
Time=170295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170325000: WRT rising edge
Time=170335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170365000: WRT rising edge
Time=170375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170405000: WRT rising edge
Time=170415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170445000: WRT rising edge
Time=170455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170485000: WRT rising edge
Time=170495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170525000: WRT rising edge
Time=170535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170565000: WRT rising edge
Time=170575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170605000: WRT rising edge
Time=170615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170645000: WRT rising edge
Time=170655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170685000: WRT rising edge
Time=170695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170725000: WRT rising edge
Time=170735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170765000: WRT rising edge
Time=170775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170805000: WRT rising edge
Time=170815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170845000: WRT rising edge
Time=170855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170885000: WRT rising edge
Time=170895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170925000: WRT rising edge
Time=170935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=170965000: WRT rising edge
Time=170975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171005000: WRT rising edge
Time=171015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171045000: WRT rising edge
Time=171055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171085000: WRT rising edge
Time=171095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171125000: WRT rising edge
Time=171135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171165000: WRT rising edge
Time=171175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171205000: WRT rising edge
Time=171215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171245000: WRT rising edge
Time=171255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171285000: WRT rising edge
Time=171295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171325000: WRT rising edge
Time=171335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171365000: WRT rising edge
Time=171375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171405000: WRT rising edge
Time=171415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171445000: WRT rising edge
Time=171455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171485000: WRT rising edge
Time=171495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171525000: WRT rising edge
Time=171535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171565000: WRT rising edge
Time=171575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171605000: WRT rising edge
Time=171615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171645000: WRT rising edge
Time=171655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171685000: WRT rising edge
Time=171695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171725000: WRT rising edge
Time=171735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171765000: WRT rising edge
Time=171775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171805000: WRT rising edge
Time=171815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171845000: WRT rising edge
Time=171855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171885000: WRT rising edge
Time=171895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171925000: WRT rising edge
Time=171935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=171965000: WRT rising edge
Time=171975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172005000: WRT rising edge
Time=172015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172045000: WRT rising edge
Time=172055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172085000: WRT rising edge
Time=172095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172125000: WRT rising edge
Time=172135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172165000: WRT rising edge
Time=172175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172205000: WRT rising edge
Time=172215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172245000: WRT rising edge
Time=172255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172285000: WRT rising edge
Time=172295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172325000: WRT rising edge
Time=172335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172365000: WRT rising edge
Time=172375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172405000: WRT rising edge
Time=172415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172445000: WRT rising edge
Time=172455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172485000: WRT rising edge
Time=172495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172525000: WRT rising edge
Time=172535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172565000: WRT rising edge
Time=172575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172605000: WRT rising edge
Time=172615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172645000: WRT rising edge
Time=172655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172685000: WRT rising edge
Time=172695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172725000: WRT rising edge
Time=172735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172765000: WRT rising edge
Time=172775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172805000: WRT rising edge
Time=172815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172845000: WRT rising edge
Time=172855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172885000: WRT rising edge
Time=172895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172925000: WRT rising edge
Time=172935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=172965000: WRT rising edge
Time=172975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173005000: WRT rising edge
Time=173015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173045000: WRT rising edge
Time=173055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173085000: WRT rising edge
Time=173095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173125000: WRT rising edge
Time=173135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173165000: WRT rising edge
Time=173175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173205000: WRT rising edge
Time=173215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173245000: WRT rising edge
Time=173255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173285000: WRT rising edge
Time=173295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173325000: WRT rising edge
Time=173335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173365000: WRT rising edge
Time=173375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173405000: WRT rising edge
Time=173415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173445000: WRT rising edge
Time=173455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173485000: WRT rising edge
Time=173495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173525000: WRT rising edge
Time=173535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173565000: WRT rising edge
Time=173575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173605000: WRT rising edge
Time=173615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173645000: WRT rising edge
Time=173655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173685000: WRT rising edge
Time=173695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173725000: WRT rising edge
Time=173735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173765000: WRT rising edge
Time=173775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173805000: WRT rising edge
Time=173815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173845000: WRT rising edge
Time=173855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173885000: WRT rising edge
Time=173895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173925000: WRT rising edge
Time=173935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=173965000: WRT rising edge
Time=173975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174005000: WRT rising edge
Time=174015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174045000: WRT rising edge
Time=174055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174085000: WRT rising edge
Time=174095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174125000: WRT rising edge
Time=174135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174165000: WRT rising edge
Time=174175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174205000: WRT rising edge
Time=174215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174245000: WRT rising edge
Time=174255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174285000: WRT rising edge
Time=174295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174325000: WRT rising edge
Time=174335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174365000: WRT rising edge
Time=174375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174405000: WRT rising edge
Time=174415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174445000: WRT rising edge
Time=174455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174485000: WRT rising edge
Time=174495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174525000: WRT rising edge
Time=174535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174565000: WRT rising edge
Time=174575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174605000: WRT rising edge
Time=174615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174645000: WRT rising edge
Time=174655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174685000: WRT rising edge
Time=174695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174725000: WRT rising edge
Time=174735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174765000: WRT rising edge
Time=174775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174805000: WRT rising edge
Time=174815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174845000: WRT rising edge
Time=174855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174885000: WRT rising edge
Time=174895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174925000: WRT rising edge
Time=174935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=174965000: WRT rising edge
Time=174975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175005000: WRT rising edge
Time=175015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175045000: WRT rising edge
Time=175055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175085000: WRT rising edge
Time=175095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175125000: WRT rising edge
Time=175135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175165000: WRT rising edge
Time=175175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175205000: WRT rising edge
Time=175215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175245000: WRT rising edge
Time=175255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175285000: WRT rising edge
Time=175295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175325000: WRT rising edge
Time=175335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175365000: WRT rising edge
Time=175375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175405000: WRT rising edge
Time=175415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175445000: WRT rising edge
Time=175455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175485000: WRT rising edge
Time=175495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175525000: WRT rising edge
Time=175535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175565000: WRT rising edge
Time=175575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175605000: WRT rising edge
Time=175615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175645000: WRT rising edge
Time=175655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175685000: WRT rising edge
Time=175695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175725000: WRT rising edge
Time=175735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175765000: WRT rising edge
Time=175775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175805000: WRT rising edge
Time=175815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175845000: WRT rising edge
Time=175855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175885000: WRT rising edge
Time=175895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175925000: WRT rising edge
Time=175935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=175965000: WRT rising edge
Time=175975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176005000: WRT rising edge
Time=176015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176045000: WRT rising edge
Time=176055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176085000: WRT rising edge
Time=176095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176125000: WRT rising edge
Time=176135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176165000: WRT rising edge
Time=176175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176205000: WRT rising edge
Time=176215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176245000: WRT rising edge
Time=176255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176285000: WRT rising edge
Time=176295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176325000: WRT rising edge
Time=176335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176365000: WRT rising edge
Time=176375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176405000: WRT rising edge
Time=176415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176445000: WRT rising edge
Time=176455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176485000: WRT rising edge
Time=176495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176525000: WRT rising edge
Time=176535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176565000: WRT rising edge
Time=176575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176605000: WRT rising edge
Time=176615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176645000: WRT rising edge
Time=176655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176685000: WRT rising edge
Time=176695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176725000: WRT rising edge
Time=176735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176765000: WRT rising edge
Time=176775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176805000: WRT rising edge
Time=176815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176845000: WRT rising edge
Time=176855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176885000: WRT rising edge
Time=176895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176925000: WRT rising edge
Time=176935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=176965000: WRT rising edge
Time=176975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177005000: WRT rising edge
Time=177015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177045000: WRT rising edge
Time=177055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177085000: WRT rising edge
Time=177095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177125000: WRT rising edge
Time=177135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177165000: WRT rising edge
Time=177175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177205000: WRT rising edge
Time=177215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177245000: WRT rising edge
Time=177255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177285000: WRT rising edge
Time=177295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177325000: WRT rising edge
Time=177335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177365000: WRT rising edge
Time=177375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177405000: WRT rising edge
Time=177415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177445000: WRT rising edge
Time=177455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177485000: WRT rising edge
Time=177495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177525000: WRT rising edge
Time=177535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177565000: WRT rising edge
Time=177575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177605000: WRT rising edge
Time=177615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177645000: WRT rising edge
Time=177655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177685000: WRT rising edge
Time=177695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177725000: WRT rising edge
Time=177735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177765000: WRT rising edge
Time=177775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177805000: WRT rising edge
Time=177815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177845000: WRT rising edge
Time=177855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177885000: WRT rising edge
Time=177895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177925000: WRT rising edge
Time=177935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=177965000: WRT rising edge
Time=177975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178005000: WRT rising edge
Time=178015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178045000: WRT rising edge
Time=178055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178085000: WRT rising edge
Time=178095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178125000: WRT rising edge
Time=178135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178165000: WRT rising edge
Time=178175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178205000: WRT rising edge
Time=178215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178245000: WRT rising edge
Time=178255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178285000: WRT rising edge
Time=178295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178325000: WRT rising edge
Time=178335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178365000: WRT rising edge
Time=178375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178405000: WRT rising edge
Time=178415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178445000: WRT rising edge
Time=178455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178485000: WRT rising edge
Time=178495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178525000: WRT rising edge
Time=178535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178565000: WRT rising edge
Time=178575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178605000: WRT rising edge
Time=178615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178645000: WRT rising edge
Time=178655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178685000: WRT rising edge
Time=178695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178725000: WRT rising edge
Time=178735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178765000: WRT rising edge
Time=178775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178805000: WRT rising edge
Time=178815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178845000: WRT rising edge
Time=178855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178885000: WRT rising edge
Time=178895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178925000: WRT rising edge
Time=178935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=178965000: WRT rising edge
Time=178975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179005000: WRT rising edge
Time=179015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179045000: WRT rising edge
Time=179055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179085000: WRT rising edge
Time=179095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179125000: WRT rising edge
Time=179135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179165000: WRT rising edge
Time=179175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179205000: WRT rising edge
Time=179215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179245000: WRT rising edge
Time=179255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179285000: WRT rising edge
Time=179295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179325000: WRT rising edge
Time=179335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179365000: WRT rising edge
Time=179375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179405000: WRT rising edge
Time=179415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179445000: WRT rising edge
Time=179455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179485000: WRT rising edge
Time=179495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179525000: WRT rising edge
Time=179535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179565000: WRT rising edge
Time=179575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179605000: WRT rising edge
Time=179615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179645000: WRT rising edge
Time=179655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179685000: WRT rising edge
Time=179695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179725000: WRT rising edge
Time=179735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179765000: WRT rising edge
Time=179775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179805000: WRT rising edge
Time=179815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179845000: WRT rising edge
Time=179855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179885000: WRT rising edge
Time=179895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179925000: WRT rising edge
Time=179935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=179965000: WRT rising edge
Time=179975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180005000: WRT rising edge
Time=180015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180045000: WRT rising edge
Time=180055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180085000: WRT rising edge
Time=180095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180125000: WRT rising edge
Time=180135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180165000: WRT rising edge
Time=180175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180205000: WRT rising edge
Time=180215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180245000: WRT rising edge
Time=180255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180285000: WRT rising edge
Time=180295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180325000: WRT rising edge
Time=180335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180365000: WRT rising edge
Time=180375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180405000: WRT rising edge
Time=180415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180445000: WRT rising edge
Time=180455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180485000: WRT rising edge
Time=180495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180525000: WRT rising edge
Time=180535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180565000: WRT rising edge
Time=180575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180605000: WRT rising edge
Time=180615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180645000: WRT rising edge
Time=180655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180685000: WRT rising edge
Time=180695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180725000: WRT rising edge
Time=180735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180765000: WRT rising edge
Time=180775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180805000: WRT rising edge
Time=180815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180845000: WRT rising edge
Time=180855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180885000: WRT rising edge
Time=180895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180925000: WRT rising edge
Time=180935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=180965000: WRT rising edge
Time=180975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181005000: WRT rising edge
Time=181015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181045000: WRT rising edge
Time=181055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181085000: WRT rising edge
Time=181095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181125000: WRT rising edge
Time=181135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181165000: WRT rising edge
Time=181175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181205000: WRT rising edge
Time=181215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181245000: WRT rising edge
Time=181255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181285000: WRT rising edge
Time=181295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181325000: WRT rising edge
Time=181335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181365000: WRT rising edge
Time=181375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181405000: WRT rising edge
Time=181415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181445000: WRT rising edge
Time=181455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181485000: WRT rising edge
Time=181495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181525000: WRT rising edge
Time=181535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181565000: WRT rising edge
Time=181575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181605000: WRT rising edge
Time=181615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181645000: WRT rising edge
Time=181655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181685000: WRT rising edge
Time=181695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181725000: WRT rising edge
Time=181735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181765000: WRT rising edge
Time=181775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181805000: WRT rising edge
Time=181815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181845000: WRT rising edge
Time=181855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181885000: WRT rising edge
Time=181895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181925000: WRT rising edge
Time=181935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=181965000: WRT rising edge
Time=181975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182005000: WRT rising edge
Time=182015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182045000: WRT rising edge
Time=182055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182085000: WRT rising edge
Time=182095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182125000: WRT rising edge
Time=182135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182165000: WRT rising edge
Time=182175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182205000: WRT rising edge
Time=182215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182245000: WRT rising edge
Time=182255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182285000: WRT rising edge
Time=182295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182325000: WRT rising edge
Time=182335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182365000: WRT rising edge
Time=182375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182405000: WRT rising edge
Time=182415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182445000: WRT rising edge
Time=182455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182485000: WRT rising edge
Time=182495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182525000: WRT rising edge
Time=182535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182565000: WRT rising edge
Time=182575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182605000: WRT rising edge
Time=182615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182645000: WRT rising edge
Time=182655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182685000: WRT rising edge
Time=182695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182725000: WRT rising edge
Time=182735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182765000: WRT rising edge
Time=182775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182805000: WRT rising edge
Time=182815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182845000: WRT rising edge
Time=182855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182885000: WRT rising edge
Time=182895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182925000: WRT rising edge
Time=182935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=182965000: WRT rising edge
Time=182975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183005000: WRT rising edge
Time=183015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183045000: WRT rising edge
Time=183055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183085000: WRT rising edge
Time=183095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183125000: WRT rising edge
Time=183135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183165000: WRT rising edge
Time=183175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183205000: WRT rising edge
Time=183215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183245000: WRT rising edge
Time=183255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183285000: WRT rising edge
Time=183295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183325000: WRT rising edge
Time=183335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183365000: WRT rising edge
Time=183375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183405000: WRT rising edge
Time=183415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183445000: WRT rising edge
Time=183455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183485000: WRT rising edge
Time=183495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183525000: WRT rising edge
Time=183535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183565000: WRT rising edge
Time=183575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183605000: WRT rising edge
Time=183615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183645000: WRT rising edge
Time=183655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183685000: WRT rising edge
Time=183695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183725000: WRT rising edge
Time=183735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183765000: WRT rising edge
Time=183775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183805000: WRT rising edge
Time=183815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183845000: WRT rising edge
Time=183855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183885000: WRT rising edge
Time=183895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183925000: WRT rising edge
Time=183935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=183965000: WRT rising edge
Time=183975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184005000: WRT rising edge
Time=184015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184045000: WRT rising edge
Time=184055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184085000: WRT rising edge
Time=184095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184125000: WRT rising edge
Time=184135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184165000: WRT rising edge
Time=184175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184205000: WRT rising edge
Time=184215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184245000: WRT rising edge
Time=184255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184285000: WRT rising edge
Time=184295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184325000: WRT rising edge
Time=184335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184365000: WRT rising edge
Time=184375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184405000: WRT rising edge
Time=184415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184445000: WRT rising edge
Time=184455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184485000: WRT rising edge
Time=184495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184525000: WRT rising edge
Time=184535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184565000: WRT rising edge
Time=184575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184605000: WRT rising edge
Time=184615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184645000: WRT rising edge
Time=184655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184685000: WRT rising edge
Time=184695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184725000: WRT rising edge
Time=184735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184765000: WRT rising edge
Time=184775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184805000: WRT rising edge
Time=184815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184845000: WRT rising edge
Time=184855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184885000: WRT rising edge
Time=184895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184925000: WRT rising edge
Time=184935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=184965000: WRT rising edge
Time=184975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185005000: WRT rising edge
Time=185015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185045000: WRT rising edge
Time=185055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185085000: WRT rising edge
Time=185095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185125000: WRT rising edge
Time=185135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185165000: WRT rising edge
Time=185175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185205000: WRT rising edge
Time=185215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185245000: WRT rising edge
Time=185255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185285000: WRT rising edge
Time=185295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185325000: WRT rising edge
Time=185335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185365000: WRT rising edge
Time=185375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185405000: WRT rising edge
Time=185415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185445000: WRT rising edge
Time=185455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185485000: WRT rising edge
Time=185495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185525000: WRT rising edge
Time=185535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185565000: WRT rising edge
Time=185575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185605000: WRT rising edge
Time=185615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185645000: WRT rising edge
Time=185655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185685000: WRT rising edge
Time=185695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185725000: WRT rising edge
Time=185735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185765000: WRT rising edge
Time=185775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185805000: WRT rising edge
Time=185815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185845000: WRT rising edge
Time=185855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185885000: WRT rising edge
Time=185895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185925000: WRT rising edge
Time=185935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=185965000: WRT rising edge
Time=185975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186005000: WRT rising edge
Time=186015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186045000: WRT rising edge
Time=186055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186085000: WRT rising edge
Time=186095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186125000: WRT rising edge
Time=186135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186165000: WRT rising edge
Time=186175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186205000: WRT rising edge
Time=186215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186245000: WRT rising edge
Time=186255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186285000: WRT rising edge
Time=186295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186325000: WRT rising edge
Time=186335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186365000: WRT rising edge
Time=186375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186405000: WRT rising edge
Time=186415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186445000: WRT rising edge
Time=186455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186485000: WRT rising edge
Time=186495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186525000: WRT rising edge
Time=186535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186565000: WRT rising edge
Time=186575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186605000: WRT rising edge
Time=186615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186645000: WRT rising edge
Time=186655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186685000: WRT rising edge
Time=186695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186725000: WRT rising edge
Time=186735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186765000: WRT rising edge
Time=186775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186805000: WRT rising edge
Time=186815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186845000: WRT rising edge
Time=186855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186885000: WRT rising edge
Time=186895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186925000: WRT rising edge
Time=186935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=186965000: WRT rising edge
Time=186975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187005000: WRT rising edge
Time=187015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187045000: WRT rising edge
Time=187055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187085000: WRT rising edge
Time=187095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187125000: WRT rising edge
Time=187135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187165000: WRT rising edge
Time=187175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187205000: WRT rising edge
Time=187215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187245000: WRT rising edge
Time=187255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187285000: WRT rising edge
Time=187295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187325000: WRT rising edge
Time=187335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187365000: WRT rising edge
Time=187375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187405000: WRT rising edge
Time=187415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187445000: WRT rising edge
Time=187455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187485000: WRT rising edge
Time=187495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187525000: WRT rising edge
Time=187535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187565000: WRT rising edge
Time=187575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187605000: WRT rising edge
Time=187615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187645000: WRT rising edge
Time=187655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187685000: WRT rising edge
Time=187695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187725000: WRT rising edge
Time=187735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187765000: WRT rising edge
Time=187775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187805000: WRT rising edge
Time=187815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187845000: WRT rising edge
Time=187855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187885000: WRT rising edge
Time=187895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187925000: WRT rising edge
Time=187935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=187965000: WRT rising edge
Time=187975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188005000: WRT rising edge
Time=188015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188045000: WRT rising edge
Time=188055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188085000: WRT rising edge
Time=188095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188125000: WRT rising edge
Time=188135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188165000: WRT rising edge
Time=188175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188205000: WRT rising edge
Time=188215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188245000: WRT rising edge
Time=188255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188285000: WRT rising edge
Time=188295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188325000: WRT rising edge
Time=188335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188365000: WRT rising edge
Time=188375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188405000: WRT rising edge
Time=188415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188445000: WRT rising edge
Time=188455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188485000: WRT rising edge
Time=188495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188525000: WRT rising edge
Time=188535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188565000: WRT rising edge
Time=188575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188605000: WRT rising edge
Time=188615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188645000: WRT rising edge
Time=188655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188685000: WRT rising edge
Time=188695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188725000: WRT rising edge
Time=188735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188765000: WRT rising edge
Time=188775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188805000: WRT rising edge
Time=188815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188845000: WRT rising edge
Time=188855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188885000: WRT rising edge
Time=188895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188925000: WRT rising edge
Time=188935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=188965000: WRT rising edge
Time=188975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189005000: WRT rising edge
Time=189015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189045000: WRT rising edge
Time=189055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189085000: WRT rising edge
Time=189095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189125000: WRT rising edge
Time=189135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189165000: WRT rising edge
Time=189175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189205000: WRT rising edge
Time=189215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189245000: WRT rising edge
Time=189255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189285000: WRT rising edge
Time=189295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189325000: WRT rising edge
Time=189335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189365000: WRT rising edge
Time=189375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189405000: WRT rising edge
Time=189415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189445000: WRT rising edge
Time=189455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189485000: WRT rising edge
Time=189495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189525000: WRT rising edge
Time=189535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189565000: WRT rising edge
Time=189575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189605000: WRT rising edge
Time=189615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189645000: WRT rising edge
Time=189655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189685000: WRT rising edge
Time=189695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189725000: WRT rising edge
Time=189735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189765000: WRT rising edge
Time=189775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189805000: WRT rising edge
Time=189815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189845000: WRT rising edge
Time=189855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189885000: WRT rising edge
Time=189895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189925000: WRT rising edge
Time=189935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=189965000: WRT rising edge
Time=189975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190005000: WRT rising edge
Time=190015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190045000: WRT rising edge
Time=190055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190085000: WRT rising edge
Time=190095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190125000: WRT rising edge
Time=190135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190165000: WRT rising edge
Time=190175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190205000: WRT rising edge
Time=190215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190245000: WRT rising edge
Time=190255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190285000: WRT rising edge
Time=190295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190325000: WRT rising edge
Time=190335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190365000: WRT rising edge
Time=190375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190405000: WRT rising edge
Time=190415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190445000: WRT rising edge
Time=190455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190485000: WRT rising edge
Time=190495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190525000: WRT rising edge
Time=190535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190565000: WRT rising edge
Time=190575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190605000: WRT rising edge
Time=190615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190645000: WRT rising edge
Time=190655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190685000: WRT rising edge
Time=190695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190725000: WRT rising edge
Time=190735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190765000: WRT rising edge
Time=190775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190805000: WRT rising edge
Time=190815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190845000: WRT rising edge
Time=190855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190885000: WRT rising edge
Time=190895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190925000: WRT rising edge
Time=190935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=190965000: WRT rising edge
Time=190975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191005000: WRT rising edge
Time=191015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191045000: WRT rising edge
Time=191055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191085000: WRT rising edge
Time=191095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191125000: WRT rising edge
Time=191135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191165000: WRT rising edge
Time=191175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191205000: WRT rising edge
Time=191215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191245000: WRT rising edge
Time=191255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191285000: WRT rising edge
Time=191295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191325000: WRT rising edge
Time=191335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191365000: WRT rising edge
Time=191375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191405000: WRT rising edge
Time=191415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191445000: WRT rising edge
Time=191455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191485000: WRT rising edge
Time=191495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191525000: WRT rising edge
Time=191535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191565000: WRT rising edge
Time=191575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191605000: WRT rising edge
Time=191615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191645000: WRT rising edge
Time=191655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191685000: WRT rising edge
Time=191695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191725000: WRT rising edge
Time=191735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191765000: WRT rising edge
Time=191775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191805000: WRT rising edge
Time=191815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191845000: WRT rising edge
Time=191855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191885000: WRT rising edge
Time=191895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191925000: WRT rising edge
Time=191935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=191965000: WRT rising edge
Time=191975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192005000: WRT rising edge
Time=192015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192045000: WRT rising edge
Time=192055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192085000: WRT rising edge
Time=192095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192125000: WRT rising edge
Time=192135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192165000: WRT rising edge
Time=192175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192205000: WRT rising edge
Time=192215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192245000: WRT rising edge
Time=192255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192285000: WRT rising edge
Time=192295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192325000: WRT rising edge
Time=192335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192365000: WRT rising edge
Time=192375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192405000: WRT rising edge
Time=192415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192445000: WRT rising edge
Time=192455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192485000: WRT rising edge
Time=192495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192525000: WRT rising edge
Time=192535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192565000: WRT rising edge
Time=192575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192605000: WRT rising edge
Time=192615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192645000: WRT rising edge
Time=192655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192685000: WRT rising edge
Time=192695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192725000: WRT rising edge
Time=192735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192765000: WRT rising edge
Time=192775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192805000: WRT rising edge
Time=192815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192845000: WRT rising edge
Time=192855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192885000: WRT rising edge
Time=192895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192925000: WRT rising edge
Time=192935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=192965000: WRT rising edge
Time=192975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193005000: WRT rising edge
Time=193015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193045000: WRT rising edge
Time=193055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193085000: WRT rising edge
Time=193095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193125000: WRT rising edge
Time=193135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193165000: WRT rising edge
Time=193175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193205000: WRT rising edge
Time=193215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193245000: WRT rising edge
Time=193255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193285000: WRT rising edge
Time=193295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193325000: WRT rising edge
Time=193335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193365000: WRT rising edge
Time=193375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193405000: WRT rising edge
Time=193415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193445000: WRT rising edge
Time=193455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193485000: WRT rising edge
Time=193495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193525000: WRT rising edge
Time=193535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193565000: WRT rising edge
Time=193575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193605000: WRT rising edge
Time=193615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193645000: WRT rising edge
Time=193655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193685000: WRT rising edge
Time=193695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193725000: WRT rising edge
Time=193735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193765000: WRT rising edge
Time=193775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193805000: WRT rising edge
Time=193815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193845000: WRT rising edge
Time=193855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193885000: WRT rising edge
Time=193895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193925000: WRT rising edge
Time=193935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=193965000: WRT rising edge
Time=193975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194005000: WRT rising edge
Time=194015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194045000: WRT rising edge
Time=194055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194085000: WRT rising edge
Time=194095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194125000: WRT rising edge
Time=194135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194165000: WRT rising edge
Time=194175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194205000: WRT rising edge
Time=194215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194245000: WRT rising edge
Time=194255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194285000: WRT rising edge
Time=194295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194325000: WRT rising edge
Time=194335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194365000: WRT rising edge
Time=194375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194405000: WRT rising edge
Time=194415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194445000: WRT rising edge
Time=194455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194485000: WRT rising edge
Time=194495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194525000: WRT rising edge
Time=194535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194565000: WRT rising edge
Time=194575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194605000: WRT rising edge
Time=194615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194645000: WRT rising edge
Time=194655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194685000: WRT rising edge
Time=194695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194725000: WRT rising edge
Time=194735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194765000: WRT rising edge
Time=194775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194805000: WRT rising edge
Time=194815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194845000: WRT rising edge
Time=194855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194885000: WRT rising edge
Time=194895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194925000: WRT rising edge
Time=194935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=194965000: WRT rising edge
Time=194975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195005000: WRT rising edge
Time=195015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195045000: WRT rising edge
Time=195055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195085000: WRT rising edge
Time=195095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195125000: WRT rising edge
Time=195135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195165000: WRT rising edge
Time=195175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195205000: WRT rising edge
Time=195215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195245000: WRT rising edge
Time=195255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195285000: WRT rising edge
Time=195295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195325000: WRT rising edge
Time=195335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195365000: WRT rising edge
Time=195375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195405000: WRT rising edge
Time=195415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195445000: WRT rising edge
Time=195455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195485000: WRT rising edge
Time=195495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195525000: WRT rising edge
Time=195535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195565000: WRT rising edge
Time=195575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195605000: WRT rising edge
Time=195615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195645000: WRT rising edge
Time=195655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195685000: WRT rising edge
Time=195695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195725000: WRT rising edge
Time=195735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195765000: WRT rising edge
Time=195775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195805000: WRT rising edge
Time=195815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195845000: WRT rising edge
Time=195855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195885000: WRT rising edge
Time=195895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195925000: WRT rising edge
Time=195935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=195965000: WRT rising edge
Time=195975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196005000: WRT rising edge
Time=196015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196045000: WRT rising edge
Time=196055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196085000: WRT rising edge
Time=196095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196125000: WRT rising edge
Time=196135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196165000: WRT rising edge
Time=196175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196205000: WRT rising edge
Time=196215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196245000: WRT rising edge
Time=196255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196285000: WRT rising edge
Time=196295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196325000: WRT rising edge
Time=196335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196365000: WRT rising edge
Time=196375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196405000: WRT rising edge
Time=196415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196445000: WRT rising edge
Time=196455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196485000: WRT rising edge
Time=196495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196525000: WRT rising edge
Time=196535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196565000: WRT rising edge
Time=196575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196605000: WRT rising edge
Time=196615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196645000: WRT rising edge
Time=196655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196685000: WRT rising edge
Time=196695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196725000: WRT rising edge
Time=196735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196765000: WRT rising edge
Time=196775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196805000: WRT rising edge
Time=196815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196845000: WRT rising edge
Time=196855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196885000: WRT rising edge
Time=196895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196925000: WRT rising edge
Time=196935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=196965000: WRT rising edge
Time=196975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197005000: WRT rising edge
Time=197015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197045000: WRT rising edge
Time=197055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197085000: WRT rising edge
Time=197095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197125000: WRT rising edge
Time=197135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197165000: WRT rising edge
Time=197175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197205000: WRT rising edge
Time=197215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197245000: WRT rising edge
Time=197255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197285000: WRT rising edge
Time=197295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197325000: WRT rising edge
Time=197335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197365000: WRT rising edge
Time=197375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197405000: WRT rising edge
Time=197415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197445000: WRT rising edge
Time=197455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197485000: WRT rising edge
Time=197495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197525000: WRT rising edge
Time=197535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197565000: WRT rising edge
Time=197575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197605000: WRT rising edge
Time=197615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197645000: WRT rising edge
Time=197655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197685000: WRT rising edge
Time=197695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197725000: WRT rising edge
Time=197735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197765000: WRT rising edge
Time=197775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197805000: WRT rising edge
Time=197815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197845000: WRT rising edge
Time=197855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197885000: WRT rising edge
Time=197895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197925000: WRT rising edge
Time=197935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=197965000: WRT rising edge
Time=197975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198005000: WRT rising edge
Time=198015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198045000: WRT rising edge
Time=198055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198085000: WRT rising edge
Time=198095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198125000: WRT rising edge
Time=198135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198165000: WRT rising edge
Time=198175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198205000: WRT rising edge
Time=198215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198245000: WRT rising edge
Time=198255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198285000: WRT rising edge
Time=198295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198325000: WRT rising edge
Time=198335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198365000: WRT rising edge
Time=198375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198405000: WRT rising edge
Time=198415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198445000: WRT rising edge
Time=198455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198485000: WRT rising edge
Time=198495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198525000: WRT rising edge
Time=198535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198565000: WRT rising edge
Time=198575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198605000: WRT rising edge
Time=198615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198645000: WRT rising edge
Time=198655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198685000: WRT rising edge
Time=198695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198725000: WRT rising edge
Time=198735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198765000: WRT rising edge
Time=198775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198805000: WRT rising edge
Time=198815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198845000: WRT rising edge
Time=198855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198885000: WRT rising edge
Time=198895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198925000: WRT rising edge
Time=198935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=198965000: WRT rising edge
Time=198975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199005000: WRT rising edge
Time=199015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199045000: WRT rising edge
Time=199055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199085000: WRT rising edge
Time=199095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199125000: WRT rising edge
Time=199135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199165000: WRT rising edge
Time=199175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199205000: WRT rising edge
Time=199215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199245000: WRT rising edge
Time=199255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199285000: WRT rising edge
Time=199295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199325000: WRT rising edge
Time=199335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199365000: WRT rising edge
Time=199375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199405000: WRT rising edge
Time=199415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199445000: WRT rising edge
Time=199455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199485000: WRT rising edge
Time=199495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199525000: WRT rising edge
Time=199535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199565000: WRT rising edge
Time=199575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199605000: WRT rising edge
Time=199615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199645000: WRT rising edge
Time=199655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199685000: WRT rising edge
Time=199695000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199725000: WRT rising edge
Time=199735000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199765000: WRT rising edge
Time=199775000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199805000: WRT rising edge
Time=199815000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199845000: WRT rising edge
Time=199855000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199885000: WRT rising edge
Time=199895000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199925000: WRT rising edge
Time=199935000: CLK rising edge, WRT-to-CLK delay=10ns
Time=199965000: WRT rising edge
Time=199975000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200005000: WRT rising edge
Time=200015000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200045000: WRT rising edge
Time=200055000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200085000: WRT rising edge
Time=200095000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200125000: WRT rising edge
Time=200135000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200165000: WRT rising edge
Time=200175000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200205000: WRT rising edge
Time=200215000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200245000: WRT rising edge
Time=200255000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200285000: WRT rising edge
Time=200295000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200325000: WRT rising edge
Time=200335000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200365000: WRT rising edge
Time=200375000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200405000: WRT rising edge
Time=200415000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200445000: WRT rising edge
Time=200455000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200485000: WRT rising edge
Time=200495000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200525000: WRT rising edge
Time=200535000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200565000: WRT rising edge
Time=200575000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200605000: WRT rising edge
Time=200615000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200645000: WRT rising edge
Time=200655000: CLK rising edge, WRT-to-CLK delay=10ns
Time=200685000: WRT rising edge
Time=200695000: CLK rising edge, WRT-to-CLK delay=10ns
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 2286.797 ; gain = 142.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Jun 26 03:02:58 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Jun 26 03:05:07 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/dac_controller.v] -no_script -reset -force -quiet
remove_files  D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/dac_controller.v
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Jun 26 03:05:58 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2ask_transmitter' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/scrambled_data_1bit.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/fir.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/FIR.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2ask_transmitter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_2ask_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sim_1/new/tb_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2ask_transmitter
"xvhdl --incr --relax -prj tb_2ask_transmitter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1845c764a1847ad96e089803310f14b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_17 -L xil_defaultlib -L fir_compiler_v7_2_11 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2ask_transmitter_behav xil_defaultlib.tb_2ask_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_viv_comp
Compiling package dds_compiler_v6_0_17.pkg_dds_compiler_v6_0_17
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_17.pkg_betas
Compiling package dds_compiler_v6_0_17.pkg_alphas
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="artix7",c...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2291.121 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:33 . Memory (MB): peak = 2291.121 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2ask_transmitter' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/scrambled_data_1bit.coe'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/fir.mif'
INFO: [SIM-utils-43] Exported 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim/FIR.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2ask_transmitter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_2ask_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sim_1/new/tb_2ask_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2ask_transmitter
"xvhdl --incr --relax -prj tb_2ask_transmitter_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1845c764a1847ad96e089803310f14b --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L dds_compiler_v6_0_17 -L xil_defaultlib -L fir_compiler_v7_2_11 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2ask_transmitter_behav xil_defaultlib.tb_2ask_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.srcs/sources_1/new/top_2ask_transmitter.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_9.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_viv_comp
Compiling package dds_compiler_v6_0_17.pkg_dds_compiler_v6_0_17
Compiling package dds_compiler_v6_0_17.dds_compiler_v6_0_17_hdl_comps
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_17.pkg_betas
Compiling package dds_compiler_v6_0_17.pkg_alphas
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=8,has_ifx=tr...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(has_ifx=true)\]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="artix...]
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="artix7",c...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="artix7",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.add_accum [\add_accum(c_xdevicefamily="arti...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="ar...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_arch of entity xil_defaultlib.fir [fir_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_rdy [\dds_compiler_v6_0_17_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.pipe_add [\pipe_add(c_width=27,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_17.accum [\accum(c_xdevicefamily="artix7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_17.sin_cos [\sin_cos(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_core [\dds_compiler_v6_0_17_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17_viv [\dds_compiler_v6_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_17.dds_compiler_v6_0_17 [\dds_compiler_v6_0_17(c_xdevicef...]
Compiling architecture dds_arch of entity xil_defaultlib.dds [dds_default]
Compiling module xil_defaultlib.top_2ask_transmitter_default
Compiling module xil_defaultlib.tb_2ask_transmitter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2ask_transmitter_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:46 . Memory (MB): peak = 2291.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '105' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2ask_transmitter_behav -key {Behavioral:sim_1:Functional:tb_2ask_transmitter} -tclbatch {tb_2ask_transmitter.tcl} -view {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/tb_2ask_transmitter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/tb_2ask_transmitter_behav.wcfg
WARNING: Simulation object /tb_2ask_transmitter/dac_data was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_cs_n was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_wr1_n was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_wr2_n was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_xfer_n was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_ile was not found in the design.
WARNING: Simulation object /tb_2ask_transmitter/dac_data was not found in the design.
source tb_2ask_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_2ask_transmitter.uut.u_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2ask_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:54 . Memory (MB): peak = 2291.367 ; gain = 0.246
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_2ask_transmitter.uut.u_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
DAC clock frequency: 100.010001 MHz
DAC clock frequency: 100.010001 MHz
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 2297.023 ; gain = 0.000
save_wave_config {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.sim/tb_2ask_transmitter_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Jun 26 03:19:03 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 03:19:40 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 03:20:54 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 03:20:54 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 03:23:46 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 03:23:47 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 03:27:15 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 03:27:15 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 03:33:10 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 03:33:10 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 03:38:41 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 03:38:41 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 26 03:44:02 2025] Launched synth_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/synth_1/runme.log
[Thu Jun 26 03:44:02 2025] Launched impl_1...
Run output will be captured here: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/ASK/ASK.runs/impl_1/top_2ask_transmitter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 03:48:14 2025...
