// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_din,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        rampVal_3_new_0,
        rampVal_3_loc_0,
        rampVal_loc_0,
        hBarSel_4_loc_0,
        zonePlateVAddr_loc_0,
        hdata_flag_0,
        hdata_new_0,
        hdata_loc_0,
        rampVal_2_flag_0,
        rampVal_2_new_0,
        rampVal_2_loc_0,
        outpix_0_2_0_0_0_load374,
        outpix_0_1_0_0_0_load370,
        outpix_0_0_0_0_0_load366,
        loopWidth,
        conv_i_i276,
        conv_i_i260,
        conv_i_i244,
        conv_i_i226_cast_cast,
        conv_i_i_cast,
        conv_i4_i213,
        conv_i6_i242_cast_cast_cast_cast,
        conv_i6_i224,
        conv_i6_i217,
        rampStart_1,
        Zplate_Hor_Control_Start,
        bckgndId_load,
        cmp2_i210,
        zext_ln519,
        y,
        cmp6_i,
        select_ln1100_1,
        cmp51_i,
        barWidth_cast,
        barWidth,
        shl_ln,
        Zplate_Hor_Control_Delta,
        Zplate_Ver_Control_Start,
        cmp11_i303,
        Zplate_Ver_Control_Delta,
        trunc_ln7,
        trunc_ln,
        colorFormatLocal,
        loopHeight,
        add_ln1489,
        cmp83_i352,
        or_ln1594,
        icmp_ln1594_2,
        icmp_ln1594,
        icmp_ln1594_1,
        dpDynamicRange_load,
        dpYUVCoef_load,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out,
        rampVal_3_loc_1_out_ap_vld,
        rampVal_loc_1_out,
        rampVal_loc_1_out_ap_vld,
        hBarSel_4_loc_1_out,
        hBarSel_4_loc_1_out_ap_vld,
        zonePlateVAddr_loc_1_out,
        zonePlateVAddr_loc_1_out_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out,
        hdata_loc_1_out_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out,
        rampVal_2_loc_1_out_ap_vld,
        outpix_0_2_0_0_0_load376_out,
        outpix_0_2_0_0_0_load376_out_ap_vld,
        outpix_0_1_0_0_0_load372_out,
        outpix_0_1_0_0_0_load372_out_ap_vld,
        outpix_0_0_0_0_0_load368_out,
        outpix_0_0_0_0_0_load368_out_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_2,
        hBarSel_2_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] bckgndYUV_din;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [15:0] rampVal_3_new_0;
input  [15:0] rampVal_3_loc_0;
input  [15:0] rampVal_loc_0;
input  [7:0] hBarSel_4_loc_0;
input  [15:0] zonePlateVAddr_loc_0;
input  [0:0] hdata_flag_0;
input  [15:0] hdata_new_0;
input  [15:0] hdata_loc_0;
input  [0:0] rampVal_2_flag_0;
input  [15:0] rampVal_2_new_0;
input  [15:0] rampVal_2_loc_0;
input  [7:0] outpix_0_2_0_0_0_load374;
input  [7:0] outpix_0_1_0_0_0_load370;
input  [7:0] outpix_0_0_0_0_0_load366;
input  [15:0] loopWidth;
input  [7:0] conv_i_i276;
input  [7:0] conv_i_i260;
input  [7:0] conv_i_i244;
input  [4:0] conv_i_i226_cast_cast;
input  [0:0] conv_i_i_cast;
input  [7:0] conv_i4_i213;
input  [2:0] conv_i6_i242_cast_cast_cast_cast;
input  [7:0] conv_i6_i224;
input  [7:0] conv_i6_i217;
input  [7:0] rampStart_1;
input  [15:0] Zplate_Hor_Control_Start;
input  [7:0] bckgndId_load;
input  [0:0] cmp2_i210;
input  [7:0] zext_ln519;
input  [15:0] y;
input  [0:0] cmp6_i;
input  [1:0] select_ln1100_1;
input  [0:0] cmp51_i;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_ln;
input  [15:0] Zplate_Hor_Control_Delta;
input  [15:0] Zplate_Ver_Control_Start;
input  [0:0] cmp11_i303;
input  [15:0] Zplate_Ver_Control_Delta;
input  [13:0] trunc_ln7;
input  [13:0] trunc_ln;
input  [7:0] colorFormatLocal;
input  [15:0] loopHeight;
input  [7:0] add_ln1489;
input  [0:0] cmp83_i352;
input  [0:0] or_ln1594;
input  [0:0] icmp_ln1594_2;
input  [0:0] icmp_ln1594;
input  [0:0] icmp_ln1594_1;
input  [7:0] dpDynamicRange_load;
input  [7:0] dpYUVCoef_load;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
output  [15:0] rampVal_3_loc_1_out;
output   rampVal_3_loc_1_out_ap_vld;
output  [15:0] rampVal_loc_1_out;
output   rampVal_loc_1_out_ap_vld;
output  [7:0] hBarSel_4_loc_1_out;
output   hBarSel_4_loc_1_out_ap_vld;
output  [15:0] zonePlateVAddr_loc_1_out;
output   zonePlateVAddr_loc_1_out_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
output  [15:0] hdata_loc_1_out;
output   hdata_loc_1_out_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
output  [15:0] rampVal_2_loc_1_out;
output   rampVal_2_loc_1_out_ap_vld;
output  [7:0] outpix_0_2_0_0_0_load376_out;
output   outpix_0_2_0_0_0_load376_out_ap_vld;
output  [7:0] outpix_0_1_0_0_0_load372_out;
output   outpix_0_1_0_0_0_load372_out_ap_vld;
output  [7:0] outpix_0_0_0_0_0_load368_out;
output   outpix_0_0_0_0_0_load368_out_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_2;
output   hBarSel_2_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;

reg ap_idle;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg rampVal_3_loc_1_out_ap_vld;
reg rampVal_loc_1_out_ap_vld;
reg hBarSel_4_loc_1_out_ap_vld;
reg zonePlateVAddr_loc_1_out_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg hdata_loc_1_out_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg rampVal_2_loc_1_out_ap_vld;
reg outpix_0_2_0_0_0_load376_out_ap_vld;
reg outpix_0_1_0_0_0_load372_out_ap_vld;
reg outpix_0_0_0_0_0_load368_out_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_2;
reg hBarSel_2_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state11_pp0_stage0_iter7;
wire    ap_block_state12_pp0_stage0_iter8;
wire    ap_block_state8_pp0_stage0_iter9;
wire    ap_block_state9_pp0_stage0_iter10;
wire    ap_block_state10_pp0_stage0_iter11;
reg    ap_block_state13_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln521_fu_1411_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [7:0] whiYuv_q0;
wire   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
wire   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
wire   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [10:0] xBar_V;
wire   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
wire   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
wire   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [10:0] tpgSinTableArray_9bit_address0;
reg    tpgSinTableArray_9bit_ce0;
wire   [8:0] tpgSinTableArray_9bit_q0;
wire   [10:0] tpgSinTableArray_9bit_address1;
reg    tpgSinTableArray_9bit_ce1;
wire   [8:0] tpgSinTableArray_9bit_q1;
wire   [10:0] tpgSinTableArray_9bit_address2;
reg    tpgSinTableArray_9bit_ce2;
wire   [8:0] tpgSinTableArray_9bit_q2;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp2_i210_read_reg_3459;
wire   [7:0] bckgndId_load_read_read_fu_682_p2;
wire   [7:0] bckgndId_load_read_reg_3467;
wire   [11:0] barWidth_cast_cast_fu_1279_p1;
reg   [11:0] barWidth_cast_cast_reg_3519;
wire   [15:0] zext_ln519_cast_fu_1283_p1;
reg   [15:0] zext_ln519_cast_reg_3524;
wire   [7:0] conv_i6_i242_cast_cast_cast_cast_cast_cast_fu_1291_p1;
reg   [7:0] conv_i6_i242_cast_cast_cast_cast_cast_cast_reg_3529;
wire   [7:0] conv_i_i_cast_cast_fu_1295_p3;
reg   [7:0] conv_i_i_cast_cast_reg_3534;
wire   [7:0] conv_i_i226_cast_cast_cast_fu_1303_p1;
reg   [7:0] conv_i_i226_cast_cast_cast_reg_3539;
reg   [15:0] x_4_reg_3544;
reg   [15:0] x_4_reg_3544_pp0_iter1_reg;
reg   [15:0] x_4_reg_3544_pp0_iter2_reg;
reg   [15:0] x_4_reg_3544_pp0_iter3_reg;
reg   [15:0] x_4_reg_3544_pp0_iter4_reg;
reg   [15:0] x_4_reg_3544_pp0_iter5_reg;
reg   [15:0] x_4_reg_3544_pp0_iter6_reg;
reg   [15:0] x_4_reg_3544_pp0_iter7_reg;
reg   [15:0] x_4_reg_3544_pp0_iter8_reg;
wire   [0:0] trunc_ln521_fu_1395_p1;
reg   [0:0] trunc_ln521_reg_3552;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter1_reg;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter2_reg;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter3_reg;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter4_reg;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter5_reg;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter6_reg;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter7_reg;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter8_reg;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter9_reg;
reg   [0:0] trunc_ln521_reg_3552_pp0_iter10_reg;
wire   [16:0] zext_ln1303_fu_1399_p1;
reg   [0:0] icmp_ln521_reg_3571;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter1_reg;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter2_reg;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter3_reg;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter4_reg;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter5_reg;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter6_reg;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter7_reg;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter8_reg;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter9_reg;
reg   [0:0] icmp_ln521_reg_3571_pp0_iter10_reg;
wire   [0:0] icmp_ln1028_fu_1417_p2;
reg   [0:0] icmp_ln1028_reg_3575;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter1_reg;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter2_reg;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter3_reg;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter4_reg;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter5_reg;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter6_reg;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter7_reg;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter8_reg;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter9_reg;
reg   [0:0] icmp_ln1028_reg_3575_pp0_iter10_reg;
wire   [0:0] icmp_ln1586_fu_1429_p2;
reg   [0:0] icmp_ln1586_reg_3581;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter1_reg;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter2_reg;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter3_reg;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter4_reg;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter5_reg;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter6_reg;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter7_reg;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter8_reg;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter9_reg;
reg   [0:0] icmp_ln1586_reg_3581_pp0_iter10_reg;
wire   [0:0] icmp_ln1286_fu_1468_p2;
reg   [0:0] icmp_ln1286_reg_3601;
reg   [0:0] icmp_ln1286_reg_3601_pp0_iter1_reg;
reg   [0:0] icmp_ln1286_reg_3601_pp0_iter2_reg;
reg   [0:0] icmp_ln1286_reg_3601_pp0_iter3_reg;
reg   [0:0] icmp_ln1286_reg_3601_pp0_iter4_reg;
wire   [0:0] and_ln1293_fu_1474_p2;
reg   [0:0] and_ln1293_reg_3605;
reg   [0:0] and_ln1293_reg_3605_pp0_iter1_reg;
reg   [0:0] and_ln1293_reg_3605_pp0_iter2_reg;
reg   [0:0] and_ln1293_reg_3605_pp0_iter3_reg;
reg   [0:0] and_ln1293_reg_3605_pp0_iter4_reg;
wire   [0:0] icmp_ln1051_fu_1492_p2;
reg   [0:0] icmp_ln1051_reg_3609;
reg   [0:0] icmp_ln1051_reg_3609_pp0_iter1_reg;
reg   [0:0] icmp_ln1051_reg_3609_pp0_iter2_reg;
reg   [0:0] icmp_ln1051_reg_3609_pp0_iter3_reg;
reg   [0:0] icmp_ln1051_reg_3609_pp0_iter4_reg;
reg   [0:0] icmp_ln1051_reg_3609_pp0_iter5_reg;
reg   [0:0] icmp_ln1051_reg_3609_pp0_iter6_reg;
reg   [0:0] icmp_ln1051_reg_3609_pp0_iter7_reg;
reg   [0:0] icmp_ln1051_reg_3609_pp0_iter8_reg;
reg   [0:0] icmp_ln1051_reg_3609_pp0_iter9_reg;
wire   [7:0] r_fu_1527_p3;
reg   [7:0] r_reg_3613;
reg   [7:0] r_reg_3613_pp0_iter2_reg;
reg   [7:0] r_reg_3613_pp0_iter3_reg;
reg   [7:0] r_reg_3613_pp0_iter4_reg;
reg   [7:0] r_reg_3613_pp0_iter5_reg;
reg   [7:0] r_reg_3613_pp0_iter6_reg;
reg   [7:0] r_reg_3613_pp0_iter7_reg;
reg   [7:0] r_reg_3613_pp0_iter8_reg;
reg   [7:0] r_reg_3613_pp0_iter9_reg;
reg   [7:0] r_reg_3613_pp0_iter10_reg;
wire   [7:0] g_fu_1559_p3;
reg   [7:0] g_reg_3619;
reg   [7:0] g_reg_3619_pp0_iter2_reg;
reg   [7:0] g_reg_3619_pp0_iter3_reg;
reg   [7:0] g_reg_3619_pp0_iter4_reg;
reg   [7:0] g_reg_3619_pp0_iter5_reg;
reg   [7:0] g_reg_3619_pp0_iter6_reg;
reg   [7:0] g_reg_3619_pp0_iter7_reg;
reg   [7:0] g_reg_3619_pp0_iter8_reg;
reg   [7:0] g_reg_3619_pp0_iter9_reg;
reg   [7:0] g_reg_3619_pp0_iter10_reg;
wire   [7:0] b_fu_1591_p3;
reg   [7:0] b_reg_3624;
reg   [7:0] b_reg_3624_pp0_iter2_reg;
reg   [7:0] b_reg_3624_pp0_iter3_reg;
reg   [7:0] b_reg_3624_pp0_iter4_reg;
reg   [7:0] b_reg_3624_pp0_iter5_reg;
reg   [7:0] b_reg_3624_pp0_iter6_reg;
reg   [7:0] b_reg_3624_pp0_iter7_reg;
reg   [7:0] b_reg_3624_pp0_iter8_reg;
reg   [7:0] b_reg_3624_pp0_iter9_reg;
reg   [7:0] b_reg_3624_pp0_iter10_reg;
wire   [14:0] zext_ln1258_fu_1599_p1;
reg   [14:0] zext_ln1258_reg_3632;
wire   [15:0] zext_ln1258_1_fu_1603_p1;
reg   [15:0] zext_ln1258_1_reg_3638;
wire   [0:0] icmp_ln1057_fu_1621_p2;
reg   [0:0] icmp_ln1057_reg_3645;
reg   [0:0] icmp_ln1057_reg_3645_pp0_iter2_reg;
reg   [0:0] icmp_ln1057_reg_3645_pp0_iter3_reg;
reg   [0:0] icmp_ln1057_reg_3645_pp0_iter4_reg;
reg   [0:0] icmp_ln1057_reg_3645_pp0_iter5_reg;
reg   [0:0] icmp_ln1057_reg_3645_pp0_iter6_reg;
reg   [0:0] icmp_ln1057_reg_3645_pp0_iter7_reg;
reg   [0:0] icmp_ln1057_reg_3645_pp0_iter8_reg;
wire  signed [15:0] grp_fu_3074_p3;
wire  signed [15:0] grp_fu_3082_p3;
reg  signed [15:0] add_ln1260_reg_3664;
reg  signed [15:0] add_ln1260_reg_3664_pp0_iter5_reg;
reg  signed [15:0] add_ln1260_reg_3664_pp0_iter6_reg;
reg  signed [15:0] add_ln1260_reg_3664_pp0_iter7_reg;
reg  signed [15:0] add_ln1260_reg_3664_pp0_iter8_reg;
reg  signed [15:0] add_ln1260_reg_3664_pp0_iter9_reg;
reg  signed [15:0] add_ln1260_reg_3664_pp0_iter10_reg;
wire  signed [15:0] grp_reg_int_s_fu_1669_ap_return;
wire   [15:0] grp_fu_3099_p3;
reg  signed [15:0] add_ln1259_1_reg_3675;
reg  signed [15:0] add_ln1259_1_reg_3675_pp0_iter6_reg;
reg  signed [15:0] add_ln1259_1_reg_3675_pp0_iter7_reg;
reg  signed [15:0] add_ln1259_1_reg_3675_pp0_iter8_reg;
reg  signed [15:0] add_ln1259_1_reg_3675_pp0_iter9_reg;
reg  signed [15:0] add_ln1259_1_reg_3675_pp0_iter10_reg;
wire   [7:0] select_ln314_fu_1737_p3;
reg   [7:0] select_ln314_reg_3680;
reg   [7:0] select_ln314_reg_3680_pp0_iter6_reg;
reg   [7:0] select_ln314_reg_3680_pp0_iter7_reg;
reg   [7:0] select_ln314_reg_3680_pp0_iter8_reg;
reg   [7:0] select_ln314_reg_3680_pp0_iter9_reg;
reg   [7:0] select_ln314_reg_3680_pp0_iter10_reg;
wire    grp_tpgPatternDPColorSquare_fu_1155_ap_start;
wire    grp_tpgPatternDPColorSquare_fu_1155_ap_done;
wire    grp_tpgPatternDPColorSquare_fu_1155_ap_idle;
wire    grp_tpgPatternDPColorSquare_fu_1155_ap_ready;
reg    grp_tpgPatternDPColorSquare_fu_1155_ap_ce;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1155_ap_return_0;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1155_ap_return_1;
wire   [7:0] grp_tpgPatternDPColorSquare_fu_1155_ap_return_2;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter11_ignore_call0;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp246;
wire    grp_tpgPatternCheckerBoard_fu_1198_ap_start;
wire    grp_tpgPatternCheckerBoard_fu_1198_ap_done;
wire    grp_tpgPatternCheckerBoard_fu_1198_ap_idle;
wire    grp_tpgPatternCheckerBoard_fu_1198_ap_ready;
reg    grp_tpgPatternCheckerBoard_fu_1198_ap_ce;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_1198_ap_return_0;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_1198_ap_return_1;
wire   [7:0] grp_tpgPatternCheckerBoard_fu_1198_ap_return_2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp247;
wire    grp_tpgPatternCrossHatch_fu_1229_ap_start;
wire    grp_tpgPatternCrossHatch_fu_1229_ap_done;
wire    grp_tpgPatternCrossHatch_fu_1229_ap_idle;
wire    grp_tpgPatternCrossHatch_fu_1229_ap_ready;
reg    grp_tpgPatternCrossHatch_fu_1229_ap_ce;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1229_ap_return_0;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1229_ap_return_1;
wire   [7:0] grp_tpgPatternCrossHatch_fu_1229_ap_return_2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp249;
wire    grp_tpgPatternTartanColorBars_fu_1248_ap_start;
wire    grp_tpgPatternTartanColorBars_fu_1248_ap_done;
wire    grp_tpgPatternTartanColorBars_fu_1248_ap_idle;
wire    grp_tpgPatternTartanColorBars_fu_1248_ap_ready;
reg    grp_tpgPatternTartanColorBars_fu_1248_ap_ce;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1248_ap_return_0;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
wire   [7:0] grp_tpgPatternTartanColorBars_fu_1248_ap_return_2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp250;
wire   [15:0] grp_reg_int_s_fu_1669_d;
reg    grp_reg_int_s_fu_1669_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter11_ignore_call5;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp199;
reg    grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg;
reg    grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg;
reg    grp_tpgPatternCrossHatch_fu_1229_ap_start_reg;
reg    grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg;
wire   [63:0] zext_ln1237_fu_1435_p1;
wire   [63:0] zext_ln1241_fu_1446_p1;
wire   [63:0] zext_ln1245_fu_1457_p1;
wire   [63:0] zext_ln1216_fu_1859_p1;
wire   [63:0] zext_ln1184_fu_1880_p1;
wire   [63:0] zext_ln1163_fu_1896_p1;
wire   [63:0] zext_ln1142_fu_1912_p1;
wire   [63:0] zext_ln1121_fu_1928_p1;
wire   [63:0] zext_ln1100_fu_1944_p1;
wire   [63:0] zext_ln1311_fu_2964_p1;
wire   [10:0] sub_ln223_fu_1632_p2;
wire   [10:0] add_ln223_fu_1626_p2;
wire   [15:0] add_ln1299_fu_1764_p2;
wire   [27:0] ret_4_fu_2179_p3;
wire   [27:0] ret_5_fu_2215_p3;
wire   [27:0] ret_6_fu_2251_p3;
reg   [15:0] phi_mul_fu_464;
wire   [15:0] add_ln529_fu_1787_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_468;
reg   [15:0] ap_sig_allocacmp_x_4;
wire   [15:0] x_5_fu_1423_p2;
reg   [15:0] zonePlateVAddr_loc_1_fu_472;
wire   [15:0] add_ln1297_fu_1752_p2;
reg   [15:0] rampVal_loc_1_fu_476;
wire   [15:0] zext_ln1057_fu_1962_p1;
reg   [15:0] rampVal_2_loc_1_fu_480;
wire   [15:0] add_ln1621_fu_2103_p2;
reg   [15:0] rampVal_2_new_1_fu_484;
reg   [0:0] rampVal_2_flag_1_fu_488;
reg   [15:0] hdata_loc_1_fu_492;
wire   [15:0] zext_ln649_fu_2411_p1;
reg   [15:0] hdata_new_1_fu_496;
reg   [0:0] hdata_flag_1_fu_500;
reg   [7:0] hBarSel_4_loc_1_fu_504;
wire   [7:0] zext_ln1213_fu_1830_p1;
wire   [7:0] empty_72_fu_1813_p1;
reg   [15:0] rampVal_3_loc_1_fu_508;
wire   [15:0] zext_ln545_fu_2921_p1;
reg   [15:0] rampVal_3_new_1_fu_512;
reg   [0:0] rampVal_3_flag_1_fu_516;
reg   [7:0] outpix_0_0_0_0_0_load368_fu_520;
wire   [7:0] select_ln314_3_fu_2013_p3;
wire   [7:0] select_ln1594_5_fu_2084_p3;
wire   [7:0] trunc_ln1_fu_2269_p3;
wire   [7:0] select_ln1488_fu_2392_p3;
wire   [7:0] add_ln1315_fu_2680_p2;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_2735_p1;
wire   [7:0] empty_fu_2869_p1;
wire   [7:0] select_ln314_1_fu_2902_p3;
reg   [7:0] g_2_fu_524;
wire   [7:0] select_ln1617_fu_2095_p3;
wire   [7:0] select_ln217_fu_2317_p3;
wire   [7:0] select_ln315_1_fu_2398_p3;
wire   [7:0] select_ln1267_fu_2543_p3;
wire   [7:0] select_ln315_2_fu_2686_p3;
wire   [7:0] select_ln1220_fu_2712_p3;
wire  signed [7:0] val_assign_25_cast_fu_2739_p1;
wire   [7:0] conv_i4_i206_fu_2873_p3;
wire   [7:0] select_ln315_fu_2908_p3;
reg   [7:0] outpix_0_2_0_0_0_load376_fu_528;
wire   [7:0] select_ln1594_fu_2049_p3;
wire   [7:0] tmp_4_fu_2291_p3;
wire   [7:0] b_1_fu_2525_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_2743_p1;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] add_ln1057_fu_1956_p2;
wire  signed [4:0] conv_i6_i242_cast_cast_cast_cast_cast_fu_1287_p1;
wire   [7:0] trunc_ln521_1_fu_1403_p1;
wire   [10:0] trunc_ln521_2_fu_1407_p1;
wire   [10:0] add_ln1241_fu_1440_p2;
wire   [10:0] add_ln1245_fu_1451_p2;
wire   [15:0] or_ln1286_fu_1462_p2;
wire   [15:0] or_ln1051_fu_1486_p2;
wire   [7:0] trunc_ln1237_fu_1503_p1;
wire   [8:0] add_ln1237_fu_1507_p2;
wire   [0:0] tmp_7_fu_1519_p3;
wire   [7:0] xor_ln1237_fu_1513_p2;
wire   [7:0] trunc_ln1241_fu_1535_p1;
wire   [8:0] add_ln1241_1_fu_1539_p2;
wire   [0:0] tmp_8_fu_1551_p3;
wire   [7:0] xor_ln1241_fu_1545_p2;
wire   [7:0] trunc_ln1245_fu_1567_p1;
wire   [8:0] add_ln1245_1_fu_1571_p2;
wire   [0:0] tmp_9_fu_1583_p3;
wire   [7:0] xor_ln1245_fu_1577_p2;
wire   [11:0] zext_ln1525_fu_1611_p1;
wire   [11:0] ret_fu_1615_p2;
wire   [14:0] shl_ln2_fu_1649_p3;
wire  signed [16:0] grp_fu_3056_p3;
wire   [14:0] grp_fu_3065_p3;
wire   [7:0] mul_ln1258_2_fu_1691_p0;
wire   [5:0] mul_ln1258_2_fu_1691_p1;
wire   [12:0] mul_ln1258_2_fu_1691_p2;
wire   [15:0] grp_fu_3090_p3;
wire   [16:0] zext_ln1258_6_fu_1701_p1;
wire   [16:0] zext_ln1258_4_fu_1697_p1;
wire   [15:0] zext_ln1258_7_fu_1704_p1;
wire   [16:0] add_ln1258_2_fu_1708_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1258_3_fu_1714_p2;
wire   [0:0] tmp_13_fu_1719_p3;
wire   [7:0] trunc_ln314_1_fu_1727_p4;
wire   [2:0] trunc_ln521_6_fu_1820_p1;
wire   [2:0] add_ln1213_fu_1824_p2;
wire   [0:0] or_ln1184_fu_1869_p2;
wire   [1:0] select_ln1184_fu_1873_p3;
wire   [0:0] or_ln1163_fu_1885_p2;
wire   [1:0] select_ln1163_fu_1889_p3;
wire   [0:0] or_ln1142_fu_1901_p2;
wire   [1:0] select_ln1142_fu_1905_p3;
wire   [0:0] or_ln1121_fu_1917_p2;
wire   [1:0] select_ln1121_fu_1921_p3;
wire   [0:0] or_ln1100_fu_1933_p2;
wire   [1:0] select_ln1100_fu_1937_p3;
wire   [7:0] trunc_ln521_5_fu_1952_p1;
wire   [15:0] select_ln1586_fu_2038_p3;
wire   [7:0] trunc_ln314_fu_2045_p1;
wire   [7:0] select_ln1594_1_fu_2056_p3;
wire   [7:0] select_ln1594_2_fu_2063_p3;
wire   [7:0] select_ln1594_4_fu_2077_p3;
wire   [0:0] and_ln1618_fu_2091_p2;
wire   [7:0] select_ln1594_3_fu_2070_p3;
wire   [0:0] tmp_10_fu_2155_p3;
wire   [0:0] trunc_ln1529_fu_2151_p1;
wire   [0:0] xor_ln1528_fu_2173_p2;
wire   [26:0] lshr_ln_fu_2163_p4;
wire   [0:0] tmp_11_fu_2191_p3;
wire   [0:0] trunc_ln1529_1_fu_2187_p1;
wire   [0:0] xor_ln1528_1_fu_2209_p2;
wire   [26:0] lshr_ln1528_1_fu_2199_p4;
wire   [0:0] tmp_12_fu_2227_p3;
wire   [0:0] trunc_ln1529_2_fu_2223_p1;
wire   [0:0] xor_ln1528_2_fu_2245_p2;
wire   [26:0] lshr_ln1528_2_fu_2235_p4;
wire   [6:0] tmp_2_fu_2259_p4;
wire   [6:0] tmp_3_fu_2281_p4;
wire   [6:0] tmp_5_fu_2299_p4;
wire   [0:0] and_ln1820_fu_2277_p2;
wire   [7:0] tmp_6_fu_2309_p3;
wire   [7:0] trunc_ln521_4_fu_2388_p1;
wire   [7:0] add_ln1501_fu_2405_p2;
wire   [14:0] shl_ln1_fu_2445_p3;
wire   [16:0] zext_ln1259_1_fu_2456_p1;
wire   [16:0] zext_ln1259_fu_2452_p1;
wire  signed [15:0] zext_ln1260_1_fu_2468_p0;
wire   [15:0] grp_fu_3114_p3;
wire  signed [15:0] add_ln1260_3_fu_2471_p0;
wire   [16:0] zext_ln1260_1_fu_2468_p1;
wire  signed [16:0] sext_ln1260_1_fu_2465_p1;
wire   [16:0] add_ln1259_2_fu_2459_p2;
wire   [0:0] tmp_14_fu_2481_p3;
wire   [7:0] trunc_ln2_fu_2489_p4;
wire   [16:0] add_ln1260_2_fu_2475_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1260_3_fu_2471_p2;
wire   [0:0] tmp_15_fu_2507_p3;
wire   [7:0] trunc_ln3_fu_2515_p4;
wire   [0:0] xor_ln1267_fu_2533_p2;
wire   [0:0] or_ln1267_fu_2538_p2;
wire   [7:0] g_3_fu_2499_p3;
wire  signed [27:0] grp_fu_3124_p2;
wire   [26:0] trunc_ln1312_fu_2631_p1;
wire   [26:0] sub_ln1312_fu_2641_p2;
wire   [7:0] trunc_ln1312_1_fu_2647_p4;
wire   [0:0] tmp_16_fu_2634_p3;
wire   [7:0] sub_ln1312_1_fu_2657_p2;
wire   [7:0] trunc_ln1312_2_fu_2663_p4;
wire   [7:0] select_ln1312_fu_2672_p3;
wire   [0:0] and_ln1220_fu_2708_p2;
wire   [7:0] trunc_ln521_3_fu_2898_p1;
wire   [7:0] add_ln1040_fu_2915_p2;
wire  signed [15:0] lshr_ln1_fu_2955_p1;
wire   [15:0] grp_fu_3106_p3;
wire   [10:0] lshr_ln1_fu_2955_p4;
wire   [15:0] grp_fu_3056_p0;
wire  signed [0:0] grp_fu_3056_p1;
wire   [15:0] grp_fu_3056_p2;
wire   [7:0] grp_fu_3065_p0;
wire   [6:0] grp_fu_3065_p1;
wire   [12:0] grp_fu_3065_p2;
wire   [7:0] grp_fu_3074_p0;
wire  signed [7:0] grp_fu_3074_p1;
wire   [7:0] grp_fu_3082_p0;
wire  signed [7:0] grp_fu_3082_p1;
wire   [14:0] grp_fu_3082_p2;
wire   [7:0] grp_fu_3090_p0;
wire   [7:0] grp_fu_3090_p1;
wire   [14:0] grp_fu_3090_p2;
wire   [7:0] grp_fu_3099_p0;
wire  signed [6:0] grp_fu_3099_p1;
wire   [15:0] grp_fu_3106_p2;
wire   [7:0] grp_fu_3114_p0;
wire  signed [5:0] grp_fu_3114_p1;
wire   [7:0] grp_fu_3124_p1;
reg    grp_fu_3056_ce;
reg    grp_fu_3065_ce;
reg    grp_fu_3074_ce;
reg    grp_fu_3082_ce;
reg    grp_fu_3090_ce;
reg    grp_fu_3099_ce;
reg    grp_fu_3106_ce;
reg    grp_fu_3114_ce;
reg    grp_fu_3124_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [14:0] grp_fu_3065_p00;
wire   [15:0] grp_fu_3082_p20;
wire   [15:0] grp_fu_3090_p20;
wire   [13:0] grp_fu_3114_p00;
wire   [12:0] mul_ln1258_2_fu_1691_p00;
reg    ap_condition_2918;
reg    ap_condition_2923;
reg    ap_condition_2926;
reg    ap_condition_2935;
reg    ap_condition_2938;
reg    ap_condition_2944;
reg    ap_condition_2947;
reg    ap_condition_2959;
reg    ap_condition_2964;
reg    ap_condition_2967;
reg    ap_condition_2971;
reg    ap_condition_2974;
reg    ap_condition_2978;
reg    ap_condition_2985;
reg    ap_condition_2988;
reg    ap_condition_2991;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 xBar_V = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg = 1'b0;
#0 grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg = 1'b0;
#0 grp_tpgPatternCrossHatch_fu_1229_ap_start_reg = 1'b0;
#0 grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1 #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1 #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit #(
    .DataWidth( 9 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_9bit_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_address0),
    .ce0(tpgSinTableArray_9bit_ce0),
    .q0(tpgSinTableArray_9bit_q0),
    .address1(tpgSinTableArray_9bit_address1),
    .ce1(tpgSinTableArray_9bit_ce1),
    .q1(tpgSinTableArray_9bit_q1),
    .address2(tpgSinTableArray_9bit_address2),
    .ce2(tpgSinTableArray_9bit_ce2),
    .q2(tpgSinTableArray_9bit_q2)
);

design_1_v_tpg_0_0_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_1155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternDPColorSquare_fu_1155_ap_start),
    .ap_done(grp_tpgPatternDPColorSquare_fu_1155_ap_done),
    .ap_idle(grp_tpgPatternDPColorSquare_fu_1155_ap_idle),
    .ap_ready(grp_tpgPatternDPColorSquare_fu_1155_ap_ready),
    .ap_ce(grp_tpgPatternDPColorSquare_fu_1155_ap_ce),
    .y(y),
    .x(x_4_reg_3544_pp0_iter8_reg),
    .color(colorFormatLocal),
    .dpDynamicRange(dpDynamicRange_load),
    .dpYUVCoef(dpYUVCoef_load),
    .ap_return_0(grp_tpgPatternDPColorSquare_fu_1155_ap_return_0),
    .ap_return_1(grp_tpgPatternDPColorSquare_fu_1155_ap_return_1),
    .ap_return_2(grp_tpgPatternDPColorSquare_fu_1155_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard grp_tpgPatternCheckerBoard_fu_1198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCheckerBoard_fu_1198_ap_start),
    .ap_done(grp_tpgPatternCheckerBoard_fu_1198_ap_done),
    .ap_idle(grp_tpgPatternCheckerBoard_fu_1198_ap_idle),
    .ap_ready(grp_tpgPatternCheckerBoard_fu_1198_ap_ready),
    .ap_ce(grp_tpgPatternCheckerBoard_fu_1198_ap_ce),
    .y(y),
    .x(x_4_reg_3544_pp0_iter8_reg),
    .width(trunc_ln7),
    .height(trunc_ln),
    .color(colorFormatLocal),
    .ap_return_0(grp_tpgPatternCheckerBoard_fu_1198_ap_return_0),
    .ap_return_1(grp_tpgPatternCheckerBoard_fu_1198_ap_return_1),
    .ap_return_2(grp_tpgPatternCheckerBoard_fu_1198_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_1229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCrossHatch_fu_1229_ap_start),
    .ap_done(grp_tpgPatternCrossHatch_fu_1229_ap_done),
    .ap_idle(grp_tpgPatternCrossHatch_fu_1229_ap_idle),
    .ap_ready(grp_tpgPatternCrossHatch_fu_1229_ap_ready),
    .ap_ce(grp_tpgPatternCrossHatch_fu_1229_ap_ce),
    .y(y),
    .x(x_4_reg_3544_pp0_iter8_reg),
    .width(loopWidth),
    .height(loopHeight),
    .color(colorFormatLocal),
    .ap_return_0(grp_tpgPatternCrossHatch_fu_1229_ap_return_0),
    .ap_return_1(grp_tpgPatternCrossHatch_fu_1229_ap_return_1),
    .ap_return_2(grp_tpgPatternCrossHatch_fu_1229_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternTartanColorBars grp_tpgPatternTartanColorBars_fu_1248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternTartanColorBars_fu_1248_ap_start),
    .ap_done(grp_tpgPatternTartanColorBars_fu_1248_ap_done),
    .ap_idle(grp_tpgPatternTartanColorBars_fu_1248_ap_idle),
    .ap_ready(grp_tpgPatternTartanColorBars_fu_1248_ap_ready),
    .ap_ce(grp_tpgPatternTartanColorBars_fu_1248_ap_ce),
    .y(y),
    .x(x_4_reg_3544_pp0_iter8_reg),
    .width(trunc_ln7),
    .height(trunc_ln),
    .color(colorFormatLocal),
    .ap_return_0(grp_tpgPatternTartanColorBars_fu_1248_ap_return_0),
    .ap_return_1(grp_tpgPatternTartanColorBars_fu_1248_ap_return_1),
    .ap_return_2(grp_tpgPatternTartanColorBars_fu_1248_ap_return_2)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_1669(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_1669_d),
    .ap_return(grp_reg_int_s_fu_1669_ap_return),
    .ap_ce(grp_reg_int_s_fu_1669_ap_ce)
);

design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6ns_13_1_1_U52(
    .din0(mul_ln1258_2_fu_1691_p0),
    .din1(mul_ln1258_2_fu_1691_p1),
    .dout(mul_ln1258_2_fu_1691_p2)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3056_p0),
    .din1(grp_fu_3056_p1),
    .din2(grp_fu_3056_p2),
    .ce(grp_fu_3056_ce),
    .dout(grp_fu_3056_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_13ns_15_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3065_p0),
    .din1(grp_fu_3065_p1),
    .din2(grp_fu_3065_p2),
    .ce(grp_fu_3065_ce),
    .dout(grp_fu_3065_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3074_p0),
    .din1(grp_fu_3074_p1),
    .din2(16'd32896),
    .ce(grp_fu_3074_ce),
    .dout(grp_fu_3074_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_15ns_16_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3082_p0),
    .din1(grp_fu_3082_p1),
    .din2(grp_fu_3082_p2),
    .ce(grp_fu_3082_ce),
    .dout(grp_fu_3082_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8ns_15ns_16_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3090_p0),
    .din1(grp_fu_3090_p1),
    .din2(grp_fu_3090_p2),
    .ce(grp_fu_3090_ce),
    .dout(grp_fu_3090_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3099_p0),
    .din1(grp_fu_3099_p1),
    .din2(grp_fu_3074_p3),
    .ce(grp_fu_3099_ce),
    .dout(grp_fu_3099_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta),
    .din1(grp_reg_int_s_fu_1669_ap_return),
    .din2(grp_fu_3106_p2),
    .ce(grp_fu_3106_ce),
    .dout(grp_fu_3106_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_16s_16_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3114_p0),
    .din1(grp_fu_3114_p1),
    .din2(16'd32896),
    .ce(grp_fu_3114_ce),
    .dout(grp_fu_3114_p3)
);

design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_8ns_28_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q0),
    .din1(grp_fu_3124_p1),
    .ce(grp_fu_3124_ce),
    .dout(grp_fu_3124_p2)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd15) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCheckerBoard_fu_1198_ap_ready == 1'b1)) begin
            grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCrossHatch_fu_1229_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd12) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_tpgPatternCrossHatch_fu_1229_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCrossHatch_fu_1229_ap_ready == 1'b1)) begin
            grp_tpgPatternCrossHatch_fu_1229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd19) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternDPColorSquare_fu_1155_ap_ready == 1'b1)) begin
            grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd11) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternTartanColorBars_fu_1248_ap_ready == 1'b1)) begin
            grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        g_2_fu_524 <= outpix_0_1_0_0_0_load370;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= select_ln315_fu_2908_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd2) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= conv_i4_i206_fu_2873_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd3) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= conv_i4_i213;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd4) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= redYuv_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd5) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= grnYuv_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd6) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= bluYuv_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd4) & (cmp2_i210_read_reg_3459 == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd6) & (cmp2_i210_read_reg_3459 == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd7) & (cmp2_i210_read_reg_3459 == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        g_2_fu_524 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd7) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= blkYuv_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd5) & (cmp2_i210_read_reg_3459 == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd8) & (cmp2_i210_read_reg_3459 == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        g_2_fu_524 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd8) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= whiYuv_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd9) & (cmp2_i210_read_reg_3459 == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= val_assign_25_cast_fu_2739_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd9) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= select_ln1220_fu_2712_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd10) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= select_ln315_2_fu_2686_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd11) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= grp_tpgPatternTartanColorBars_fu_1248_ap_return_1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd12) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= grp_tpgPatternCrossHatch_fu_1229_ap_return_1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210_read_reg_3459 == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= g_reg_3619_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= select_ln1267_fu_2543_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd14) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= select_ln315_1_fu_2398_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd15) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= grp_tpgPatternCheckerBoard_fu_1198_ap_return_1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd16) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= select_ln217_fu_2317_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= select_ln1617_fu_2095_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd18) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= select_ln314_3_fu_2013_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd19) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        g_2_fu_524 <= grp_tpgPatternDPColorSquare_fu_1155_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            hBarSel_4_loc_1_fu_504 <= hBarSel_4_loc_0;
        end else if ((1'b1 == ap_condition_2926)) begin
            hBarSel_4_loc_1_fu_504 <= empty_72_fu_1813_p1;
        end else if ((1'b1 == ap_condition_2923)) begin
            hBarSel_4_loc_1_fu_504 <= zext_ln1213_fu_1830_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            hdata_flag_1_fu_500 <= hdata_flag_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd14) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            hdata_flag_1_fu_500 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            hdata_loc_1_fu_492 <= hdata_loc_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd14) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            hdata_loc_1_fu_492 <= zext_ln649_fu_2411_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            hdata_new_1_fu_496 <= hdata_new_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd14) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            hdata_new_1_fu_496 <= zext_ln649_fu_2411_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= outpix_0_0_0_0_0_load366;
        end else if (((bckgndId_load_read_reg_3467 == 8'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= select_ln314_1_fu_2902_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd2) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= empty_fu_2869_p1;
        end else if (((bckgndId_load_read_reg_3467 == 8'd3) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= rampStart_1;
        end else if (((bckgndId_load_read_reg_3467 == 8'd4) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= conv_i6_i217;
        end else if (((bckgndId_load_read_reg_3467 == 8'd5) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= conv_i6_i224;
        end else if (((bckgndId_load_read_reg_3467 == 8'd6) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= conv_i6_i242_cast_cast_cast_cast_cast_cast_reg_3529;
        end else if (((bckgndId_load_read_reg_3467 == 8'd7) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= 8'd0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd8) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= 8'd255;
        end else if ((1'b1 == ap_condition_2947)) begin
            outpix_0_0_0_0_0_load368_fu_520 <= tpgBarSelRgb_r_load_cast_fu_2735_p1;
        end else if ((1'b1 == ap_condition_2944)) begin
            outpix_0_0_0_0_0_load368_fu_520 <= tpgBarSelYuv_y_q0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd10) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= add_ln1315_fu_2680_p2;
        end else if (((bckgndId_load_read_reg_3467 == 8'd11) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= grp_tpgPatternTartanColorBars_fu_1248_ap_return_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd12) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= grp_tpgPatternCrossHatch_fu_1229_ap_return_0;
        end else if ((1'b1 == ap_condition_2938)) begin
            outpix_0_0_0_0_0_load368_fu_520 <= r_reg_3613_pp0_iter10_reg;
        end else if ((1'b1 == ap_condition_2935)) begin
            outpix_0_0_0_0_0_load368_fu_520 <= select_ln314_reg_3680_pp0_iter10_reg;
        end else if (((bckgndId_load_read_reg_3467 == 8'd14) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= select_ln1488_fu_2392_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd15) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= grp_tpgPatternCheckerBoard_fu_1198_ap_return_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd16) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= trunc_ln1_fu_2269_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= select_ln1594_5_fu_2084_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd18) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= select_ln314_3_fu_2013_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd19) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_0_0_0_0_load368_fu_520 <= grp_tpgPatternDPColorSquare_fu_1155_ap_return_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= outpix_0_2_0_0_0_load374;
        end else if (((bckgndId_load_read_reg_3467 == 8'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= select_ln315_fu_2908_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd2) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= conv_i4_i206_fu_2873_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd3) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= conv_i4_i213;
        end else if (((bckgndId_load_read_reg_3467 == 8'd4) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= conv_i_i_cast_cast_reg_3534;
        end else if (((bckgndId_load_read_reg_3467 == 8'd5) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= conv_i_i226_cast_cast_cast_reg_3539;
        end else if (((bckgndId_load_read_reg_3467 == 8'd6) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= conv_i_i244;
        end else if (((bckgndId_load_read_reg_3467 == 8'd7) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= conv_i_i260;
        end else if (((bckgndId_load_read_reg_3467 == 8'd8) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= conv_i_i276;
        end else if ((1'b1 == ap_condition_2947)) begin
            outpix_0_2_0_0_0_load376_fu_528 <= tpgBarSelRgb_b_load_cast_fu_2743_p1;
        end else if ((1'b1 == ap_condition_2944)) begin
            outpix_0_2_0_0_0_load376_fu_528 <= tpgBarSelYuv_v_q0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd10) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= select_ln315_2_fu_2686_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd11) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= grp_tpgPatternTartanColorBars_fu_1248_ap_return_2;
        end else if (((bckgndId_load_read_reg_3467 == 8'd12) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= grp_tpgPatternCrossHatch_fu_1229_ap_return_2;
        end else if ((1'b1 == ap_condition_2938)) begin
            outpix_0_2_0_0_0_load376_fu_528 <= b_reg_3624_pp0_iter10_reg;
        end else if ((1'b1 == ap_condition_2935)) begin
            outpix_0_2_0_0_0_load376_fu_528 <= b_1_fu_2525_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd14) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= select_ln315_1_fu_2398_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd15) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= grp_tpgPatternCheckerBoard_fu_1198_ap_return_2;
        end else if (((bckgndId_load_read_reg_3467 == 8'd16) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= tmp_4_fu_2291_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= select_ln1594_fu_2049_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd18) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= select_ln314_3_fu_2013_p3;
        end else if (((bckgndId_load_read_reg_3467 == 8'd19) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            outpix_0_2_0_0_0_load376_fu_528 <= grp_tpgPatternDPColorSquare_fu_1155_ap_return_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            phi_mul_fu_464 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            phi_mul_fu_464 <= add_ln529_fu_1787_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            rampVal_2_flag_1_fu_488 <= rampVal_2_flag_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            rampVal_2_flag_1_fu_488 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            rampVal_2_loc_1_fu_480 <= rampVal_2_loc_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            rampVal_2_loc_1_fu_480 <= add_ln1621_fu_2103_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            rampVal_2_new_1_fu_484 <= rampVal_2_new_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd17) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            rampVal_2_new_1_fu_484 <= add_ln1621_fu_2103_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            rampVal_3_flag_1_fu_516 <= rampVal_3_flag_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            rampVal_3_flag_1_fu_516 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            rampVal_3_loc_1_fu_508 <= rampVal_3_loc_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            rampVal_3_loc_1_fu_508 <= zext_ln545_fu_2921_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            rampVal_3_new_1_fu_512 <= rampVal_3_new_0;
        end else if (((bckgndId_load_read_reg_3467 == 8'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            rampVal_3_new_1_fu_512 <= zext_ln545_fu_2921_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            rampVal_loc_1_fu_476 <= rampVal_loc_0;
        end else if ((1'b1 == ap_condition_2967)) begin
            rampVal_loc_1_fu_476 <= zext_ln519_cast_reg_3524;
        end else if ((1'b1 == ap_condition_2964)) begin
            rampVal_loc_1_fu_476 <= zext_ln1057_fu_1962_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_2978)) begin
            xBar_V <= 11'd0;
        end else if ((1'b1 == ap_condition_2974)) begin
            xBar_V <= add_ln223_fu_1626_p2;
        end else if ((1'b1 == ap_condition_2971)) begin
            xBar_V <= sub_ln223_fu_1632_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln521_fu_1411_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_468 <= x_5_fu_1423_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_468 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            zonePlateVAddr_loc_1_fu_472 <= zonePlateVAddr_loc_0;
        end else if ((1'b1 == ap_condition_2991)) begin
            zonePlateVAddr_loc_1_fu_472 <= shl_ln;
        end else if ((1'b1 == ap_condition_2988)) begin
            zonePlateVAddr_loc_1_fu_472 <= add_ln1297_fu_1752_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd10))) begin
        if (((icmp_ln1286_reg_3601_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            zonePlateVDelta <= Zplate_Ver_Control_Start;
        end else if ((1'b1 == ap_condition_2985)) begin
            zonePlateVDelta <= add_ln1299_fu_1764_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        add_ln1259_1_reg_3675 <= grp_fu_3099_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1259_1_reg_3675_pp0_iter10_reg <= add_ln1259_1_reg_3675_pp0_iter9_reg;
        add_ln1259_1_reg_3675_pp0_iter6_reg <= add_ln1259_1_reg_3675;
        add_ln1259_1_reg_3675_pp0_iter7_reg <= add_ln1259_1_reg_3675_pp0_iter6_reg;
        add_ln1259_1_reg_3675_pp0_iter8_reg <= add_ln1259_1_reg_3675_pp0_iter7_reg;
        add_ln1259_1_reg_3675_pp0_iter9_reg <= add_ln1259_1_reg_3675_pp0_iter8_reg;
        add_ln1260_reg_3664_pp0_iter10_reg <= add_ln1260_reg_3664_pp0_iter9_reg;
        add_ln1260_reg_3664_pp0_iter5_reg <= add_ln1260_reg_3664;
        add_ln1260_reg_3664_pp0_iter6_reg <= add_ln1260_reg_3664_pp0_iter5_reg;
        add_ln1260_reg_3664_pp0_iter7_reg <= add_ln1260_reg_3664_pp0_iter6_reg;
        add_ln1260_reg_3664_pp0_iter8_reg <= add_ln1260_reg_3664_pp0_iter7_reg;
        add_ln1260_reg_3664_pp0_iter9_reg <= add_ln1260_reg_3664_pp0_iter8_reg;
        and_ln1293_reg_3605_pp0_iter2_reg <= and_ln1293_reg_3605_pp0_iter1_reg;
        and_ln1293_reg_3605_pp0_iter3_reg <= and_ln1293_reg_3605_pp0_iter2_reg;
        and_ln1293_reg_3605_pp0_iter4_reg <= and_ln1293_reg_3605_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_reg_3624_pp0_iter10_reg <= b_reg_3624_pp0_iter9_reg;
        b_reg_3624_pp0_iter2_reg <= b_reg_3624;
        b_reg_3624_pp0_iter3_reg <= b_reg_3624_pp0_iter2_reg;
        b_reg_3624_pp0_iter4_reg <= b_reg_3624_pp0_iter3_reg;
        b_reg_3624_pp0_iter5_reg <= b_reg_3624_pp0_iter4_reg;
        b_reg_3624_pp0_iter6_reg <= b_reg_3624_pp0_iter5_reg;
        b_reg_3624_pp0_iter7_reg <= b_reg_3624_pp0_iter6_reg;
        b_reg_3624_pp0_iter8_reg <= b_reg_3624_pp0_iter7_reg;
        b_reg_3624_pp0_iter9_reg <= b_reg_3624_pp0_iter8_reg;
        g_reg_3619_pp0_iter10_reg <= g_reg_3619_pp0_iter9_reg;
        g_reg_3619_pp0_iter2_reg <= g_reg_3619;
        g_reg_3619_pp0_iter3_reg <= g_reg_3619_pp0_iter2_reg;
        g_reg_3619_pp0_iter4_reg <= g_reg_3619_pp0_iter3_reg;
        g_reg_3619_pp0_iter5_reg <= g_reg_3619_pp0_iter4_reg;
        g_reg_3619_pp0_iter6_reg <= g_reg_3619_pp0_iter5_reg;
        g_reg_3619_pp0_iter7_reg <= g_reg_3619_pp0_iter6_reg;
        g_reg_3619_pp0_iter8_reg <= g_reg_3619_pp0_iter7_reg;
        g_reg_3619_pp0_iter9_reg <= g_reg_3619_pp0_iter8_reg;
        icmp_ln1028_reg_3575_pp0_iter10_reg <= icmp_ln1028_reg_3575_pp0_iter9_reg;
        icmp_ln1028_reg_3575_pp0_iter2_reg <= icmp_ln1028_reg_3575_pp0_iter1_reg;
        icmp_ln1028_reg_3575_pp0_iter3_reg <= icmp_ln1028_reg_3575_pp0_iter2_reg;
        icmp_ln1028_reg_3575_pp0_iter4_reg <= icmp_ln1028_reg_3575_pp0_iter3_reg;
        icmp_ln1028_reg_3575_pp0_iter5_reg <= icmp_ln1028_reg_3575_pp0_iter4_reg;
        icmp_ln1028_reg_3575_pp0_iter6_reg <= icmp_ln1028_reg_3575_pp0_iter5_reg;
        icmp_ln1028_reg_3575_pp0_iter7_reg <= icmp_ln1028_reg_3575_pp0_iter6_reg;
        icmp_ln1028_reg_3575_pp0_iter8_reg <= icmp_ln1028_reg_3575_pp0_iter7_reg;
        icmp_ln1028_reg_3575_pp0_iter9_reg <= icmp_ln1028_reg_3575_pp0_iter8_reg;
        icmp_ln1051_reg_3609_pp0_iter2_reg <= icmp_ln1051_reg_3609_pp0_iter1_reg;
        icmp_ln1051_reg_3609_pp0_iter3_reg <= icmp_ln1051_reg_3609_pp0_iter2_reg;
        icmp_ln1051_reg_3609_pp0_iter4_reg <= icmp_ln1051_reg_3609_pp0_iter3_reg;
        icmp_ln1051_reg_3609_pp0_iter5_reg <= icmp_ln1051_reg_3609_pp0_iter4_reg;
        icmp_ln1051_reg_3609_pp0_iter6_reg <= icmp_ln1051_reg_3609_pp0_iter5_reg;
        icmp_ln1051_reg_3609_pp0_iter7_reg <= icmp_ln1051_reg_3609_pp0_iter6_reg;
        icmp_ln1051_reg_3609_pp0_iter8_reg <= icmp_ln1051_reg_3609_pp0_iter7_reg;
        icmp_ln1051_reg_3609_pp0_iter9_reg <= icmp_ln1051_reg_3609_pp0_iter8_reg;
        icmp_ln1057_reg_3645_pp0_iter2_reg <= icmp_ln1057_reg_3645;
        icmp_ln1057_reg_3645_pp0_iter3_reg <= icmp_ln1057_reg_3645_pp0_iter2_reg;
        icmp_ln1057_reg_3645_pp0_iter4_reg <= icmp_ln1057_reg_3645_pp0_iter3_reg;
        icmp_ln1057_reg_3645_pp0_iter5_reg <= icmp_ln1057_reg_3645_pp0_iter4_reg;
        icmp_ln1057_reg_3645_pp0_iter6_reg <= icmp_ln1057_reg_3645_pp0_iter5_reg;
        icmp_ln1057_reg_3645_pp0_iter7_reg <= icmp_ln1057_reg_3645_pp0_iter6_reg;
        icmp_ln1057_reg_3645_pp0_iter8_reg <= icmp_ln1057_reg_3645_pp0_iter7_reg;
        icmp_ln1286_reg_3601_pp0_iter2_reg <= icmp_ln1286_reg_3601_pp0_iter1_reg;
        icmp_ln1286_reg_3601_pp0_iter3_reg <= icmp_ln1286_reg_3601_pp0_iter2_reg;
        icmp_ln1286_reg_3601_pp0_iter4_reg <= icmp_ln1286_reg_3601_pp0_iter3_reg;
        icmp_ln1586_reg_3581_pp0_iter10_reg <= icmp_ln1586_reg_3581_pp0_iter9_reg;
        icmp_ln1586_reg_3581_pp0_iter2_reg <= icmp_ln1586_reg_3581_pp0_iter1_reg;
        icmp_ln1586_reg_3581_pp0_iter3_reg <= icmp_ln1586_reg_3581_pp0_iter2_reg;
        icmp_ln1586_reg_3581_pp0_iter4_reg <= icmp_ln1586_reg_3581_pp0_iter3_reg;
        icmp_ln1586_reg_3581_pp0_iter5_reg <= icmp_ln1586_reg_3581_pp0_iter4_reg;
        icmp_ln1586_reg_3581_pp0_iter6_reg <= icmp_ln1586_reg_3581_pp0_iter5_reg;
        icmp_ln1586_reg_3581_pp0_iter7_reg <= icmp_ln1586_reg_3581_pp0_iter6_reg;
        icmp_ln1586_reg_3581_pp0_iter8_reg <= icmp_ln1586_reg_3581_pp0_iter7_reg;
        icmp_ln1586_reg_3581_pp0_iter9_reg <= icmp_ln1586_reg_3581_pp0_iter8_reg;
        icmp_ln521_reg_3571_pp0_iter10_reg <= icmp_ln521_reg_3571_pp0_iter9_reg;
        icmp_ln521_reg_3571_pp0_iter2_reg <= icmp_ln521_reg_3571_pp0_iter1_reg;
        icmp_ln521_reg_3571_pp0_iter3_reg <= icmp_ln521_reg_3571_pp0_iter2_reg;
        icmp_ln521_reg_3571_pp0_iter4_reg <= icmp_ln521_reg_3571_pp0_iter3_reg;
        icmp_ln521_reg_3571_pp0_iter5_reg <= icmp_ln521_reg_3571_pp0_iter4_reg;
        icmp_ln521_reg_3571_pp0_iter6_reg <= icmp_ln521_reg_3571_pp0_iter5_reg;
        icmp_ln521_reg_3571_pp0_iter7_reg <= icmp_ln521_reg_3571_pp0_iter6_reg;
        icmp_ln521_reg_3571_pp0_iter8_reg <= icmp_ln521_reg_3571_pp0_iter7_reg;
        icmp_ln521_reg_3571_pp0_iter9_reg <= icmp_ln521_reg_3571_pp0_iter8_reg;
        r_reg_3613_pp0_iter10_reg <= r_reg_3613_pp0_iter9_reg;
        r_reg_3613_pp0_iter2_reg <= r_reg_3613;
        r_reg_3613_pp0_iter3_reg <= r_reg_3613_pp0_iter2_reg;
        r_reg_3613_pp0_iter4_reg <= r_reg_3613_pp0_iter3_reg;
        r_reg_3613_pp0_iter5_reg <= r_reg_3613_pp0_iter4_reg;
        r_reg_3613_pp0_iter6_reg <= r_reg_3613_pp0_iter5_reg;
        r_reg_3613_pp0_iter7_reg <= r_reg_3613_pp0_iter6_reg;
        r_reg_3613_pp0_iter8_reg <= r_reg_3613_pp0_iter7_reg;
        r_reg_3613_pp0_iter9_reg <= r_reg_3613_pp0_iter8_reg;
        select_ln314_reg_3680_pp0_iter10_reg <= select_ln314_reg_3680_pp0_iter9_reg;
        select_ln314_reg_3680_pp0_iter6_reg <= select_ln314_reg_3680;
        select_ln314_reg_3680_pp0_iter7_reg <= select_ln314_reg_3680_pp0_iter6_reg;
        select_ln314_reg_3680_pp0_iter8_reg <= select_ln314_reg_3680_pp0_iter7_reg;
        select_ln314_reg_3680_pp0_iter9_reg <= select_ln314_reg_3680_pp0_iter8_reg;
        trunc_ln521_reg_3552_pp0_iter10_reg <= trunc_ln521_reg_3552_pp0_iter9_reg;
        trunc_ln521_reg_3552_pp0_iter2_reg <= trunc_ln521_reg_3552_pp0_iter1_reg;
        trunc_ln521_reg_3552_pp0_iter3_reg <= trunc_ln521_reg_3552_pp0_iter2_reg;
        trunc_ln521_reg_3552_pp0_iter4_reg <= trunc_ln521_reg_3552_pp0_iter3_reg;
        trunc_ln521_reg_3552_pp0_iter5_reg <= trunc_ln521_reg_3552_pp0_iter4_reg;
        trunc_ln521_reg_3552_pp0_iter6_reg <= trunc_ln521_reg_3552_pp0_iter5_reg;
        trunc_ln521_reg_3552_pp0_iter7_reg <= trunc_ln521_reg_3552_pp0_iter6_reg;
        trunc_ln521_reg_3552_pp0_iter8_reg <= trunc_ln521_reg_3552_pp0_iter7_reg;
        trunc_ln521_reg_3552_pp0_iter9_reg <= trunc_ln521_reg_3552_pp0_iter8_reg;
        x_4_reg_3544_pp0_iter2_reg <= x_4_reg_3544_pp0_iter1_reg;
        x_4_reg_3544_pp0_iter3_reg <= x_4_reg_3544_pp0_iter2_reg;
        x_4_reg_3544_pp0_iter4_reg <= x_4_reg_3544_pp0_iter3_reg;
        x_4_reg_3544_pp0_iter5_reg <= x_4_reg_3544_pp0_iter4_reg;
        x_4_reg_3544_pp0_iter6_reg <= x_4_reg_3544_pp0_iter5_reg;
        x_4_reg_3544_pp0_iter7_reg <= x_4_reg_3544_pp0_iter6_reg;
        x_4_reg_3544_pp0_iter8_reg <= x_4_reg_3544_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        add_ln1260_reg_3664 <= grp_fu_3082_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1286_fu_1468_p2 == 1'd0) & (icmp_ln521_fu_1411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1293_reg_3605 <= and_ln1293_fu_1474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1293_reg_3605_pp0_iter1_reg <= and_ln1293_reg_3605;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidth_cast_cast_reg_3519[10 : 0] <= barWidth_cast_cast_fu_1279_p1[10 : 0];
        conv_i6_i242_cast_cast_cast_cast_cast_cast_reg_3529[4 : 0] <= conv_i6_i242_cast_cast_cast_cast_cast_cast_fu_1291_p1[4 : 0];
        conv_i_i226_cast_cast_cast_reg_3539[4 : 0] <= conv_i_i226_cast_cast_cast_fu_1303_p1[4 : 0];
        conv_i_i_cast_cast_reg_3534 <= conv_i_i_cast_cast_fu_1295_p3;
        icmp_ln1028_reg_3575 <= icmp_ln1028_fu_1417_p2;
        icmp_ln1028_reg_3575_pp0_iter1_reg <= icmp_ln1028_reg_3575;
        icmp_ln1051_reg_3609_pp0_iter1_reg <= icmp_ln1051_reg_3609;
        icmp_ln1286_reg_3601_pp0_iter1_reg <= icmp_ln1286_reg_3601;
        icmp_ln1586_reg_3581_pp0_iter1_reg <= icmp_ln1586_reg_3581;
        icmp_ln521_reg_3571 <= icmp_ln521_fu_1411_p2;
        icmp_ln521_reg_3571_pp0_iter1_reg <= icmp_ln521_reg_3571;
        trunc_ln521_reg_3552 <= trunc_ln521_fu_1395_p1;
        trunc_ln521_reg_3552_pp0_iter1_reg <= trunc_ln521_reg_3552;
        x_4_reg_3544 <= ap_sig_allocacmp_x_4;
        x_4_reg_3544_pp0_iter1_reg <= x_4_reg_3544;
        zext_ln519_cast_reg_3524[7 : 0] <= zext_ln519_cast_fu_1283_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd16) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        bSerie_V <= ret_6_fu_2251_p3;
        gSerie_V <= ret_5_fu_2215_p3;
        rSerie_V <= ret_4_fu_2179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_reg_3624 <= b_fu_1591_p3;
        g_reg_3619 <= g_fu_1559_p3;
        r_reg_3613 <= r_fu_1527_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln521_fu_1411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_682_p2 == 8'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1051_reg_3609 <= icmp_ln1051_fu_1492_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1028_reg_3575 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1057_reg_3645 <= icmp_ln1057_fu_1621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln521_fu_1411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1286_reg_3601 <= icmp_ln1286_fu_1468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln521_fu_1411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_682_p2 == 8'd17) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1586_reg_3581 <= icmp_ln1586_fu_1429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0))) begin
        select_ln314_reg_3680 <= select_ln314_fu_1737_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln1258_1_reg_3638[7 : 0] <= zext_ln1258_1_fu_1603_p1[7 : 0];
        zext_ln1258_reg_3632[7 : 0] <= zext_ln1258_fu_1599_p1[7 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln521_fu_1411_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_468;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3056_ce = 1'b1;
    end else begin
        grp_fu_3056_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3065_ce = 1'b1;
    end else begin
        grp_fu_3065_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3074_ce = 1'b1;
    end else begin
        grp_fu_3074_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3082_ce = 1'b1;
    end else begin
        grp_fu_3082_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3090_ce = 1'b1;
    end else begin
        grp_fu_3090_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3099_ce = 1'b1;
    end else begin
        grp_fu_3099_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3106_ce = 1'b1;
    end else begin
        grp_fu_3106_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3114_ce = 1'b1;
    end else begin
        grp_fu_3114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3124_ce = 1'b1;
    end else begin
        grp_fu_3124_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp199) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_1669_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_1669_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp247) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternCheckerBoard_fu_1198_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCheckerBoard_fu_1198_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp249) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternCrossHatch_fu_1229_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCrossHatch_fu_1229_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp246) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternDPColorSquare_fu_1155_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternDPColorSquare_fu_1155_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp250) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternTartanColorBars_fu_1248_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternTartanColorBars_fu_1248_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2918)) begin
        if ((icmp_ln1028_reg_3575_pp0_iter8_reg == 1'd1)) begin
            hBarSel_2 = empty_72_fu_1813_p1;
        end else if (((icmp_ln1028_reg_3575_pp0_iter8_reg == 1'd0) & (icmp_ln1057_reg_3645_pp0_iter8_reg == 1'd0))) begin
            hBarSel_2 = zext_ln1213_fu_1830_p1;
        end else begin
            hBarSel_2 = 'bx;
        end
    end else begin
        hBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1028_reg_3575_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln1028_reg_3575_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1057_reg_3645_pp0_iter8_reg == 1'd0)))) begin
        hBarSel_2_ap_vld = 1'b1;
    end else begin
        hBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hBarSel_4_loc_1_out_ap_vld = 1'b1;
    end else begin
        hBarSel_4_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_0_0_0_0_0_load368_out_ap_vld = 1'b1;
    end else begin
        outpix_0_0_0_0_0_load368_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_0_1_0_0_0_load372_out_ap_vld = 1'b1;
    end else begin
        outpix_0_1_0_0_0_load372_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_0_2_0_0_0_load376_out_ap_vld = 1'b1;
    end else begin
        outpix_0_2_0_0_0_load376_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2959)) begin
        if ((icmp_ln1051_reg_3609_pp0_iter9_reg == 1'd1)) begin
            rampVal = rampStart_1;
        end else if (((icmp_ln1028_reg_3575_pp0_iter9_reg == 1'd1) & (icmp_ln1051_reg_3609_pp0_iter9_reg == 1'd0))) begin
            rampVal = add_ln1057_fu_1956_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1051_reg_3609_pp0_iter9_reg == 1'd1)) | ((icmp_ln1028_reg_3575_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1051_reg_3609_pp0_iter9_reg == 1'd0)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_loc_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (bckgndId_load_read_reg_3467 == 8'd10))) begin
        if ((1'b1 == ap_condition_2985)) begin
            zonePlateVAddr = add_ln1297_fu_1752_p2;
        end else if (((icmp_ln1286_reg_3601_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            zonePlateVAddr = shl_ln;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1286_reg_3601_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln1286_reg_3601_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1293_reg_3605_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_reg_3467 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln521_reg_3571_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zonePlateVAddr_loc_1_out_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1040_fu_2915_p2 = (select_ln314_1_fu_2902_p3 + 8'd1);

assign add_ln1057_fu_1956_p2 = (trunc_ln521_5_fu_1952_p1 + 8'd1);

assign add_ln1213_fu_1824_p2 = (trunc_ln521_6_fu_1820_p1 + 3'd1);

assign add_ln1237_fu_1507_p2 = (tpgSinTableArray_9bit_q2 + 9'd128);

assign add_ln1241_1_fu_1539_p2 = (tpgSinTableArray_9bit_q1 + 9'd128);

assign add_ln1241_fu_1440_p2 = (trunc_ln521_2_fu_1407_p1 + 11'd682);

assign add_ln1245_1_fu_1571_p2 = (tpgSinTableArray_9bit_q0 + 9'd128);

assign add_ln1245_fu_1451_p2 = ($signed(trunc_ln521_2_fu_1407_p1) + $signed(11'd1364));

assign add_ln1258_2_fu_1708_p2 = (zext_ln1258_6_fu_1701_p1 + zext_ln1258_4_fu_1697_p1);

assign add_ln1258_3_fu_1714_p2 = (grp_fu_3090_p3 + zext_ln1258_7_fu_1704_p1);

assign add_ln1259_2_fu_2459_p2 = (zext_ln1259_1_fu_2456_p1 + zext_ln1259_fu_2452_p1);

assign add_ln1260_2_fu_2475_p2 = ($signed(zext_ln1260_1_fu_2468_p1) + $signed(sext_ln1260_1_fu_2465_p1));

assign add_ln1260_3_fu_2471_p0 = grp_fu_3114_p3;

assign add_ln1260_3_fu_2471_p2 = ($signed(add_ln1260_3_fu_2471_p0) + $signed(add_ln1260_reg_3664_pp0_iter10_reg));

assign add_ln1297_fu_1752_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_fu_472);

assign add_ln1299_fu_1764_p2 = (zonePlateVDelta + Zplate_Ver_Control_Delta);

assign add_ln1315_fu_2680_p2 = ($signed(select_ln1312_fu_2672_p3) + $signed(8'd144));

assign add_ln1501_fu_2405_p2 = (select_ln1488_fu_2392_p3 + 8'd1);

assign add_ln1621_fu_2103_p2 = (select_ln1586_fu_2038_p3 + 16'd1);

assign add_ln223_fu_1626_p2 = (xBar_V + 11'd1);

assign add_ln529_fu_1787_p2 = (phi_mul_fu_464 + Zplate_Hor_Control_Start);

assign and_ln1220_fu_2708_p2 = (trunc_ln521_reg_3552_pp0_iter10_reg & cmp51_i);

assign and_ln1293_fu_1474_p2 = (icmp_ln1028_fu_1417_p2 & cmp11_i303);

assign and_ln1618_fu_2091_p2 = (trunc_ln521_reg_3552_pp0_iter10_reg & cmp83_i352);

assign and_ln1820_fu_2277_p2 = (trunc_ln521_reg_3552_pp0_iter10_reg & cmp83_i352);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp199 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp246 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp247 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp249 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp250 = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bckgndYUV_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2918 = ((1'b0 == ap_block_pp0_stage0_01001) & (bckgndId_load_read_reg_3467 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1));
end

always @ (*) begin
    ap_condition_2923 = ((icmp_ln1028_reg_3575_pp0_iter8_reg == 1'd0) & (bckgndId_load_read_reg_3467 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln1057_reg_3645_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2926 = ((icmp_ln1028_reg_3575_pp0_iter8_reg == 1'd1) & (bckgndId_load_read_reg_3467 == 8'd9) & (ap_enable_reg_pp0_iter9 == 1'b1));
end

always @ (*) begin
    ap_condition_2935 = ((bckgndId_load == 8'd13) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_condition_2938 = ((bckgndId_load == 8'd13) & (cmp2_i210_read_reg_3459 == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_condition_2944 = ((bckgndId_load_read_reg_3467 == 8'd9) & (cmp2_i210 == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_condition_2947 = ((bckgndId_load_read_reg_3467 == 8'd9) & (cmp2_i210_read_reg_3459 == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_condition_2959 = ((1'b0 == ap_block_pp0_stage0_01001) & (bckgndId_load_read_reg_3467 == 8'd2) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_2964 = ((icmp_ln1028_reg_3575_pp0_iter9_reg == 1'd1) & (bckgndId_load_read_reg_3467 == 8'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1051_reg_3609_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2967 = ((bckgndId_load_read_reg_3467 == 8'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln1051_reg_3609_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_condition_2971 = ((icmp_ln1028_reg_3575 == 1'd0) & (bckgndId_load_read_reg_3467 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_1621_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2974 = ((icmp_ln1028_reg_3575 == 1'd0) & (bckgndId_load_read_reg_3467 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_1621_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2978 = ((icmp_ln1028_fu_1417_p2 == 1'd1) & (icmp_ln521_fu_1411_p2 == 1'd0) & (bckgndId_load_read_read_fu_682_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_2985 = ((icmp_ln1286_reg_3601_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1293_reg_3605_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_2988 = ((icmp_ln1286_reg_3601_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1293_reg_3605_pp0_iter4_reg) & (bckgndId_load_read_reg_3467 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_2991 = ((icmp_ln1286_reg_3601_pp0_iter4_reg == 1'd1) & (bckgndId_load_read_reg_3467 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b_1_fu_2525_p3 = ((tmp_15_fu_2507_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln3_fu_2515_p4);

assign b_fu_1591_p3 = ((tmp_9_fu_1583_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1245_fu_1577_p2);

assign barWidth_cast_cast_fu_1279_p1 = barWidth_cast;

assign bckgndId_load_read_read_fu_682_p2 = bckgndId_load;

assign bckgndId_load_read_reg_3467 = bckgndId_load;

assign bckgndYUV_din = {{{outpix_0_2_0_0_0_load376_fu_528}, {g_2_fu_524}}, {outpix_0_0_0_0_0_load368_fu_520}};

assign blkYuv_address0 = zext_ln1163_fu_1896_p1;

assign bluYuv_address0 = zext_ln1142_fu_1912_p1;

assign cmp2_i210_read_reg_3459 = cmp2_i210;

assign conv_i4_i206_fu_2873_p3 = ((cmp2_i210[0:0] == 1'b1) ? empty_fu_2869_p1 : 8'd128);

assign conv_i6_i242_cast_cast_cast_cast_cast_cast_fu_1291_p1 = $unsigned(conv_i6_i242_cast_cast_cast_cast_cast_fu_1287_p1);

assign conv_i6_i242_cast_cast_cast_cast_cast_fu_1287_p1 = $signed(conv_i6_i242_cast_cast_cast_cast);

assign conv_i_i226_cast_cast_cast_fu_1303_p1 = conv_i_i226_cast_cast;

assign conv_i_i_cast_cast_fu_1295_p3 = ((conv_i_i_cast[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign empty_72_fu_1813_p1 = s[7:0];

assign empty_fu_2869_p1 = rampVal_loc_1_fu_476[7:0];

assign g_3_fu_2499_p3 = ((tmp_14_fu_2481_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln2_fu_2489_p4);

assign g_fu_1559_p3 = ((tmp_8_fu_1551_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1241_fu_1545_p2);

assign grnYuv_address0 = zext_ln1121_fu_1928_p1;

assign grp_fu_3056_p0 = zext_ln1303_fu_1399_p1;

assign grp_fu_3056_p1 = 17'd131071;

assign grp_fu_3056_p2 = zext_ln1303_fu_1399_p1;

assign grp_fu_3065_p0 = grp_fu_3065_p00;

assign grp_fu_3065_p00 = r_fu_1527_p3;

assign grp_fu_3065_p1 = 15'd77;

assign grp_fu_3065_p2 = 15'd4224;

assign grp_fu_3074_p0 = zext_ln1258_1_fu_1603_p1;

assign grp_fu_3074_p1 = 16'd65451;

assign grp_fu_3082_p0 = zext_ln1258_1_fu_1603_p1;

assign grp_fu_3082_p1 = 16'd65429;

assign grp_fu_3082_p2 = grp_fu_3082_p20;

assign grp_fu_3082_p20 = shl_ln2_fu_1649_p3;

assign grp_fu_3090_p0 = zext_ln1258_1_reg_3638;

assign grp_fu_3090_p1 = 16'd150;

assign grp_fu_3090_p2 = grp_fu_3090_p20;

assign grp_fu_3090_p20 = grp_fu_3065_p3;

assign grp_fu_3099_p0 = zext_ln1258_reg_3632;

assign grp_fu_3099_p1 = 15'd32725;

assign grp_fu_3106_p2 = (phi_mul_fu_464 + zonePlateVAddr_loc_1_fu_472);

assign grp_fu_3114_p0 = grp_fu_3114_p00;

assign grp_fu_3114_p00 = b_reg_3624_pp0_iter7_reg;

assign grp_fu_3114_p1 = 14'd16363;

assign grp_fu_3124_p1 = 28'd221;

assign grp_reg_int_s_fu_1669_d = {{grp_fu_3056_p3[16:1]}};

assign grp_tpgPatternCheckerBoard_fu_1198_ap_start = grp_tpgPatternCheckerBoard_fu_1198_ap_start_reg;

assign grp_tpgPatternCrossHatch_fu_1229_ap_start = grp_tpgPatternCrossHatch_fu_1229_ap_start_reg;

assign grp_tpgPatternDPColorSquare_fu_1155_ap_start = grp_tpgPatternDPColorSquare_fu_1155_ap_start_reg;

assign grp_tpgPatternTartanColorBars_fu_1248_ap_start = grp_tpgPatternTartanColorBars_fu_1248_ap_start_reg;

assign hBarSel_4_loc_1_out = hBarSel_4_loc_1_fu_504;

assign hdata_flag_1_out = hdata_flag_1_fu_500;

assign hdata_loc_1_out = hdata_loc_1_fu_492;

assign hdata_new_1_out = hdata_new_1_fu_496;

assign icmp_ln1028_fu_1417_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1051_fu_1492_p2 = ((or_ln1051_fu_1486_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_1621_p2 = ((ret_fu_1615_p2 < barWidth_cast_cast_reg_3519) ? 1'b1 : 1'b0);

assign icmp_ln1286_fu_1468_p2 = ((or_ln1286_fu_1462_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1586_fu_1429_p2 = ((trunc_ln521_1_fu_1403_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln521_fu_1411_p2 = ((ap_sig_allocacmp_x_4 == loopWidth) ? 1'b1 : 1'b0);

assign lshr_ln1528_1_fu_2199_p4 = {{gSerie_V[27:1]}};

assign lshr_ln1528_2_fu_2235_p4 = {{bSerie_V[27:1]}};

assign lshr_ln1_fu_2955_p1 = grp_fu_3106_p3;

assign lshr_ln1_fu_2955_p4 = {{lshr_ln1_fu_2955_p1[15:5]}};

assign lshr_ln_fu_2163_p4 = {{rSerie_V[27:1]}};

assign mul_ln1258_2_fu_1691_p0 = mul_ln1258_2_fu_1691_p00;

assign mul_ln1258_2_fu_1691_p00 = b_reg_3624_pp0_iter4_reg;

assign mul_ln1258_2_fu_1691_p1 = 13'd29;

assign or_ln1051_fu_1486_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1100_fu_1933_p2 = (trunc_ln521_reg_3552_pp0_iter9_reg | cmp6_i);

assign or_ln1121_fu_1917_p2 = (trunc_ln521_reg_3552_pp0_iter9_reg | cmp6_i);

assign or_ln1142_fu_1901_p2 = (trunc_ln521_reg_3552_pp0_iter9_reg | cmp6_i);

assign or_ln1163_fu_1885_p2 = (trunc_ln521_reg_3552_pp0_iter9_reg | cmp6_i);

assign or_ln1184_fu_1869_p2 = (trunc_ln521_reg_3552_pp0_iter9_reg | cmp6_i);

assign or_ln1267_fu_2538_p2 = (xor_ln1267_fu_2533_p2 | cmp6_i);

assign or_ln1286_fu_1462_p2 = (y | ap_sig_allocacmp_x_4);

assign outpix_0_0_0_0_0_load368_out = outpix_0_0_0_0_0_load368_fu_520;

assign outpix_0_1_0_0_0_load372_out = g_2_fu_524;

assign outpix_0_2_0_0_0_load376_out = outpix_0_2_0_0_0_load376_fu_528;

assign r_fu_1527_p3 = ((tmp_7_fu_1519_p3[0:0] == 1'b1) ? 8'd255 : xor_ln1237_fu_1513_p2);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_488;

assign rampVal_2_loc_1_out = rampVal_2_loc_1_fu_480;

assign rampVal_2_new_1_out = rampVal_2_new_1_fu_484;

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_516;

assign rampVal_3_loc_1_out = rampVal_3_loc_1_fu_508;

assign rampVal_3_new_1_out = rampVal_3_new_1_fu_512;

assign rampVal_loc_1_out = rampVal_loc_1_fu_476;

assign redYuv_address0 = zext_ln1100_fu_1944_p1;

assign ret_4_fu_2179_p3 = {{xor_ln1528_fu_2173_p2}, {lshr_ln_fu_2163_p4}};

assign ret_5_fu_2215_p3 = {{xor_ln1528_1_fu_2209_p2}, {lshr_ln1528_1_fu_2199_p4}};

assign ret_6_fu_2251_p3 = {{xor_ln1528_2_fu_2245_p2}, {lshr_ln1528_2_fu_2235_p4}};

assign ret_fu_1615_p2 = (zext_ln1525_fu_1611_p1 + 12'd1);

assign select_ln1100_fu_1937_p3 = ((or_ln1100_fu_1933_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1121_fu_1921_p3 = ((or_ln1121_fu_1917_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1142_fu_1905_p3 = ((or_ln1142_fu_1901_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1163_fu_1889_p3 = ((or_ln1163_fu_1885_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1184_fu_1873_p3 = ((or_ln1184_fu_1869_p2[0:0] == 1'b1) ? select_ln1100_1 : 2'd1);

assign select_ln1220_fu_2712_p3 = ((and_ln1220_fu_2708_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : tpgBarSelYuv_u_q0);

assign select_ln1267_fu_2543_p3 = ((or_ln1267_fu_2538_p2[0:0] == 1'b1) ? g_3_fu_2499_p3 : b_1_fu_2525_p3);

assign select_ln1312_fu_2672_p3 = ((tmp_16_fu_2634_p3[0:0] == 1'b1) ? sub_ln1312_1_fu_2657_p2 : trunc_ln1312_2_fu_2663_p4);

assign select_ln1488_fu_2392_p3 = ((icmp_ln1028_reg_3575_pp0_iter10_reg[0:0] == 1'b1) ? add_ln1489 : trunc_ln521_4_fu_2388_p1);

assign select_ln1586_fu_2038_p3 = ((icmp_ln1586_reg_3581_pp0_iter10_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_fu_480);

assign select_ln1594_1_fu_2056_p3 = ((icmp_ln1594_2[0:0] == 1'b1) ? 8'd0 : trunc_ln314_fu_2045_p1);

assign select_ln1594_2_fu_2063_p3 = ((icmp_ln1594[0:0] == 1'b1) ? trunc_ln314_fu_2045_p1 : select_ln1594_1_fu_2056_p3);

assign select_ln1594_3_fu_2070_p3 = ((icmp_ln1594_1[0:0] == 1'b1) ? 8'd0 : select_ln1594_2_fu_2063_p3);

assign select_ln1594_4_fu_2077_p3 = ((icmp_ln1594[0:0] == 1'b1) ? 8'd0 : select_ln1594_1_fu_2056_p3);

assign select_ln1594_5_fu_2084_p3 = ((icmp_ln1594_1[0:0] == 1'b1) ? trunc_ln314_fu_2045_p1 : select_ln1594_4_fu_2077_p3);

assign select_ln1594_fu_2049_p3 = ((or_ln1594[0:0] == 1'b1) ? 8'd0 : trunc_ln314_fu_2045_p1);

assign select_ln1617_fu_2095_p3 = ((and_ln1618_fu_2091_p2[0:0] == 1'b1) ? select_ln1594_fu_2049_p3 : select_ln1594_3_fu_2070_p3);

assign select_ln217_fu_2317_p3 = ((and_ln1820_fu_2277_p2[0:0] == 1'b1) ? tmp_4_fu_2291_p3 : tmp_6_fu_2309_p3);

assign select_ln314_1_fu_2902_p3 = ((icmp_ln1028_reg_3575_pp0_iter10_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln521_3_fu_2898_p1);

assign select_ln314_3_fu_2013_p3 = ((trunc_ln521_reg_3552_pp0_iter10_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln314_fu_1737_p3 = ((tmp_13_fu_1719_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln314_1_fu_1727_p4);

assign select_ln315_1_fu_2398_p3 = ((cmp2_i210[0:0] == 1'b1) ? select_ln1488_fu_2392_p3 : 8'd128);

assign select_ln315_2_fu_2686_p3 = ((cmp2_i210[0:0] == 1'b1) ? add_ln1315_fu_2680_p2 : 8'd128);

assign select_ln315_fu_2908_p3 = ((cmp2_i210[0:0] == 1'b1) ? select_ln314_1_fu_2902_p3 : 8'd128);

assign sext_ln1260_1_fu_2465_p1 = add_ln1260_reg_3664_pp0_iter10_reg;

assign shl_ln1_fu_2445_p3 = {{b_reg_3624_pp0_iter10_reg}, {7'd0}};

assign shl_ln2_fu_1649_p3 = {{r_reg_3613_pp0_iter2_reg}, {7'd0}};

assign sub_ln1312_1_fu_2657_p2 = (8'd0 - trunc_ln1312_1_fu_2647_p4);

assign sub_ln1312_fu_2641_p2 = (27'd0 - trunc_ln1312_fu_2631_p1);

assign sub_ln223_fu_1632_p2 = (add_ln223_fu_1626_p2 - barWidth);

assign tmp_10_fu_2155_p3 = rSerie_V[32'd3];

assign tmp_11_fu_2191_p3 = gSerie_V[32'd3];

assign tmp_12_fu_2227_p3 = bSerie_V[32'd3];

assign tmp_13_fu_1719_p3 = add_ln1258_2_fu_1708_p2[32'd16];

assign tmp_14_fu_2481_p3 = add_ln1259_2_fu_2459_p2[32'd16];

assign tmp_15_fu_2507_p3 = add_ln1260_2_fu_2475_p2[32'd16];

assign tmp_16_fu_2634_p3 = grp_fu_3124_p2[32'd27];

assign tmp_2_fu_2259_p4 = {{rSerie_V[27:21]}};

assign tmp_3_fu_2281_p4 = {{bSerie_V[27:21]}};

assign tmp_4_fu_2291_p3 = {{xor_ln1528_2_fu_2245_p2}, {tmp_3_fu_2281_p4}};

assign tmp_5_fu_2299_p4 = {{gSerie_V[27:21]}};

assign tmp_6_fu_2309_p3 = {{xor_ln1528_1_fu_2209_p2}, {tmp_5_fu_2299_p4}};

assign tmp_7_fu_1519_p3 = add_ln1237_fu_1507_p2[32'd8];

assign tmp_8_fu_1551_p3 = add_ln1241_1_fu_1539_p2[32'd8];

assign tmp_9_fu_1583_p3 = add_ln1245_1_fu_1571_p2[32'd8];

assign tpgBarSelRgb_b_address0 = zext_ln1216_fu_1859_p1;

assign tpgBarSelRgb_b_load_cast_fu_2743_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_address0 = zext_ln1216_fu_1859_p1;

assign tpgBarSelRgb_r_address0 = zext_ln1216_fu_1859_p1;

assign tpgBarSelRgb_r_load_cast_fu_2735_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelYuv_u_address0 = zext_ln1216_fu_1859_p1;

assign tpgBarSelYuv_v_address0 = zext_ln1216_fu_1859_p1;

assign tpgBarSelYuv_y_address0 = zext_ln1216_fu_1859_p1;

assign tpgSinTableArray_9bit_address0 = zext_ln1245_fu_1457_p1;

assign tpgSinTableArray_9bit_address1 = zext_ln1241_fu_1446_p1;

assign tpgSinTableArray_9bit_address2 = zext_ln1237_fu_1435_p1;

assign tpgSinTableArray_address0 = zext_ln1311_fu_2964_p1;

assign trunc_ln1237_fu_1503_p1 = tpgSinTableArray_9bit_q2[7:0];

assign trunc_ln1241_fu_1535_p1 = tpgSinTableArray_9bit_q1[7:0];

assign trunc_ln1245_fu_1567_p1 = tpgSinTableArray_9bit_q0[7:0];

assign trunc_ln1312_1_fu_2647_p4 = {{sub_ln1312_fu_2641_p2[26:19]}};

assign trunc_ln1312_2_fu_2663_p4 = {{grp_fu_3124_p2[26:19]}};

assign trunc_ln1312_fu_2631_p1 = grp_fu_3124_p2[26:0];

assign trunc_ln1529_1_fu_2187_p1 = gSerie_V[0:0];

assign trunc_ln1529_2_fu_2223_p1 = bSerie_V[0:0];

assign trunc_ln1529_fu_2151_p1 = rSerie_V[0:0];

assign trunc_ln1_fu_2269_p3 = {{xor_ln1528_fu_2173_p2}, {tmp_2_fu_2259_p4}};

assign trunc_ln2_fu_2489_p4 = {{add_ln1259_2_fu_2459_p2[15:8]}};

assign trunc_ln314_1_fu_1727_p4 = {{add_ln1258_3_fu_1714_p2[15:8]}};

assign trunc_ln314_fu_2045_p1 = select_ln1586_fu_2038_p3[7:0];

assign trunc_ln3_fu_2515_p4 = {{add_ln1260_3_fu_2471_p2[15:8]}};

assign trunc_ln521_1_fu_1403_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln521_2_fu_1407_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln521_3_fu_2898_p1 = rampVal_3_loc_1_fu_508[7:0];

assign trunc_ln521_4_fu_2388_p1 = hdata_loc_1_fu_492[7:0];

assign trunc_ln521_5_fu_1952_p1 = rampVal_loc_1_fu_476[7:0];

assign trunc_ln521_6_fu_1820_p1 = hBarSel_4_loc_1_fu_504[2:0];

assign trunc_ln521_fu_1395_p1 = ap_sig_allocacmp_x_4[0:0];

assign val_assign_25_cast_fu_2739_p1 = $signed(tpgBarSelRgb_g_q0);

assign whiYuv_address0 = zext_ln1184_fu_1880_p1;

assign x_5_fu_1423_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign xor_ln1237_fu_1513_p2 = (trunc_ln1237_fu_1503_p1 ^ 8'd128);

assign xor_ln1241_fu_1545_p2 = (trunc_ln1241_fu_1535_p1 ^ 8'd128);

assign xor_ln1245_fu_1577_p2 = (trunc_ln1245_fu_1567_p1 ^ 8'd128);

assign xor_ln1267_fu_2533_p2 = (trunc_ln521_reg_3552_pp0_iter10_reg ^ 1'd1);

assign xor_ln1528_1_fu_2209_p2 = (trunc_ln1529_1_fu_2187_p1 ^ tmp_11_fu_2191_p3);

assign xor_ln1528_2_fu_2245_p2 = (trunc_ln1529_2_fu_2223_p1 ^ tmp_12_fu_2227_p3);

assign xor_ln1528_fu_2173_p2 = (trunc_ln1529_fu_2151_p1 ^ tmp_10_fu_2155_p3);

assign zext_ln1057_fu_1962_p1 = add_ln1057_fu_1956_p2;

assign zext_ln1100_fu_1944_p1 = select_ln1100_fu_1937_p3;

assign zext_ln1121_fu_1928_p1 = select_ln1121_fu_1921_p3;

assign zext_ln1142_fu_1912_p1 = select_ln1142_fu_1905_p3;

assign zext_ln1163_fu_1896_p1 = select_ln1163_fu_1889_p3;

assign zext_ln1184_fu_1880_p1 = select_ln1184_fu_1873_p3;

assign zext_ln1213_fu_1830_p1 = add_ln1213_fu_1824_p2;

assign zext_ln1216_fu_1859_p1 = hBarSel_4_loc_1_fu_504;

assign zext_ln1237_fu_1435_p1 = trunc_ln521_2_fu_1407_p1;

assign zext_ln1241_fu_1446_p1 = add_ln1241_fu_1440_p2;

assign zext_ln1245_fu_1457_p1 = add_ln1245_fu_1451_p2;

assign zext_ln1258_1_fu_1603_p1 = g_fu_1559_p3;

assign zext_ln1258_4_fu_1697_p1 = mul_ln1258_2_fu_1691_p2;

assign zext_ln1258_6_fu_1701_p1 = grp_fu_3090_p3;

assign zext_ln1258_7_fu_1704_p1 = mul_ln1258_2_fu_1691_p2;

assign zext_ln1258_fu_1599_p1 = r_fu_1527_p3;

assign zext_ln1259_1_fu_2456_p1 = $unsigned(add_ln1259_1_reg_3675_pp0_iter10_reg);

assign zext_ln1259_fu_2452_p1 = shl_ln1_fu_2445_p3;

assign zext_ln1260_1_fu_2468_p0 = grp_fu_3114_p3;

assign zext_ln1260_1_fu_2468_p1 = $unsigned(zext_ln1260_1_fu_2468_p0);

assign zext_ln1303_fu_1399_p1 = ap_sig_allocacmp_x_4;

assign zext_ln1311_fu_2964_p1 = lshr_ln1_fu_2955_p4;

assign zext_ln1525_fu_1611_p1 = xBar_V;

assign zext_ln519_cast_fu_1283_p1 = zext_ln519;

assign zext_ln545_fu_2921_p1 = add_ln1040_fu_2915_p2;

assign zext_ln649_fu_2411_p1 = add_ln1501_fu_2405_p2;

assign zonePlateVAddr_loc_1_out = zonePlateVAddr_loc_1_fu_472;

always @ (posedge ap_clk) begin
    barWidth_cast_cast_reg_3519[11] <= 1'b0;
    zext_ln519_cast_reg_3524[15:8] <= 8'b00000000;
    conv_i6_i242_cast_cast_cast_cast_cast_cast_reg_3529[7:5] <= 3'b000;
    conv_i_i226_cast_cast_cast_reg_3539[7:5] <= 3'b000;
    zext_ln1258_reg_3632[14:8] <= 7'b0000000;
    zext_ln1258_1_reg_3638[15:8] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2
