$date
	Wed Nov 02 10:32:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 ' A_and_B_or_C $end
$var wire 1 # B $end
$var wire 1 ( B_or_C $end
$var wire 1 $ C $end
$var wire 1 ! Z $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 ) Result_Combinational_Circuit $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
x(
x'
1&
1%
x$
x#
x"
0!
$end
#50
0%
#100
1(
0'
1%
1$
1#
0"
0&
#150
0%
#200
1%
