static void T_1 * F_1 ( union V_1 * V_2 )\r\n{\r\nreturn * F_2 ( V_2 -> V_3 ) ;\r\n}\r\nstatic void T_1 * F_3 ( union V_1 * V_2 )\r\n{\r\nreturn V_2 -> V_4 ;\r\n}\r\nstatic inline void T_1 * F_4 ( struct V_5 * V_6 )\r\n{\r\nreturn V_6 -> V_7 ( & V_6 -> V_8 ) ;\r\n}\r\nstatic inline void T_1 * F_5 ( struct V_5 * V_6 )\r\n{\r\nreturn V_6 -> V_7 ( & V_6 -> V_9 ) ;\r\n}\r\nstatic inline void T_1 * F_6 ( struct V_10 * V_11 )\r\n{\r\nstruct V_5 * V_12 = F_7 ( V_11 ) ;\r\nreturn F_4 ( V_12 ) ;\r\n}\r\nstatic inline void T_1 * F_8 ( struct V_10 * V_11 )\r\n{\r\nstruct V_5 * V_12 = F_7 ( V_11 ) ;\r\nreturn F_5 ( V_12 ) ;\r\n}\r\nstatic inline unsigned int F_9 ( struct V_10 * V_11 )\r\n{\r\nreturn V_11 -> V_13 ;\r\n}\r\nstatic void F_10 ( struct V_10 * V_11 )\r\n{\r\nT_2 V_14 = 1 << ( F_9 ( V_11 ) % 32 ) ;\r\nF_11 ( & V_15 ) ;\r\nF_12 ( V_14 , F_6 ( V_11 ) + V_16 + ( F_9 ( V_11 ) / 32 ) * 4 ) ;\r\nif ( V_17 . V_18 )\r\nV_17 . V_18 ( V_11 ) ;\r\nF_13 ( & V_15 ) ;\r\n}\r\nstatic void F_14 ( struct V_10 * V_11 )\r\n{\r\nT_2 V_14 = 1 << ( F_9 ( V_11 ) % 32 ) ;\r\nF_11 ( & V_15 ) ;\r\nif ( V_17 . V_19 )\r\nV_17 . V_19 ( V_11 ) ;\r\nF_12 ( V_14 , F_6 ( V_11 ) + V_20 + ( F_9 ( V_11 ) / 32 ) * 4 ) ;\r\nF_13 ( & V_15 ) ;\r\n}\r\nstatic void F_15 ( struct V_10 * V_11 )\r\n{\r\nif ( V_17 . V_21 ) {\r\nF_11 ( & V_15 ) ;\r\nV_17 . V_21 ( V_11 ) ;\r\nF_13 ( & V_15 ) ;\r\n}\r\nF_12 ( F_9 ( V_11 ) , F_8 ( V_11 ) + V_22 ) ;\r\n}\r\nstatic int F_16 ( struct V_10 * V_11 , unsigned int type )\r\n{\r\nvoid T_1 * V_2 = F_6 ( V_11 ) ;\r\nunsigned int V_23 = F_9 ( V_11 ) ;\r\nT_2 V_24 = 1 << ( V_23 % 32 ) ;\r\nT_2 V_25 = ( V_23 / 32 ) * 4 ;\r\nT_2 V_26 = 0x2 << ( ( V_23 % 16 ) * 2 ) ;\r\nT_2 V_27 = ( V_23 / 16 ) * 4 ;\r\nbool V_28 = false ;\r\nT_2 V_29 ;\r\nif ( V_23 < 16 )\r\nreturn - V_30 ;\r\nif ( type != V_31 && type != V_32 )\r\nreturn - V_30 ;\r\nF_11 ( & V_15 ) ;\r\nif ( V_17 . V_33 )\r\nV_17 . V_33 ( V_11 , type ) ;\r\nV_29 = F_17 ( V_2 + V_34 + V_27 ) ;\r\nif ( type == V_31 )\r\nV_29 &= ~ V_26 ;\r\nelse if ( type == V_32 )\r\nV_29 |= V_26 ;\r\nif ( F_17 ( V_2 + V_20 + V_25 ) & V_24 ) {\r\nF_12 ( V_24 , V_2 + V_16 + V_25 ) ;\r\nV_28 = true ;\r\n}\r\nF_12 ( V_29 , V_2 + V_34 + V_27 ) ;\r\nif ( V_28 )\r\nF_12 ( V_24 , V_2 + V_20 + V_25 ) ;\r\nF_13 ( & V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( struct V_10 * V_11 )\r\n{\r\nif ( V_17 . V_35 )\r\nreturn V_17 . V_35 ( V_11 ) ;\r\nreturn - V_36 ;\r\n}\r\nstatic int F_19 ( struct V_10 * V_11 , const struct V_37 * V_38 ,\r\nbool V_39 )\r\n{\r\nvoid T_1 * V_40 = F_6 ( V_11 ) + V_41 + ( F_9 ( V_11 ) & ~ 3 ) ;\r\nunsigned int V_42 = ( F_9 ( V_11 ) % 4 ) * 8 ;\r\nunsigned int V_43 = F_20 ( V_38 , V_44 ) ;\r\nT_2 V_29 , V_14 , V_45 ;\r\nif ( V_43 >= 8 || V_43 >= V_46 )\r\nreturn - V_30 ;\r\nV_14 = 0xff << V_42 ;\r\nV_45 = 1 << ( F_21 ( V_43 ) + V_42 ) ;\r\nF_11 ( & V_15 ) ;\r\nV_29 = F_17 ( V_40 ) & ~ V_14 ;\r\nF_12 ( V_29 | V_45 , V_40 ) ;\r\nF_13 ( & V_15 ) ;\r\nreturn V_47 ;\r\n}\r\nstatic int F_22 ( struct V_10 * V_11 , unsigned int V_48 )\r\n{\r\nint V_49 = - V_36 ;\r\nif ( V_17 . V_50 )\r\nV_49 = V_17 . V_50 ( V_11 , V_48 ) ;\r\nreturn V_49 ;\r\n}\r\nT_3 void T_4 F_23 ( struct V_51 * V_52 )\r\n{\r\nT_2 V_53 , V_54 ;\r\nstruct V_5 * V_55 = & V_12 [ 0 ] ;\r\nvoid T_1 * V_9 = F_5 ( V_55 ) ;\r\ndo {\r\nV_53 = F_17 ( V_9 + V_56 ) ;\r\nV_54 = V_53 & ~ 0x1c00 ;\r\nif ( F_24 ( V_54 > 15 && V_54 < 1021 ) ) {\r\nV_54 = F_25 ( V_55 -> V_57 , V_54 ) ;\r\nF_26 ( V_54 , V_52 ) ;\r\ncontinue;\r\n}\r\nif ( V_54 < 16 ) {\r\nF_12 ( V_53 , V_9 + V_22 ) ;\r\n#ifdef F_27\r\nF_28 ( V_54 , V_52 ) ;\r\n#endif\r\ncontinue;\r\n}\r\nbreak;\r\n} while ( 1 );\r\n}\r\nstatic void F_29 ( unsigned int V_58 , struct V_59 * V_60 )\r\n{\r\nstruct V_5 * V_61 = F_30 ( V_58 ) ;\r\nstruct V_62 * V_63 = F_31 ( V_58 ) ;\r\nunsigned int V_64 , F_9 ;\r\nunsigned long V_65 ;\r\nF_32 ( V_63 , V_60 ) ;\r\nF_11 ( & V_15 ) ;\r\nV_65 = F_17 ( F_5 ( V_61 ) + V_56 ) ;\r\nF_13 ( & V_15 ) ;\r\nF_9 = ( V_65 & 0x3ff ) ;\r\nif ( F_9 == 1023 )\r\ngoto V_66;\r\nV_64 = F_25 ( V_61 -> V_57 , F_9 ) ;\r\nif ( F_33 ( F_9 < 32 || F_9 > 1020 ) )\r\nF_34 ( V_64 , V_60 ) ;\r\nelse\r\nF_35 ( V_64 ) ;\r\nV_66:\r\nF_36 ( V_63 , V_60 ) ;\r\n}\r\nvoid T_5 F_37 ( unsigned int V_67 , unsigned int V_58 )\r\n{\r\nif ( V_67 >= V_68 )\r\nF_38 () ;\r\nif ( F_39 ( V_58 , & V_12 [ V_67 ] ) != 0 )\r\nF_38 () ;\r\nF_40 ( V_58 , F_29 ) ;\r\n}\r\nstatic void T_5 F_41 ( struct V_5 * V_55 )\r\n{\r\nunsigned int V_69 ;\r\nT_2 V_37 ;\r\nunsigned int V_70 = V_55 -> V_70 ;\r\nvoid T_1 * V_2 = F_4 ( V_55 ) ;\r\nT_2 V_43 = F_21 ( F_42 () ) ;\r\nV_37 = 1 << V_43 ;\r\nV_37 |= V_37 << 8 ;\r\nV_37 |= V_37 << 16 ;\r\nF_12 ( 0 , V_2 + V_71 ) ;\r\nfor ( V_69 = 32 ; V_69 < V_70 ; V_69 += 16 )\r\nF_12 ( 0 , V_2 + V_34 + V_69 * 4 / 16 ) ;\r\nfor ( V_69 = 32 ; V_69 < V_70 ; V_69 += 4 )\r\nF_12 ( V_37 , V_2 + V_41 + V_69 * 4 / 4 ) ;\r\nfor ( V_69 = 32 ; V_69 < V_70 ; V_69 += 4 )\r\nF_12 ( 0xa0a0a0a0 , V_2 + V_72 + V_69 * 4 / 4 ) ;\r\nfor ( V_69 = 32 ; V_69 < V_70 ; V_69 += 32 )\r\nF_12 ( 0xffffffff , V_2 + V_16 + V_69 * 4 / 32 ) ;\r\nF_12 ( 1 , V_2 + V_71 ) ;\r\n}\r\nstatic void T_6 F_43 ( struct V_5 * V_55 )\r\n{\r\nvoid T_1 * V_8 = F_4 ( V_55 ) ;\r\nvoid T_1 * V_2 = F_5 ( V_55 ) ;\r\nint V_69 ;\r\nF_12 ( 0xffff0000 , V_8 + V_16 ) ;\r\nF_12 ( 0x0000ffff , V_8 + V_20 ) ;\r\nfor ( V_69 = 0 ; V_69 < 32 ; V_69 += 4 )\r\nF_12 ( 0xa0a0a0a0 , V_8 + V_72 + V_69 * 4 / 4 ) ;\r\nF_12 ( 0xf0 , V_2 + V_73 ) ;\r\nF_12 ( 1 , V_2 + V_74 ) ;\r\n}\r\nstatic void F_44 ( unsigned int V_67 )\r\n{\r\nunsigned int V_70 ;\r\nvoid T_1 * V_8 ;\r\nint V_69 ;\r\nif ( V_67 >= V_68 )\r\nF_38 () ;\r\nV_70 = V_12 [ V_67 ] . V_70 ;\r\nV_8 = F_4 ( & V_12 [ V_67 ] ) ;\r\nif ( ! V_8 )\r\nreturn;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( V_70 , 16 ) ; V_69 ++ )\r\nV_12 [ V_67 ] . V_75 [ V_69 ] =\r\nF_17 ( V_8 + V_34 + V_69 * 4 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( V_70 , 4 ) ; V_69 ++ )\r\nV_12 [ V_67 ] . V_76 [ V_69 ] =\r\nF_17 ( V_8 + V_41 + V_69 * 4 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( V_70 , 32 ) ; V_69 ++ )\r\nV_12 [ V_67 ] . V_77 [ V_69 ] =\r\nF_17 ( V_8 + V_20 + V_69 * 4 ) ;\r\n}\r\nstatic void F_46 ( unsigned int V_67 )\r\n{\r\nunsigned int V_70 ;\r\nunsigned int V_69 ;\r\nvoid T_1 * V_8 ;\r\nif ( V_67 >= V_68 )\r\nF_38 () ;\r\nV_70 = V_12 [ V_67 ] . V_70 ;\r\nV_8 = F_4 ( & V_12 [ V_67 ] ) ;\r\nif ( ! V_8 )\r\nreturn;\r\nF_12 ( 0 , V_8 + V_71 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( V_70 , 16 ) ; V_69 ++ )\r\nF_12 ( V_12 [ V_67 ] . V_75 [ V_69 ] ,\r\nV_8 + V_34 + V_69 * 4 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( V_70 , 4 ) ; V_69 ++ )\r\nF_12 ( 0xa0a0a0a0 ,\r\nV_8 + V_72 + V_69 * 4 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( V_70 , 4 ) ; V_69 ++ )\r\nF_12 ( V_12 [ V_67 ] . V_76 [ V_69 ] ,\r\nV_8 + V_41 + V_69 * 4 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( V_70 , 32 ) ; V_69 ++ )\r\nF_12 ( V_12 [ V_67 ] . V_77 [ V_69 ] ,\r\nV_8 + V_20 + V_69 * 4 ) ;\r\nF_12 ( 1 , V_8 + V_71 ) ;\r\n}\r\nstatic void F_47 ( unsigned int V_67 )\r\n{\r\nint V_69 ;\r\nT_2 * V_78 ;\r\nvoid T_1 * V_8 ;\r\nvoid T_1 * V_9 ;\r\nif ( V_67 >= V_68 )\r\nF_38 () ;\r\nV_8 = F_4 ( & V_12 [ V_67 ] ) ;\r\nV_9 = F_5 ( & V_12 [ V_67 ] ) ;\r\nif ( ! V_8 || ! V_9 )\r\nreturn;\r\nV_78 = F_2 ( V_12 [ V_67 ] . V_79 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( 32 , 32 ) ; V_69 ++ )\r\nV_78 [ V_69 ] = F_17 ( V_8 + V_20 + V_69 * 4 ) ;\r\nV_78 = F_2 ( V_12 [ V_67 ] . V_80 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( 32 , 16 ) ; V_69 ++ )\r\nV_78 [ V_69 ] = F_17 ( V_8 + V_34 + V_69 * 4 ) ;\r\n}\r\nstatic void F_48 ( unsigned int V_67 )\r\n{\r\nint V_69 ;\r\nT_2 * V_78 ;\r\nvoid T_1 * V_8 ;\r\nvoid T_1 * V_9 ;\r\nif ( V_67 >= V_68 )\r\nF_38 () ;\r\nV_8 = F_4 ( & V_12 [ V_67 ] ) ;\r\nV_9 = F_5 ( & V_12 [ V_67 ] ) ;\r\nif ( ! V_8 || ! V_9 )\r\nreturn;\r\nV_78 = F_2 ( V_12 [ V_67 ] . V_79 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( 32 , 32 ) ; V_69 ++ )\r\nF_12 ( V_78 [ V_69 ] , V_8 + V_20 + V_69 * 4 ) ;\r\nV_78 = F_2 ( V_12 [ V_67 ] . V_80 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( 32 , 16 ) ; V_69 ++ )\r\nF_12 ( V_78 [ V_69 ] , V_8 + V_34 + V_69 * 4 ) ;\r\nfor ( V_69 = 0 ; V_69 < F_45 ( 32 , 4 ) ; V_69 ++ )\r\nF_12 ( 0xa0a0a0a0 , V_8 + V_72 + V_69 * 4 ) ;\r\nF_12 ( 0xf0 , V_9 + V_73 ) ;\r\nF_12 ( 1 , V_9 + V_74 ) ;\r\n}\r\nstatic int F_49 ( struct V_81 * V_82 , unsigned long V_83 , void * V_84 )\r\n{\r\nint V_69 ;\r\nfor ( V_69 = 0 ; V_69 < V_68 ; V_69 ++ ) {\r\n#ifdef F_50\r\nif ( ! V_12 [ V_69 ] . V_7 )\r\ncontinue;\r\n#endif\r\nswitch ( V_83 ) {\r\ncase V_85 :\r\nF_47 ( V_69 ) ;\r\nbreak;\r\ncase V_86 :\r\ncase V_87 :\r\nF_48 ( V_69 ) ;\r\nbreak;\r\ncase V_88 :\r\nF_44 ( V_69 ) ;\r\nbreak;\r\ncase V_89 :\r\ncase V_90 :\r\nF_46 ( V_69 ) ;\r\nbreak;\r\n}\r\n}\r\nreturn V_91 ;\r\n}\r\nstatic void T_5 F_51 ( struct V_5 * V_55 )\r\n{\r\nV_55 -> V_79 = F_52 ( F_45 ( 32 , 32 ) * 4 ,\r\nsizeof( T_2 ) ) ;\r\nF_53 ( ! V_55 -> V_79 ) ;\r\nV_55 -> V_80 = F_52 ( F_45 ( 32 , 16 ) * 4 ,\r\nsizeof( T_2 ) ) ;\r\nF_53 ( ! V_55 -> V_80 ) ;\r\nif ( V_55 == & V_12 [ 0 ] )\r\nF_54 ( & V_92 ) ;\r\n}\r\nstatic void T_5 F_51 ( struct V_5 * V_55 )\r\n{\r\n}\r\nstatic int F_55 ( struct V_93 * V_11 , unsigned int V_58 ,\r\nT_7 V_94 )\r\n{\r\nif ( V_94 < 32 ) {\r\nF_56 ( V_58 ) ;\r\nF_57 ( V_58 , & V_95 ,\r\nV_96 ) ;\r\nF_58 ( V_58 , V_97 | V_98 ) ;\r\n} else {\r\nF_57 ( V_58 , & V_95 ,\r\nV_99 ) ;\r\nF_58 ( V_58 , V_97 | V_100 ) ;\r\n}\r\nF_59 ( V_58 , V_11 -> V_101 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_60 ( struct V_93 * V_11 ,\r\nstruct V_102 * V_103 ,\r\nconst T_2 * V_104 , unsigned int V_105 ,\r\nunsigned long * V_106 , unsigned int * V_107 )\r\n{\r\nif ( V_11 -> V_108 != V_103 )\r\nreturn - V_30 ;\r\nif ( V_105 < 3 )\r\nreturn - V_30 ;\r\n* V_106 = V_104 [ 1 ] + 16 ;\r\nif ( ! V_104 [ 0 ] )\r\n* V_106 += 16 ;\r\n* V_107 = V_104 [ 2 ] & V_109 ;\r\nreturn 0 ;\r\n}\r\nvoid T_5 F_61 ( unsigned int V_67 , int V_110 ,\r\nvoid T_1 * V_8 , void T_1 * V_9 ,\r\nT_2 V_111 , struct V_102 * V_112 )\r\n{\r\nT_7 V_113 ;\r\nstruct V_5 * V_55 ;\r\nint V_70 , V_114 ;\r\nF_53 ( V_67 >= V_68 ) ;\r\nV_55 = & V_12 [ V_67 ] ;\r\n#ifdef F_50\r\nif ( V_111 ) {\r\nunsigned int V_43 ;\r\nV_55 -> V_8 . V_3 = F_62 (void __iomem *) ;\r\nV_55 -> V_9 . V_3 = F_62 (void __iomem *) ;\r\nif ( F_63 ( ! V_55 -> V_8 . V_3 ||\r\n! V_55 -> V_9 . V_3 ) ) {\r\nF_64 ( V_55 -> V_8 . V_3 ) ;\r\nF_64 ( V_55 -> V_9 . V_3 ) ;\r\nreturn;\r\n}\r\nF_65 (cpu) {\r\nunsigned long V_115 = V_111 * F_21 ( V_43 ) ;\r\n* F_66 ( V_55 -> V_8 . V_3 , V_43 ) = V_8 + V_115 ;\r\n* F_66 ( V_55 -> V_9 . V_3 , V_43 ) = V_9 + V_115 ;\r\n}\r\nF_67 ( V_55 , F_1 ) ;\r\n} else\r\n#endif\r\n{\r\nF_68 ( V_111 ,\r\nL_1 ,\r\nV_111 ) ;\r\nV_55 -> V_8 . V_4 = V_8 ;\r\nV_55 -> V_9 . V_4 = V_9 ;\r\nF_67 ( V_55 , F_3 ) ;\r\n}\r\nif ( V_67 == 0 && ( V_110 & 31 ) > 0 ) {\r\nV_113 = 16 ;\r\nif ( V_110 != - 1 )\r\nV_110 = ( V_110 & ~ 31 ) + 16 ;\r\n} else {\r\nV_113 = 32 ;\r\n}\r\nV_70 = F_17 ( F_4 ( V_55 ) + V_116 ) & 0x1f ;\r\nV_70 = ( V_70 + 1 ) * 32 ;\r\nif ( V_70 > 1020 )\r\nV_70 = 1020 ;\r\nV_55 -> V_70 = V_70 ;\r\nV_70 -= V_113 ;\r\nV_114 = F_69 ( V_110 , 16 , V_70 , F_70 () ) ;\r\nif ( F_71 ( V_114 ) ) {\r\nF_68 ( 1 , L_2 ,\r\nV_110 ) ;\r\nV_114 = V_110 ;\r\n}\r\nV_55 -> V_57 = F_72 ( V_112 , V_70 , V_114 ,\r\nV_113 , & V_117 , V_55 ) ;\r\nif ( F_63 ( ! V_55 -> V_57 ) )\r\nreturn;\r\nV_95 . V_118 |= V_17 . V_118 ;\r\nF_41 ( V_55 ) ;\r\nF_43 ( V_55 ) ;\r\nF_51 ( V_55 ) ;\r\n}\r\nvoid T_6 F_73 ( unsigned int V_67 )\r\n{\r\nF_53 ( V_67 >= V_68 ) ;\r\nF_43 ( & V_12 [ V_67 ] ) ;\r\n}\r\nvoid F_74 ( const struct V_37 * V_14 , unsigned int V_58 )\r\n{\r\nint V_43 ;\r\nunsigned long V_119 = 0 ;\r\nF_75 (cpu, mask)\r\nV_119 |= 1 << F_21 ( V_43 ) ;\r\nF_76 () ;\r\nF_12 ( V_119 << 16 | V_58 , F_4 ( & V_12 [ 0 ] ) + V_120 ) ;\r\n}\r\nint T_5 F_77 ( struct V_102 * V_112 , struct V_102 * V_121 )\r\n{\r\nvoid T_1 * V_9 ;\r\nvoid T_1 * V_8 ;\r\nT_2 V_111 ;\r\nint V_58 ;\r\nif ( F_63 ( ! V_112 ) )\r\nreturn - V_122 ;\r\nV_8 = F_78 ( V_112 , 0 ) ;\r\nF_68 ( ! V_8 , L_3 ) ;\r\nV_9 = F_78 ( V_112 , 1 ) ;\r\nF_68 ( ! V_9 , L_4 ) ;\r\nif ( F_79 ( V_112 , L_5 , & V_111 ) )\r\nV_111 = 0 ;\r\nF_61 ( V_123 , - 1 , V_8 , V_9 , V_111 , V_112 ) ;\r\nif ( V_121 ) {\r\nV_58 = F_80 ( V_112 , 0 ) ;\r\nF_37 ( V_123 , V_58 ) ;\r\n}\r\nV_123 ++ ;\r\nreturn 0 ;\r\n}
