
LAB3_exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c8c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002d98  08002d98  00012d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dbc  08002dbc  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002dbc  08002dbc  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002dbc  08002dbc  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dbc  08002dbc  00012dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dc0  08002dc0  00012dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002dc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  2000005c  08002e20  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000045c  08002e20  0002045c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db95  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000232e  00000000  00000000  0002dc1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  0002ff48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009c0  00000000  00000000  00030a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a74  00000000  00000000  000313f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d5c5  00000000  00000000  00049e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086643  00000000  00000000  00057429  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dda6c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a84  00000000  00000000  000ddac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stabstr      0000004e  00000000  00000000  000e0544  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d80 	.word	0x08002d80

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002d80 	.word	0x08002d80

0800014c <isButtonPressed>:
int KeyReg3[NUM_BUTTON]={NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};

int TimeOutForKeyPress[NUM_BUTTON] =  {200,200,200};
int button_flag[NUM_BUTTON] = {0,0,0};

int isButtonPressed(int num){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[num] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[num] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000078 	.word	0x20000078

08000180 <subKeyProcess>:

void subKeyProcess(int num){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	//TODO
	button_flag[num]=1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000078 	.word	0x20000078

080001a0 <getKeyInput>:

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i=0; i<NUM_BUTTON; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e069      	b.n	8000280 <getKeyInput+0xe0>
		KeyReg2[i] = KeyReg1[i];
 80001ac:	4a38      	ldr	r2, [pc, #224]	; (8000290 <getKeyInput+0xf0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4937      	ldr	r1, [pc, #220]	; (8000294 <getKeyInput+0xf4>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 80001bc:	4a36      	ldr	r2, [pc, #216]	; (8000298 <getKeyInput+0xf8>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4932      	ldr	r1, [pc, #200]	; (8000290 <getKeyInput+0xf0>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		//Add your button here
		KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, mode[i]);
 80001cc:	4a33      	ldr	r2, [pc, #204]	; (800029c <getKeyInput+0xfc>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80001d4:	4619      	mov	r1, r3
 80001d6:	4832      	ldr	r0, [pc, #200]	; (80002a0 <getKeyInput+0x100>)
 80001d8:	f001 fdb2 	bl	8001d40 <HAL_GPIO_ReadPin>
 80001dc:	4603      	mov	r3, r0
 80001de:	4619      	mov	r1, r3
 80001e0:	4a2d      	ldr	r2, [pc, #180]	; (8000298 <getKeyInput+0xf8>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){ //avoid noise
 80001e8:	4a29      	ldr	r2, [pc, #164]	; (8000290 <getKeyInput+0xf0>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f0:	4929      	ldr	r1, [pc, #164]	; (8000298 <getKeyInput+0xf8>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f8:	429a      	cmp	r2, r3
 80001fa:	d13e      	bne.n	800027a <getKeyInput+0xda>
 80001fc:	4a24      	ldr	r2, [pc, #144]	; (8000290 <getKeyInput+0xf0>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000204:	4923      	ldr	r1, [pc, #140]	; (8000294 <getKeyInput+0xf4>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800020c:	429a      	cmp	r2, r3
 800020e:	d134      	bne.n	800027a <getKeyInput+0xda>
			if (KeyReg2[i] != KeyReg3[i]){ //change state
 8000210:	4a20      	ldr	r2, [pc, #128]	; (8000294 <getKeyInput+0xf4>)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000218:	4922      	ldr	r1, [pc, #136]	; (80002a4 <getKeyInput+0x104>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000220:	429a      	cmp	r2, r3
 8000222:	d016      	beq.n	8000252 <getKeyInput+0xb2>
				KeyReg3[i] = KeyReg2[i];
 8000224:	4a1b      	ldr	r2, [pc, #108]	; (8000294 <getKeyInput+0xf4>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022c:	491d      	ldr	r1, [pc, #116]	; (80002a4 <getKeyInput+0x104>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg3[i] == PRESSED_STATE){
 8000234:	4a1b      	ldr	r2, [pc, #108]	; (80002a4 <getKeyInput+0x104>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d11c      	bne.n	800027a <getKeyInput+0xda>
					TimeOutForKeyPress[i] = 200;
 8000240:	4a19      	ldr	r2, [pc, #100]	; (80002a8 <getKeyInput+0x108>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	21c8      	movs	r1, #200	; 0xc8
 8000246:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					subKeyProcess(i);
 800024a:	6878      	ldr	r0, [r7, #4]
 800024c:	f7ff ff98 	bl	8000180 <subKeyProcess>
 8000250:	e013      	b.n	800027a <getKeyInput+0xda>
				}
			}

			else{ //press without release
				TimeOutForKeyPress[i]--;
 8000252:	4a15      	ldr	r2, [pc, #84]	; (80002a8 <getKeyInput+0x108>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800025a:	1e5a      	subs	r2, r3, #1
 800025c:	4912      	ldr	r1, [pc, #72]	; (80002a8 <getKeyInput+0x108>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0){
 8000264:	4a10      	ldr	r2, [pc, #64]	; (80002a8 <getKeyInput+0x108>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d104      	bne.n	800027a <getKeyInput+0xda>
					KeyReg3[i] = NORMAL_STATE;
 8000270:	4a0c      	ldr	r2, [pc, #48]	; (80002a4 <getKeyInput+0x104>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2101      	movs	r1, #1
 8000276:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i<NUM_BUTTON; i++){
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	3301      	adds	r3, #1
 800027e:	607b      	str	r3, [r7, #4]
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	2b02      	cmp	r3, #2
 8000284:	dd92      	ble.n	80001ac <getKeyInput+0xc>
				}

			}
		}
	}
}
 8000286:	bf00      	nop
 8000288:	bf00      	nop
 800028a:	3708      	adds	r7, #8
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	20000014 	.word	0x20000014
 8000294:	20000020 	.word	0x20000020
 8000298:	20000008 	.word	0x20000008
 800029c:	20000000 	.word	0x20000000
 80002a0:	40010c00 	.word	0x40010c00
 80002a4:	2000002c 	.word	0x2000002c
 80002a8:	20000038 	.word	0x20000038

080002ac <clearSignal>:
 *      Author: dinhq
 */

#include "display7SEG.h"

void clearSignal(){
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin,SET);
 80002b0:	2201      	movs	r2, #1
 80002b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002b6:	480b      	ldr	r0, [pc, #44]	; (80002e4 <clearSignal+0x38>)
 80002b8:	f001 fd59 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin,SET);
 80002bc:	2201      	movs	r2, #1
 80002be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002c2:	4808      	ldr	r0, [pc, #32]	; (80002e4 <clearSignal+0x38>)
 80002c4:	f001 fd53 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port,EN2_Pin,SET);
 80002c8:	2201      	movs	r2, #1
 80002ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002ce:	4805      	ldr	r0, [pc, #20]	; (80002e4 <clearSignal+0x38>)
 80002d0:	f001 fd4d 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port,EN3_Pin,SET);
 80002d4:	2201      	movs	r2, #1
 80002d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002da:	4802      	ldr	r0, [pc, #8]	; (80002e4 <clearSignal+0x38>)
 80002dc:	f001 fd47 	bl	8001d6e <HAL_GPIO_WritePin>
}
 80002e0:	bf00      	nop
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	40010800 	.word	0x40010800

080002e8 <display7SEG>:

void display7SEG(int num){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
	if (num==0){
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d123      	bne.n	800033e <display7SEG+0x56>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 80002f6:	2200      	movs	r2, #0
 80002f8:	2101      	movs	r1, #1
 80002fa:	48c2      	ldr	r0, [pc, #776]	; (8000604 <display7SEG+0x31c>)
 80002fc:	f001 fd37 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 8000300:	2200      	movs	r2, #0
 8000302:	2102      	movs	r1, #2
 8000304:	48bf      	ldr	r0, [pc, #764]	; (8000604 <display7SEG+0x31c>)
 8000306:	f001 fd32 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 800030a:	2200      	movs	r2, #0
 800030c:	2104      	movs	r1, #4
 800030e:	48bd      	ldr	r0, [pc, #756]	; (8000604 <display7SEG+0x31c>)
 8000310:	f001 fd2d 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 8000314:	2200      	movs	r2, #0
 8000316:	2108      	movs	r1, #8
 8000318:	48ba      	ldr	r0, [pc, #744]	; (8000604 <display7SEG+0x31c>)
 800031a:	f001 fd28 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,RESET);
 800031e:	2200      	movs	r2, #0
 8000320:	2110      	movs	r1, #16
 8000322:	48b8      	ldr	r0, [pc, #736]	; (8000604 <display7SEG+0x31c>)
 8000324:	f001 fd23 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	2120      	movs	r1, #32
 800032c:	48b5      	ldr	r0, [pc, #724]	; (8000604 <display7SEG+0x31c>)
 800032e:	f001 fd1e 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,SET);
 8000332:	2201      	movs	r2, #1
 8000334:	2140      	movs	r1, #64	; 0x40
 8000336:	48b3      	ldr	r0, [pc, #716]	; (8000604 <display7SEG+0x31c>)
 8000338:	f001 fd19 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
	}
}
 800033c:	e15d      	b.n	80005fa <display7SEG+0x312>
	else if (num==1){
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	2b01      	cmp	r3, #1
 8000342:	d123      	bne.n	800038c <display7SEG+0xa4>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,SET);
 8000344:	2201      	movs	r2, #1
 8000346:	2101      	movs	r1, #1
 8000348:	48ae      	ldr	r0, [pc, #696]	; (8000604 <display7SEG+0x31c>)
 800034a:	f001 fd10 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 800034e:	2200      	movs	r2, #0
 8000350:	2102      	movs	r1, #2
 8000352:	48ac      	ldr	r0, [pc, #688]	; (8000604 <display7SEG+0x31c>)
 8000354:	f001 fd0b 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 8000358:	2200      	movs	r2, #0
 800035a:	2104      	movs	r1, #4
 800035c:	48a9      	ldr	r0, [pc, #676]	; (8000604 <display7SEG+0x31c>)
 800035e:	f001 fd06 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,SET);
 8000362:	2201      	movs	r2, #1
 8000364:	2108      	movs	r1, #8
 8000366:	48a7      	ldr	r0, [pc, #668]	; (8000604 <display7SEG+0x31c>)
 8000368:	f001 fd01 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 800036c:	2201      	movs	r2, #1
 800036e:	2110      	movs	r1, #16
 8000370:	48a4      	ldr	r0, [pc, #656]	; (8000604 <display7SEG+0x31c>)
 8000372:	f001 fcfc 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,SET);
 8000376:	2201      	movs	r2, #1
 8000378:	2120      	movs	r1, #32
 800037a:	48a2      	ldr	r0, [pc, #648]	; (8000604 <display7SEG+0x31c>)
 800037c:	f001 fcf7 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,SET);
 8000380:	2201      	movs	r2, #1
 8000382:	2140      	movs	r1, #64	; 0x40
 8000384:	489f      	ldr	r0, [pc, #636]	; (8000604 <display7SEG+0x31c>)
 8000386:	f001 fcf2 	bl	8001d6e <HAL_GPIO_WritePin>
}
 800038a:	e136      	b.n	80005fa <display7SEG+0x312>
	else if (num==2){
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	2b02      	cmp	r3, #2
 8000390:	d123      	bne.n	80003da <display7SEG+0xf2>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 8000392:	2200      	movs	r2, #0
 8000394:	2101      	movs	r1, #1
 8000396:	489b      	ldr	r0, [pc, #620]	; (8000604 <display7SEG+0x31c>)
 8000398:	f001 fce9 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	2102      	movs	r1, #2
 80003a0:	4898      	ldr	r0, [pc, #608]	; (8000604 <display7SEG+0x31c>)
 80003a2:	f001 fce4 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,SET);
 80003a6:	2201      	movs	r2, #1
 80003a8:	2104      	movs	r1, #4
 80003aa:	4896      	ldr	r0, [pc, #600]	; (8000604 <display7SEG+0x31c>)
 80003ac:	f001 fcdf 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 80003b0:	2200      	movs	r2, #0
 80003b2:	2108      	movs	r1, #8
 80003b4:	4893      	ldr	r0, [pc, #588]	; (8000604 <display7SEG+0x31c>)
 80003b6:	f001 fcda 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2110      	movs	r1, #16
 80003be:	4891      	ldr	r0, [pc, #580]	; (8000604 <display7SEG+0x31c>)
 80003c0:	f001 fcd5 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,SET);
 80003c4:	2201      	movs	r2, #1
 80003c6:	2120      	movs	r1, #32
 80003c8:	488e      	ldr	r0, [pc, #568]	; (8000604 <display7SEG+0x31c>)
 80003ca:	f001 fcd0 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	2140      	movs	r1, #64	; 0x40
 80003d2:	488c      	ldr	r0, [pc, #560]	; (8000604 <display7SEG+0x31c>)
 80003d4:	f001 fccb 	bl	8001d6e <HAL_GPIO_WritePin>
}
 80003d8:	e10f      	b.n	80005fa <display7SEG+0x312>
	else if (num==3){
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	2b03      	cmp	r3, #3
 80003de:	d123      	bne.n	8000428 <display7SEG+0x140>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2101      	movs	r1, #1
 80003e4:	4887      	ldr	r0, [pc, #540]	; (8000604 <display7SEG+0x31c>)
 80003e6:	f001 fcc2 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	2102      	movs	r1, #2
 80003ee:	4885      	ldr	r0, [pc, #532]	; (8000604 <display7SEG+0x31c>)
 80003f0:	f001 fcbd 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 80003f4:	2200      	movs	r2, #0
 80003f6:	2104      	movs	r1, #4
 80003f8:	4882      	ldr	r0, [pc, #520]	; (8000604 <display7SEG+0x31c>)
 80003fa:	f001 fcb8 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 80003fe:	2200      	movs	r2, #0
 8000400:	2108      	movs	r1, #8
 8000402:	4880      	ldr	r0, [pc, #512]	; (8000604 <display7SEG+0x31c>)
 8000404:	f001 fcb3 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 8000408:	2201      	movs	r2, #1
 800040a:	2110      	movs	r1, #16
 800040c:	487d      	ldr	r0, [pc, #500]	; (8000604 <display7SEG+0x31c>)
 800040e:	f001 fcae 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,SET);
 8000412:	2201      	movs	r2, #1
 8000414:	2120      	movs	r1, #32
 8000416:	487b      	ldr	r0, [pc, #492]	; (8000604 <display7SEG+0x31c>)
 8000418:	f001 fca9 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	2140      	movs	r1, #64	; 0x40
 8000420:	4878      	ldr	r0, [pc, #480]	; (8000604 <display7SEG+0x31c>)
 8000422:	f001 fca4 	bl	8001d6e <HAL_GPIO_WritePin>
}
 8000426:	e0e8      	b.n	80005fa <display7SEG+0x312>
	else if (num==4){
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	2b04      	cmp	r3, #4
 800042c:	d123      	bne.n	8000476 <display7SEG+0x18e>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,SET);
 800042e:	2201      	movs	r2, #1
 8000430:	2101      	movs	r1, #1
 8000432:	4874      	ldr	r0, [pc, #464]	; (8000604 <display7SEG+0x31c>)
 8000434:	f001 fc9b 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	2102      	movs	r1, #2
 800043c:	4871      	ldr	r0, [pc, #452]	; (8000604 <display7SEG+0x31c>)
 800043e:	f001 fc96 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 8000442:	2200      	movs	r2, #0
 8000444:	2104      	movs	r1, #4
 8000446:	486f      	ldr	r0, [pc, #444]	; (8000604 <display7SEG+0x31c>)
 8000448:	f001 fc91 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,SET);
 800044c:	2201      	movs	r2, #1
 800044e:	2108      	movs	r1, #8
 8000450:	486c      	ldr	r0, [pc, #432]	; (8000604 <display7SEG+0x31c>)
 8000452:	f001 fc8c 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 8000456:	2201      	movs	r2, #1
 8000458:	2110      	movs	r1, #16
 800045a:	486a      	ldr	r0, [pc, #424]	; (8000604 <display7SEG+0x31c>)
 800045c:	f001 fc87 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 8000460:	2200      	movs	r2, #0
 8000462:	2120      	movs	r1, #32
 8000464:	4867      	ldr	r0, [pc, #412]	; (8000604 <display7SEG+0x31c>)
 8000466:	f001 fc82 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 800046a:	2200      	movs	r2, #0
 800046c:	2140      	movs	r1, #64	; 0x40
 800046e:	4865      	ldr	r0, [pc, #404]	; (8000604 <display7SEG+0x31c>)
 8000470:	f001 fc7d 	bl	8001d6e <HAL_GPIO_WritePin>
}
 8000474:	e0c1      	b.n	80005fa <display7SEG+0x312>
	else if (num==5){
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	2b05      	cmp	r3, #5
 800047a:	d123      	bne.n	80004c4 <display7SEG+0x1dc>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	2101      	movs	r1, #1
 8000480:	4860      	ldr	r0, [pc, #384]	; (8000604 <display7SEG+0x31c>)
 8000482:	f001 fc74 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,SET);
 8000486:	2201      	movs	r2, #1
 8000488:	2102      	movs	r1, #2
 800048a:	485e      	ldr	r0, [pc, #376]	; (8000604 <display7SEG+0x31c>)
 800048c:	f001 fc6f 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 8000490:	2200      	movs	r2, #0
 8000492:	2104      	movs	r1, #4
 8000494:	485b      	ldr	r0, [pc, #364]	; (8000604 <display7SEG+0x31c>)
 8000496:	f001 fc6a 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 800049a:	2200      	movs	r2, #0
 800049c:	2108      	movs	r1, #8
 800049e:	4859      	ldr	r0, [pc, #356]	; (8000604 <display7SEG+0x31c>)
 80004a0:	f001 fc65 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 80004a4:	2201      	movs	r2, #1
 80004a6:	2110      	movs	r1, #16
 80004a8:	4856      	ldr	r0, [pc, #344]	; (8000604 <display7SEG+0x31c>)
 80004aa:	f001 fc60 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 80004ae:	2200      	movs	r2, #0
 80004b0:	2120      	movs	r1, #32
 80004b2:	4854      	ldr	r0, [pc, #336]	; (8000604 <display7SEG+0x31c>)
 80004b4:	f001 fc5b 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 80004b8:	2200      	movs	r2, #0
 80004ba:	2140      	movs	r1, #64	; 0x40
 80004bc:	4851      	ldr	r0, [pc, #324]	; (8000604 <display7SEG+0x31c>)
 80004be:	f001 fc56 	bl	8001d6e <HAL_GPIO_WritePin>
}
 80004c2:	e09a      	b.n	80005fa <display7SEG+0x312>
	else if (num==6){
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	2b06      	cmp	r3, #6
 80004c8:	d123      	bne.n	8000512 <display7SEG+0x22a>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	2101      	movs	r1, #1
 80004ce:	484d      	ldr	r0, [pc, #308]	; (8000604 <display7SEG+0x31c>)
 80004d0:	f001 fc4d 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,SET);
 80004d4:	2201      	movs	r2, #1
 80004d6:	2102      	movs	r1, #2
 80004d8:	484a      	ldr	r0, [pc, #296]	; (8000604 <display7SEG+0x31c>)
 80004da:	f001 fc48 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	2104      	movs	r1, #4
 80004e2:	4848      	ldr	r0, [pc, #288]	; (8000604 <display7SEG+0x31c>)
 80004e4:	f001 fc43 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	2108      	movs	r1, #8
 80004ec:	4845      	ldr	r0, [pc, #276]	; (8000604 <display7SEG+0x31c>)
 80004ee:	f001 fc3e 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,RESET);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2110      	movs	r1, #16
 80004f6:	4843      	ldr	r0, [pc, #268]	; (8000604 <display7SEG+0x31c>)
 80004f8:	f001 fc39 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2120      	movs	r1, #32
 8000500:	4840      	ldr	r0, [pc, #256]	; (8000604 <display7SEG+0x31c>)
 8000502:	f001 fc34 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 8000506:	2200      	movs	r2, #0
 8000508:	2140      	movs	r1, #64	; 0x40
 800050a:	483e      	ldr	r0, [pc, #248]	; (8000604 <display7SEG+0x31c>)
 800050c:	f001 fc2f 	bl	8001d6e <HAL_GPIO_WritePin>
}
 8000510:	e073      	b.n	80005fa <display7SEG+0x312>
	else if (num==7){
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	2b07      	cmp	r3, #7
 8000516:	d123      	bne.n	8000560 <display7SEG+0x278>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 8000518:	2200      	movs	r2, #0
 800051a:	2101      	movs	r1, #1
 800051c:	4839      	ldr	r0, [pc, #228]	; (8000604 <display7SEG+0x31c>)
 800051e:	f001 fc26 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 8000522:	2200      	movs	r2, #0
 8000524:	2102      	movs	r1, #2
 8000526:	4837      	ldr	r0, [pc, #220]	; (8000604 <display7SEG+0x31c>)
 8000528:	f001 fc21 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 800052c:	2200      	movs	r2, #0
 800052e:	2104      	movs	r1, #4
 8000530:	4834      	ldr	r0, [pc, #208]	; (8000604 <display7SEG+0x31c>)
 8000532:	f001 fc1c 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,SET);
 8000536:	2201      	movs	r2, #1
 8000538:	2108      	movs	r1, #8
 800053a:	4832      	ldr	r0, [pc, #200]	; (8000604 <display7SEG+0x31c>)
 800053c:	f001 fc17 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 8000540:	2201      	movs	r2, #1
 8000542:	2110      	movs	r1, #16
 8000544:	482f      	ldr	r0, [pc, #188]	; (8000604 <display7SEG+0x31c>)
 8000546:	f001 fc12 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,SET);
 800054a:	2201      	movs	r2, #1
 800054c:	2120      	movs	r1, #32
 800054e:	482d      	ldr	r0, [pc, #180]	; (8000604 <display7SEG+0x31c>)
 8000550:	f001 fc0d 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,SET);
 8000554:	2201      	movs	r2, #1
 8000556:	2140      	movs	r1, #64	; 0x40
 8000558:	482a      	ldr	r0, [pc, #168]	; (8000604 <display7SEG+0x31c>)
 800055a:	f001 fc08 	bl	8001d6e <HAL_GPIO_WritePin>
}
 800055e:	e04c      	b.n	80005fa <display7SEG+0x312>
	else if (num==8){
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2b08      	cmp	r3, #8
 8000564:	d123      	bne.n	80005ae <display7SEG+0x2c6>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	2101      	movs	r1, #1
 800056a:	4826      	ldr	r0, [pc, #152]	; (8000604 <display7SEG+0x31c>)
 800056c:	f001 fbff 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2102      	movs	r1, #2
 8000574:	4823      	ldr	r0, [pc, #140]	; (8000604 <display7SEG+0x31c>)
 8000576:	f001 fbfa 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	2104      	movs	r1, #4
 800057e:	4821      	ldr	r0, [pc, #132]	; (8000604 <display7SEG+0x31c>)
 8000580:	f001 fbf5 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	2108      	movs	r1, #8
 8000588:	481e      	ldr	r0, [pc, #120]	; (8000604 <display7SEG+0x31c>)
 800058a:	f001 fbf0 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2110      	movs	r1, #16
 8000592:	481c      	ldr	r0, [pc, #112]	; (8000604 <display7SEG+0x31c>)
 8000594:	f001 fbeb 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2120      	movs	r1, #32
 800059c:	4819      	ldr	r0, [pc, #100]	; (8000604 <display7SEG+0x31c>)
 800059e:	f001 fbe6 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 80005a2:	2200      	movs	r2, #0
 80005a4:	2140      	movs	r1, #64	; 0x40
 80005a6:	4817      	ldr	r0, [pc, #92]	; (8000604 <display7SEG+0x31c>)
 80005a8:	f001 fbe1 	bl	8001d6e <HAL_GPIO_WritePin>
}
 80005ac:	e025      	b.n	80005fa <display7SEG+0x312>
	else if (num==9){
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2b09      	cmp	r3, #9
 80005b2:	d122      	bne.n	80005fa <display7SEG+0x312>
		HAL_GPIO_WritePin(SEG0_GPIO_Port,SEG0_Pin,RESET);
 80005b4:	2200      	movs	r2, #0
 80005b6:	2101      	movs	r1, #1
 80005b8:	4812      	ldr	r0, [pc, #72]	; (8000604 <display7SEG+0x31c>)
 80005ba:	f001 fbd8 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port,SEG1_Pin,RESET);
 80005be:	2200      	movs	r2, #0
 80005c0:	2102      	movs	r1, #2
 80005c2:	4810      	ldr	r0, [pc, #64]	; (8000604 <display7SEG+0x31c>)
 80005c4:	f001 fbd3 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port,SEG2_Pin,RESET);
 80005c8:	2200      	movs	r2, #0
 80005ca:	2104      	movs	r1, #4
 80005cc:	480d      	ldr	r0, [pc, #52]	; (8000604 <display7SEG+0x31c>)
 80005ce:	f001 fbce 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port,SEG3_Pin,RESET);
 80005d2:	2200      	movs	r2, #0
 80005d4:	2108      	movs	r1, #8
 80005d6:	480b      	ldr	r0, [pc, #44]	; (8000604 <display7SEG+0x31c>)
 80005d8:	f001 fbc9 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port,SEG4_Pin,SET);
 80005dc:	2201      	movs	r2, #1
 80005de:	2110      	movs	r1, #16
 80005e0:	4808      	ldr	r0, [pc, #32]	; (8000604 <display7SEG+0x31c>)
 80005e2:	f001 fbc4 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port,SEG5_Pin,RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2120      	movs	r1, #32
 80005ea:	4806      	ldr	r0, [pc, #24]	; (8000604 <display7SEG+0x31c>)
 80005ec:	f001 fbbf 	bl	8001d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port,SEG6_Pin,RESET);
 80005f0:	2200      	movs	r2, #0
 80005f2:	2140      	movs	r1, #64	; 0x40
 80005f4:	4803      	ldr	r0, [pc, #12]	; (8000604 <display7SEG+0x31c>)
 80005f6:	f001 fbba 	bl	8001d6e <HAL_GPIO_WritePin>
}
 80005fa:	bf00      	nop
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	40010c00 	.word	0x40010c00

08000608 <displaySignal>:

void displaySignal(int index){
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	clearSignal();
 8000610:	f7ff fe4c 	bl	80002ac <clearSignal>
	display7SEG(led_buffer[index]);
 8000614:	4a1b      	ldr	r2, [pc, #108]	; (8000684 <displaySignal+0x7c>)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800061c:	4618      	mov	r0, r3
 800061e:	f7ff fe63 	bl	80002e8 <display7SEG>
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	2b03      	cmp	r3, #3
 8000626:	d827      	bhi.n	8000678 <displaySignal+0x70>
 8000628:	a201      	add	r2, pc, #4	; (adr r2, 8000630 <displaySignal+0x28>)
 800062a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800062e:	bf00      	nop
 8000630:	08000641 	.word	0x08000641
 8000634:	0800064f 	.word	0x0800064f
 8000638:	0800065d 	.word	0x0800065d
 800063c:	0800066b 	.word	0x0800066b
	switch(index){
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000640:	2200      	movs	r2, #0
 8000642:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000646:	4810      	ldr	r0, [pc, #64]	; (8000688 <displaySignal+0x80>)
 8000648:	f001 fb91 	bl	8001d6e <HAL_GPIO_WritePin>
		break;
 800064c:	e015      	b.n	800067a <displaySignal+0x72>
	case 1:
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800064e:	2200      	movs	r2, #0
 8000650:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000654:	480c      	ldr	r0, [pc, #48]	; (8000688 <displaySignal+0x80>)
 8000656:	f001 fb8a 	bl	8001d6e <HAL_GPIO_WritePin>
		break;
 800065a:	e00e      	b.n	800067a <displaySignal+0x72>
	case 2:
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000662:	4809      	ldr	r0, [pc, #36]	; (8000688 <displaySignal+0x80>)
 8000664:	f001 fb83 	bl	8001d6e <HAL_GPIO_WritePin>
		break;
 8000668:	e007      	b.n	800067a <displaySignal+0x72>
	case 3:
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800066a:	2200      	movs	r2, #0
 800066c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000670:	4805      	ldr	r0, [pc, #20]	; (8000688 <displaySignal+0x80>)
 8000672:	f001 fb7c 	bl	8001d6e <HAL_GPIO_WritePin>
		break;
 8000676:	e000      	b.n	800067a <displaySignal+0x72>
	default:
		break;
 8000678:	bf00      	nop
	}
}
 800067a:	bf00      	nop
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	20000088 	.word	0x20000088
 8000688:	40010800 	.word	0x40010800

0800068c <fsm_manual_run>:
 *      Author: dinhq
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
	switch(led_status){
 8000690:	4b91      	ldr	r3, [pc, #580]	; (80008d8 <fsm_manual_run+0x24c>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	2b0e      	cmp	r3, #14
 8000696:	d056      	beq.n	8000746 <fsm_manual_run+0xba>
 8000698:	2b0e      	cmp	r3, #14
 800069a:	f300 8113 	bgt.w	80008c4 <fsm_manual_run+0x238>
 800069e:	2b0c      	cmp	r3, #12
 80006a0:	d003      	beq.n	80006aa <fsm_manual_run+0x1e>
 80006a2:	2b0d      	cmp	r3, #13
 80006a4:	f000 809e 	beq.w	80007e4 <fsm_manual_run+0x158>
			y_val=r_val-g_val;
		}
		break;

	default:
		break;
 80006a8:	e10c      	b.n	80008c4 <fsm_manual_run+0x238>
		if (timer5_flag == 1){
 80006aa:	4b8c      	ldr	r3, [pc, #560]	; (80008dc <fsm_manual_run+0x250>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d113      	bne.n	80006da <fsm_manual_run+0x4e>
			setTimer5(25);
 80006b2:	2019      	movs	r0, #25
 80006b4:	f000 ff00 	bl	80014b8 <setTimer5>
			if (toogleFlag == 0){
 80006b8:	4b89      	ldr	r3, [pc, #548]	; (80008e0 <fsm_manual_run+0x254>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d104      	bne.n	80006ca <fsm_manual_run+0x3e>
				onRED1();
 80006c0:	f000 fc12 	bl	8000ee8 <onRED1>
				onRED2();
 80006c4:	f000 fc52 	bl	8000f6c <onRED2>
 80006c8:	e001      	b.n	80006ce <fsm_manual_run+0x42>
				offALL();
 80006ca:	f000 fc91 	bl	8000ff0 <offALL>
			toogleFlag = 1 - toogleFlag;
 80006ce:	4b84      	ldr	r3, [pc, #528]	; (80008e0 <fsm_manual_run+0x254>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f1c3 0301 	rsb	r3, r3, #1
 80006d6:	4a82      	ldr	r2, [pc, #520]	; (80008e0 <fsm_manual_run+0x254>)
 80006d8:	6013      	str	r3, [r2, #0]
		if (isButtonPressed(1) == 1){
 80006da:	2001      	movs	r0, #1
 80006dc:	f7ff fd36 	bl	800014c <isButtonPressed>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b01      	cmp	r3, #1
 80006e4:	d110      	bne.n	8000708 <fsm_manual_run+0x7c>
			r_inc++;
 80006e6:	4b7f      	ldr	r3, [pc, #508]	; (80008e4 <fsm_manual_run+0x258>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	3301      	adds	r3, #1
 80006ec:	4a7d      	ldr	r2, [pc, #500]	; (80008e4 <fsm_manual_run+0x258>)
 80006ee:	6013      	str	r3, [r2, #0]
			timerRoad1++;
 80006f0:	4b7d      	ldr	r3, [pc, #500]	; (80008e8 <fsm_manual_run+0x25c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	3301      	adds	r3, #1
 80006f6:	4a7c      	ldr	r2, [pc, #496]	; (80008e8 <fsm_manual_run+0x25c>)
 80006f8:	6013      	str	r3, [r2, #0]
			if (r_inc >= 100) r_inc=2;
 80006fa:	4b7a      	ldr	r3, [pc, #488]	; (80008e4 <fsm_manual_run+0x258>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	2b63      	cmp	r3, #99	; 0x63
 8000700:	dd02      	ble.n	8000708 <fsm_manual_run+0x7c>
 8000702:	4b78      	ldr	r3, [pc, #480]	; (80008e4 <fsm_manual_run+0x258>)
 8000704:	2202      	movs	r2, #2
 8000706:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(0) == 1){
 8000708:	2000      	movs	r0, #0
 800070a:	f7ff fd1f 	bl	800014c <isButtonPressed>
 800070e:	4603      	mov	r3, r0
 8000710:	2b01      	cmp	r3, #1
 8000712:	d10c      	bne.n	800072e <fsm_manual_run+0xa2>
			setTimer5(1);
 8000714:	2001      	movs	r0, #1
 8000716:	f000 fecf 	bl	80014b8 <setTimer5>
			led_status = YELLOW_MAN;
 800071a:	4b6f      	ldr	r3, [pc, #444]	; (80008d8 <fsm_manual_run+0x24c>)
 800071c:	220e      	movs	r2, #14
 800071e:	601a      	str	r2, [r3, #0]
			timerRoad1 = y_val;
 8000720:	4b72      	ldr	r3, [pc, #456]	; (80008ec <fsm_manual_run+0x260>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a70      	ldr	r2, [pc, #448]	; (80008e8 <fsm_manual_run+0x25c>)
 8000726:	6013      	str	r3, [r2, #0]
			timerRoad2 = 3;
 8000728:	4b71      	ldr	r3, [pc, #452]	; (80008f0 <fsm_manual_run+0x264>)
 800072a:	2203      	movs	r2, #3
 800072c:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(2) == 1){
 800072e:	2002      	movs	r0, #2
 8000730:	f7ff fd0c 	bl	800014c <isButtonPressed>
 8000734:	4603      	mov	r3, r0
 8000736:	2b01      	cmp	r3, #1
 8000738:	f040 80c6 	bne.w	80008c8 <fsm_manual_run+0x23c>
			r_val=r_inc;
 800073c:	4b69      	ldr	r3, [pc, #420]	; (80008e4 <fsm_manual_run+0x258>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a6c      	ldr	r2, [pc, #432]	; (80008f4 <fsm_manual_run+0x268>)
 8000742:	6013      	str	r3, [r2, #0]
		break;
 8000744:	e0c0      	b.n	80008c8 <fsm_manual_run+0x23c>
		if (timer5_flag == 1){
 8000746:	4b65      	ldr	r3, [pc, #404]	; (80008dc <fsm_manual_run+0x250>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2b01      	cmp	r3, #1
 800074c:	d113      	bne.n	8000776 <fsm_manual_run+0xea>
			setTimer5(25);
 800074e:	2019      	movs	r0, #25
 8000750:	f000 feb2 	bl	80014b8 <setTimer5>
			if (toogleFlag == 0){
 8000754:	4b62      	ldr	r3, [pc, #392]	; (80008e0 <fsm_manual_run+0x254>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d104      	bne.n	8000766 <fsm_manual_run+0xda>
				onYELLOW1();
 800075c:	f000 fbda 	bl	8000f14 <onYELLOW1>
				onYELLOW2();
 8000760:	f000 fc1a 	bl	8000f98 <onYELLOW2>
 8000764:	e001      	b.n	800076a <fsm_manual_run+0xde>
				offALL();
 8000766:	f000 fc43 	bl	8000ff0 <offALL>
			toogleFlag = 1 - toogleFlag;
 800076a:	4b5d      	ldr	r3, [pc, #372]	; (80008e0 <fsm_manual_run+0x254>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f1c3 0301 	rsb	r3, r3, #1
 8000772:	4a5b      	ldr	r2, [pc, #364]	; (80008e0 <fsm_manual_run+0x254>)
 8000774:	6013      	str	r3, [r2, #0]
		if (isButtonPressed(1) == 1){
 8000776:	2001      	movs	r0, #1
 8000778:	f7ff fce8 	bl	800014c <isButtonPressed>
 800077c:	4603      	mov	r3, r0
 800077e:	2b01      	cmp	r3, #1
 8000780:	d112      	bne.n	80007a8 <fsm_manual_run+0x11c>
			y_inc++;
 8000782:	4b5d      	ldr	r3, [pc, #372]	; (80008f8 <fsm_manual_run+0x26c>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	3301      	adds	r3, #1
 8000788:	4a5b      	ldr	r2, [pc, #364]	; (80008f8 <fsm_manual_run+0x26c>)
 800078a:	6013      	str	r3, [r2, #0]
			timerRoad1++;
 800078c:	4b56      	ldr	r3, [pc, #344]	; (80008e8 <fsm_manual_run+0x25c>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	3301      	adds	r3, #1
 8000792:	4a55      	ldr	r2, [pc, #340]	; (80008e8 <fsm_manual_run+0x25c>)
 8000794:	6013      	str	r3, [r2, #0]
			if (y_inc >= r_val) y_inc=1;
 8000796:	4b58      	ldr	r3, [pc, #352]	; (80008f8 <fsm_manual_run+0x26c>)
 8000798:	681a      	ldr	r2, [r3, #0]
 800079a:	4b56      	ldr	r3, [pc, #344]	; (80008f4 <fsm_manual_run+0x268>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	429a      	cmp	r2, r3
 80007a0:	db02      	blt.n	80007a8 <fsm_manual_run+0x11c>
 80007a2:	4b55      	ldr	r3, [pc, #340]	; (80008f8 <fsm_manual_run+0x26c>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(0) == 1){
 80007a8:	2000      	movs	r0, #0
 80007aa:	f7ff fccf 	bl	800014c <isButtonPressed>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d10c      	bne.n	80007ce <fsm_manual_run+0x142>
			setTimer5(1);
 80007b4:	2001      	movs	r0, #1
 80007b6:	f000 fe7f 	bl	80014b8 <setTimer5>
			led_status = GREEN_MAN;
 80007ba:	4b47      	ldr	r3, [pc, #284]	; (80008d8 <fsm_manual_run+0x24c>)
 80007bc:	220d      	movs	r2, #13
 80007be:	601a      	str	r2, [r3, #0]
			timerRoad1 = g_val;
 80007c0:	4b4e      	ldr	r3, [pc, #312]	; (80008fc <fsm_manual_run+0x270>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a48      	ldr	r2, [pc, #288]	; (80008e8 <fsm_manual_run+0x25c>)
 80007c6:	6013      	str	r3, [r2, #0]
			timerRoad2 = 4;
 80007c8:	4b49      	ldr	r3, [pc, #292]	; (80008f0 <fsm_manual_run+0x264>)
 80007ca:	2204      	movs	r2, #4
 80007cc:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(2) == 1){
 80007ce:	2002      	movs	r0, #2
 80007d0:	f7ff fcbc 	bl	800014c <isButtonPressed>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d178      	bne.n	80008cc <fsm_manual_run+0x240>
			y_val=y_inc;
 80007da:	4b47      	ldr	r3, [pc, #284]	; (80008f8 <fsm_manual_run+0x26c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a43      	ldr	r2, [pc, #268]	; (80008ec <fsm_manual_run+0x260>)
 80007e0:	6013      	str	r3, [r2, #0]
		break;
 80007e2:	e073      	b.n	80008cc <fsm_manual_run+0x240>
		if (timer5_flag == 1){
 80007e4:	4b3d      	ldr	r3, [pc, #244]	; (80008dc <fsm_manual_run+0x250>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d113      	bne.n	8000814 <fsm_manual_run+0x188>
			setTimer5(25);
 80007ec:	2019      	movs	r0, #25
 80007ee:	f000 fe63 	bl	80014b8 <setTimer5>
			if (toogleFlag == 0){
 80007f2:	4b3b      	ldr	r3, [pc, #236]	; (80008e0 <fsm_manual_run+0x254>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d104      	bne.n	8000804 <fsm_manual_run+0x178>
				onGREEN1();
 80007fa:	f000 fba1 	bl	8000f40 <onGREEN1>
				onGREEN2();
 80007fe:	f000 fbe1 	bl	8000fc4 <onGREEN2>
 8000802:	e001      	b.n	8000808 <fsm_manual_run+0x17c>
				offALL();
 8000804:	f000 fbf4 	bl	8000ff0 <offALL>
			toogleFlag = 1 - toogleFlag;
 8000808:	4b35      	ldr	r3, [pc, #212]	; (80008e0 <fsm_manual_run+0x254>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f1c3 0301 	rsb	r3, r3, #1
 8000810:	4a33      	ldr	r2, [pc, #204]	; (80008e0 <fsm_manual_run+0x254>)
 8000812:	6013      	str	r3, [r2, #0]
		if (isButtonPressed(1) == 1){
 8000814:	2001      	movs	r0, #1
 8000816:	f7ff fc99 	bl	800014c <isButtonPressed>
 800081a:	4603      	mov	r3, r0
 800081c:	2b01      	cmp	r3, #1
 800081e:	d112      	bne.n	8000846 <fsm_manual_run+0x1ba>
			g_inc++;
 8000820:	4b37      	ldr	r3, [pc, #220]	; (8000900 <fsm_manual_run+0x274>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	3301      	adds	r3, #1
 8000826:	4a36      	ldr	r2, [pc, #216]	; (8000900 <fsm_manual_run+0x274>)
 8000828:	6013      	str	r3, [r2, #0]
			timerRoad1++;
 800082a:	4b2f      	ldr	r3, [pc, #188]	; (80008e8 <fsm_manual_run+0x25c>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	3301      	adds	r3, #1
 8000830:	4a2d      	ldr	r2, [pc, #180]	; (80008e8 <fsm_manual_run+0x25c>)
 8000832:	6013      	str	r3, [r2, #0]
			if (g_inc >= r_val) g_inc=1;
 8000834:	4b32      	ldr	r3, [pc, #200]	; (8000900 <fsm_manual_run+0x274>)
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	4b2e      	ldr	r3, [pc, #184]	; (80008f4 <fsm_manual_run+0x268>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	429a      	cmp	r2, r3
 800083e:	db02      	blt.n	8000846 <fsm_manual_run+0x1ba>
 8000840:	4b2f      	ldr	r3, [pc, #188]	; (8000900 <fsm_manual_run+0x274>)
 8000842:	2201      	movs	r2, #1
 8000844:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(0) == 1){
 8000846:	2000      	movs	r0, #0
 8000848:	f7ff fc80 	bl	800014c <isButtonPressed>
 800084c:	4603      	mov	r3, r0
 800084e:	2b01      	cmp	r3, #1
 8000850:	d126      	bne.n	80008a0 <fsm_manual_run+0x214>
			led_status = RED_GREEN;
 8000852:	4b21      	ldr	r3, [pc, #132]	; (80008d8 <fsm_manual_run+0x24c>)
 8000854:	2201      	movs	r2, #1
 8000856:	601a      	str	r2, [r3, #0]
			g_val = r_val-y_val;
 8000858:	4b26      	ldr	r3, [pc, #152]	; (80008f4 <fsm_manual_run+0x268>)
 800085a:	681a      	ldr	r2, [r3, #0]
 800085c:	4b23      	ldr	r3, [pc, #140]	; (80008ec <fsm_manual_run+0x260>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	1ad3      	subs	r3, r2, r3
 8000862:	4a26      	ldr	r2, [pc, #152]	; (80008fc <fsm_manual_run+0x270>)
 8000864:	6013      	str	r3, [r2, #0]
			timerRoad1 = r_val;
 8000866:	4b23      	ldr	r3, [pc, #140]	; (80008f4 <fsm_manual_run+0x268>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4a1f      	ldr	r2, [pc, #124]	; (80008e8 <fsm_manual_run+0x25c>)
 800086c:	6013      	str	r3, [r2, #0]
			timerRoad2 = g_val;
 800086e:	4b23      	ldr	r3, [pc, #140]	; (80008fc <fsm_manual_run+0x270>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a1f      	ldr	r2, [pc, #124]	; (80008f0 <fsm_manual_run+0x264>)
 8000874:	6013      	str	r3, [r2, #0]
			updateLedBuffer();
 8000876:	f000 f983 	bl	8000b80 <updateLedBuffer>
			setTimer1(g_val*100);
 800087a:	4b20      	ldr	r3, [pc, #128]	; (80008fc <fsm_manual_run+0x270>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2264      	movs	r2, #100	; 0x64
 8000880:	fb02 f303 	mul.w	r3, r2, r3
 8000884:	4618      	mov	r0, r3
 8000886:	f000 fdc7 	bl	8001418 <setTimer1>
			setTimer2(100);
 800088a:	2064      	movs	r0, #100	; 0x64
 800088c:	f000 fdd8 	bl	8001440 <setTimer2>
			setTimer4(1);
 8000890:	2001      	movs	r0, #1
 8000892:	f000 fdfd 	bl	8001490 <setTimer4>
			index_led=0;
 8000896:	4b1b      	ldr	r3, [pc, #108]	; (8000904 <fsm_manual_run+0x278>)
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
			clearSignal();
 800089c:	f7ff fd06 	bl	80002ac <clearSignal>
		if (isButtonPressed(2) == 1){
 80008a0:	2002      	movs	r0, #2
 80008a2:	f7ff fc53 	bl	800014c <isButtonPressed>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d111      	bne.n	80008d0 <fsm_manual_run+0x244>
			g_val=g_inc;
 80008ac:	4b14      	ldr	r3, [pc, #80]	; (8000900 <fsm_manual_run+0x274>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a12      	ldr	r2, [pc, #72]	; (80008fc <fsm_manual_run+0x270>)
 80008b2:	6013      	str	r3, [r2, #0]
			y_val=r_val-g_val;
 80008b4:	4b0f      	ldr	r3, [pc, #60]	; (80008f4 <fsm_manual_run+0x268>)
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	4b10      	ldr	r3, [pc, #64]	; (80008fc <fsm_manual_run+0x270>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	4a0b      	ldr	r2, [pc, #44]	; (80008ec <fsm_manual_run+0x260>)
 80008c0:	6013      	str	r3, [r2, #0]
		break;
 80008c2:	e005      	b.n	80008d0 <fsm_manual_run+0x244>
		break;
 80008c4:	bf00      	nop
 80008c6:	e004      	b.n	80008d2 <fsm_manual_run+0x246>
		break;
 80008c8:	bf00      	nop
 80008ca:	e002      	b.n	80008d2 <fsm_manual_run+0x246>
		break;
 80008cc:	bf00      	nop
 80008ce:	e000      	b.n	80008d2 <fsm_manual_run+0x246>
		break;
 80008d0:	bf00      	nop
	}
}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	20000084 	.word	0x20000084
 80008dc:	200000dc 	.word	0x200000dc
 80008e0:	200000b0 	.word	0x200000b0
 80008e4:	200000a4 	.word	0x200000a4
 80008e8:	2000009c 	.word	0x2000009c
 80008ec:	20000048 	.word	0x20000048
 80008f0:	200000a0 	.word	0x200000a0
 80008f4:	20000044 	.word	0x20000044
 80008f8:	200000ac 	.word	0x200000ac
 80008fc:	2000004c 	.word	0x2000004c
 8000900:	200000a8 	.word	0x200000a8
 8000904:	20000098 	.word	0x20000098

08000908 <fsm_traffic_light>:
 */

#include "fsm_traffic_light.h"


void fsm_traffic_light(){
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
	switch(led_status){
 800090c:	4b91      	ldr	r3, [pc, #580]	; (8000b54 <fsm_traffic_light+0x24c>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b04      	cmp	r3, #4
 8000912:	f200 80e3 	bhi.w	8000adc <fsm_traffic_light+0x1d4>
 8000916:	a201      	add	r2, pc, #4	; (adr r2, 800091c <fsm_traffic_light+0x14>)
 8000918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800091c:	08000931 	.word	0x08000931
 8000920:	08000953 	.word	0x08000953
 8000924:	080009af 	.word	0x080009af
 8000928:	08000a19 	.word	0x08000a19
 800092c:	08000a73 	.word	0x08000a73
	case INIT:
		//TODO
		offALL();
 8000930:	f000 fb5e 	bl	8000ff0 <offALL>

		//INIT state
		led_status = RED_GREEN;
 8000934:	4b87      	ldr	r3, [pc, #540]	; (8000b54 <fsm_traffic_light+0x24c>)
 8000936:	2201      	movs	r2, #1
 8000938:	601a      	str	r2, [r3, #0]
		setTimer1(g_val*100);
 800093a:	4b87      	ldr	r3, [pc, #540]	; (8000b58 <fsm_traffic_light+0x250>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2264      	movs	r2, #100	; 0x64
 8000940:	fb02 f303 	mul.w	r3, r2, r3
 8000944:	4618      	mov	r0, r3
 8000946:	f000 fd67 	bl	8001418 <setTimer1>
		setTimer2(100);
 800094a:	2064      	movs	r0, #100	; 0x64
 800094c:	f000 fd78 	bl	8001440 <setTimer2>
		break;
 8000950:	e0cd      	b.n	8000aee <fsm_traffic_light+0x1e6>
	case RED_GREEN:
		//TODO
		onRED1();
 8000952:	f000 fac9 	bl	8000ee8 <onRED1>
		onGREEN2();
 8000956:	f000 fb35 	bl	8000fc4 <onGREEN2>

		//decrement of counter of each road
		if (timer2_flag == 1){
 800095a:	4b80      	ldr	r3, [pc, #512]	; (8000b5c <fsm_traffic_light+0x254>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	2b01      	cmp	r3, #1
 8000960:	d114      	bne.n	800098c <fsm_traffic_light+0x84>
			setTimer2(100);
 8000962:	2064      	movs	r0, #100	; 0x64
 8000964:	f000 fd6c 	bl	8001440 <setTimer2>
			timerRoad1--;
 8000968:	4b7d      	ldr	r3, [pc, #500]	; (8000b60 <fsm_traffic_light+0x258>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	3b01      	subs	r3, #1
 800096e:	4a7c      	ldr	r2, [pc, #496]	; (8000b60 <fsm_traffic_light+0x258>)
 8000970:	6013      	str	r3, [r2, #0]
			timerRoad2--;
 8000972:	4b7c      	ldr	r3, [pc, #496]	; (8000b64 <fsm_traffic_light+0x25c>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	3b01      	subs	r3, #1
 8000978:	4a7a      	ldr	r2, [pc, #488]	; (8000b64 <fsm_traffic_light+0x25c>)
 800097a:	6013      	str	r3, [r2, #0]
			if (timerRoad2 <= 0) timerRoad2 = y_val;
 800097c:	4b79      	ldr	r3, [pc, #484]	; (8000b64 <fsm_traffic_light+0x25c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	dc03      	bgt.n	800098c <fsm_traffic_light+0x84>
 8000984:	4b78      	ldr	r3, [pc, #480]	; (8000b68 <fsm_traffic_light+0x260>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a76      	ldr	r2, [pc, #472]	; (8000b64 <fsm_traffic_light+0x25c>)
 800098a:	6013      	str	r3, [r2, #0]
		}

		//update state
		if (timer1_flag == 1){
 800098c:	4b77      	ldr	r3, [pc, #476]	; (8000b6c <fsm_traffic_light+0x264>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2b01      	cmp	r3, #1
 8000992:	f040 80a5 	bne.w	8000ae0 <fsm_traffic_light+0x1d8>
			setTimer1(y_val*100);
 8000996:	4b74      	ldr	r3, [pc, #464]	; (8000b68 <fsm_traffic_light+0x260>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2264      	movs	r2, #100	; 0x64
 800099c:	fb02 f303 	mul.w	r3, r2, r3
 80009a0:	4618      	mov	r0, r3
 80009a2:	f000 fd39 	bl	8001418 <setTimer1>
			led_status = RED_YELLOW;
 80009a6:	4b6b      	ldr	r3, [pc, #428]	; (8000b54 <fsm_traffic_light+0x24c>)
 80009a8:	2202      	movs	r2, #2
 80009aa:	601a      	str	r2, [r3, #0]
		}
		break;
 80009ac:	e098      	b.n	8000ae0 <fsm_traffic_light+0x1d8>
	case RED_YELLOW:
		//TODO
		onRED1();
 80009ae:	f000 fa9b 	bl	8000ee8 <onRED1>
		onYELLOW2();
 80009b2:	f000 faf1 	bl	8000f98 <onYELLOW2>

		//decrement of counter of each road
		if (timer2_flag == 1){
 80009b6:	4b69      	ldr	r3, [pc, #420]	; (8000b5c <fsm_traffic_light+0x254>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	2b01      	cmp	r3, #1
 80009bc:	d11c      	bne.n	80009f8 <fsm_traffic_light+0xf0>
			setTimer2(100);
 80009be:	2064      	movs	r0, #100	; 0x64
 80009c0:	f000 fd3e 	bl	8001440 <setTimer2>
			timerRoad1--;
 80009c4:	4b66      	ldr	r3, [pc, #408]	; (8000b60 <fsm_traffic_light+0x258>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	3b01      	subs	r3, #1
 80009ca:	4a65      	ldr	r2, [pc, #404]	; (8000b60 <fsm_traffic_light+0x258>)
 80009cc:	6013      	str	r3, [r2, #0]
			if (timerRoad1 <= 0) timerRoad1 = g_val;
 80009ce:	4b64      	ldr	r3, [pc, #400]	; (8000b60 <fsm_traffic_light+0x258>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	dc03      	bgt.n	80009de <fsm_traffic_light+0xd6>
 80009d6:	4b60      	ldr	r3, [pc, #384]	; (8000b58 <fsm_traffic_light+0x250>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a61      	ldr	r2, [pc, #388]	; (8000b60 <fsm_traffic_light+0x258>)
 80009dc:	6013      	str	r3, [r2, #0]
			timerRoad2--;
 80009de:	4b61      	ldr	r3, [pc, #388]	; (8000b64 <fsm_traffic_light+0x25c>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	3b01      	subs	r3, #1
 80009e4:	4a5f      	ldr	r2, [pc, #380]	; (8000b64 <fsm_traffic_light+0x25c>)
 80009e6:	6013      	str	r3, [r2, #0]
			if (timerRoad2 <= 0) timerRoad2 = r_val;
 80009e8:	4b5e      	ldr	r3, [pc, #376]	; (8000b64 <fsm_traffic_light+0x25c>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	dc03      	bgt.n	80009f8 <fsm_traffic_light+0xf0>
 80009f0:	4b5f      	ldr	r3, [pc, #380]	; (8000b70 <fsm_traffic_light+0x268>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a5b      	ldr	r2, [pc, #364]	; (8000b64 <fsm_traffic_light+0x25c>)
 80009f6:	6013      	str	r3, [r2, #0]
		}

		//update state
		if(timer1_flag == 1){
 80009f8:	4b5c      	ldr	r3, [pc, #368]	; (8000b6c <fsm_traffic_light+0x264>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d171      	bne.n	8000ae4 <fsm_traffic_light+0x1dc>
			setTimer1(g_val*100);
 8000a00:	4b55      	ldr	r3, [pc, #340]	; (8000b58 <fsm_traffic_light+0x250>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2264      	movs	r2, #100	; 0x64
 8000a06:	fb02 f303 	mul.w	r3, r2, r3
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f000 fd04 	bl	8001418 <setTimer1>
			led_status = GREEN_RED;
 8000a10:	4b50      	ldr	r3, [pc, #320]	; (8000b54 <fsm_traffic_light+0x24c>)
 8000a12:	2203      	movs	r2, #3
 8000a14:	601a      	str	r2, [r3, #0]
		}
		break;
 8000a16:	e065      	b.n	8000ae4 <fsm_traffic_light+0x1dc>
	case GREEN_RED:
		onGREEN1();
 8000a18:	f000 fa92 	bl	8000f40 <onGREEN1>
		onRED2();
 8000a1c:	f000 faa6 	bl	8000f6c <onRED2>

		//decrement of counter of each road
		if (timer2_flag == 1){
 8000a20:	4b4e      	ldr	r3, [pc, #312]	; (8000b5c <fsm_traffic_light+0x254>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d114      	bne.n	8000a52 <fsm_traffic_light+0x14a>
			setTimer2(100);
 8000a28:	2064      	movs	r0, #100	; 0x64
 8000a2a:	f000 fd09 	bl	8001440 <setTimer2>
			timerRoad1--;
 8000a2e:	4b4c      	ldr	r3, [pc, #304]	; (8000b60 <fsm_traffic_light+0x258>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	3b01      	subs	r3, #1
 8000a34:	4a4a      	ldr	r2, [pc, #296]	; (8000b60 <fsm_traffic_light+0x258>)
 8000a36:	6013      	str	r3, [r2, #0]
			if (timerRoad1 <= 0) timerRoad1 = y_val;
 8000a38:	4b49      	ldr	r3, [pc, #292]	; (8000b60 <fsm_traffic_light+0x258>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	dc03      	bgt.n	8000a48 <fsm_traffic_light+0x140>
 8000a40:	4b49      	ldr	r3, [pc, #292]	; (8000b68 <fsm_traffic_light+0x260>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a46      	ldr	r2, [pc, #280]	; (8000b60 <fsm_traffic_light+0x258>)
 8000a46:	6013      	str	r3, [r2, #0]
			timerRoad2--;
 8000a48:	4b46      	ldr	r3, [pc, #280]	; (8000b64 <fsm_traffic_light+0x25c>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	4a45      	ldr	r2, [pc, #276]	; (8000b64 <fsm_traffic_light+0x25c>)
 8000a50:	6013      	str	r3, [r2, #0]
		}

		//update state
		if(timer1_flag == 1){
 8000a52:	4b46      	ldr	r3, [pc, #280]	; (8000b6c <fsm_traffic_light+0x264>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d146      	bne.n	8000ae8 <fsm_traffic_light+0x1e0>
			setTimer1(y_val*100);
 8000a5a:	4b43      	ldr	r3, [pc, #268]	; (8000b68 <fsm_traffic_light+0x260>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	2264      	movs	r2, #100	; 0x64
 8000a60:	fb02 f303 	mul.w	r3, r2, r3
 8000a64:	4618      	mov	r0, r3
 8000a66:	f000 fcd7 	bl	8001418 <setTimer1>
			led_status = YELLOW_RED;
 8000a6a:	4b3a      	ldr	r3, [pc, #232]	; (8000b54 <fsm_traffic_light+0x24c>)
 8000a6c:	2204      	movs	r2, #4
 8000a6e:	601a      	str	r2, [r3, #0]
		}
		break;
 8000a70:	e03a      	b.n	8000ae8 <fsm_traffic_light+0x1e0>
	case YELLOW_RED:
		onYELLOW1();
 8000a72:	f000 fa4f 	bl	8000f14 <onYELLOW1>
		onRED2();
 8000a76:	f000 fa79 	bl	8000f6c <onRED2>

		//decrement of counter of each road
		if (timer2_flag == 1){
 8000a7a:	4b38      	ldr	r3, [pc, #224]	; (8000b5c <fsm_traffic_light+0x254>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d11c      	bne.n	8000abc <fsm_traffic_light+0x1b4>
			setTimer2(100);
 8000a82:	2064      	movs	r0, #100	; 0x64
 8000a84:	f000 fcdc 	bl	8001440 <setTimer2>
			timerRoad1--;
 8000a88:	4b35      	ldr	r3, [pc, #212]	; (8000b60 <fsm_traffic_light+0x258>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	3b01      	subs	r3, #1
 8000a8e:	4a34      	ldr	r2, [pc, #208]	; (8000b60 <fsm_traffic_light+0x258>)
 8000a90:	6013      	str	r3, [r2, #0]
			if (timerRoad1 <= 0) timerRoad1 = r_val;
 8000a92:	4b33      	ldr	r3, [pc, #204]	; (8000b60 <fsm_traffic_light+0x258>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	dc03      	bgt.n	8000aa2 <fsm_traffic_light+0x19a>
 8000a9a:	4b35      	ldr	r3, [pc, #212]	; (8000b70 <fsm_traffic_light+0x268>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a30      	ldr	r2, [pc, #192]	; (8000b60 <fsm_traffic_light+0x258>)
 8000aa0:	6013      	str	r3, [r2, #0]
			timerRoad2--;
 8000aa2:	4b30      	ldr	r3, [pc, #192]	; (8000b64 <fsm_traffic_light+0x25c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	3b01      	subs	r3, #1
 8000aa8:	4a2e      	ldr	r2, [pc, #184]	; (8000b64 <fsm_traffic_light+0x25c>)
 8000aaa:	6013      	str	r3, [r2, #0]
			if (timerRoad2 <= 0) timerRoad2 = g_val;
 8000aac:	4b2d      	ldr	r3, [pc, #180]	; (8000b64 <fsm_traffic_light+0x25c>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	dc03      	bgt.n	8000abc <fsm_traffic_light+0x1b4>
 8000ab4:	4b28      	ldr	r3, [pc, #160]	; (8000b58 <fsm_traffic_light+0x250>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a2a      	ldr	r2, [pc, #168]	; (8000b64 <fsm_traffic_light+0x25c>)
 8000aba:	6013      	str	r3, [r2, #0]
		}

		//update state
		if (timer1_flag == 1){
 8000abc:	4b2b      	ldr	r3, [pc, #172]	; (8000b6c <fsm_traffic_light+0x264>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d113      	bne.n	8000aec <fsm_traffic_light+0x1e4>
			setTimer1(g_val*100);
 8000ac4:	4b24      	ldr	r3, [pc, #144]	; (8000b58 <fsm_traffic_light+0x250>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2264      	movs	r2, #100	; 0x64
 8000aca:	fb02 f303 	mul.w	r3, r2, r3
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f000 fca2 	bl	8001418 <setTimer1>
			led_status = RED_GREEN;
 8000ad4:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <fsm_traffic_light+0x24c>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	601a      	str	r2, [r3, #0]
		}
		break;
 8000ada:	e007      	b.n	8000aec <fsm_traffic_light+0x1e4>
	default:
		break;
 8000adc:	bf00      	nop
 8000ade:	e006      	b.n	8000aee <fsm_traffic_light+0x1e6>
		break;
 8000ae0:	bf00      	nop
 8000ae2:	e004      	b.n	8000aee <fsm_traffic_light+0x1e6>
		break;
 8000ae4:	bf00      	nop
 8000ae6:	e002      	b.n	8000aee <fsm_traffic_light+0x1e6>
		break;
 8000ae8:	bf00      	nop
 8000aea:	e000      	b.n	8000aee <fsm_traffic_light+0x1e6>
		break;
 8000aec:	bf00      	nop
	}
	//check mode (timer5 for toogle LED)
	if (isButtonPressed(0) == 1 && (led_status == RED_GREEN || led_status == RED_YELLOW || led_status == GREEN_RED || led_status == YELLOW_RED)){
 8000aee:	2000      	movs	r0, #0
 8000af0:	f7ff fb2c 	bl	800014c <isButtonPressed>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d12a      	bne.n	8000b50 <fsm_traffic_light+0x248>
 8000afa:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <fsm_traffic_light+0x24c>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	d00b      	beq.n	8000b1a <fsm_traffic_light+0x212>
 8000b02:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <fsm_traffic_light+0x24c>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	d007      	beq.n	8000b1a <fsm_traffic_light+0x212>
 8000b0a:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <fsm_traffic_light+0x24c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2b03      	cmp	r3, #3
 8000b10:	d003      	beq.n	8000b1a <fsm_traffic_light+0x212>
 8000b12:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <fsm_traffic_light+0x24c>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2b04      	cmp	r3, #4
 8000b18:	d11a      	bne.n	8000b50 <fsm_traffic_light+0x248>
		offALL();
 8000b1a:	f000 fa69 	bl	8000ff0 <offALL>
		led_status = RED_MAN;
 8000b1e:	4b0d      	ldr	r3, [pc, #52]	; (8000b54 <fsm_traffic_light+0x24c>)
 8000b20:	220c      	movs	r2, #12
 8000b22:	601a      	str	r2, [r3, #0]
		r_inc = r_val;
 8000b24:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <fsm_traffic_light+0x268>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a12      	ldr	r2, [pc, #72]	; (8000b74 <fsm_traffic_light+0x26c>)
 8000b2a:	6013      	str	r3, [r2, #0]
		y_inc = y_val;
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <fsm_traffic_light+0x260>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a11      	ldr	r2, [pc, #68]	; (8000b78 <fsm_traffic_light+0x270>)
 8000b32:	6013      	str	r3, [r2, #0]
		g_inc = g_val;
 8000b34:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <fsm_traffic_light+0x250>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a10      	ldr	r2, [pc, #64]	; (8000b7c <fsm_traffic_light+0x274>)
 8000b3a:	6013      	str	r3, [r2, #0]
		setTimer5(1);
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f000 fcbb 	bl	80014b8 <setTimer5>

		timerRoad1 = r_val;
 8000b42:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <fsm_traffic_light+0x268>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a06      	ldr	r2, [pc, #24]	; (8000b60 <fsm_traffic_light+0x258>)
 8000b48:	6013      	str	r3, [r2, #0]
		timerRoad2 = 2;
 8000b4a:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <fsm_traffic_light+0x25c>)
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	601a      	str	r2, [r3, #0]
	}
}
 8000b50:	bf00      	nop
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000084 	.word	0x20000084
 8000b58:	2000004c 	.word	0x2000004c
 8000b5c:	200000c4 	.word	0x200000c4
 8000b60:	2000009c 	.word	0x2000009c
 8000b64:	200000a0 	.word	0x200000a0
 8000b68:	20000048 	.word	0x20000048
 8000b6c:	200000bc 	.word	0x200000bc
 8000b70:	20000044 	.word	0x20000044
 8000b74:	200000a4 	.word	0x200000a4
 8000b78:	200000ac 	.word	0x200000ac
 8000b7c:	200000a8 	.word	0x200000a8

08000b80 <updateLedBuffer>:
int g_inc=0;
int y_inc=0;

int toogleFlag=0;

void updateLedBuffer(){
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
	led_buffer[0] = timerRoad1 / 10;
 8000b84:	4b1a      	ldr	r3, [pc, #104]	; (8000bf0 <updateLedBuffer+0x70>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a1a      	ldr	r2, [pc, #104]	; (8000bf4 <updateLedBuffer+0x74>)
 8000b8a:	fb82 1203 	smull	r1, r2, r2, r3
 8000b8e:	1092      	asrs	r2, r2, #2
 8000b90:	17db      	asrs	r3, r3, #31
 8000b92:	1ad3      	subs	r3, r2, r3
 8000b94:	4a18      	ldr	r2, [pc, #96]	; (8000bf8 <updateLedBuffer+0x78>)
 8000b96:	6013      	str	r3, [r2, #0]
	led_buffer[1] = timerRoad1 % 10;
 8000b98:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <updateLedBuffer+0x70>)
 8000b9a:	6819      	ldr	r1, [r3, #0]
 8000b9c:	4b15      	ldr	r3, [pc, #84]	; (8000bf4 <updateLedBuffer+0x74>)
 8000b9e:	fb83 2301 	smull	r2, r3, r3, r1
 8000ba2:	109a      	asrs	r2, r3, #2
 8000ba4:	17cb      	asrs	r3, r1, #31
 8000ba6:	1ad2      	subs	r2, r2, r3
 8000ba8:	4613      	mov	r3, r2
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	4413      	add	r3, r2
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	1aca      	subs	r2, r1, r3
 8000bb2:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <updateLedBuffer+0x78>)
 8000bb4:	605a      	str	r2, [r3, #4]
	led_buffer[2] = timerRoad2 / 10;
 8000bb6:	4b11      	ldr	r3, [pc, #68]	; (8000bfc <updateLedBuffer+0x7c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a0e      	ldr	r2, [pc, #56]	; (8000bf4 <updateLedBuffer+0x74>)
 8000bbc:	fb82 1203 	smull	r1, r2, r2, r3
 8000bc0:	1092      	asrs	r2, r2, #2
 8000bc2:	17db      	asrs	r3, r3, #31
 8000bc4:	1ad3      	subs	r3, r2, r3
 8000bc6:	4a0c      	ldr	r2, [pc, #48]	; (8000bf8 <updateLedBuffer+0x78>)
 8000bc8:	6093      	str	r3, [r2, #8]
	led_buffer[3] = timerRoad2 % 10;
 8000bca:	4b0c      	ldr	r3, [pc, #48]	; (8000bfc <updateLedBuffer+0x7c>)
 8000bcc:	6819      	ldr	r1, [r3, #0]
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <updateLedBuffer+0x74>)
 8000bd0:	fb83 2301 	smull	r2, r3, r3, r1
 8000bd4:	109a      	asrs	r2, r3, #2
 8000bd6:	17cb      	asrs	r3, r1, #31
 8000bd8:	1ad2      	subs	r2, r2, r3
 8000bda:	4613      	mov	r3, r2
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	4413      	add	r3, r2
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	1aca      	subs	r2, r1, r3
 8000be4:	4b04      	ldr	r3, [pc, #16]	; (8000bf8 <updateLedBuffer+0x78>)
 8000be6:	60da      	str	r2, [r3, #12]
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bc80      	pop	{r7}
 8000bee:	4770      	bx	lr
 8000bf0:	2000009c 	.word	0x2000009c
 8000bf4:	66666667 	.word	0x66666667
 8000bf8:	20000088 	.word	0x20000088
 8000bfc:	200000a0 	.word	0x200000a0

08000c00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c04:	f000 fdb2 	bl	800176c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c08:	f000 f86c 	bl	8000ce4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c0c:	f000 f8f2 	bl	8000df4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c10:	f000 f8a4 	bl	8000d5c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c14:	4825      	ldr	r0, [pc, #148]	; (8000cac <main+0xac>)
 8000c16:	f001 fcef 	bl	80025f8 <HAL_TIM_Base_Start_IT>
  setTimer3(1);
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	f000 fc24 	bl	8001468 <setTimer3>
  setTimer4(1);
 8000c20:	2001      	movs	r0, #1
 8000c22:	f000 fc35 	bl	8001490 <setTimer4>
  timerRoad1 = r_val;
 8000c26:	4b22      	ldr	r3, [pc, #136]	; (8000cb0 <main+0xb0>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a22      	ldr	r2, [pc, #136]	; (8000cb4 <main+0xb4>)
 8000c2c:	6013      	str	r3, [r2, #0]
  timerRoad2 = g_val;
 8000c2e:	4b22      	ldr	r3, [pc, #136]	; (8000cb8 <main+0xb8>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a22      	ldr	r2, [pc, #136]	; (8000cbc <main+0xbc>)
 8000c34:	6013      	str	r3, [r2, #0]
  r_inc=r_val;
 8000c36:	4b1e      	ldr	r3, [pc, #120]	; (8000cb0 <main+0xb0>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a21      	ldr	r2, [pc, #132]	; (8000cc0 <main+0xc0>)
 8000c3c:	6013      	str	r3, [r2, #0]
  g_inc=g_val;
 8000c3e:	4b1e      	ldr	r3, [pc, #120]	; (8000cb8 <main+0xb8>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a20      	ldr	r2, [pc, #128]	; (8000cc4 <main+0xc4>)
 8000c44:	6013      	str	r3, [r2, #0]
  y_inc=y_val;
 8000c46:	4b20      	ldr	r3, [pc, #128]	; (8000cc8 <main+0xc8>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a20      	ldr	r2, [pc, #128]	; (8000ccc <main+0xcc>)
 8000c4c:	6013      	str	r3, [r2, #0]
  SCH_Init();\
 8000c4e:	f000 f9f3 	bl	8001038 <SCH_Init>
  SCH_Add_Task(fsm_manual_run, 0, 10);
 8000c52:	220a      	movs	r2, #10
 8000c54:	2100      	movs	r1, #0
 8000c56:	481e      	ldr	r0, [pc, #120]	; (8000cd0 <main+0xd0>)
 8000c58:	f000 fa44 	bl	80010e4 <SCH_Add_Task>
  SCH_Add_Task(fsm_traffic_light, 0, 10);
 8000c5c:	220a      	movs	r2, #10
 8000c5e:	2100      	movs	r1, #0
 8000c60:	481c      	ldr	r0, [pc, #112]	; (8000cd4 <main+0xd4>)
 8000c62:	f000 fa3f 	bl	80010e4 <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (timer3_flag == 1){
 8000c66:	4b1c      	ldr	r3, [pc, #112]	; (8000cd8 <main+0xd8>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d104      	bne.n	8000c78 <main+0x78>
		  setTimer3(10);
 8000c6e:	200a      	movs	r0, #10
 8000c70:	f000 fbfa 	bl	8001468 <setTimer3>
		  updateLedBuffer();
 8000c74:	f7ff ff84 	bl	8000b80 <updateLedBuffer>
	  }
	  if (timer4_flag == 1){
 8000c78:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <main+0xdc>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d111      	bne.n	8000ca4 <main+0xa4>
		  setTimer4(25);
 8000c80:	2019      	movs	r0, #25
 8000c82:	f000 fc05 	bl	8001490 <setTimer4>
		  displaySignal(index_led++);
 8000c86:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <main+0xe0>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	1c5a      	adds	r2, r3, #1
 8000c8c:	4914      	ldr	r1, [pc, #80]	; (8000ce0 <main+0xe0>)
 8000c8e:	600a      	str	r2, [r1, #0]
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff fcb9 	bl	8000608 <displaySignal>
		  if (index_led >= 4) index_led=0;
 8000c96:	4b12      	ldr	r3, [pc, #72]	; (8000ce0 <main+0xe0>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	2b03      	cmp	r3, #3
 8000c9c:	dd02      	ble.n	8000ca4 <main+0xa4>
 8000c9e:	4b10      	ldr	r3, [pc, #64]	; (8000ce0 <main+0xe0>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
	  }
	  SCH_Dispatch_Tasks();
 8000ca4:	f000 faf0 	bl	8001288 <SCH_Dispatch_Tasks>
	  if (timer3_flag == 1){
 8000ca8:	e7dd      	b.n	8000c66 <main+0x66>
 8000caa:	bf00      	nop
 8000cac:	200000f0 	.word	0x200000f0
 8000cb0:	20000044 	.word	0x20000044
 8000cb4:	2000009c 	.word	0x2000009c
 8000cb8:	2000004c 	.word	0x2000004c
 8000cbc:	200000a0 	.word	0x200000a0
 8000cc0:	200000a4 	.word	0x200000a4
 8000cc4:	200000a8 	.word	0x200000a8
 8000cc8:	20000048 	.word	0x20000048
 8000ccc:	200000ac 	.word	0x200000ac
 8000cd0:	0800068d 	.word	0x0800068d
 8000cd4:	08000909 	.word	0x08000909
 8000cd8:	200000cc 	.word	0x200000cc
 8000cdc:	200000d4 	.word	0x200000d4
 8000ce0:	20000098 	.word	0x20000098

08000ce4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b090      	sub	sp, #64	; 0x40
 8000ce8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cea:	f107 0318 	add.w	r3, r7, #24
 8000cee:	2228      	movs	r2, #40	; 0x28
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f002 f83c 	bl	8002d70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf8:	1d3b      	adds	r3, r7, #4
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	605a      	str	r2, [r3, #4]
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	60da      	str	r2, [r3, #12]
 8000d04:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d06:	2302      	movs	r3, #2
 8000d08:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0e:	2310      	movs	r3, #16
 8000d10:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d12:	2300      	movs	r3, #0
 8000d14:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d16:	f107 0318 	add.w	r3, r7, #24
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f001 f840 	bl	8001da0 <HAL_RCC_OscConfig>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d26:	f000 f8d9 	bl	8000edc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d2a:	230f      	movs	r3, #15
 8000d2c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d36:	2300      	movs	r3, #0
 8000d38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	2100      	movs	r1, #0
 8000d42:	4618      	mov	r0, r3
 8000d44:	f001 faac 	bl	80022a0 <HAL_RCC_ClockConfig>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d4e:	f000 f8c5 	bl	8000edc <Error_Handler>
  }
}
 8000d52:	bf00      	nop
 8000d54:	3740      	adds	r7, #64	; 0x40
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b086      	sub	sp, #24
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d62:	f107 0308 	add.w	r3, r7, #8
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d70:	463b      	mov	r3, r7
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d82:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d86:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d88:	4b19      	ldr	r3, [pc, #100]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d8e:	4b18      	ldr	r3, [pc, #96]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d90:	2209      	movs	r2, #9
 8000d92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d94:	4b16      	ldr	r3, [pc, #88]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d9a:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000da0:	4813      	ldr	r0, [pc, #76]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000da2:	f001 fbd9 	bl	8002558 <HAL_TIM_Base_Init>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000dac:	f000 f896 	bl	8000edc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000db0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000db4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000db6:	f107 0308 	add.w	r3, r7, #8
 8000dba:	4619      	mov	r1, r3
 8000dbc:	480c      	ldr	r0, [pc, #48]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000dbe:	f001 fd6f 	bl	80028a0 <HAL_TIM_ConfigClockSource>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dc8:	f000 f888 	bl	8000edc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dd4:	463b      	mov	r3, r7
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4805      	ldr	r0, [pc, #20]	; (8000df0 <MX_TIM2_Init+0x94>)
 8000dda:	f001 ff3b 	bl	8002c54 <HAL_TIMEx_MasterConfigSynchronization>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000de4:	f000 f87a 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000de8:	bf00      	nop
 8000dea:	3718      	adds	r7, #24
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	200000f0 	.word	0x200000f0

08000df4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfa:	f107 0308 	add.w	r3, r7, #8
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	605a      	str	r2, [r3, #4]
 8000e04:	609a      	str	r2, [r3, #8]
 8000e06:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e08:	4b2a      	ldr	r3, [pc, #168]	; (8000eb4 <MX_GPIO_Init+0xc0>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	4a29      	ldr	r2, [pc, #164]	; (8000eb4 <MX_GPIO_Init+0xc0>)
 8000e0e:	f043 0304 	orr.w	r3, r3, #4
 8000e12:	6193      	str	r3, [r2, #24]
 8000e14:	4b27      	ldr	r3, [pc, #156]	; (8000eb4 <MX_GPIO_Init+0xc0>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 0304 	and.w	r3, r3, #4
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e20:	4b24      	ldr	r3, [pc, #144]	; (8000eb4 <MX_GPIO_Init+0xc0>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	4a23      	ldr	r2, [pc, #140]	; (8000eb4 <MX_GPIO_Init+0xc0>)
 8000e26:	f043 0308 	orr.w	r3, r3, #8
 8000e2a:	6193      	str	r3, [r2, #24]
 8000e2c:	4b21      	ldr	r3, [pc, #132]	; (8000eb4 <MX_GPIO_Init+0xc0>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	f003 0308 	and.w	r3, r3, #8
 8000e34:	603b      	str	r3, [r7, #0]
 8000e36:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|GREEN1_Pin|YELLOW1_Pin|GREEN2_Pin
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f640 71dc 	movw	r1, #4060	; 0xfdc
 8000e3e:	481e      	ldr	r0, [pc, #120]	; (8000eb8 <MX_GPIO_Init+0xc4>)
 8000e40:	f000 ff95 	bl	8001d6e <HAL_GPIO_WritePin>
                          |YELLOW2_Pin|EN0_Pin|EN1_Pin|EN2_Pin
                          |EN3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 8000e44:	2200      	movs	r2, #0
 8000e46:	2120      	movs	r1, #32
 8000e48:	481b      	ldr	r0, [pc, #108]	; (8000eb8 <MX_GPIO_Init+0xc4>)
 8000e4a:	f000 ff90 	bl	8001d6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000e4e:	2200      	movs	r2, #0
 8000e50:	217f      	movs	r1, #127	; 0x7f
 8000e52:	481a      	ldr	r0, [pc, #104]	; (8000ebc <MX_GPIO_Init+0xc8>)
 8000e54:	f000 ff8b 	bl	8001d6e <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED1_Pin GREEN1_Pin YELLOW1_Pin RED2_Pin
                           GREEN2_Pin YELLOW2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|GREEN1_Pin|YELLOW1_Pin|RED2_Pin
 8000e58:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000e5c:	60bb      	str	r3, [r7, #8]
                          |GREEN2_Pin|YELLOW2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e66:	2302      	movs	r3, #2
 8000e68:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6a:	f107 0308 	add.w	r3, r7, #8
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4811      	ldr	r0, [pc, #68]	; (8000eb8 <MX_GPIO_Init+0xc4>)
 8000e72:	f000 fdeb 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000e76:	237f      	movs	r3, #127	; 0x7f
 8000e78:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2302      	movs	r3, #2
 8000e84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e86:	f107 0308 	add.w	r3, r7, #8
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	480b      	ldr	r0, [pc, #44]	; (8000ebc <MX_GPIO_Init+0xc8>)
 8000e8e:	f000 fddd 	bl	8001a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : SET_MODE_Pin INC_Pin SET_VAL_Pin */
  GPIO_InitStruct.Pin = SET_MODE_Pin|INC_Pin|SET_VAL_Pin;
 8000e92:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000e96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea0:	f107 0308 	add.w	r3, r7, #8
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4805      	ldr	r0, [pc, #20]	; (8000ebc <MX_GPIO_Init+0xc8>)
 8000ea8:	f000 fdd0 	bl	8001a4c <HAL_GPIO_Init>

}
 8000eac:	bf00      	nop
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	40010800 	.word	0x40010800
 8000ebc:	40010c00 	.word	0x40010c00

08000ec0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	timerRun();
 8000ec8:	f000 fb0a 	bl	80014e0 <timerRun>
	getKeyInput();
 8000ecc:	f7ff f968 	bl	80001a0 <getKeyInput>
	SCH_Update();
 8000ed0:	f000 f97a 	bl	80011c8 <SCH_Update>
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee0:	b672      	cpsid	i
}
 8000ee2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee4:	e7fe      	b.n	8000ee4 <Error_Handler+0x8>
	...

08000ee8 <onRED1>:
 *      Author: dinhq
 */

#include "physical.h"

void onRED1(){
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, RESET);
 8000eec:	2200      	movs	r2, #0
 8000eee:	2104      	movs	r1, #4
 8000ef0:	4807      	ldr	r0, [pc, #28]	; (8000f10 <onRED1+0x28>)
 8000ef2:	f000 ff3c 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	2108      	movs	r1, #8
 8000efa:	4805      	ldr	r0, [pc, #20]	; (8000f10 <onRED1+0x28>)
 8000efc:	f000 ff37 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	2110      	movs	r1, #16
 8000f04:	4802      	ldr	r0, [pc, #8]	; (8000f10 <onRED1+0x28>)
 8000f06:	f000 ff32 	bl	8001d6e <HAL_GPIO_WritePin>
};
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40010800 	.word	0x40010800

08000f14 <onYELLOW1>:
void onYELLOW1(){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2104      	movs	r1, #4
 8000f1c:	4807      	ldr	r0, [pc, #28]	; (8000f3c <onYELLOW1+0x28>)
 8000f1e:	f000 ff26 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000f22:	2201      	movs	r2, #1
 8000f24:	2108      	movs	r1, #8
 8000f26:	4805      	ldr	r0, [pc, #20]	; (8000f3c <onYELLOW1+0x28>)
 8000f28:	f000 ff21 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2110      	movs	r1, #16
 8000f30:	4802      	ldr	r0, [pc, #8]	; (8000f3c <onYELLOW1+0x28>)
 8000f32:	f000 ff1c 	bl	8001d6e <HAL_GPIO_WritePin>
};
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40010800 	.word	0x40010800

08000f40 <onGREEN1>:
void onGREEN1(){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2104      	movs	r1, #4
 8000f48:	4807      	ldr	r0, [pc, #28]	; (8000f68 <onGREEN1+0x28>)
 8000f4a:	f000 ff10 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2108      	movs	r1, #8
 8000f52:	4805      	ldr	r0, [pc, #20]	; (8000f68 <onGREEN1+0x28>)
 8000f54:	f000 ff0b 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2110      	movs	r1, #16
 8000f5c:	4802      	ldr	r0, [pc, #8]	; (8000f68 <onGREEN1+0x28>)
 8000f5e:	f000 ff06 	bl	8001d6e <HAL_GPIO_WritePin>
};
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40010800 	.word	0x40010800

08000f6c <onRED2>:

void onRED2(){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2120      	movs	r1, #32
 8000f74:	4807      	ldr	r0, [pc, #28]	; (8000f94 <onRED2+0x28>)
 8000f76:	f000 fefa 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	2140      	movs	r1, #64	; 0x40
 8000f7e:	4805      	ldr	r0, [pc, #20]	; (8000f94 <onRED2+0x28>)
 8000f80:	f000 fef5 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000f84:	2201      	movs	r2, #1
 8000f86:	2180      	movs	r1, #128	; 0x80
 8000f88:	4802      	ldr	r0, [pc, #8]	; (8000f94 <onRED2+0x28>)
 8000f8a:	f000 fef0 	bl	8001d6e <HAL_GPIO_WritePin>
};
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40010800 	.word	0x40010800

08000f98 <onYELLOW2>:
void onYELLOW2(){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2120      	movs	r1, #32
 8000fa0:	4807      	ldr	r0, [pc, #28]	; (8000fc0 <onYELLOW2+0x28>)
 8000fa2:	f000 fee4 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	2140      	movs	r1, #64	; 0x40
 8000faa:	4805      	ldr	r0, [pc, #20]	; (8000fc0 <onYELLOW2+0x28>)
 8000fac:	f000 fedf 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2180      	movs	r1, #128	; 0x80
 8000fb4:	4802      	ldr	r0, [pc, #8]	; (8000fc0 <onYELLOW2+0x28>)
 8000fb6:	f000 feda 	bl	8001d6e <HAL_GPIO_WritePin>
};
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40010800 	.word	0x40010800

08000fc4 <onGREEN2>:
void onGREEN2(){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2120      	movs	r1, #32
 8000fcc:	4807      	ldr	r0, [pc, #28]	; (8000fec <onGREEN2+0x28>)
 8000fce:	f000 fece 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2140      	movs	r1, #64	; 0x40
 8000fd6:	4805      	ldr	r0, [pc, #20]	; (8000fec <onGREEN2+0x28>)
 8000fd8:	f000 fec9 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000fdc:	2201      	movs	r2, #1
 8000fde:	2180      	movs	r1, #128	; 0x80
 8000fe0:	4802      	ldr	r0, [pc, #8]	; (8000fec <onGREEN2+0x28>)
 8000fe2:	f000 fec4 	bl	8001d6e <HAL_GPIO_WritePin>
};
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40010800 	.word	0x40010800

08000ff0 <offALL>:

void offALL(){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2104      	movs	r1, #4
 8000ff8:	480e      	ldr	r0, [pc, #56]	; (8001034 <offALL+0x44>)
 8000ffa:	f000 feb8 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000ffe:	2201      	movs	r2, #1
 8001000:	2108      	movs	r1, #8
 8001002:	480c      	ldr	r0, [pc, #48]	; (8001034 <offALL+0x44>)
 8001004:	f000 feb3 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8001008:	2201      	movs	r2, #1
 800100a:	2110      	movs	r1, #16
 800100c:	4809      	ldr	r0, [pc, #36]	; (8001034 <offALL+0x44>)
 800100e:	f000 feae 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8001012:	2201      	movs	r2, #1
 8001014:	2120      	movs	r1, #32
 8001016:	4807      	ldr	r0, [pc, #28]	; (8001034 <offALL+0x44>)
 8001018:	f000 fea9 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 800101c:	2201      	movs	r2, #1
 800101e:	2140      	movs	r1, #64	; 0x40
 8001020:	4804      	ldr	r0, [pc, #16]	; (8001034 <offALL+0x44>)
 8001022:	f000 fea4 	bl	8001d6e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8001026:	2201      	movs	r2, #1
 8001028:	2180      	movs	r1, #128	; 0x80
 800102a:	4802      	ldr	r0, [pc, #8]	; (8001034 <offALL+0x44>)
 800102c:	f000 fe9f 	bl	8001d6e <HAL_GPIO_WritePin>
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40010800 	.word	0x40010800

08001038 <SCH_Init>:
#include "scheduler.h"

sTasks SCH_tasks_G[SCH_MAX_TASKS];
uint8_t current_index_task = 0;

void SCH_Init(void){
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
    current_index_task = 0;
 800103e:	4b27      	ldr	r3, [pc, #156]	; (80010dc <SCH_Init+0xa4>)
 8001040:	2200      	movs	r2, #0
 8001042:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<SCH_MAX_TASKS; i++){
 8001044:	2300      	movs	r3, #0
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	e03e      	b.n	80010c8 <SCH_Init+0x90>
        SCH_tasks_G[current_index_task].pTask = 0;
 800104a:	4b24      	ldr	r3, [pc, #144]	; (80010dc <SCH_Init+0xa4>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	4619      	mov	r1, r3
 8001050:	4a23      	ldr	r2, [pc, #140]	; (80010e0 <SCH_Init+0xa8>)
 8001052:	460b      	mov	r3, r1
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	440b      	add	r3, r1
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	4413      	add	r3, r2
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[current_index_task].Delay = 0;
 8001060:	4b1e      	ldr	r3, [pc, #120]	; (80010dc <SCH_Init+0xa4>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	4619      	mov	r1, r3
 8001066:	4a1e      	ldr	r2, [pc, #120]	; (80010e0 <SCH_Init+0xa8>)
 8001068:	460b      	mov	r3, r1
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	440b      	add	r3, r1
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	4413      	add	r3, r2
 8001072:	3304      	adds	r3, #4
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[current_index_task].Period = 0;
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <SCH_Init+0xa4>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	4619      	mov	r1, r3
 800107e:	4a18      	ldr	r2, [pc, #96]	; (80010e0 <SCH_Init+0xa8>)
 8001080:	460b      	mov	r3, r1
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	440b      	add	r3, r1
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	4413      	add	r3, r2
 800108a:	3308      	adds	r3, #8
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[current_index_task].RunMe = 0;
 8001090:	4b12      	ldr	r3, [pc, #72]	; (80010dc <SCH_Init+0xa4>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	4619      	mov	r1, r3
 8001096:	4a12      	ldr	r2, [pc, #72]	; (80010e0 <SCH_Init+0xa8>)
 8001098:	460b      	mov	r3, r1
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	440b      	add	r3, r1
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	4413      	add	r3, r2
 80010a2:	330c      	adds	r3, #12
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]

        SCH_tasks_G[current_index_task].TaskID = -1;
 80010a8:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <SCH_Init+0xa4>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	4619      	mov	r1, r3
 80010ae:	4a0c      	ldr	r2, [pc, #48]	; (80010e0 <SCH_Init+0xa8>)
 80010b0:	460b      	mov	r3, r1
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	440b      	add	r3, r1
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	4413      	add	r3, r2
 80010ba:	3310      	adds	r3, #16
 80010bc:	f04f 32ff 	mov.w	r2, #4294967295
 80010c0:	601a      	str	r2, [r3, #0]
    for (int i=0; i<SCH_MAX_TASKS; i++){
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	3301      	adds	r3, #1
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b27      	cmp	r3, #39	; 0x27
 80010cc:	ddbd      	ble.n	800104a <SCH_Init+0x12>
    }
}
 80010ce:	bf00      	nop
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	200000b4 	.word	0x200000b4
 80010e0:	20000138 	.word	0x20000138

080010e4 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t Delay, uint32_t Period){
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
	Delay = Delay / TICK ;
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	4a32      	ldr	r2, [pc, #200]	; (80011bc <SCH_Add_Task+0xd8>)
 80010f4:	fba2 2303 	umull	r2, r3, r2, r3
 80010f8:	08db      	lsrs	r3, r3, #3
 80010fa:	60bb      	str	r3, [r7, #8]
	Period = Period / TICK ;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4a2f      	ldr	r2, [pc, #188]	; (80011bc <SCH_Add_Task+0xd8>)
 8001100:	fba2 2303 	umull	r2, r3, r2, r3
 8001104:	08db      	lsrs	r3, r3, #3
 8001106:	607b      	str	r3, [r7, #4]
    if(current_index_task < SCH_MAX_TASKS){
 8001108:	4b2d      	ldr	r3, [pc, #180]	; (80011c0 <SCH_Add_Task+0xdc>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b27      	cmp	r3, #39	; 0x27
 800110e:	d84e      	bhi.n	80011ae <SCH_Add_Task+0xca>

        SCH_tasks_G[current_index_task].pTask = pFunction;
 8001110:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <SCH_Add_Task+0xdc>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4619      	mov	r1, r3
 8001116:	4a2b      	ldr	r2, [pc, #172]	; (80011c4 <SCH_Add_Task+0xe0>)
 8001118:	460b      	mov	r3, r1
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	440b      	add	r3, r1
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	4413      	add	r3, r2
 8001122:	68fa      	ldr	r2, [r7, #12]
 8001124:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[current_index_task].Delay = Delay;
 8001126:	4b26      	ldr	r3, [pc, #152]	; (80011c0 <SCH_Add_Task+0xdc>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	4619      	mov	r1, r3
 800112c:	4a25      	ldr	r2, [pc, #148]	; (80011c4 <SCH_Add_Task+0xe0>)
 800112e:	460b      	mov	r3, r1
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	440b      	add	r3, r1
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	4413      	add	r3, r2
 8001138:	3304      	adds	r3, #4
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[current_index_task].Period = Period;
 800113e:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <SCH_Add_Task+0xdc>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	4619      	mov	r1, r3
 8001144:	4a1f      	ldr	r2, [pc, #124]	; (80011c4 <SCH_Add_Task+0xe0>)
 8001146:	460b      	mov	r3, r1
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	440b      	add	r3, r1
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	4413      	add	r3, r2
 8001150:	3308      	adds	r3, #8
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[current_index_task].RunMe = 0;
 8001156:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <SCH_Add_Task+0xdc>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	4619      	mov	r1, r3
 800115c:	4a19      	ldr	r2, [pc, #100]	; (80011c4 <SCH_Add_Task+0xe0>)
 800115e:	460b      	mov	r3, r1
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	440b      	add	r3, r1
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	4413      	add	r3, r2
 8001168:	330c      	adds	r3, #12
 800116a:	2200      	movs	r2, #0
 800116c:	701a      	strb	r2, [r3, #0]

        SCH_tasks_G[current_index_task].TaskID = current_index_task;
 800116e:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <SCH_Add_Task+0xdc>)
 8001170:	781a      	ldrb	r2, [r3, #0]
 8001172:	4b13      	ldr	r3, [pc, #76]	; (80011c0 <SCH_Add_Task+0xdc>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	4619      	mov	r1, r3
 8001178:	4610      	mov	r0, r2
 800117a:	4a12      	ldr	r2, [pc, #72]	; (80011c4 <SCH_Add_Task+0xe0>)
 800117c:	460b      	mov	r3, r1
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	440b      	add	r3, r1
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	4413      	add	r3, r2
 8001186:	3310      	adds	r3, #16
 8001188:	6018      	str	r0, [r3, #0]

        current_index_task++;
 800118a:	4b0d      	ldr	r3, [pc, #52]	; (80011c0 <SCH_Add_Task+0xdc>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	3301      	adds	r3, #1
 8001190:	b2da      	uxtb	r2, r3
 8001192:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <SCH_Add_Task+0xdc>)
 8001194:	701a      	strb	r2, [r3, #0]
        return SCH_tasks_G[current_index_task-1].TaskID;
 8001196:	4b0a      	ldr	r3, [pc, #40]	; (80011c0 <SCH_Add_Task+0xdc>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	1e5a      	subs	r2, r3, #1
 800119c:	4909      	ldr	r1, [pc, #36]	; (80011c4 <SCH_Add_Task+0xe0>)
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	3310      	adds	r3, #16
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	e001      	b.n	80011b2 <SCH_Add_Task+0xce>
    }
    return -1;
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3714      	adds	r7, #20
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr
 80011bc:	cccccccd 	.word	0xcccccccd
 80011c0:	200000b4 	.word	0x200000b4
 80011c4:	20000138 	.word	0x20000138

080011c8 <SCH_Update>:

void SCH_Update(void){
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
    for (int i = 0; i < current_index_task; i++){
 80011ce:	2300      	movs	r3, #0
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	e048      	b.n	8001266 <SCH_Update+0x9e>
        if(SCH_tasks_G[i].Delay > 0){
 80011d4:	492a      	ldr	r1, [pc, #168]	; (8001280 <SCH_Update+0xb8>)
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	4613      	mov	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4413      	add	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	440b      	add	r3, r1
 80011e2:	3304      	adds	r3, #4
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d013      	beq.n	8001212 <SCH_Update+0x4a>
            SCH_tasks_G[i].Delay--;
 80011ea:	4925      	ldr	r1, [pc, #148]	; (8001280 <SCH_Update+0xb8>)
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	4613      	mov	r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	4413      	add	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	440b      	add	r3, r1
 80011f8:	3304      	adds	r3, #4
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	1e59      	subs	r1, r3, #1
 80011fe:	4820      	ldr	r0, [pc, #128]	; (8001280 <SCH_Update+0xb8>)
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4403      	add	r3, r0
 800120c:	3304      	adds	r3, #4
 800120e:	6019      	str	r1, [r3, #0]
 8001210:	e026      	b.n	8001260 <SCH_Update+0x98>
        }
        else {
            SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 8001212:	491b      	ldr	r1, [pc, #108]	; (8001280 <SCH_Update+0xb8>)
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	4613      	mov	r3, r2
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4413      	add	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	440b      	add	r3, r1
 8001220:	3308      	adds	r3, #8
 8001222:	6819      	ldr	r1, [r3, #0]
 8001224:	4816      	ldr	r0, [pc, #88]	; (8001280 <SCH_Update+0xb8>)
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	4613      	mov	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4413      	add	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4403      	add	r3, r0
 8001232:	3304      	adds	r3, #4
 8001234:	6019      	str	r1, [r3, #0]
            SCH_tasks_G[i].RunMe += 1;
 8001236:	4912      	ldr	r1, [pc, #72]	; (8001280 <SCH_Update+0xb8>)
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	4613      	mov	r3, r2
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	440b      	add	r3, r1
 8001244:	330c      	adds	r3, #12
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	b2d8      	uxtb	r0, r3
 800124c:	490c      	ldr	r1, [pc, #48]	; (8001280 <SCH_Update+0xb8>)
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	4613      	mov	r3, r2
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	4413      	add	r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	440b      	add	r3, r1
 800125a:	330c      	adds	r3, #12
 800125c:	4602      	mov	r2, r0
 800125e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < current_index_task; i++){
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3301      	adds	r3, #1
 8001264:	607b      	str	r3, [r7, #4]
 8001266:	4b07      	ldr	r3, [pc, #28]	; (8001284 <SCH_Update+0xbc>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	461a      	mov	r2, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	4293      	cmp	r3, r2
 8001270:	dbb0      	blt.n	80011d4 <SCH_Update+0xc>
        }
    }
}
 8001272:	bf00      	nop
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	bc80      	pop	{r7}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000138 	.word	0x20000138
 8001284:	200000b4 	.word	0x200000b4

08001288 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
    for (int i = 0; i < current_index_task; i++){
 800128e:	2300      	movs	r3, #0
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	e03a      	b.n	800130a <SCH_Dispatch_Tasks+0x82>
        if (SCH_tasks_G[i].RunMe > 0){
 8001294:	4922      	ldr	r1, [pc, #136]	; (8001320 <SCH_Dispatch_Tasks+0x98>)
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	4613      	mov	r3, r2
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	4413      	add	r3, r2
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	440b      	add	r3, r1
 80012a2:	330c      	adds	r3, #12
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d02c      	beq.n	8001304 <SCH_Dispatch_Tasks+0x7c>
            SCH_tasks_G[i].RunMe--;
 80012aa:	491d      	ldr	r1, [pc, #116]	; (8001320 <SCH_Dispatch_Tasks+0x98>)
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	4613      	mov	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	440b      	add	r3, r1
 80012b8:	330c      	adds	r3, #12
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	3b01      	subs	r3, #1
 80012be:	b2d8      	uxtb	r0, r3
 80012c0:	4917      	ldr	r1, [pc, #92]	; (8001320 <SCH_Dispatch_Tasks+0x98>)
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	4613      	mov	r3, r2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	4413      	add	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	440b      	add	r3, r1
 80012ce:	330c      	adds	r3, #12
 80012d0:	4602      	mov	r2, r0
 80012d2:	701a      	strb	r2, [r3, #0]
            SCH_tasks_G[i].pTask();
 80012d4:	4912      	ldr	r1, [pc, #72]	; (8001320 <SCH_Dispatch_Tasks+0x98>)
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	4613      	mov	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4413      	add	r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	440b      	add	r3, r1
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4798      	blx	r3
            if (SCH_tasks_G[i].Period == 0){
 80012e6:	490e      	ldr	r1, [pc, #56]	; (8001320 <SCH_Dispatch_Tasks+0x98>)
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	4613      	mov	r3, r2
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	4413      	add	r3, r2
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	440b      	add	r3, r1
 80012f4:	3308      	adds	r3, #8
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d103      	bne.n	8001304 <SCH_Dispatch_Tasks+0x7c>
            	SCH_Delete(i);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 f812 	bl	8001328 <SCH_Delete>
    for (int i = 0; i < current_index_task; i++){
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3301      	adds	r3, #1
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <SCH_Dispatch_Tasks+0x9c>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	461a      	mov	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4293      	cmp	r3, r2
 8001314:	dbbe      	blt.n	8001294 <SCH_Dispatch_Tasks+0xc>
            }
        }
    }
}
 8001316:	bf00      	nop
 8001318:	bf00      	nop
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000138 	.word	0x20000138
 8001324:	200000b4 	.word	0x200000b4

08001328 <SCH_Delete>:

uint8_t SCH_Delete(uint32_t ID){
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	if (SCH_tasks_G[ID].pTask == 0) {
 8001330:	4937      	ldr	r1, [pc, #220]	; (8001410 <SCH_Delete+0xe8>)
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	4613      	mov	r3, r2
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	4413      	add	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	440b      	add	r3, r1
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d101      	bne.n	8001348 <SCH_Delete+0x20>
		return -1;
 8001344:	23ff      	movs	r3, #255	; 0xff
 8001346:	e05e      	b.n	8001406 <SCH_Delete+0xde>
	}

	for (int i = ID; i < current_index_task; i++){
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	e04d      	b.n	80013ea <SCH_Delete+0xc2>
		SCH_tasks_G[i].pTask = SCH_tasks_G[i+1].pTask;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	1c5a      	adds	r2, r3, #1
 8001352:	492f      	ldr	r1, [pc, #188]	; (8001410 <SCH_Delete+0xe8>)
 8001354:	4613      	mov	r3, r2
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	4413      	add	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	440b      	add	r3, r1
 800135e:	6819      	ldr	r1, [r3, #0]
 8001360:	482b      	ldr	r0, [pc, #172]	; (8001410 <SCH_Delete+0xe8>)
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	4613      	mov	r3, r2
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	4413      	add	r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4403      	add	r3, r0
 800136e:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Delay = SCH_tasks_G[i+1].Delay;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	1c5a      	adds	r2, r3, #1
 8001374:	4926      	ldr	r1, [pc, #152]	; (8001410 <SCH_Delete+0xe8>)
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	440b      	add	r3, r1
 8001380:	3304      	adds	r3, #4
 8001382:	6819      	ldr	r1, [r3, #0]
 8001384:	4822      	ldr	r0, [pc, #136]	; (8001410 <SCH_Delete+0xe8>)
 8001386:	68fa      	ldr	r2, [r7, #12]
 8001388:	4613      	mov	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4403      	add	r3, r0
 8001392:	3304      	adds	r3, #4
 8001394:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Period = SCH_tasks_G[i+1].Period;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	491d      	ldr	r1, [pc, #116]	; (8001410 <SCH_Delete+0xe8>)
 800139c:	4613      	mov	r3, r2
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	4413      	add	r3, r2
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	440b      	add	r3, r1
 80013a6:	3308      	adds	r3, #8
 80013a8:	6819      	ldr	r1, [r3, #0]
 80013aa:	4819      	ldr	r0, [pc, #100]	; (8001410 <SCH_Delete+0xe8>)
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4613      	mov	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4403      	add	r3, r0
 80013b8:	3308      	adds	r3, #8
 80013ba:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].RunMe = SCH_tasks_G[i+1].RunMe;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	1c5a      	adds	r2, r3, #1
 80013c0:	4913      	ldr	r1, [pc, #76]	; (8001410 <SCH_Delete+0xe8>)
 80013c2:	4613      	mov	r3, r2
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	4413      	add	r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	440b      	add	r3, r1
 80013cc:	330c      	adds	r3, #12
 80013ce:	7818      	ldrb	r0, [r3, #0]
 80013d0:	490f      	ldr	r1, [pc, #60]	; (8001410 <SCH_Delete+0xe8>)
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	4613      	mov	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	440b      	add	r3, r1
 80013de:	330c      	adds	r3, #12
 80013e0:	4602      	mov	r2, r0
 80013e2:	701a      	strb	r2, [r3, #0]
	for (int i = ID; i < current_index_task; i++){
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	3301      	adds	r3, #1
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <SCH_Delete+0xec>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	461a      	mov	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	4293      	cmp	r3, r2
 80013f4:	dbab      	blt.n	800134e <SCH_Delete+0x26>
	}

	current_index_task--;
 80013f6:	4b07      	ldr	r3, [pc, #28]	; (8001414 <SCH_Delete+0xec>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4b05      	ldr	r3, [pc, #20]	; (8001414 <SCH_Delete+0xec>)
 8001400:	701a      	strb	r2, [r3, #0]
	return current_index_task;
 8001402:	4b04      	ldr	r3, [pc, #16]	; (8001414 <SCH_Delete+0xec>)
 8001404:	781b      	ldrb	r3, [r3, #0]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	20000138 	.word	0x20000138
 8001414:	200000b4 	.word	0x200000b4

08001418 <setTimer1>:

//timer7
int timer7_counter=0;
int timer7_flag=0;

void setTimer1(int duration){
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	timer1_counter=duration;
 8001420:	4a05      	ldr	r2, [pc, #20]	; (8001438 <setTimer1+0x20>)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6013      	str	r3, [r2, #0]
	timer1_flag=0;
 8001426:	4b05      	ldr	r3, [pc, #20]	; (800143c <setTimer1+0x24>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	200000b8 	.word	0x200000b8
 800143c:	200000bc 	.word	0x200000bc

08001440 <setTimer2>:

void setTimer2(int duration){
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	timer2_counter=duration;
 8001448:	4a05      	ldr	r2, [pc, #20]	; (8001460 <setTimer2+0x20>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6013      	str	r3, [r2, #0]
	timer2_flag=0;
 800144e:	4b05      	ldr	r3, [pc, #20]	; (8001464 <setTimer2+0x24>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	200000c0 	.word	0x200000c0
 8001464:	200000c4 	.word	0x200000c4

08001468 <setTimer3>:

void setTimer3(int duration){
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	timer3_counter=duration;
 8001470:	4a05      	ldr	r2, [pc, #20]	; (8001488 <setTimer3+0x20>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6013      	str	r3, [r2, #0]
	timer3_flag=0;
 8001476:	4b05      	ldr	r3, [pc, #20]	; (800148c <setTimer3+0x24>)
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	200000c8 	.word	0x200000c8
 800148c:	200000cc 	.word	0x200000cc

08001490 <setTimer4>:

void setTimer4(int duration){
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	timer4_counter=duration;
 8001498:	4a05      	ldr	r2, [pc, #20]	; (80014b0 <setTimer4+0x20>)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6013      	str	r3, [r2, #0]
	timer4_flag=0;
 800149e:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <setTimer4+0x24>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	200000d0 	.word	0x200000d0
 80014b4:	200000d4 	.word	0x200000d4

080014b8 <setTimer5>:

void setTimer5(int duration){
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	timer5_counter=duration;
 80014c0:	4a05      	ldr	r2, [pc, #20]	; (80014d8 <setTimer5+0x20>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6013      	str	r3, [r2, #0]
	timer5_flag=0;
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <setTimer5+0x24>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	200000d8 	.word	0x200000d8
 80014dc:	200000dc 	.word	0x200000dc

080014e0 <timerRun>:
void setTimer7(int duration){
	timer7_counter=duration;
	timer7_flag=0;
}

void timerRun(){
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
	if (timer1_counter > 0){
 80014e4:	4b39      	ldr	r3, [pc, #228]	; (80015cc <timerRun+0xec>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	dd0b      	ble.n	8001504 <timerRun+0x24>
		timer1_counter--;
 80014ec:	4b37      	ldr	r3, [pc, #220]	; (80015cc <timerRun+0xec>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	3b01      	subs	r3, #1
 80014f2:	4a36      	ldr	r2, [pc, #216]	; (80015cc <timerRun+0xec>)
 80014f4:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0){
 80014f6:	4b35      	ldr	r3, [pc, #212]	; (80015cc <timerRun+0xec>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	dc02      	bgt.n	8001504 <timerRun+0x24>
			timer1_flag=1;
 80014fe:	4b34      	ldr	r3, [pc, #208]	; (80015d0 <timerRun+0xf0>)
 8001500:	2201      	movs	r2, #1
 8001502:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0){
 8001504:	4b33      	ldr	r3, [pc, #204]	; (80015d4 <timerRun+0xf4>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	dd0b      	ble.n	8001524 <timerRun+0x44>
		timer2_counter--;
 800150c:	4b31      	ldr	r3, [pc, #196]	; (80015d4 <timerRun+0xf4>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	3b01      	subs	r3, #1
 8001512:	4a30      	ldr	r2, [pc, #192]	; (80015d4 <timerRun+0xf4>)
 8001514:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0){
 8001516:	4b2f      	ldr	r3, [pc, #188]	; (80015d4 <timerRun+0xf4>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	dc02      	bgt.n	8001524 <timerRun+0x44>
			timer2_flag=1;
 800151e:	4b2e      	ldr	r3, [pc, #184]	; (80015d8 <timerRun+0xf8>)
 8001520:	2201      	movs	r2, #1
 8001522:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0){
 8001524:	4b2d      	ldr	r3, [pc, #180]	; (80015dc <timerRun+0xfc>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	dd0b      	ble.n	8001544 <timerRun+0x64>
		timer3_counter--;
 800152c:	4b2b      	ldr	r3, [pc, #172]	; (80015dc <timerRun+0xfc>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	3b01      	subs	r3, #1
 8001532:	4a2a      	ldr	r2, [pc, #168]	; (80015dc <timerRun+0xfc>)
 8001534:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0){
 8001536:	4b29      	ldr	r3, [pc, #164]	; (80015dc <timerRun+0xfc>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	dc02      	bgt.n	8001544 <timerRun+0x64>
			timer3_flag=1;
 800153e:	4b28      	ldr	r3, [pc, #160]	; (80015e0 <timerRun+0x100>)
 8001540:	2201      	movs	r2, #1
 8001542:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter > 0){
 8001544:	4b27      	ldr	r3, [pc, #156]	; (80015e4 <timerRun+0x104>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	dd0b      	ble.n	8001564 <timerRun+0x84>
		timer4_counter--;
 800154c:	4b25      	ldr	r3, [pc, #148]	; (80015e4 <timerRun+0x104>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	3b01      	subs	r3, #1
 8001552:	4a24      	ldr	r2, [pc, #144]	; (80015e4 <timerRun+0x104>)
 8001554:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0){
 8001556:	4b23      	ldr	r3, [pc, #140]	; (80015e4 <timerRun+0x104>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	dc02      	bgt.n	8001564 <timerRun+0x84>
			timer4_flag=1;
 800155e:	4b22      	ldr	r3, [pc, #136]	; (80015e8 <timerRun+0x108>)
 8001560:	2201      	movs	r2, #1
 8001562:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer5_counter > 0){
 8001564:	4b21      	ldr	r3, [pc, #132]	; (80015ec <timerRun+0x10c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	dd0b      	ble.n	8001584 <timerRun+0xa4>
		timer5_counter--;
 800156c:	4b1f      	ldr	r3, [pc, #124]	; (80015ec <timerRun+0x10c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	3b01      	subs	r3, #1
 8001572:	4a1e      	ldr	r2, [pc, #120]	; (80015ec <timerRun+0x10c>)
 8001574:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0){
 8001576:	4b1d      	ldr	r3, [pc, #116]	; (80015ec <timerRun+0x10c>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	dc02      	bgt.n	8001584 <timerRun+0xa4>
			timer5_flag=1;
 800157e:	4b1c      	ldr	r3, [pc, #112]	; (80015f0 <timerRun+0x110>)
 8001580:	2201      	movs	r2, #1
 8001582:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer6_counter > 0){
 8001584:	4b1b      	ldr	r3, [pc, #108]	; (80015f4 <timerRun+0x114>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	dd0b      	ble.n	80015a4 <timerRun+0xc4>
		timer6_counter--;
 800158c:	4b19      	ldr	r3, [pc, #100]	; (80015f4 <timerRun+0x114>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	3b01      	subs	r3, #1
 8001592:	4a18      	ldr	r2, [pc, #96]	; (80015f4 <timerRun+0x114>)
 8001594:	6013      	str	r3, [r2, #0]
		if (timer6_counter <= 0){
 8001596:	4b17      	ldr	r3, [pc, #92]	; (80015f4 <timerRun+0x114>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	dc02      	bgt.n	80015a4 <timerRun+0xc4>
			timer6_flag=1;
 800159e:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <timerRun+0x118>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer7_counter > 0){
 80015a4:	4b15      	ldr	r3, [pc, #84]	; (80015fc <timerRun+0x11c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	dd0b      	ble.n	80015c4 <timerRun+0xe4>
		timer7_counter--;
 80015ac:	4b13      	ldr	r3, [pc, #76]	; (80015fc <timerRun+0x11c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	3b01      	subs	r3, #1
 80015b2:	4a12      	ldr	r2, [pc, #72]	; (80015fc <timerRun+0x11c>)
 80015b4:	6013      	str	r3, [r2, #0]
		if (timer7_counter <= 0){
 80015b6:	4b11      	ldr	r3, [pc, #68]	; (80015fc <timerRun+0x11c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	dc02      	bgt.n	80015c4 <timerRun+0xe4>
			timer7_flag=1;
 80015be:	4b10      	ldr	r3, [pc, #64]	; (8001600 <timerRun+0x120>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	601a      	str	r2, [r3, #0]
		}
	}
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	200000b8 	.word	0x200000b8
 80015d0:	200000bc 	.word	0x200000bc
 80015d4:	200000c0 	.word	0x200000c0
 80015d8:	200000c4 	.word	0x200000c4
 80015dc:	200000c8 	.word	0x200000c8
 80015e0:	200000cc 	.word	0x200000cc
 80015e4:	200000d0 	.word	0x200000d0
 80015e8:	200000d4 	.word	0x200000d4
 80015ec:	200000d8 	.word	0x200000d8
 80015f0:	200000dc 	.word	0x200000dc
 80015f4:	200000e0 	.word	0x200000e0
 80015f8:	200000e4 	.word	0x200000e4
 80015fc:	200000e8 	.word	0x200000e8
 8001600:	200000ec 	.word	0x200000ec

08001604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800160a:	4b15      	ldr	r3, [pc, #84]	; (8001660 <HAL_MspInit+0x5c>)
 800160c:	699b      	ldr	r3, [r3, #24]
 800160e:	4a14      	ldr	r2, [pc, #80]	; (8001660 <HAL_MspInit+0x5c>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6193      	str	r3, [r2, #24]
 8001616:	4b12      	ldr	r3, [pc, #72]	; (8001660 <HAL_MspInit+0x5c>)
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001622:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <HAL_MspInit+0x5c>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	4a0e      	ldr	r2, [pc, #56]	; (8001660 <HAL_MspInit+0x5c>)
 8001628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800162c:	61d3      	str	r3, [r2, #28]
 800162e:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <HAL_MspInit+0x5c>)
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001636:	607b      	str	r3, [r7, #4]
 8001638:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800163a:	4b0a      	ldr	r3, [pc, #40]	; (8001664 <HAL_MspInit+0x60>)
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	4a04      	ldr	r2, [pc, #16]	; (8001664 <HAL_MspInit+0x60>)
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001656:	bf00      	nop
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr
 8001660:	40021000 	.word	0x40021000
 8001664:	40010000 	.word	0x40010000

08001668 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001678:	d113      	bne.n	80016a2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800167a:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <HAL_TIM_Base_MspInit+0x44>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	4a0b      	ldr	r2, [pc, #44]	; (80016ac <HAL_TIM_Base_MspInit+0x44>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	61d3      	str	r3, [r2, #28]
 8001686:	4b09      	ldr	r3, [pc, #36]	; (80016ac <HAL_TIM_Base_MspInit+0x44>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2100      	movs	r1, #0
 8001696:	201c      	movs	r0, #28
 8001698:	f000 f9a1 	bl	80019de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800169c:	201c      	movs	r0, #28
 800169e:	f000 f9ba 	bl	8001a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016a2:	bf00      	nop
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40021000 	.word	0x40021000

080016b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016b4:	e7fe      	b.n	80016b4 <NMI_Handler+0x4>

080016b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ba:	e7fe      	b.n	80016ba <HardFault_Handler+0x4>

080016bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c0:	e7fe      	b.n	80016c0 <MemManage_Handler+0x4>

080016c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016c6:	e7fe      	b.n	80016c6 <BusFault_Handler+0x4>

080016c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016cc:	e7fe      	b.n	80016cc <UsageFault_Handler+0x4>

080016ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ce:	b480      	push	{r7}
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr

080016da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016da:	b480      	push	{r7}
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr

080016e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016e6:	b480      	push	{r7}
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ea:	bf00      	nop
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bc80      	pop	{r7}
 80016f0:	4770      	bx	lr

080016f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016f6:	f000 f87f 	bl	80017f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001704:	4802      	ldr	r0, [pc, #8]	; (8001710 <TIM2_IRQHandler+0x10>)
 8001706:	f000 ffc3 	bl	8002690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	200000f0 	.word	0x200000f0

08001714 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001720:	f7ff fff8 	bl	8001714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001724:	480b      	ldr	r0, [pc, #44]	; (8001754 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001726:	490c      	ldr	r1, [pc, #48]	; (8001758 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001728:	4a0c      	ldr	r2, [pc, #48]	; (800175c <LoopFillZerobss+0x16>)
  movs r3, #0
 800172a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800172c:	e002      	b.n	8001734 <LoopCopyDataInit>

0800172e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800172e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001730:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001732:	3304      	adds	r3, #4

08001734 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001734:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001736:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001738:	d3f9      	bcc.n	800172e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800173a:	4a09      	ldr	r2, [pc, #36]	; (8001760 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800173c:	4c09      	ldr	r4, [pc, #36]	; (8001764 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800173e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001740:	e001      	b.n	8001746 <LoopFillZerobss>

08001742 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001742:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001744:	3204      	adds	r2, #4

08001746 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001746:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001748:	d3fb      	bcc.n	8001742 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800174a:	f001 faed 	bl	8002d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800174e:	f7ff fa57 	bl	8000c00 <main>
  bx lr
 8001752:	4770      	bx	lr
  ldr r0, =_sdata
 8001754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001758:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800175c:	08002dc4 	.word	0x08002dc4
  ldr r2, =_sbss
 8001760:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001764:	2000045c 	.word	0x2000045c

08001768 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001768:	e7fe      	b.n	8001768 <ADC1_2_IRQHandler>
	...

0800176c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001770:	4b08      	ldr	r3, [pc, #32]	; (8001794 <HAL_Init+0x28>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a07      	ldr	r2, [pc, #28]	; (8001794 <HAL_Init+0x28>)
 8001776:	f043 0310 	orr.w	r3, r3, #16
 800177a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800177c:	2003      	movs	r0, #3
 800177e:	f000 f923 	bl	80019c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001782:	200f      	movs	r0, #15
 8001784:	f000 f808 	bl	8001798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001788:	f7ff ff3c 	bl	8001604 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40022000 	.word	0x40022000

08001798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017a0:	4b12      	ldr	r3, [pc, #72]	; (80017ec <HAL_InitTick+0x54>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <HAL_InitTick+0x58>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	4619      	mov	r1, r3
 80017aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80017b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017b6:	4618      	mov	r0, r3
 80017b8:	f000 f93b 	bl	8001a32 <HAL_SYSTICK_Config>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e00e      	b.n	80017e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2b0f      	cmp	r3, #15
 80017ca:	d80a      	bhi.n	80017e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017cc:	2200      	movs	r2, #0
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	f04f 30ff 	mov.w	r0, #4294967295
 80017d4:	f000 f903 	bl	80019de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017d8:	4a06      	ldr	r2, [pc, #24]	; (80017f4 <HAL_InitTick+0x5c>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017de:	2300      	movs	r3, #0
 80017e0:	e000      	b.n	80017e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000050 	.word	0x20000050
 80017f0:	20000058 	.word	0x20000058
 80017f4:	20000054 	.word	0x20000054

080017f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017fc:	4b05      	ldr	r3, [pc, #20]	; (8001814 <HAL_IncTick+0x1c>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	4b05      	ldr	r3, [pc, #20]	; (8001818 <HAL_IncTick+0x20>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4413      	add	r3, r2
 8001808:	4a03      	ldr	r2, [pc, #12]	; (8001818 <HAL_IncTick+0x20>)
 800180a:	6013      	str	r3, [r2, #0]
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	20000058 	.word	0x20000058
 8001818:	20000458 	.word	0x20000458

0800181c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  return uwTick;
 8001820:	4b02      	ldr	r3, [pc, #8]	; (800182c <HAL_GetTick+0x10>)
 8001822:	681b      	ldr	r3, [r3, #0]
}
 8001824:	4618      	mov	r0, r3
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr
 800182c:	20000458 	.word	0x20000458

08001830 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <__NVIC_SetPriorityGrouping+0x44>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001846:	68ba      	ldr	r2, [r7, #8]
 8001848:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800184c:	4013      	ands	r3, r2
 800184e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001858:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800185c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001860:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001862:	4a04      	ldr	r2, [pc, #16]	; (8001874 <__NVIC_SetPriorityGrouping+0x44>)
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	60d3      	str	r3, [r2, #12]
}
 8001868:	bf00      	nop
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	bc80      	pop	{r7}
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800187c:	4b04      	ldr	r3, [pc, #16]	; (8001890 <__NVIC_GetPriorityGrouping+0x18>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	0a1b      	lsrs	r3, r3, #8
 8001882:	f003 0307 	and.w	r3, r3, #7
}
 8001886:	4618      	mov	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	db0b      	blt.n	80018be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	f003 021f 	and.w	r2, r3, #31
 80018ac:	4906      	ldr	r1, [pc, #24]	; (80018c8 <__NVIC_EnableIRQ+0x34>)
 80018ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b2:	095b      	lsrs	r3, r3, #5
 80018b4:	2001      	movs	r0, #1
 80018b6:	fa00 f202 	lsl.w	r2, r0, r2
 80018ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr
 80018c8:	e000e100 	.word	0xe000e100

080018cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	6039      	str	r1, [r7, #0]
 80018d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	db0a      	blt.n	80018f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	b2da      	uxtb	r2, r3
 80018e4:	490c      	ldr	r1, [pc, #48]	; (8001918 <__NVIC_SetPriority+0x4c>)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	0112      	lsls	r2, r2, #4
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	440b      	add	r3, r1
 80018f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018f4:	e00a      	b.n	800190c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	4908      	ldr	r1, [pc, #32]	; (800191c <__NVIC_SetPriority+0x50>)
 80018fc:	79fb      	ldrb	r3, [r7, #7]
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	3b04      	subs	r3, #4
 8001904:	0112      	lsls	r2, r2, #4
 8001906:	b2d2      	uxtb	r2, r2
 8001908:	440b      	add	r3, r1
 800190a:	761a      	strb	r2, [r3, #24]
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	e000e100 	.word	0xe000e100
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001920:	b480      	push	{r7}
 8001922:	b089      	sub	sp, #36	; 0x24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	f1c3 0307 	rsb	r3, r3, #7
 800193a:	2b04      	cmp	r3, #4
 800193c:	bf28      	it	cs
 800193e:	2304      	movcs	r3, #4
 8001940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	3304      	adds	r3, #4
 8001946:	2b06      	cmp	r3, #6
 8001948:	d902      	bls.n	8001950 <NVIC_EncodePriority+0x30>
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3b03      	subs	r3, #3
 800194e:	e000      	b.n	8001952 <NVIC_EncodePriority+0x32>
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001954:	f04f 32ff 	mov.w	r2, #4294967295
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	43da      	mvns	r2, r3
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	401a      	ands	r2, r3
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001968:	f04f 31ff 	mov.w	r1, #4294967295
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	fa01 f303 	lsl.w	r3, r1, r3
 8001972:	43d9      	mvns	r1, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001978:	4313      	orrs	r3, r2
         );
}
 800197a:	4618      	mov	r0, r3
 800197c:	3724      	adds	r7, #36	; 0x24
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr

08001984 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3b01      	subs	r3, #1
 8001990:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001994:	d301      	bcc.n	800199a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001996:	2301      	movs	r3, #1
 8001998:	e00f      	b.n	80019ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800199a:	4a0a      	ldr	r2, [pc, #40]	; (80019c4 <SysTick_Config+0x40>)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3b01      	subs	r3, #1
 80019a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019a2:	210f      	movs	r1, #15
 80019a4:	f04f 30ff 	mov.w	r0, #4294967295
 80019a8:	f7ff ff90 	bl	80018cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019ac:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <SysTick_Config+0x40>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019b2:	4b04      	ldr	r3, [pc, #16]	; (80019c4 <SysTick_Config+0x40>)
 80019b4:	2207      	movs	r2, #7
 80019b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	e000e010 	.word	0xe000e010

080019c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f7ff ff2d 	bl	8001830 <__NVIC_SetPriorityGrouping>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019de:	b580      	push	{r7, lr}
 80019e0:	b086      	sub	sp, #24
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	4603      	mov	r3, r0
 80019e6:	60b9      	str	r1, [r7, #8]
 80019e8:	607a      	str	r2, [r7, #4]
 80019ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019f0:	f7ff ff42 	bl	8001878 <__NVIC_GetPriorityGrouping>
 80019f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	68b9      	ldr	r1, [r7, #8]
 80019fa:	6978      	ldr	r0, [r7, #20]
 80019fc:	f7ff ff90 	bl	8001920 <NVIC_EncodePriority>
 8001a00:	4602      	mov	r2, r0
 8001a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a06:	4611      	mov	r1, r2
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff ff5f 	bl	80018cc <__NVIC_SetPriority>
}
 8001a0e:	bf00      	nop
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff35 	bl	8001894 <__NVIC_EnableIRQ>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff ffa2 	bl	8001984 <SysTick_Config>
 8001a40:	4603      	mov	r3, r0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b08b      	sub	sp, #44	; 0x2c
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a56:	2300      	movs	r3, #0
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a5e:	e148      	b.n	8001cf2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a60:	2201      	movs	r2, #1
 8001a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	69fa      	ldr	r2, [r7, #28]
 8001a70:	4013      	ands	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	f040 8137 	bne.w	8001cec <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	4aa3      	ldr	r2, [pc, #652]	; (8001d10 <HAL_GPIO_Init+0x2c4>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d05e      	beq.n	8001b46 <HAL_GPIO_Init+0xfa>
 8001a88:	4aa1      	ldr	r2, [pc, #644]	; (8001d10 <HAL_GPIO_Init+0x2c4>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d875      	bhi.n	8001b7a <HAL_GPIO_Init+0x12e>
 8001a8e:	4aa1      	ldr	r2, [pc, #644]	; (8001d14 <HAL_GPIO_Init+0x2c8>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d058      	beq.n	8001b46 <HAL_GPIO_Init+0xfa>
 8001a94:	4a9f      	ldr	r2, [pc, #636]	; (8001d14 <HAL_GPIO_Init+0x2c8>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d86f      	bhi.n	8001b7a <HAL_GPIO_Init+0x12e>
 8001a9a:	4a9f      	ldr	r2, [pc, #636]	; (8001d18 <HAL_GPIO_Init+0x2cc>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d052      	beq.n	8001b46 <HAL_GPIO_Init+0xfa>
 8001aa0:	4a9d      	ldr	r2, [pc, #628]	; (8001d18 <HAL_GPIO_Init+0x2cc>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d869      	bhi.n	8001b7a <HAL_GPIO_Init+0x12e>
 8001aa6:	4a9d      	ldr	r2, [pc, #628]	; (8001d1c <HAL_GPIO_Init+0x2d0>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d04c      	beq.n	8001b46 <HAL_GPIO_Init+0xfa>
 8001aac:	4a9b      	ldr	r2, [pc, #620]	; (8001d1c <HAL_GPIO_Init+0x2d0>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d863      	bhi.n	8001b7a <HAL_GPIO_Init+0x12e>
 8001ab2:	4a9b      	ldr	r2, [pc, #620]	; (8001d20 <HAL_GPIO_Init+0x2d4>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d046      	beq.n	8001b46 <HAL_GPIO_Init+0xfa>
 8001ab8:	4a99      	ldr	r2, [pc, #612]	; (8001d20 <HAL_GPIO_Init+0x2d4>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d85d      	bhi.n	8001b7a <HAL_GPIO_Init+0x12e>
 8001abe:	2b12      	cmp	r3, #18
 8001ac0:	d82a      	bhi.n	8001b18 <HAL_GPIO_Init+0xcc>
 8001ac2:	2b12      	cmp	r3, #18
 8001ac4:	d859      	bhi.n	8001b7a <HAL_GPIO_Init+0x12e>
 8001ac6:	a201      	add	r2, pc, #4	; (adr r2, 8001acc <HAL_GPIO_Init+0x80>)
 8001ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001acc:	08001b47 	.word	0x08001b47
 8001ad0:	08001b21 	.word	0x08001b21
 8001ad4:	08001b33 	.word	0x08001b33
 8001ad8:	08001b75 	.word	0x08001b75
 8001adc:	08001b7b 	.word	0x08001b7b
 8001ae0:	08001b7b 	.word	0x08001b7b
 8001ae4:	08001b7b 	.word	0x08001b7b
 8001ae8:	08001b7b 	.word	0x08001b7b
 8001aec:	08001b7b 	.word	0x08001b7b
 8001af0:	08001b7b 	.word	0x08001b7b
 8001af4:	08001b7b 	.word	0x08001b7b
 8001af8:	08001b7b 	.word	0x08001b7b
 8001afc:	08001b7b 	.word	0x08001b7b
 8001b00:	08001b7b 	.word	0x08001b7b
 8001b04:	08001b7b 	.word	0x08001b7b
 8001b08:	08001b7b 	.word	0x08001b7b
 8001b0c:	08001b7b 	.word	0x08001b7b
 8001b10:	08001b29 	.word	0x08001b29
 8001b14:	08001b3d 	.word	0x08001b3d
 8001b18:	4a82      	ldr	r2, [pc, #520]	; (8001d24 <HAL_GPIO_Init+0x2d8>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d013      	beq.n	8001b46 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b1e:	e02c      	b.n	8001b7a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	623b      	str	r3, [r7, #32]
          break;
 8001b26:	e029      	b.n	8001b7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	3304      	adds	r3, #4
 8001b2e:	623b      	str	r3, [r7, #32]
          break;
 8001b30:	e024      	b.n	8001b7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	3308      	adds	r3, #8
 8001b38:	623b      	str	r3, [r7, #32]
          break;
 8001b3a:	e01f      	b.n	8001b7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	330c      	adds	r3, #12
 8001b42:	623b      	str	r3, [r7, #32]
          break;
 8001b44:	e01a      	b.n	8001b7c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d102      	bne.n	8001b54 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b4e:	2304      	movs	r3, #4
 8001b50:	623b      	str	r3, [r7, #32]
          break;
 8001b52:	e013      	b.n	8001b7c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d105      	bne.n	8001b68 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b5c:	2308      	movs	r3, #8
 8001b5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	69fa      	ldr	r2, [r7, #28]
 8001b64:	611a      	str	r2, [r3, #16]
          break;
 8001b66:	e009      	b.n	8001b7c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b68:	2308      	movs	r3, #8
 8001b6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	69fa      	ldr	r2, [r7, #28]
 8001b70:	615a      	str	r2, [r3, #20]
          break;
 8001b72:	e003      	b.n	8001b7c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b74:	2300      	movs	r3, #0
 8001b76:	623b      	str	r3, [r7, #32]
          break;
 8001b78:	e000      	b.n	8001b7c <HAL_GPIO_Init+0x130>
          break;
 8001b7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	2bff      	cmp	r3, #255	; 0xff
 8001b80:	d801      	bhi.n	8001b86 <HAL_GPIO_Init+0x13a>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	e001      	b.n	8001b8a <HAL_GPIO_Init+0x13e>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3304      	adds	r3, #4
 8001b8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	2bff      	cmp	r3, #255	; 0xff
 8001b90:	d802      	bhi.n	8001b98 <HAL_GPIO_Init+0x14c>
 8001b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	e002      	b.n	8001b9e <HAL_GPIO_Init+0x152>
 8001b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9a:	3b08      	subs	r3, #8
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	210f      	movs	r1, #15
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	401a      	ands	r2, r3
 8001bb0:	6a39      	ldr	r1, [r7, #32]
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb8:	431a      	orrs	r2, r3
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f000 8090 	beq.w	8001cec <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bcc:	4b56      	ldr	r3, [pc, #344]	; (8001d28 <HAL_GPIO_Init+0x2dc>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	4a55      	ldr	r2, [pc, #340]	; (8001d28 <HAL_GPIO_Init+0x2dc>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	6193      	str	r3, [r2, #24]
 8001bd8:	4b53      	ldr	r3, [pc, #332]	; (8001d28 <HAL_GPIO_Init+0x2dc>)
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001be4:	4a51      	ldr	r2, [pc, #324]	; (8001d2c <HAL_GPIO_Init+0x2e0>)
 8001be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be8:	089b      	lsrs	r3, r3, #2
 8001bea:	3302      	adds	r3, #2
 8001bec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf4:	f003 0303 	and.w	r3, r3, #3
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	220f      	movs	r2, #15
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	68fa      	ldr	r2, [r7, #12]
 8001c04:	4013      	ands	r3, r2
 8001c06:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4a49      	ldr	r2, [pc, #292]	; (8001d30 <HAL_GPIO_Init+0x2e4>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d00d      	beq.n	8001c2c <HAL_GPIO_Init+0x1e0>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4a48      	ldr	r2, [pc, #288]	; (8001d34 <HAL_GPIO_Init+0x2e8>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d007      	beq.n	8001c28 <HAL_GPIO_Init+0x1dc>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a47      	ldr	r2, [pc, #284]	; (8001d38 <HAL_GPIO_Init+0x2ec>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d101      	bne.n	8001c24 <HAL_GPIO_Init+0x1d8>
 8001c20:	2302      	movs	r3, #2
 8001c22:	e004      	b.n	8001c2e <HAL_GPIO_Init+0x1e2>
 8001c24:	2303      	movs	r3, #3
 8001c26:	e002      	b.n	8001c2e <HAL_GPIO_Init+0x1e2>
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <HAL_GPIO_Init+0x1e2>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c30:	f002 0203 	and.w	r2, r2, #3
 8001c34:	0092      	lsls	r2, r2, #2
 8001c36:	4093      	lsls	r3, r2
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c3e:	493b      	ldr	r1, [pc, #236]	; (8001d2c <HAL_GPIO_Init+0x2e0>)
 8001c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c42:	089b      	lsrs	r3, r3, #2
 8001c44:	3302      	adds	r3, #2
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d006      	beq.n	8001c66 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c58:	4b38      	ldr	r3, [pc, #224]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	4937      	ldr	r1, [pc, #220]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	608b      	str	r3, [r1, #8]
 8001c64:	e006      	b.n	8001c74 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c66:	4b35      	ldr	r3, [pc, #212]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001c68:	689a      	ldr	r2, [r3, #8]
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	4933      	ldr	r1, [pc, #204]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001c70:	4013      	ands	r3, r2
 8001c72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d006      	beq.n	8001c8e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c80:	4b2e      	ldr	r3, [pc, #184]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001c82:	68da      	ldr	r2, [r3, #12]
 8001c84:	492d      	ldr	r1, [pc, #180]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	60cb      	str	r3, [r1, #12]
 8001c8c:	e006      	b.n	8001c9c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c8e:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001c90:	68da      	ldr	r2, [r3, #12]
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	4929      	ldr	r1, [pc, #164]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d006      	beq.n	8001cb6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ca8:	4b24      	ldr	r3, [pc, #144]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001caa:	685a      	ldr	r2, [r3, #4]
 8001cac:	4923      	ldr	r1, [pc, #140]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	604b      	str	r3, [r1, #4]
 8001cb4:	e006      	b.n	8001cc4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cb6:	4b21      	ldr	r3, [pc, #132]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	491f      	ldr	r1, [pc, #124]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d006      	beq.n	8001cde <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cd0:	4b1a      	ldr	r3, [pc, #104]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	4919      	ldr	r1, [pc, #100]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	600b      	str	r3, [r1, #0]
 8001cdc:	e006      	b.n	8001cec <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cde:	4b17      	ldr	r3, [pc, #92]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	4915      	ldr	r1, [pc, #84]	; (8001d3c <HAL_GPIO_Init+0x2f0>)
 8001ce8:	4013      	ands	r3, r2
 8001cea:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cee:	3301      	adds	r3, #1
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f47f aeaf 	bne.w	8001a60 <HAL_GPIO_Init+0x14>
  }
}
 8001d02:	bf00      	nop
 8001d04:	bf00      	nop
 8001d06:	372c      	adds	r7, #44	; 0x2c
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	10320000 	.word	0x10320000
 8001d14:	10310000 	.word	0x10310000
 8001d18:	10220000 	.word	0x10220000
 8001d1c:	10210000 	.word	0x10210000
 8001d20:	10120000 	.word	0x10120000
 8001d24:	10110000 	.word	0x10110000
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40010000 	.word	0x40010000
 8001d30:	40010800 	.word	0x40010800
 8001d34:	40010c00 	.word	0x40010c00
 8001d38:	40011000 	.word	0x40011000
 8001d3c:	40010400 	.word	0x40010400

08001d40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	460b      	mov	r3, r1
 8001d4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689a      	ldr	r2, [r3, #8]
 8001d50:	887b      	ldrh	r3, [r7, #2]
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d002      	beq.n	8001d5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	73fb      	strb	r3, [r7, #15]
 8001d5c:	e001      	b.n	8001d62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr

08001d6e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	460b      	mov	r3, r1
 8001d78:	807b      	strh	r3, [r7, #2]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d7e:	787b      	ldrb	r3, [r7, #1]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d003      	beq.n	8001d8c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d84:	887a      	ldrh	r2, [r7, #2]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d8a:	e003      	b.n	8001d94 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d8c:	887b      	ldrh	r3, [r7, #2]
 8001d8e:	041a      	lsls	r2, r3, #16
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	611a      	str	r2, [r3, #16]
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bc80      	pop	{r7}
 8001d9c:	4770      	bx	lr
	...

08001da0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e26c      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 8087 	beq.w	8001ece <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dc0:	4b92      	ldr	r3, [pc, #584]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f003 030c 	and.w	r3, r3, #12
 8001dc8:	2b04      	cmp	r3, #4
 8001dca:	d00c      	beq.n	8001de6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001dcc:	4b8f      	ldr	r3, [pc, #572]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f003 030c 	and.w	r3, r3, #12
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d112      	bne.n	8001dfe <HAL_RCC_OscConfig+0x5e>
 8001dd8:	4b8c      	ldr	r3, [pc, #560]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001de4:	d10b      	bne.n	8001dfe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de6:	4b89      	ldr	r3, [pc, #548]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d06c      	beq.n	8001ecc <HAL_RCC_OscConfig+0x12c>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d168      	bne.n	8001ecc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e246      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e06:	d106      	bne.n	8001e16 <HAL_RCC_OscConfig+0x76>
 8001e08:	4b80      	ldr	r3, [pc, #512]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a7f      	ldr	r2, [pc, #508]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	e02e      	b.n	8001e74 <HAL_RCC_OscConfig+0xd4>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d10c      	bne.n	8001e38 <HAL_RCC_OscConfig+0x98>
 8001e1e:	4b7b      	ldr	r3, [pc, #492]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a7a      	ldr	r2, [pc, #488]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	4b78      	ldr	r3, [pc, #480]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a77      	ldr	r2, [pc, #476]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e34:	6013      	str	r3, [r2, #0]
 8001e36:	e01d      	b.n	8001e74 <HAL_RCC_OscConfig+0xd4>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e40:	d10c      	bne.n	8001e5c <HAL_RCC_OscConfig+0xbc>
 8001e42:	4b72      	ldr	r3, [pc, #456]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a71      	ldr	r2, [pc, #452]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	4b6f      	ldr	r3, [pc, #444]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a6e      	ldr	r2, [pc, #440]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	e00b      	b.n	8001e74 <HAL_RCC_OscConfig+0xd4>
 8001e5c:	4b6b      	ldr	r3, [pc, #428]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a6a      	ldr	r2, [pc, #424]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	4b68      	ldr	r3, [pc, #416]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a67      	ldr	r2, [pc, #412]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d013      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7c:	f7ff fcce 	bl	800181c <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e84:	f7ff fcca 	bl	800181c <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b64      	cmp	r3, #100	; 0x64
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e1fa      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e96:	4b5d      	ldr	r3, [pc, #372]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0f0      	beq.n	8001e84 <HAL_RCC_OscConfig+0xe4>
 8001ea2:	e014      	b.n	8001ece <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea4:	f7ff fcba 	bl	800181c <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eac:	f7ff fcb6 	bl	800181c <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b64      	cmp	r3, #100	; 0x64
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e1e6      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ebe:	4b53      	ldr	r3, [pc, #332]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d1f0      	bne.n	8001eac <HAL_RCC_OscConfig+0x10c>
 8001eca:	e000      	b.n	8001ece <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d063      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001eda:	4b4c      	ldr	r3, [pc, #304]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 030c 	and.w	r3, r3, #12
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d00b      	beq.n	8001efe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ee6:	4b49      	ldr	r3, [pc, #292]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f003 030c 	and.w	r3, r3, #12
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d11c      	bne.n	8001f2c <HAL_RCC_OscConfig+0x18c>
 8001ef2:	4b46      	ldr	r3, [pc, #280]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d116      	bne.n	8001f2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001efe:	4b43      	ldr	r3, [pc, #268]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d005      	beq.n	8001f16 <HAL_RCC_OscConfig+0x176>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d001      	beq.n	8001f16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e1ba      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f16:	4b3d      	ldr	r3, [pc, #244]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	00db      	lsls	r3, r3, #3
 8001f24:	4939      	ldr	r1, [pc, #228]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2a:	e03a      	b.n	8001fa2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	691b      	ldr	r3, [r3, #16]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d020      	beq.n	8001f76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f34:	4b36      	ldr	r3, [pc, #216]	; (8002010 <HAL_RCC_OscConfig+0x270>)
 8001f36:	2201      	movs	r2, #1
 8001f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3a:	f7ff fc6f 	bl	800181c <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f42:	f7ff fc6b 	bl	800181c <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e19b      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f54:	4b2d      	ldr	r3, [pc, #180]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0f0      	beq.n	8001f42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f60:	4b2a      	ldr	r3, [pc, #168]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4927      	ldr	r1, [pc, #156]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	600b      	str	r3, [r1, #0]
 8001f74:	e015      	b.n	8001fa2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f76:	4b26      	ldr	r3, [pc, #152]	; (8002010 <HAL_RCC_OscConfig+0x270>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7c:	f7ff fc4e 	bl	800181c <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f84:	f7ff fc4a 	bl	800181c <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e17a      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f96:	4b1d      	ldr	r3, [pc, #116]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1f0      	bne.n	8001f84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0308 	and.w	r3, r3, #8
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d03a      	beq.n	8002024 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d019      	beq.n	8001fea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fb6:	4b17      	ldr	r3, [pc, #92]	; (8002014 <HAL_RCC_OscConfig+0x274>)
 8001fb8:	2201      	movs	r2, #1
 8001fba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fbc:	f7ff fc2e 	bl	800181c <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fc4:	f7ff fc2a 	bl	800181c <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e15a      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fd6:	4b0d      	ldr	r3, [pc, #52]	; (800200c <HAL_RCC_OscConfig+0x26c>)
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0f0      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	f000 fa9a 	bl	800251c <RCC_Delay>
 8001fe8:	e01c      	b.n	8002024 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fea:	4b0a      	ldr	r3, [pc, #40]	; (8002014 <HAL_RCC_OscConfig+0x274>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff0:	f7ff fc14 	bl	800181c <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff6:	e00f      	b.n	8002018 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ff8:	f7ff fc10 	bl	800181c <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b02      	cmp	r3, #2
 8002004:	d908      	bls.n	8002018 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e140      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
 800200a:	bf00      	nop
 800200c:	40021000 	.word	0x40021000
 8002010:	42420000 	.word	0x42420000
 8002014:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002018:	4b9e      	ldr	r3, [pc, #632]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 800201a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d1e9      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	f000 80a6 	beq.w	800217e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002032:	2300      	movs	r3, #0
 8002034:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002036:	4b97      	ldr	r3, [pc, #604]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d10d      	bne.n	800205e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002042:	4b94      	ldr	r3, [pc, #592]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002044:	69db      	ldr	r3, [r3, #28]
 8002046:	4a93      	ldr	r2, [pc, #588]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204c:	61d3      	str	r3, [r2, #28]
 800204e:	4b91      	ldr	r3, [pc, #580]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002056:	60bb      	str	r3, [r7, #8]
 8002058:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800205a:	2301      	movs	r3, #1
 800205c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800205e:	4b8e      	ldr	r3, [pc, #568]	; (8002298 <HAL_RCC_OscConfig+0x4f8>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002066:	2b00      	cmp	r3, #0
 8002068:	d118      	bne.n	800209c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800206a:	4b8b      	ldr	r3, [pc, #556]	; (8002298 <HAL_RCC_OscConfig+0x4f8>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a8a      	ldr	r2, [pc, #552]	; (8002298 <HAL_RCC_OscConfig+0x4f8>)
 8002070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002074:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002076:	f7ff fbd1 	bl	800181c <HAL_GetTick>
 800207a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800207e:	f7ff fbcd 	bl	800181c <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b64      	cmp	r3, #100	; 0x64
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e0fd      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002090:	4b81      	ldr	r3, [pc, #516]	; (8002298 <HAL_RCC_OscConfig+0x4f8>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0f0      	beq.n	800207e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d106      	bne.n	80020b2 <HAL_RCC_OscConfig+0x312>
 80020a4:	4b7b      	ldr	r3, [pc, #492]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	4a7a      	ldr	r2, [pc, #488]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6213      	str	r3, [r2, #32]
 80020b0:	e02d      	b.n	800210e <HAL_RCC_OscConfig+0x36e>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10c      	bne.n	80020d4 <HAL_RCC_OscConfig+0x334>
 80020ba:	4b76      	ldr	r3, [pc, #472]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	4a75      	ldr	r2, [pc, #468]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020c0:	f023 0301 	bic.w	r3, r3, #1
 80020c4:	6213      	str	r3, [r2, #32]
 80020c6:	4b73      	ldr	r3, [pc, #460]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	4a72      	ldr	r2, [pc, #456]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020cc:	f023 0304 	bic.w	r3, r3, #4
 80020d0:	6213      	str	r3, [r2, #32]
 80020d2:	e01c      	b.n	800210e <HAL_RCC_OscConfig+0x36e>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	2b05      	cmp	r3, #5
 80020da:	d10c      	bne.n	80020f6 <HAL_RCC_OscConfig+0x356>
 80020dc:	4b6d      	ldr	r3, [pc, #436]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020de:	6a1b      	ldr	r3, [r3, #32]
 80020e0:	4a6c      	ldr	r2, [pc, #432]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020e2:	f043 0304 	orr.w	r3, r3, #4
 80020e6:	6213      	str	r3, [r2, #32]
 80020e8:	4b6a      	ldr	r3, [pc, #424]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020ea:	6a1b      	ldr	r3, [r3, #32]
 80020ec:	4a69      	ldr	r2, [pc, #420]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020ee:	f043 0301 	orr.w	r3, r3, #1
 80020f2:	6213      	str	r3, [r2, #32]
 80020f4:	e00b      	b.n	800210e <HAL_RCC_OscConfig+0x36e>
 80020f6:	4b67      	ldr	r3, [pc, #412]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020f8:	6a1b      	ldr	r3, [r3, #32]
 80020fa:	4a66      	ldr	r2, [pc, #408]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80020fc:	f023 0301 	bic.w	r3, r3, #1
 8002100:	6213      	str	r3, [r2, #32]
 8002102:	4b64      	ldr	r3, [pc, #400]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	4a63      	ldr	r2, [pc, #396]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002108:	f023 0304 	bic.w	r3, r3, #4
 800210c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d015      	beq.n	8002142 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002116:	f7ff fb81 	bl	800181c <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800211c:	e00a      	b.n	8002134 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800211e:	f7ff fb7d 	bl	800181c <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	f241 3288 	movw	r2, #5000	; 0x1388
 800212c:	4293      	cmp	r3, r2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e0ab      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002134:	4b57      	ldr	r3, [pc, #348]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002136:	6a1b      	ldr	r3, [r3, #32]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0ee      	beq.n	800211e <HAL_RCC_OscConfig+0x37e>
 8002140:	e014      	b.n	800216c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002142:	f7ff fb6b 	bl	800181c <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002148:	e00a      	b.n	8002160 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800214a:	f7ff fb67 	bl	800181c <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	f241 3288 	movw	r2, #5000	; 0x1388
 8002158:	4293      	cmp	r3, r2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e095      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002160:	4b4c      	ldr	r3, [pc, #304]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1ee      	bne.n	800214a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800216c:	7dfb      	ldrb	r3, [r7, #23]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d105      	bne.n	800217e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002172:	4b48      	ldr	r3, [pc, #288]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	4a47      	ldr	r2, [pc, #284]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002178:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800217c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	2b00      	cmp	r3, #0
 8002184:	f000 8081 	beq.w	800228a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002188:	4b42      	ldr	r3, [pc, #264]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f003 030c 	and.w	r3, r3, #12
 8002190:	2b08      	cmp	r3, #8
 8002192:	d061      	beq.n	8002258 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	69db      	ldr	r3, [r3, #28]
 8002198:	2b02      	cmp	r3, #2
 800219a:	d146      	bne.n	800222a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800219c:	4b3f      	ldr	r3, [pc, #252]	; (800229c <HAL_RCC_OscConfig+0x4fc>)
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a2:	f7ff fb3b 	bl	800181c <HAL_GetTick>
 80021a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021a8:	e008      	b.n	80021bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021aa:	f7ff fb37 	bl	800181c <HAL_GetTick>
 80021ae:	4602      	mov	r2, r0
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d901      	bls.n	80021bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e067      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021bc:	4b35      	ldr	r3, [pc, #212]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1f0      	bne.n	80021aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021d0:	d108      	bne.n	80021e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021d2:	4b30      	ldr	r3, [pc, #192]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	492d      	ldr	r1, [pc, #180]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021e4:	4b2b      	ldr	r3, [pc, #172]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a19      	ldr	r1, [r3, #32]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f4:	430b      	orrs	r3, r1
 80021f6:	4927      	ldr	r1, [pc, #156]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021fc:	4b27      	ldr	r3, [pc, #156]	; (800229c <HAL_RCC_OscConfig+0x4fc>)
 80021fe:	2201      	movs	r2, #1
 8002200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002202:	f7ff fb0b 	bl	800181c <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220a:	f7ff fb07 	bl	800181c <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e037      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800221c:	4b1d      	ldr	r3, [pc, #116]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0f0      	beq.n	800220a <HAL_RCC_OscConfig+0x46a>
 8002228:	e02f      	b.n	800228a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800222a:	4b1c      	ldr	r3, [pc, #112]	; (800229c <HAL_RCC_OscConfig+0x4fc>)
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7ff faf4 	bl	800181c <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002238:	f7ff faf0 	bl	800181c <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b02      	cmp	r3, #2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e020      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800224a:	4b12      	ldr	r3, [pc, #72]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1f0      	bne.n	8002238 <HAL_RCC_OscConfig+0x498>
 8002256:	e018      	b.n	800228a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d101      	bne.n	8002264 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e013      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002264:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <HAL_RCC_OscConfig+0x4f4>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a1b      	ldr	r3, [r3, #32]
 8002274:	429a      	cmp	r2, r3
 8002276:	d106      	bne.n	8002286 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002282:	429a      	cmp	r2, r3
 8002284:	d001      	beq.n	800228a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e000      	b.n	800228c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3718      	adds	r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40021000 	.word	0x40021000
 8002298:	40007000 	.word	0x40007000
 800229c:	42420060 	.word	0x42420060

080022a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e0d0      	b.n	8002456 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022b4:	4b6a      	ldr	r3, [pc, #424]	; (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d910      	bls.n	80022e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c2:	4b67      	ldr	r3, [pc, #412]	; (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f023 0207 	bic.w	r2, r3, #7
 80022ca:	4965      	ldr	r1, [pc, #404]	; (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d2:	4b63      	ldr	r3, [pc, #396]	; (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	683a      	ldr	r2, [r7, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d001      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e0b8      	b.n	8002456 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d020      	beq.n	8002332 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d005      	beq.n	8002308 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022fc:	4b59      	ldr	r3, [pc, #356]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	4a58      	ldr	r2, [pc, #352]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002302:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002306:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b00      	cmp	r3, #0
 8002312:	d005      	beq.n	8002320 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002314:	4b53      	ldr	r3, [pc, #332]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	4a52      	ldr	r2, [pc, #328]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 800231a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800231e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002320:	4b50      	ldr	r3, [pc, #320]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	494d      	ldr	r1, [pc, #308]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 800232e:	4313      	orrs	r3, r2
 8002330:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d040      	beq.n	80023c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d107      	bne.n	8002356 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002346:	4b47      	ldr	r3, [pc, #284]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d115      	bne.n	800237e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e07f      	b.n	8002456 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b02      	cmp	r3, #2
 800235c:	d107      	bne.n	800236e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800235e:	4b41      	ldr	r3, [pc, #260]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d109      	bne.n	800237e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e073      	b.n	8002456 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236e:	4b3d      	ldr	r3, [pc, #244]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e06b      	b.n	8002456 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800237e:	4b39      	ldr	r3, [pc, #228]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f023 0203 	bic.w	r2, r3, #3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	4936      	ldr	r1, [pc, #216]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 800238c:	4313      	orrs	r3, r2
 800238e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002390:	f7ff fa44 	bl	800181c <HAL_GetTick>
 8002394:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002396:	e00a      	b.n	80023ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002398:	f7ff fa40 	bl	800181c <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e053      	b.n	8002456 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ae:	4b2d      	ldr	r3, [pc, #180]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f003 020c 	and.w	r2, r3, #12
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	429a      	cmp	r2, r3
 80023be:	d1eb      	bne.n	8002398 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023c0:	4b27      	ldr	r3, [pc, #156]	; (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d210      	bcs.n	80023f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ce:	4b24      	ldr	r3, [pc, #144]	; (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f023 0207 	bic.w	r2, r3, #7
 80023d6:	4922      	ldr	r1, [pc, #136]	; (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	4313      	orrs	r3, r2
 80023dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023de:	4b20      	ldr	r3, [pc, #128]	; (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d001      	beq.n	80023f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e032      	b.n	8002456 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d008      	beq.n	800240e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023fc:	4b19      	ldr	r3, [pc, #100]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	4916      	ldr	r1, [pc, #88]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 800240a:	4313      	orrs	r3, r2
 800240c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0308 	and.w	r3, r3, #8
 8002416:	2b00      	cmp	r3, #0
 8002418:	d009      	beq.n	800242e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800241a:	4b12      	ldr	r3, [pc, #72]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	490e      	ldr	r1, [pc, #56]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	4313      	orrs	r3, r2
 800242c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800242e:	f000 f821 	bl	8002474 <HAL_RCC_GetSysClockFreq>
 8002432:	4602      	mov	r2, r0
 8002434:	4b0b      	ldr	r3, [pc, #44]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	091b      	lsrs	r3, r3, #4
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	490a      	ldr	r1, [pc, #40]	; (8002468 <HAL_RCC_ClockConfig+0x1c8>)
 8002440:	5ccb      	ldrb	r3, [r1, r3]
 8002442:	fa22 f303 	lsr.w	r3, r2, r3
 8002446:	4a09      	ldr	r2, [pc, #36]	; (800246c <HAL_RCC_ClockConfig+0x1cc>)
 8002448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800244a:	4b09      	ldr	r3, [pc, #36]	; (8002470 <HAL_RCC_ClockConfig+0x1d0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff f9a2 	bl	8001798 <HAL_InitTick>

  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40022000 	.word	0x40022000
 8002464:	40021000 	.word	0x40021000
 8002468:	08002d98 	.word	0x08002d98
 800246c:	20000050 	.word	0x20000050
 8002470:	20000054 	.word	0x20000054

08002474 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002474:	b480      	push	{r7}
 8002476:	b087      	sub	sp, #28
 8002478:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	60fb      	str	r3, [r7, #12]
 800247e:	2300      	movs	r3, #0
 8002480:	60bb      	str	r3, [r7, #8]
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	2300      	movs	r3, #0
 8002488:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800248a:	2300      	movs	r3, #0
 800248c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800248e:	4b1e      	ldr	r3, [pc, #120]	; (8002508 <HAL_RCC_GetSysClockFreq+0x94>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f003 030c 	and.w	r3, r3, #12
 800249a:	2b04      	cmp	r3, #4
 800249c:	d002      	beq.n	80024a4 <HAL_RCC_GetSysClockFreq+0x30>
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d003      	beq.n	80024aa <HAL_RCC_GetSysClockFreq+0x36>
 80024a2:	e027      	b.n	80024f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024a4:	4b19      	ldr	r3, [pc, #100]	; (800250c <HAL_RCC_GetSysClockFreq+0x98>)
 80024a6:	613b      	str	r3, [r7, #16]
      break;
 80024a8:	e027      	b.n	80024fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	0c9b      	lsrs	r3, r3, #18
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	4a17      	ldr	r2, [pc, #92]	; (8002510 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024b4:	5cd3      	ldrb	r3, [r2, r3]
 80024b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d010      	beq.n	80024e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024c2:	4b11      	ldr	r3, [pc, #68]	; (8002508 <HAL_RCC_GetSysClockFreq+0x94>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	0c5b      	lsrs	r3, r3, #17
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	4a11      	ldr	r2, [pc, #68]	; (8002514 <HAL_RCC_GetSysClockFreq+0xa0>)
 80024ce:	5cd3      	ldrb	r3, [r2, r3]
 80024d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a0d      	ldr	r2, [pc, #52]	; (800250c <HAL_RCC_GetSysClockFreq+0x98>)
 80024d6:	fb02 f203 	mul.w	r2, r2, r3
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	e004      	b.n	80024ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4a0c      	ldr	r2, [pc, #48]	; (8002518 <HAL_RCC_GetSysClockFreq+0xa4>)
 80024e8:	fb02 f303 	mul.w	r3, r2, r3
 80024ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	613b      	str	r3, [r7, #16]
      break;
 80024f2:	e002      	b.n	80024fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024f4:	4b05      	ldr	r3, [pc, #20]	; (800250c <HAL_RCC_GetSysClockFreq+0x98>)
 80024f6:	613b      	str	r3, [r7, #16]
      break;
 80024f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024fa:	693b      	ldr	r3, [r7, #16]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	371c      	adds	r7, #28
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	40021000 	.word	0x40021000
 800250c:	007a1200 	.word	0x007a1200
 8002510:	08002da8 	.word	0x08002da8
 8002514:	08002db8 	.word	0x08002db8
 8002518:	003d0900 	.word	0x003d0900

0800251c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002524:	4b0a      	ldr	r3, [pc, #40]	; (8002550 <RCC_Delay+0x34>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a0a      	ldr	r2, [pc, #40]	; (8002554 <RCC_Delay+0x38>)
 800252a:	fba2 2303 	umull	r2, r3, r2, r3
 800252e:	0a5b      	lsrs	r3, r3, #9
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	fb02 f303 	mul.w	r3, r2, r3
 8002536:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002538:	bf00      	nop
  }
  while (Delay --);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	1e5a      	subs	r2, r3, #1
 800253e:	60fa      	str	r2, [r7, #12]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1f9      	bne.n	8002538 <RCC_Delay+0x1c>
}
 8002544:	bf00      	nop
 8002546:	bf00      	nop
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	bc80      	pop	{r7}
 800254e:	4770      	bx	lr
 8002550:	20000050 	.word	0x20000050
 8002554:	10624dd3 	.word	0x10624dd3

08002558 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e041      	b.n	80025ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d106      	bne.n	8002584 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7ff f872 	bl	8001668 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2202      	movs	r2, #2
 8002588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3304      	adds	r3, #4
 8002594:	4619      	mov	r1, r3
 8002596:	4610      	mov	r0, r2
 8002598:	f000 fa6e 	bl	8002a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2201      	movs	r2, #1
 80025a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
	...

080025f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b01      	cmp	r3, #1
 800260a:	d001      	beq.n	8002610 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e035      	b.n	800267c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2202      	movs	r2, #2
 8002614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68da      	ldr	r2, [r3, #12]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f042 0201 	orr.w	r2, r2, #1
 8002626:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a16      	ldr	r2, [pc, #88]	; (8002688 <HAL_TIM_Base_Start_IT+0x90>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d009      	beq.n	8002646 <HAL_TIM_Base_Start_IT+0x4e>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800263a:	d004      	beq.n	8002646 <HAL_TIM_Base_Start_IT+0x4e>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a12      	ldr	r2, [pc, #72]	; (800268c <HAL_TIM_Base_Start_IT+0x94>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d111      	bne.n	800266a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2b06      	cmp	r3, #6
 8002656:	d010      	beq.n	800267a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f042 0201 	orr.w	r2, r2, #1
 8002666:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002668:	e007      	b.n	800267a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f042 0201 	orr.w	r2, r2, #1
 8002678:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	40012c00 	.word	0x40012c00
 800268c:	40000400 	.word	0x40000400

08002690 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d122      	bne.n	80026ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d11b      	bne.n	80026ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f06f 0202 	mvn.w	r2, #2
 80026bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f9b4 	bl	8002a40 <HAL_TIM_IC_CaptureCallback>
 80026d8:	e005      	b.n	80026e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 f9a7 	bl	8002a2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f9b6 	bl	8002a52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	2b04      	cmp	r3, #4
 80026f8:	d122      	bne.n	8002740 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f003 0304 	and.w	r3, r3, #4
 8002704:	2b04      	cmp	r3, #4
 8002706:	d11b      	bne.n	8002740 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f06f 0204 	mvn.w	r2, #4
 8002710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2202      	movs	r2, #2
 8002716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f98a 	bl	8002a40 <HAL_TIM_IC_CaptureCallback>
 800272c:	e005      	b.n	800273a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f97d 	bl	8002a2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f98c 	bl	8002a52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	2b08      	cmp	r3, #8
 800274c:	d122      	bne.n	8002794 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	f003 0308 	and.w	r3, r3, #8
 8002758:	2b08      	cmp	r3, #8
 800275a:	d11b      	bne.n	8002794 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f06f 0208 	mvn.w	r2, #8
 8002764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2204      	movs	r2, #4
 800276a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f960 	bl	8002a40 <HAL_TIM_IC_CaptureCallback>
 8002780:	e005      	b.n	800278e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 f953 	bl	8002a2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 f962 	bl	8002a52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f003 0310 	and.w	r3, r3, #16
 800279e:	2b10      	cmp	r3, #16
 80027a0:	d122      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0310 	and.w	r3, r3, #16
 80027ac:	2b10      	cmp	r3, #16
 80027ae:	d11b      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0210 	mvn.w	r2, #16
 80027b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2208      	movs	r2, #8
 80027be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f936 	bl	8002a40 <HAL_TIM_IC_CaptureCallback>
 80027d4:	e005      	b.n	80027e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f929 	bl	8002a2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 f938 	bl	8002a52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d10e      	bne.n	8002814 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b01      	cmp	r3, #1
 8002802:	d107      	bne.n	8002814 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0201 	mvn.w	r2, #1
 800280c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7fe fb56 	bl	8000ec0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800281e:	2b80      	cmp	r3, #128	; 0x80
 8002820:	d10e      	bne.n	8002840 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800282c:	2b80      	cmp	r3, #128	; 0x80
 800282e:	d107      	bne.n	8002840 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 fa6b 	bl	8002d16 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284a:	2b40      	cmp	r3, #64	; 0x40
 800284c:	d10e      	bne.n	800286c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002858:	2b40      	cmp	r3, #64	; 0x40
 800285a:	d107      	bne.n	800286c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f8fc 	bl	8002a64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	f003 0320 	and.w	r3, r3, #32
 8002876:	2b20      	cmp	r3, #32
 8002878:	d10e      	bne.n	8002898 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	f003 0320 	and.w	r3, r3, #32
 8002884:	2b20      	cmp	r3, #32
 8002886:	d107      	bne.n	8002898 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f06f 0220 	mvn.w	r2, #32
 8002890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 fa36 	bl	8002d04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002898:	bf00      	nop
 800289a:	3708      	adds	r7, #8
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028aa:	2300      	movs	r3, #0
 80028ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d101      	bne.n	80028bc <HAL_TIM_ConfigClockSource+0x1c>
 80028b8:	2302      	movs	r3, #2
 80028ba:	e0b4      	b.n	8002a26 <HAL_TIM_ConfigClockSource+0x186>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2202      	movs	r2, #2
 80028c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80028da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68ba      	ldr	r2, [r7, #8]
 80028ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028f4:	d03e      	beq.n	8002974 <HAL_TIM_ConfigClockSource+0xd4>
 80028f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028fa:	f200 8087 	bhi.w	8002a0c <HAL_TIM_ConfigClockSource+0x16c>
 80028fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002902:	f000 8086 	beq.w	8002a12 <HAL_TIM_ConfigClockSource+0x172>
 8002906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800290a:	d87f      	bhi.n	8002a0c <HAL_TIM_ConfigClockSource+0x16c>
 800290c:	2b70      	cmp	r3, #112	; 0x70
 800290e:	d01a      	beq.n	8002946 <HAL_TIM_ConfigClockSource+0xa6>
 8002910:	2b70      	cmp	r3, #112	; 0x70
 8002912:	d87b      	bhi.n	8002a0c <HAL_TIM_ConfigClockSource+0x16c>
 8002914:	2b60      	cmp	r3, #96	; 0x60
 8002916:	d050      	beq.n	80029ba <HAL_TIM_ConfigClockSource+0x11a>
 8002918:	2b60      	cmp	r3, #96	; 0x60
 800291a:	d877      	bhi.n	8002a0c <HAL_TIM_ConfigClockSource+0x16c>
 800291c:	2b50      	cmp	r3, #80	; 0x50
 800291e:	d03c      	beq.n	800299a <HAL_TIM_ConfigClockSource+0xfa>
 8002920:	2b50      	cmp	r3, #80	; 0x50
 8002922:	d873      	bhi.n	8002a0c <HAL_TIM_ConfigClockSource+0x16c>
 8002924:	2b40      	cmp	r3, #64	; 0x40
 8002926:	d058      	beq.n	80029da <HAL_TIM_ConfigClockSource+0x13a>
 8002928:	2b40      	cmp	r3, #64	; 0x40
 800292a:	d86f      	bhi.n	8002a0c <HAL_TIM_ConfigClockSource+0x16c>
 800292c:	2b30      	cmp	r3, #48	; 0x30
 800292e:	d064      	beq.n	80029fa <HAL_TIM_ConfigClockSource+0x15a>
 8002930:	2b30      	cmp	r3, #48	; 0x30
 8002932:	d86b      	bhi.n	8002a0c <HAL_TIM_ConfigClockSource+0x16c>
 8002934:	2b20      	cmp	r3, #32
 8002936:	d060      	beq.n	80029fa <HAL_TIM_ConfigClockSource+0x15a>
 8002938:	2b20      	cmp	r3, #32
 800293a:	d867      	bhi.n	8002a0c <HAL_TIM_ConfigClockSource+0x16c>
 800293c:	2b00      	cmp	r3, #0
 800293e:	d05c      	beq.n	80029fa <HAL_TIM_ConfigClockSource+0x15a>
 8002940:	2b10      	cmp	r3, #16
 8002942:	d05a      	beq.n	80029fa <HAL_TIM_ConfigClockSource+0x15a>
 8002944:	e062      	b.n	8002a0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	6899      	ldr	r1, [r3, #8]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	f000 f95e 	bl	8002c16 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002968:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	68ba      	ldr	r2, [r7, #8]
 8002970:	609a      	str	r2, [r3, #8]
      break;
 8002972:	e04f      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6818      	ldr	r0, [r3, #0]
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	6899      	ldr	r1, [r3, #8]
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	f000 f947 	bl	8002c16 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689a      	ldr	r2, [r3, #8]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002996:	609a      	str	r2, [r3, #8]
      break;
 8002998:	e03c      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6818      	ldr	r0, [r3, #0]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	6859      	ldr	r1, [r3, #4]
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	461a      	mov	r2, r3
 80029a8:	f000 f8be 	bl	8002b28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2150      	movs	r1, #80	; 0x50
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 f915 	bl	8002be2 <TIM_ITRx_SetConfig>
      break;
 80029b8:	e02c      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6818      	ldr	r0, [r3, #0]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	6859      	ldr	r1, [r3, #4]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	461a      	mov	r2, r3
 80029c8:	f000 f8dc 	bl	8002b84 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2160      	movs	r1, #96	; 0x60
 80029d2:	4618      	mov	r0, r3
 80029d4:	f000 f905 	bl	8002be2 <TIM_ITRx_SetConfig>
      break;
 80029d8:	e01c      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6818      	ldr	r0, [r3, #0]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	6859      	ldr	r1, [r3, #4]
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	461a      	mov	r2, r3
 80029e8:	f000 f89e 	bl	8002b28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2140      	movs	r1, #64	; 0x40
 80029f2:	4618      	mov	r0, r3
 80029f4:	f000 f8f5 	bl	8002be2 <TIM_ITRx_SetConfig>
      break;
 80029f8:	e00c      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4619      	mov	r1, r3
 8002a04:	4610      	mov	r0, r2
 8002a06:	f000 f8ec 	bl	8002be2 <TIM_ITRx_SetConfig>
      break;
 8002a0a:	e003      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a10:	e000      	b.n	8002a14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b083      	sub	sp, #12
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr

08002a40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr

08002a52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr
	...

08002a78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	4a25      	ldr	r2, [pc, #148]	; (8002b20 <TIM_Base_SetConfig+0xa8>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d007      	beq.n	8002aa0 <TIM_Base_SetConfig+0x28>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a96:	d003      	beq.n	8002aa0 <TIM_Base_SetConfig+0x28>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a22      	ldr	r2, [pc, #136]	; (8002b24 <TIM_Base_SetConfig+0xac>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d108      	bne.n	8002ab2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a1a      	ldr	r2, [pc, #104]	; (8002b20 <TIM_Base_SetConfig+0xa8>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d007      	beq.n	8002aca <TIM_Base_SetConfig+0x52>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ac0:	d003      	beq.n	8002aca <TIM_Base_SetConfig+0x52>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a17      	ldr	r2, [pc, #92]	; (8002b24 <TIM_Base_SetConfig+0xac>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d108      	bne.n	8002adc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ad0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a07      	ldr	r2, [pc, #28]	; (8002b20 <TIM_Base_SetConfig+0xa8>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d103      	bne.n	8002b10 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	691a      	ldr	r2, [r3, #16]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	615a      	str	r2, [r3, #20]
}
 8002b16:	bf00      	nop
 8002b18:	3714      	adds	r7, #20
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr
 8002b20:	40012c00 	.word	0x40012c00
 8002b24:	40000400 	.word	0x40000400

08002b28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b087      	sub	sp, #28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6a1b      	ldr	r3, [r3, #32]
 8002b3e:	f023 0201 	bic.w	r2, r3, #1
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f023 030a 	bic.w	r3, r3, #10
 8002b64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	621a      	str	r2, [r3, #32]
}
 8002b7a:	bf00      	nop
 8002b7c:	371c      	adds	r7, #28
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	f023 0210 	bic.w	r2, r3, #16
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002bae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	031b      	lsls	r3, r3, #12
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002bc0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	697a      	ldr	r2, [r7, #20]
 8002bd6:	621a      	str	r2, [r3, #32]
}
 8002bd8:	bf00      	nop
 8002bda:	371c      	adds	r7, #28
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr

08002be2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b085      	sub	sp, #20
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bf8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	f043 0307 	orr.w	r3, r3, #7
 8002c04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	609a      	str	r2, [r3, #8]
}
 8002c0c:	bf00      	nop
 8002c0e:	3714      	adds	r7, #20
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr

08002c16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b087      	sub	sp, #28
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
 8002c22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	021a      	lsls	r2, r3, #8
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	609a      	str	r2, [r3, #8]
}
 8002c4a:	bf00      	nop
 8002c4c:	371c      	adds	r7, #28
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d101      	bne.n	8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c68:	2302      	movs	r3, #2
 8002c6a:	e041      	b.n	8002cf0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2202      	movs	r2, #2
 8002c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a14      	ldr	r2, [pc, #80]	; (8002cfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d009      	beq.n	8002cc4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cb8:	d004      	beq.n	8002cc4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a10      	ldr	r2, [pc, #64]	; (8002d00 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d10c      	bne.n	8002cde <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	40012c00 	.word	0x40012c00
 8002d00:	40000400 	.word	0x40000400

08002d04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr

08002d16 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <__libc_init_array>:
 8002d28:	b570      	push	{r4, r5, r6, lr}
 8002d2a:	2600      	movs	r6, #0
 8002d2c:	4d0c      	ldr	r5, [pc, #48]	; (8002d60 <__libc_init_array+0x38>)
 8002d2e:	4c0d      	ldr	r4, [pc, #52]	; (8002d64 <__libc_init_array+0x3c>)
 8002d30:	1b64      	subs	r4, r4, r5
 8002d32:	10a4      	asrs	r4, r4, #2
 8002d34:	42a6      	cmp	r6, r4
 8002d36:	d109      	bne.n	8002d4c <__libc_init_array+0x24>
 8002d38:	f000 f822 	bl	8002d80 <_init>
 8002d3c:	2600      	movs	r6, #0
 8002d3e:	4d0a      	ldr	r5, [pc, #40]	; (8002d68 <__libc_init_array+0x40>)
 8002d40:	4c0a      	ldr	r4, [pc, #40]	; (8002d6c <__libc_init_array+0x44>)
 8002d42:	1b64      	subs	r4, r4, r5
 8002d44:	10a4      	asrs	r4, r4, #2
 8002d46:	42a6      	cmp	r6, r4
 8002d48:	d105      	bne.n	8002d56 <__libc_init_array+0x2e>
 8002d4a:	bd70      	pop	{r4, r5, r6, pc}
 8002d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d50:	4798      	blx	r3
 8002d52:	3601      	adds	r6, #1
 8002d54:	e7ee      	b.n	8002d34 <__libc_init_array+0xc>
 8002d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d5a:	4798      	blx	r3
 8002d5c:	3601      	adds	r6, #1
 8002d5e:	e7f2      	b.n	8002d46 <__libc_init_array+0x1e>
 8002d60:	08002dbc 	.word	0x08002dbc
 8002d64:	08002dbc 	.word	0x08002dbc
 8002d68:	08002dbc 	.word	0x08002dbc
 8002d6c:	08002dc0 	.word	0x08002dc0

08002d70 <memset>:
 8002d70:	4603      	mov	r3, r0
 8002d72:	4402      	add	r2, r0
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d100      	bne.n	8002d7a <memset+0xa>
 8002d78:	4770      	bx	lr
 8002d7a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d7e:	e7f9      	b.n	8002d74 <memset+0x4>

08002d80 <_init>:
 8002d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d82:	bf00      	nop
 8002d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d86:	bc08      	pop	{r3}
 8002d88:	469e      	mov	lr, r3
 8002d8a:	4770      	bx	lr

08002d8c <_fini>:
 8002d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8e:	bf00      	nop
 8002d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d92:	bc08      	pop	{r3}
 8002d94:	469e      	mov	lr, r3
 8002d96:	4770      	bx	lr
