Analysis & Synthesis report for pre_accelerators
Thu Aug 29 18:33:20 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated
 15. Source assignments for MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_hhc4:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |MCU
 17. Parameter Settings for User Entity Instance: MIPS:cpu
 18. Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE
 19. Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory
 20. Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM
 21. Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM|altsyncram:data_memory
 22. Parameter Settings for User Entity Instance: GPIO_handler:GPIO
 23. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX0_inst
 24. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX1_inst
 25. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX2_inst
 26. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX3_inst
 27. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX4_inst
 28. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX5_inst
 29. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:LEDR_inst
 30. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPI:SW_inst
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "GPIO_handler:GPIO|OptAddrDecoder:ADecoder"
 33. Port Connectivity Checks: "MIPS:cpu|dmemory:MEM"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 29 18:33:20 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; pre_accelerators                            ;
; Top-level Entity Name           ; MCU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1000                                        ;
; Total pins                      ; 234                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,536                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MCU                ; pre_accelerators   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                     ; Library ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../ModelSim/DUT/segDecoder.vhd                                                                                                        ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd                    ;         ;
; ../../ModelSim/DUT/GPI.vhd                                                                                                               ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd                           ;         ;
; ../../ModelSim/DUT/OptAddressDecoder.vhd                                                                                                 ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd             ;         ;
; ../../ModelSim/DUT/GPO.vhd                                                                                                               ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd                           ;         ;
; ../../ModelSim/DUT/GPIO_handler.vhd                                                                                                      ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd                  ;         ;
; ../../ModelSim/DUT/MCU.vhd                                                                                                               ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd                           ;         ;
; ../../ModelSim/DUT/aux_package.vhd                                                                                                       ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/aux_package.vhd                   ;         ;
; ../../ModelSim/DUT/MIPS.vhd                                                                                                              ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd                          ;         ;
; ../../ModelSim/DUT/IFETCH.VHD                                                                                                            ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD                        ;         ;
; ../../ModelSim/DUT/IDECODE.VHD                                                                                                           ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD                       ;         ;
; ../../ModelSim/DUT/EXECUTE.VHD                                                                                                           ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD                       ;         ;
; ../../ModelSim/DUT/DMEMORY.VHD                                                                                                           ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD                       ;         ;
; ../../ModelSim/DUT/CONTROL.VHD                                                                                                           ; yes             ; User VHDL File                         ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD                       ;         ;
; altsyncram.tdf                                                                                                                           ; yes             ; Megafunction                           ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                                                ;         ;
; stratix_ram_block.inc                                                                                                                    ; yes             ; Megafunction                           ; d:/intel/fpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                         ;         ;
; lpm_mux.inc                                                                                                                              ; yes             ; Megafunction                           ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                                                   ;         ;
; lpm_decode.inc                                                                                                                           ; yes             ; Megafunction                           ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                                                ;         ;
; aglobal211.inc                                                                                                                           ; yes             ; Megafunction                           ; d:/intel/fpga_lite/quartus/libraries/megafunctions/aglobal211.inc                                                                                ;         ;
; a_rdenreg.inc                                                                                                                            ; yes             ; Megafunction                           ; d:/intel/fpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                 ;         ;
; altrom.inc                                                                                                                               ; yes             ; Megafunction                           ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altrom.inc                                                                                    ;         ;
; altram.inc                                                                                                                               ; yes             ; Megafunction                           ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altram.inc                                                                                    ;         ;
; altdpram.inc                                                                                                                             ; yes             ; Megafunction                           ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altdpram.inc                                                                                  ;         ;
; db/altsyncram_uda4.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf ;         ;
; /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/l1_caches/our tests/program.hex ; yes             ; Auto-Found Memory Initialization File  ; /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/l1_caches/our tests/program.hex         ;         ;
; db/altsyncram_hhc4.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_hhc4.tdf ;         ;
; /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/l1_caches/our tests/dmemory.hex ; yes             ; Auto-Found Memory Initialization File  ; /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/l1_caches/our tests/dmemory.hex         ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 1329              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 1559              ;
;     -- 7 input functions                    ; 29                ;
;     -- 6 input functions                    ; 963               ;
;     -- 5 input functions                    ; 239               ;
;     -- 4 input functions                    ; 163               ;
;     -- <=3 input functions                  ; 165               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 1000              ;
;                                             ;                   ;
; I/O pins                                    ; 234               ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 65536             ;
;                                             ;                   ;
; Total DSP Blocks                            ; 2                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clock_outer~input ;
; Maximum fan-out                             ; 1064              ;
; Total fan-out                               ; 13504             ;
; Average fan-out                             ; 4.37              ;
+---------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
; |MCU                                         ; 1559 (73)           ; 1000 (0)                  ; 65536             ; 2          ; 234  ; 0            ; |MCU                                                                            ; MCU             ; work         ;
;    |GPIO_handler:GPIO|                       ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO                                                          ; GPIO_handler    ; work         ;
;       |GPI:SW_inst|                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPI:SW_inst                                              ; GPI             ; work         ;
;       |GPO:HEX0_inst|                        ; 18 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX0_inst                                            ; GPO             ; work         ;
;          |segDecoder:\SEG:segDec|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX0_inst|segDecoder:\SEG:segDec                     ; segDecoder      ; work         ;
;       |GPO:HEX2_inst|                        ; 17 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX2_inst                                            ; GPO             ; work         ;
;          |segDecoder:\SEG:segDec|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX2_inst|segDecoder:\SEG:segDec                     ; segDecoder      ; work         ;
;       |GPO:HEX3_inst|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX3_inst                                            ; GPO             ; work         ;
;       |GPO:HEX4_inst|                        ; 16 (9)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX4_inst                                            ; GPO             ; work         ;
;          |segDecoder:\SEG:segDec|            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX4_inst|segDecoder:\SEG:segDec                     ; segDecoder      ; work         ;
;       |GPO:LEDR_inst|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:LEDR_inst                                            ; GPO             ; work         ;
;    |MIPS:cpu|                                ; 1420 (1)            ; 1000 (0)                  ; 65536             ; 2          ; 0    ; 0            ; |MCU|MIPS:cpu                                                                   ; MIPS            ; work         ;
;       |Execute:EXE|                          ; 554 (554)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |MCU|MIPS:cpu|Execute:EXE                                                       ; Execute         ; work         ;
;       |Idecode:ID|                           ; 821 (821)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Idecode:ID                                                        ; Idecode         ; work         ;
;       |Ifetch:IFE|                           ; 28 (28)             ; 8 (8)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE                                                        ; Ifetch          ; work         ;
;          |altsyncram:inst_memory|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory                                 ; altsyncram      ; work         ;
;             |altsyncram_uda4:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated  ; altsyncram_uda4 ; work         ;
;       |control:CTL|                          ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|control:CTL                                                       ; control         ; work         ;
;       |dmemory:MEM|                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM                                                       ; dmemory         ; work         ;
;          |altsyncram:data_memory|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory                                ; altsyncram      ; work         ;
;             |altsyncram_hhc4:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_hhc4:auto_generated ; altsyncram_hhc4 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                                                                                        ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|ALTSYNCRAM  ; AUTO ; ROM         ; 1024         ; 32           ; --           ; --           ; 32768 ; C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\program.hex ;
; MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_hhc4:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\dmemory.hex ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Data     ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; Number of user-specified and inferred latches = 56  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; MIPS:cpu|Idecode:ID|register_array[0][31] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][30] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][29] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][28] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][27] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][26] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][25] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][24] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][23] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][22] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][21] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][20] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][19] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][18] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][17] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][16] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][15] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][14] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][13] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][12] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][11] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][10] ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][9]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][8]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][7]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][6]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][5]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][4]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][3]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][2]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][1]  ; Stuck at GND due to stuck port data_in ;
; MIPS:cpu|Idecode:ID|register_array[0][0]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32    ;                                        ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1000  ;
; Number of registers using Synchronous Clear  ; 912   ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 987   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[16][3]     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[8][28]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[24][4]     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[24][30]    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[4][12]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[20][2]     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[20][12]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[12][3]     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[12][11]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[28][3]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[28][7]     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[2][0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[18][1]     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[18][3]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[10][1]     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[10][8]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[26][3]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[26][22]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[6][1]      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[6][19]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[22][1]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[22][17]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[14][1]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[14][14]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[30][4]     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[30][23]    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[1][14]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[17][4]     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[17][11]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[9][3]      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[9][23]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[25][0]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[25][8]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[5][2]      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[5][23]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[21][2]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[21][27]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[13][2]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[13][23]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[29][2]     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[29][10]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[3][1]      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[3][17]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[19][1]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[19][16]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[11][1]     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[11][29]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[27][4]     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[27][2]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[7][0]      ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[7][28]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[23][0]     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[23][28]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[15][1]     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[15][15]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[31][2]     ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[31][10]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftRight0              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftLeft0               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftLeft0               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftLeft0               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftRight0              ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftRight0              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_register_address[4] ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_data_out[1]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_data_out[7]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Ifetch:IFE|PC                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|Mux35                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|Mux30                     ;
; 21:1               ; 12 bits   ; 168 LEs       ; 132 LEs              ; 36 LEs                 ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux25                    ;
; 21:1               ; 12 bits   ; 168 LEs       ; 132 LEs              ; 36 LEs                 ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux17                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MCU|DataBus[3]                                    ;
; 24:1               ; 3 bits    ; 48 LEs        ; 39 LEs               ; 9 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux31                    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux6                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_hhc4:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MCU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MemWidth       ; 10    ; Signed Integer                             ;
; SIM            ; false ; Enumerated                                 ;
; ControlBusSize ; 2     ; Signed Integer                             ;
; AddrBusSize    ; 32    ; Signed Integer                             ;
; DataBusSize    ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; memwidth       ; 10    ; Signed Integer               ;
; sim            ; false ; Enumerated                   ;
; controlbussize ; 2     ; Signed Integer               ;
; addrbussize    ; 32    ; Signed Integer               ;
; databussize    ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; memwidth       ; 10    ; Signed Integer                          ;
; sim            ; false ; Enumerated                              ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory                                                                                                          ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                                                      ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                                          ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                                                                        ; Untyped        ;
; WIDTH_A                            ; 32                                                                                                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 10                                                                                                                                         ; Signed Integer ;
; NUMWORDS_A                         ; 0                                                                                                                                          ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                                                          ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                                                                          ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                                                                          ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                                          ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                                          ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                                          ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                                       ; Untyped        ;
; INIT_FILE                          ; C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\program.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                                          ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                                          ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_uda4                                                                                                                            ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; memwidth       ; 10    ; Signed Integer                           ;
; sim            ; false ; Enumerated                               ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM|altsyncram:data_memory                                                                                                         ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                                                      ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                                          ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                                                                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 10                                                                                                                                         ; Signed Integer ;
; NUMWORDS_A                         ; 0                                                                                                                                          ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                                                          ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                                                                          ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                                                                          ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                                          ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                                          ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                                          ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                                       ; Untyped        ;
; INIT_FILE                          ; C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\dmemory.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                                          ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                                          ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_hhc4                                                                                                                            ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; addrbussize    ; 32    ; Signed Integer                        ;
; databussize    ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX0_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX1_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX2_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX3_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX4_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX5_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:LEDR_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; false ; Enumerated                                          ;
; iowidth        ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPI:SW_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; databussize    ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory  ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 0                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; MIPS:cpu|dmemory:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 0                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_handler:GPIO|OptAddrDecoder:ADecoder"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cs_key ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MIPS:cpu|dmemory:MEM" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; address[1..0] ; Input ; Info     ; Stuck at GND  ;
+---------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1000                        ;
;     ENA               ; 75                          ;
;     ENA SCLR          ; 912                         ;
;     SLD               ; 5                           ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 1563                        ;
;     arith             ; 95                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 22                          ;
;         5 data inputs ; 64                          ;
;     extend            ; 29                          ;
;         7 data inputs ; 29                          ;
;     normal            ; 1439                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 104                         ;
;         4 data inputs ; 163                         ;
;         5 data inputs ; 175                         ;
;         6 data inputs ; 963                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 234                         ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 14.10                       ;
; Average LUT depth     ; 12.44                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Aug 29 18:33:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pre_accelerators -c pre_accelerators
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/segdecoder.vhd
    Info (12022): Found design unit 1: segDecoder-dfl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd Line: 12
    Info (12023): Found entity 1: segDecoder File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpi.vhd
    Info (12022): Found design unit 1: GPI-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd Line: 17
    Info (12023): Found entity 1: GPI File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/optaddressdecoder.vhd
    Info (12022): Found design unit 1: OptAddrDecoder-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd Line: 22
    Info (12023): Found entity 1: OptAddrDecoder File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpo.vhd
    Info (12022): Found design unit 1: GPO-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 20
    Info (12023): Found entity 1: GPO File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpio_handler.vhd
    Info (12022): Found design unit 1: GPIO_handler-dfl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 32
    Info (12023): Found entity 1: GPIO_handler File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mcu.vhd
    Info (12022): Found design unit 1: MCU-arch File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 30
    Info (12023): Found entity 1: MCU File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/aux_package.vhd
    Info (12022): Found design unit 1: aux_package File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/aux_package.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider.vhd
    Info (12022): Found design unit 1: Divider-Behavioral File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD Line: 18
    Info (12023): Found entity 1: Divider File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 26
    Info (12023): Found entity 1: MIPS File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/ifetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 29
    Info (12023): Found entity 1: Ifetch File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/idecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD Line: 25
    Info (12023): Found entity 1: Idecode File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/execute.vhd
    Info (12022): Found design unit 1: Execute-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD Line: 23
    Info (12023): Found entity 1: Execute File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 22
    Info (12023): Found entity 1: dmemory File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/control.vhd
    Info (12022): Found design unit 1: control-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD Line: 29
    Info (12023): Found entity 1: control File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD Line: 10
Info (12127): Elaborating entity "MCU" for the top level hierarchy
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:cpu" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 54
Info (12128): Elaborating entity "Ifetch" for hierarchy "MIPS:cpu|Ifetch:IFE" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 78
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 48
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 48
Info (12133): Instantiated megafunction "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 48
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\program.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uda4.tdf
    Info (12023): Found entity 1: altsyncram_uda4 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uda4" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Idecode" for hierarchy "MIPS:cpu|Idecode:ID" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 92
Info (12128): Elaborating entity "control" for hierarchy "MIPS:cpu|control:CTL" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 108
Info (12128): Elaborating entity "Execute" for hierarchy "MIPS:cpu|Execute:EXE" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 124
Info (12128): Elaborating entity "dmemory" for hierarchy "MIPS:cpu|dmemory:MEM" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 138
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 39
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|dmemory:MEM|altsyncram:data_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 39
Info (12133): Instantiated megafunction "MIPS:cpu|dmemory:MEM|altsyncram:data_memory" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 39
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\barmu\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\dmemory.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhc4.tdf
    Info (12023): Found entity 1: altsyncram_hhc4 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_hhc4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hhc4" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_hhc4:auto_generated" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "GPIO_handler" for hierarchy "GPIO_handler:GPIO" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 72
Warning (10036): Verilog HDL or VHDL warning at GPIO_handler.vhd(37): object "CS_KEY" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 37
Info (12128): Elaborating entity "OptAddrDecoder" for hierarchy "GPIO_handler:GPIO|OptAddrDecoder:ADecoder" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 54
Info (12128): Elaborating entity "GPO" for hierarchy "GPIO_handler:GPIO|GPO:HEX0_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 69
Warning (10492): VHDL Process Statement warning at GPO.vhd(33): signal "Latch_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 33
Warning (10492): VHDL Process Statement warning at GPO.vhd(34): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 34
Warning (10631): VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable "Latch_IO", which holds its previous value in one or more paths through the process File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[0]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[1]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[2]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[3]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[4]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[5]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[6]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[7]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (12128): Elaborating entity "segDecoder" for hierarchy "GPIO_handler:GPIO|GPO:HEX0_inst|segDecoder:\SEG:segDec" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 48
Info (12128): Elaborating entity "GPO" for hierarchy "GPIO_handler:GPIO|GPO:LEDR_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 135
Warning (10492): VHDL Process Statement warning at GPO.vhd(33): signal "Latch_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 33
Warning (10492): VHDL Process Statement warning at GPO.vhd(34): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 34
Warning (10631): VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable "Latch_IO", which holds its previous value in one or more paths through the process File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[0]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[1]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[2]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[3]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[4]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[5]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[6]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[7]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (12128): Elaborating entity "GPI" for hierarchy "GPIO_handler:GPIO|GPI:SW_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 146
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "DataBus[31]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[30]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[29]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[28]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[27]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[26]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[25]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[24]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[23]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[22]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[21]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[20]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[19]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[18]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[17]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[16]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[15]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[14]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[13]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[12]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[11]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[10]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[9]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[8]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 37
    Warning (13048): Converted tri-state node "DataBus[7]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[6]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[5]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[4]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[3]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[2]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[1]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13048): Converted tri-state node "DataBus[0]" into a selector File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[1]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[1]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[0]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[0]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[2]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[2]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[3]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[3]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[1]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[1]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[0]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[0]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[2]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[2]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[3]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[3]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[1]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[1]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[0]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[0]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[2]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[2]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[3]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[3]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[4]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[4]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[4]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[4]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[4]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[4]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[5]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[5]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[5]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[5]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[5]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[5]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[6]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[6]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[6]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[6]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[6]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[6]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[7]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[7]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[7]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[7]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Info (13026): Duplicate LATCH primitive "GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[7]" merged with LATCH primitive "GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[7]" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[1] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[0] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[2] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[3] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[1] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[0] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[2] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[3] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[1] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[0] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[2] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[3] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[0] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[1] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[2] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[3] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[4] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[5] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[6] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[4] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[4] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[4] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[5] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[5] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[5] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[6] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[6] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[6] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_uda4:auto_generated|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_uda4.tdf Line: 32
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC[0]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 23
    Warning (13410): Pin "PC[1]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2854 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 224 output pins
    Info (21061): Implemented 2554 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 4922 megabytes
    Info: Processing ended: Thu Aug 29 18:33:20 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:34


