$date
	Thu Dec 25 14:58:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DUT $end
$var wire 4 ! out [3:0] $end
$var wire 1 " carry $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$scope module adder_tb $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ) out [3:0] $end
$var wire 1 " carry $end
$scope module add1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % cin $end
$var reg 1 , cout $end
$var reg 1 - out $end
$upscope $end
$scope module add2 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 , cin $end
$var reg 1 0 cout $end
$var reg 1 1 out $end
$upscope $end
$scope module add3 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 0 cin $end
$var reg 1 4 cout $end
$var reg 1 5 out $end
$upscope $end
$scope module add4 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 4 cin $end
$var reg 1 " cout $end
$var reg 1 8 out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b110 !
b110 )
11
15
1,
1+
12
1%
b1 $
b1 (
b100 #
b100 '
b1 &
#20
1"
14
05
b1 !
b1 )
08
1-
10
01
13
17
1*
1.
02
b1101 $
b1101 (
b11 #
b11 '
b10 &
#30
b1000 !
b1000 )
0-
0"
18
0+
1/
03
07
0.
12
b10 $
b10 (
b101 #
b101 '
b11 &
#40
b100 !
b100 )
15
1"
08
13
16
b110 $
b110 (
b1101 #
b1101 '
b100 &
#50
05
b1010 !
b1010 )
00
11
18
0/
17
b1100 $
b1100 (
b101 &
