ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on May 30, 2023 at 10:42:33 CST
ncverilog
	testfixture.sv
	AEC.v
	+access+r
	+nc64bit
Recompiling... reason: file './testfixture.sv' is newer than expected.
	expected: Tue May 30 10:32:00 2023
	actual:   Tue May 30 10:42:32 2023
file: testfixture.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:sv <0x63072845>
			streams:  14, words: 26439
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               38      38
		Scalar wires:             6       -
		Vectored wires:           2       -
		Always blocks:            6       6
		Initial blocks:           8       8
		Cont. assignments:        1       1
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'ATCONV.fsdb'
*Verdi* : Begin traversing the scope (testfixture), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
----------------------------------------------
---------------Start Simulation---------------
             (Pattern1 simulation)
----------------------------------------------------------
      Congratulations!!! You past all patterns!            
----------------------------------------------------------
Simulation complete via $finish(1) at time 75400 NS + 1
./testfixture.sv:183 					$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on May 30, 2023 at 10:42:34 CST  (total: 00:00:01)
