<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

</twCmdLine><twDesign>top_ml410.ncd</twDesign><twDesignPath>top_ml410.ncd</twDesignPath><twPCF>top_ml410.pcf</twPCF><twPcfPath>top_ml410.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1152"><twDevName>xc4vfx60</twDevName><twSpeedGrade>-11</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="u1_plasma_top/u0_clk/clk0_bufg_in"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;</twConstName><twItemCnt>9283</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>136</twEndPtCnt><twPathErrCnt>8767</twPathErrCnt><twMinPer>27.186</twMinPer></twConstHead><twPathRptBanner iPaths="4413" iCriticalPaths="4413" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X9Y157.F3), 4413 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.920</twSlack><twSrc BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>7.838</twTotPathDel><twClkSkew dest = "0.421" src = "5.084">4.663</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y19.DOA3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y152.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y152.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y154.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y150.F4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y150.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y159.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y159.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y156.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y156.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y157.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y157.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y157.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>4.482</twLogDel><twRouteDel>3.356</twRouteDel><twTotDel>7.838</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.889</twSlack><twSrc BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>7.807</twTotPathDel><twClkSkew dest = "0.421" src = "5.084">4.663</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y19.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y153.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y153.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y154.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y150.F4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y150.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y159.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y159.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y156.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y156.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y157.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y157.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y157.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>4.406</twLogDel><twRouteDel>3.401</twRouteDel><twTotDel>7.807</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.866</twSlack><twSrc BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>7.784</twTotPathDel><twClkSkew dest = "0.421" src = "5.084">4.663</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y19.DOA3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y152.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y152.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y154.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y150.F4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y150.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y153.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y153.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y155.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y155.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y157.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y157.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y157.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>4.558</twLogDel><twRouteDel>3.226</twRouteDel><twTotDel>7.784</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4167" iCriticalPaths="4167" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X9Y157.F4), 4167 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.698</twSlack><twSrc BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>7.616</twTotPathDel><twClkSkew dest = "0.421" src = "5.084">4.663</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y19.DOA3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y152.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y152.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y154.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y150.F4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y150.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y159.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y159.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y156.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y156.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y157.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>N786</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>4.481</twLogDel><twRouteDel>3.135</twRouteDel><twTotDel>7.616</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.667</twSlack><twSrc BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>7.585</twTotPathDel><twClkSkew dest = "0.421" src = "5.084">4.663</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y19.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y153.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y153.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y154.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y150.F4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y150.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y159.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y159.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y156.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y156.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y157.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>N786</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>4.405</twLogDel><twRouteDel>3.180</twRouteDel><twTotDel>7.585</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.644</twSlack><twSrc BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>7.562</twTotPathDel><twClkSkew dest = "0.421" src = "5.084">4.663</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB16_X0Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y19.DOA3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y152.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y152.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y154.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y150.F4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y150.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y153.BX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y153.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y155.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y155.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y157.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>N786</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>4.557</twLogDel><twRouteDel>3.005</twRouteDel><twTotDel>7.562</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="186" iCriticalPaths="186" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X9Y157.F1), 186 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.488</twSlack><twSrc BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>6.406</twTotPathDel><twClkSkew dest = "0.421" src = "5.084">4.663</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y19.DOA3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y152.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y152.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y154.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y154.G4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y154.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;6&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_wb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y152.BX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u1_plasma_top/byte_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y152.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;4&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;4&gt;27</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y156.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y156.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/state_prev_FSM_FFd7</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>3.733</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>6.406</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.457</twSlack><twSrc BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>6.375</twTotPathDel><twClkSkew dest = "0.421" src = "5.084">4.663</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y19.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y153.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y153.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y154.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y154.G4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y154.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;6&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_wb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y152.BX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u1_plasma_top/byte_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y152.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;4&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;4&gt;27</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y156.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y156.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/state_prev_FSM_FFd7</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>3.657</twLogDel><twRouteDel>2.718</twRouteDel><twTotDel>6.375</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.424</twSlack><twSrc BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>6.342</twTotPathDel><twClkSkew dest = "0.421" src = "5.084">4.663</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y19.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>RAMB16_X0Y19.DOA6</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.830</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y153.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y153.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut&lt;3&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y154.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y154.G4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y154.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;6&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_wb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y152.BX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u1_plasma_top/byte_we&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y152.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;4&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;4&gt;27</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y156.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y156.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/state_prev_FSM_FFd7</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y157.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y157.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>3.657</twLogDel><twRouteDel>2.685</twRouteDel><twTotDel>6.342</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_125 (SLICE_X18Y214.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.074</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_125</twDest><twTotPathDel>1.988</twTotPathDel><twClkSkew dest = "1.058" src = "1.138">0.080</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_125</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X9Y204.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y214.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y214.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y214.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;125&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_125</twBEL></twPathDel><twLogDel>0.419</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>1.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.077</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_125</twDest><twTotPathDel>2.030</twTotPathDel><twClkSkew dest = "2.008" src = "2.049">0.041</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_125</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X10Y189.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y214.G2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y214.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y214.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;125&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_125</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.596</twRouteDel><twTotDel>2.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.553</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_125</twDest><twTotPathDel>2.467</twTotPathDel><twClkSkew dest = "1.058" src = "1.138">0.080</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_125</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X9Y205.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y214.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y214.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y214.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y214.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;125&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_125</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.895</twRouteDel><twTotDel>2.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_124 (SLICE_X18Y214.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.074</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_124</twDest><twTotPathDel>1.988</twTotPathDel><twClkSkew dest = "1.058" src = "1.138">0.080</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_124</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X9Y204.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y214.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y214.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y214.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;125&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_124</twBEL></twPathDel><twLogDel>0.419</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>1.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.077</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_124</twDest><twTotPathDel>2.030</twTotPathDel><twClkSkew dest = "2.008" src = "2.049">0.041</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_124</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X10Y189.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y214.G2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y214.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y214.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;125&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_124</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.596</twRouteDel><twTotDel>2.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.553</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_124</twDest><twTotPathDel>2.467</twTotPathDel><twClkSkew dest = "1.058" src = "1.138">0.080</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_124</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X9Y205.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y214.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y214.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y214.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y214.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;125&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_124</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.895</twRouteDel><twTotDel>2.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_95 (SLICE_X14Y210.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.095</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_95</twDest><twTotPathDel>2.015</twTotPathDel><twClkSkew dest = "1.064" src = "1.138">0.074</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_95</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X9Y204.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y214.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y214.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y210.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.401</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y210.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;95&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_95</twBEL></twPathDel><twLogDel>0.419</twLogDel><twRouteDel>1.596</twRouteDel><twTotDel>2.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.249</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_95</twDest><twTotPathDel>2.208</twTotPathDel><twClkSkew dest = "2.014" src = "2.049">0.035</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_95</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X10Y189.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y214.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y214.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y210.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.401</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y210.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;95&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_95</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.774</twRouteDel><twTotDel>2.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.406</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_95</twDest><twTotPathDel>2.326</twTotPathDel><twClkSkew dest = "1.064" src = "1.138">0.074</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_95</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X9Y205.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y214.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y214.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y214.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y210.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.401</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y210.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;95&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_95</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;131&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/data_write2_131/SR" locationPin="SLICE_X47Y171.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="50" type="MINHIGHPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;131&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/data_write2_131/SR" locationPin="SLICE_X47Y171.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="51" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;131&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/data_write2_130/SR" locationPin="SLICE_X47Y171.SR" clockNet="u1_plasma_top/reset"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD clk TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE 310ps HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;</twConstName><twItemCnt>954110326</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5430</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>25.210</twMinPer></twConstHead><twPathRptBanner iPaths="4668317" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAMB16_X3Y22.DIA13), 4668317 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>25.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X56Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y114.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N830</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.F3</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y154.F3</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">3.429</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y154.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;14&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[14].reg_bit2b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;14&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y94.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y94.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N649</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11_SW3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y155.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y174.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>N1572</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;9</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y207.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y151.G4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y151.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;54_F</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;54</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIA13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.815</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y22.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>3.918</twLogDel><twRouteDel>21.292</twRouteDel><twTotDel>25.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.124</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>25.139</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X56Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y114.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N830</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.F3</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y165.F3</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">3.746</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y165.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[9].reg_bit2b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_w&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y93.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y93.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N649</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11_SW3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y155.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y174.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>N1572</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;9</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y207.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y151.G4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y151.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;54_F</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;54</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIA13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.815</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y22.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>4.005</twLogDel><twRouteDel>21.134</twRouteDel><twTotDel>25.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>25.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X56Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y114.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N830</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N16</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;3&gt;1_2</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y48.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rs_index&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y83.F2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y83.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;23&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[23].reg_bit1b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y80.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_source&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out&lt;23&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y96.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_source&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y96.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;11&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N649</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11_SW3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y155.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y174.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>N1572</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;9</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y207.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y151.G4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y151.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;54_F</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;54</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIA13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.815</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y22.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>3.936</twLogDel><twRouteDel>21.181</twRouteDel><twTotDel>25.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4667717" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAMB16_X3Y22.DIA5), 4667717 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>25.182</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X56Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y114.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N830</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.F3</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y154.F3</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">3.429</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y154.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;14&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[14].reg_bit2b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;14&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y94.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y94.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N649</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11_SW3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y155.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y174.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>N1572</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;9</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y207.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y179.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;54_F</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;54</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y22.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>3.907</twLogDel><twRouteDel>21.275</twRouteDel><twTotDel>25.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>25.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X56Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y114.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N830</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.F3</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y165.F3</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">3.746</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y165.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[9].reg_bit2b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_w&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y93.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y93.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N649</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11_SW3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y155.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y174.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>N1572</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;9</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y207.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y179.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;54_F</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;54</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y22.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>21.117</twRouteDel><twTotDel>25.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>25.089</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X56Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y114.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N830</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N16</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;3&gt;1_2</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y48.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rs_index&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y83.F2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y83.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;23&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[23].reg_bit1b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y80.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_source&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out&lt;23&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y96.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_source&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y96.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;11&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N649</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11_SW3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y155.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y174.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>N1572</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;9</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y207.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y179.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;54_F</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;54</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y22.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>3.925</twLogDel><twRouteDel>21.164</twRouteDel><twTotDel>25.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4667717" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAMB16_X3Y22.DIA6), 4667717 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.131</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>25.132</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X56Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y114.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N830</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.F3</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y154.F3</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">3.429</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y154.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;14&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[14].reg_bit2b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y117.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y117.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;14&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y94.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y94.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N649</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11_SW3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y155.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y174.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>N1572</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;9</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y207.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.G4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;54_F</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;54</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y22.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>3.907</twLogDel><twRouteDel>21.225</twRouteDel><twTotDel>25.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.202</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>25.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X56Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y114.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N830</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.F3</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y165.F3</twSite><twDelType>net</twDelType><twFanCnt>69</twFanCnt><twDelInfo twEdge="twRising">3.746</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y165.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[9].reg_bit2b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/cpu_data_w&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y93.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y93.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N649</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11_SW3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y155.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y174.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>N1572</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;9</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y207.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.G4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;54_F</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;54</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y22.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>21.067</twRouteDel><twTotDel>25.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>25.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X56Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X56Y114.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y100.F3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y100.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N830</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y73.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N16</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;3&gt;1_2</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y48.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rs_index&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y83.F2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y83.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;23&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[23].reg_bit1b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y80.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_source&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out&lt;23&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y96.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_source&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y96.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;11&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y107.G2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y107.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N649</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y108.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y108.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1059</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11_SW3_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>N1059</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y155.G3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y155.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y174.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>N1572</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;9</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y207.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.521</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y184.G4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y184.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;54_F</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;54</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.565</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y22.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>3.925</twLogDel><twRouteDel>21.114</twRouteDel><twTotDel>25.039</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 (SLICE_X42Y196.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_5</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_21</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_5</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y196.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="38.204">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X43Y196.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y196.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y196.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;21&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_21_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_21</twBEL></twPathDel><twLogDel>0.150</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="38.204">u1_plasma_top/clk_2x</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (SLICE_X40Y200.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_23</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_39</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew dest = "0.112" src = "0.108">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_23</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_39</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y202.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="38.204">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X41Y202.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;23&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y200.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y200.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;39&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_39_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_39</twBEL></twPathDel><twLogDel>0.150</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="38.204">u1_plasma_top/clk_2x</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0 (SLICE_X70Y151.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_9</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_9</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X71Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X71Y151.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y151.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y151.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.121</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0_mux00002</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" locationPin="RAMB16_X3Y18.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA" locationPin="RAMB16_X2Y18.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA" locationPin="RAMB16_X3Y17.CLKA" clockNet="u1_plasma_top/clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="81"><twConstRollup name="TS_board_clk" fullName="TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="21.522" errors="0" errorRollup="4" items="0" itemsRollup="954119609"/><twConstRollup name="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in" fullName="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;" type="child" depth="1" requirement="12.632" prefType="period" actual="27.186" actualRollup="12.605" errors="4" errorRollup="0" items="9283" itemsRollup="954110326"/><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;" type="child" depth="2" requirement="25.263" prefType="period" actual="25.210" actualRollup="N/A" errors="0" errorRollup="0" items="954110326" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="82">1</twUnmetConstCnt><twDataSheet anchorID="83" twNameLen="15"><twClk2SUList anchorID="84" twDestWidth="11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>7.200</twRiseRise><twRiseFall>9.048</twRiseFall><twFallFall>6.388</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="85"><twErrCnt>4</twErrCnt><twScore>19414</twScore><twSetupScore>19414</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>954119609</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>18715</twConnCnt></twConstCov><twStats anchorID="86"><twMinPer>27.186</twMinPer><twFootnote number="1" /><twMaxFreq>36.784</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jun 08 21:55:54 2015 </twTimestamp></twFoot><twClientInfo anchorID="87"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 436 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
