```
module edge_detect (
    input wire clk,
    input wire rst_n,
    input wire a,
    output reg rise,
    output reg down
);

reg a_prev;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rise <= 1'b0;
        down <= 1'b0;
        a_prev <= 1'b0;
    end else begin
        rise <= 1'b0; // Default to low
        down <= 1'b0; // Default to low
        
        // Rising edge detection
        if (a && !a_prev) begin
            rise <= 1'b1; // Rising edge detected
        end
        
        // Falling edge detection
        if (!a && a_prev) begin
            down <= 1'b1; // Falling edge detected
        end
        
        a_prev <= a; // Store the previous state of 'a'
    end
end

endmodule
```