Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Wed Oct  5 13:18:15 2022
| Host             : narmada running 64-bit Ubuntu 16.04.7 LTS
| Command          : report_power -file mlp_power_routed.rpt -pb mlp_power_summary_routed.pb -rpx mlp_power_routed.rpx
| Design           : mlp
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 93.652 (Junction temp exceeded!) |
| Dynamic (W)              | 93.166                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    39.939 |    10772 |       --- |             --- |
|   LUT as Logic           |    37.765 |     7341 |     20800 |           35.29 |
|   F7/F8 Muxes            |     1.945 |     2723 |     32600 |            8.35 |
|   LUT as Distributed RAM |     0.150 |      256 |      9600 |            2.67 |
|   CARRY4                 |     0.046 |       10 |      8150 |            0.12 |
|   Register               |     0.027 |      186 |     41600 |            0.45 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        9 |       --- |             --- |
| Signals                  |    49.019 |     5500 |       --- |             --- |
| DSPs                     |     2.239 |        3 |        90 |            3.33 |
| I/O                      |     1.968 |       13 |       106 |           12.26 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    93.652 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    91.546 |      91.205 |      0.341 |
| Vccaux    |       1.800 |     0.125 |       0.072 |      0.053 |
| Vcco33    |       3.300 |     0.556 |       0.555 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| mlp                           |    93.166 |
|   apple                       |     3.986 |
|   display                     |     0.014 |
|   global                      |    71.226 |
|   local                       |     0.454 |
|     ra_mem_reg_0_255_0_0      |     0.003 |
|     ra_mem_reg_0_255_10_10    |     0.005 |
|     ra_mem_reg_0_255_11_11    |     0.006 |
|     ra_mem_reg_0_255_12_12    |     0.006 |
|     ra_mem_reg_0_255_13_13    |     0.006 |
|     ra_mem_reg_0_255_14_14    |     0.006 |
|     ra_mem_reg_0_255_15_15    |     0.005 |
|     ra_mem_reg_0_255_1_1      |     0.003 |
|     ra_mem_reg_0_255_2_2      |     0.003 |
|     ra_mem_reg_0_255_3_3      |     0.003 |
|     ra_mem_reg_0_255_4_4      |     0.003 |
|     ra_mem_reg_0_255_5_5      |     0.003 |
|     ra_mem_reg_0_255_6_6      |     0.003 |
|     ra_mem_reg_0_255_7_7      |     0.003 |
|     ra_mem_reg_0_255_8_8      |    <0.001 |
|     ra_mem_reg_0_255_9_9      |    <0.001 |
|     ra_mem_reg_256_511_0_0    |     0.003 |
|     ra_mem_reg_256_511_10_10  |     0.006 |
|     ra_mem_reg_256_511_11_11  |     0.006 |
|     ra_mem_reg_256_511_12_12  |     0.006 |
|     ra_mem_reg_256_511_13_13  |     0.006 |
|     ra_mem_reg_256_511_14_14  |     0.005 |
|     ra_mem_reg_256_511_15_15  |     0.006 |
|     ra_mem_reg_256_511_1_1    |     0.003 |
|     ra_mem_reg_256_511_2_2    |     0.003 |
|     ra_mem_reg_256_511_3_3    |     0.003 |
|     ra_mem_reg_256_511_4_4    |     0.003 |
|     ra_mem_reg_256_511_5_5    |     0.003 |
|     ra_mem_reg_256_511_6_6    |     0.003 |
|     ra_mem_reg_256_511_7_7    |     0.003 |
|     ra_mem_reg_256_511_8_8    |    <0.001 |
|     ra_mem_reg_256_511_9_9    |    <0.001 |
|     ra_mem_reg_512_767_0_0    |     0.003 |
|     ra_mem_reg_512_767_10_10  |     0.006 |
|     ra_mem_reg_512_767_11_11  |     0.006 |
|     ra_mem_reg_512_767_12_12  |     0.006 |
|     ra_mem_reg_512_767_13_13  |     0.006 |
|     ra_mem_reg_512_767_14_14  |     0.006 |
|     ra_mem_reg_512_767_15_15  |     0.006 |
|     ra_mem_reg_512_767_1_1    |     0.003 |
|     ra_mem_reg_512_767_2_2    |     0.003 |
|     ra_mem_reg_512_767_3_3    |     0.003 |
|     ra_mem_reg_512_767_4_4    |     0.003 |
|     ra_mem_reg_512_767_5_5    |     0.003 |
|     ra_mem_reg_512_767_6_6    |     0.003 |
|     ra_mem_reg_512_767_7_7    |     0.003 |
|     ra_mem_reg_512_767_8_8    |    <0.001 |
|     ra_mem_reg_512_767_9_9    |    <0.001 |
|     ra_mem_reg_768_1023_0_0   |     0.003 |
|     ra_mem_reg_768_1023_10_10 |     0.006 |
|     ra_mem_reg_768_1023_11_11 |     0.005 |
|     ra_mem_reg_768_1023_12_12 |     0.005 |
|     ra_mem_reg_768_1023_13_13 |     0.006 |
|     ra_mem_reg_768_1023_14_14 |     0.006 |
|     ra_mem_reg_768_1023_15_15 |     0.006 |
|     ra_mem_reg_768_1023_1_1   |     0.003 |
|     ra_mem_reg_768_1023_2_2   |     0.003 |
|     ra_mem_reg_768_1023_3_3   |     0.003 |
|     ra_mem_reg_768_1023_4_4   |     0.003 |
|     ra_mem_reg_768_1023_5_5   |     0.003 |
|     ra_mem_reg_768_1023_6_6   |     0.003 |
|     ra_mem_reg_768_1023_7_7   |     0.003 |
|     ra_mem_reg_768_1023_8_8   |    <0.001 |
|     ra_mem_reg_768_1023_9_9   |    <0.001 |
+-------------------------------+-----------+


