Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Tue Aug 28 20:33:53 2018
| Host             : DESKTOP-BC98OQD running 64-bit major release  (build 9200)
| Command          : report_power -file fil_test_fil_power_routed.rpt -pb fil_test_fil_power_summary_routed.pb -rpx fil_test_fil_power_routed.rpx
| Design           : fil_test_fil
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.223  |
| Dynamic (W)              | 0.122  |
| Device Static (W)        | 0.101  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 82.4   |
| Junction Temperature (C) | 27.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        6 |       --- |             --- |
| Slice Logic              |     0.001 |     1722 |       --- |             --- |
|   LUT as Logic           |     0.001 |      590 |     17600 |            3.35 |
|   Register               |    <0.001 |      809 |     35200 |            2.30 |
|   CARRY4                 |    <0.001 |       61 |      4400 |            1.39 |
|   LUT as Distributed RAM |    <0.001 |       16 |      6000 |            0.27 |
|   Others                 |     0.000 |      121 |       --- |             --- |
| Signals                  |     0.001 |     1248 |       --- |             --- |
| Block RAM                |     0.001 |      2.5 |        60 |            4.17 |
| MMCM                     |     0.115 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |        2 |       100 |            2.00 |
| Static Power             |     0.101 |          |           |                 |
| Total                    |     0.223 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.007 |      0.004 |
| Vccaux    |       1.800 |     0.075 |       0.064 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------+-----------------+
| Clock              | Domain                              | Constraint (ns) |
+--------------------+-------------------------------------+-----------------+
| TCK                | TCK                                 |            15.2 |
| clk_out1_clk_wiz_0 | u_clk_wiz_0/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | u_clk_wiz_0/inst/clkfbout_clk_wiz_0 |            40.0 |
| sysclk             | sysclk                              |             8.0 |
+--------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------+-----------+
| Name                                                                       | Power (W) |
+----------------------------------------------------------------------------+-----------+
| fil_test_fil                                                               |     0.122 |
|   u_clk_wiz_0                                                              |     0.115 |
|     inst                                                                   |     0.115 |
|   u_jtag_mac                                                               |     0.006 |
|     u_post_chif_fifo                                                       |     0.002 |
|       u_jtag_mac_fifo                                                      |     0.002 |
|         U0                                                                 |     0.002 |
|           inst_fifo_gen                                                    |     0.002 |
|             gconvfifo.rf                                                   |     0.002 |
|               grf.rf                                                       |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                   gras.grdc1.rdc                                           |    <0.001 |
|                   gras.rsts                                                |    <0.001 |
|                     c0                                                     |    <0.001 |
|                     c1                                                     |    <0.001 |
|                   rpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                   gwas.wsts                                                |    <0.001 |
|                     c1                                                     |    <0.001 |
|                     c2                                                     |    <0.001 |
|                     gaf.c3                                                 |    <0.001 |
|                   wpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                     inst_blk_mem_gen                                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                         valid.cstr                                         |    <0.001 |
|                           ramloop[0].ram.r                                 |    <0.001 |
|                             prim_noinit.ram                                |    <0.001 |
|                 rstblk                                                     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|     u_pre_chif_fifo                                                        |     0.001 |
|       u_jtag_mac_fifo                                                      |     0.001 |
|         U0                                                                 |     0.001 |
|           inst_fifo_gen                                                    |     0.001 |
|             gconvfifo.rf                                                   |     0.001 |
|               grf.rf                                                       |     0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                   gras.rsts                                                |    <0.001 |
|                     c0                                                     |    <0.001 |
|                     c1                                                     |    <0.001 |
|                   rpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                   gwas.wsts                                                |    <0.001 |
|                     c1                                                     |    <0.001 |
|                     c2                                                     |    <0.001 |
|                   wpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                     inst_blk_mem_gen                                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                         valid.cstr                                         |    <0.001 |
|                           ramloop[0].ram.r                                 |    <0.001 |
|                             prim_noinit.ram                                |    <0.001 |
|                 rstblk                                                     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|     u_simcycle_fifo                                                        |    <0.001 |
|       u_simcycle_fifo                                                      |    <0.001 |
|         U0                                                                 |    <0.001 |
|           inst_fifo_gen                                                    |    <0.001 |
|             gconvfifo.rf                                                   |    <0.001 |
|               grf.rf                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                   gras.rsts                                                |    <0.001 |
|                   rpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                   gwas.wsts                                                |    <0.001 |
|                   wpntr                                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                     inst_blk_mem_gen                                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                         valid.cstr                                         |    <0.001 |
|                           ramloop[0].ram.r                                 |    <0.001 |
|                             prim_noinit.ram                                |    <0.001 |
|                 rstblk                                                     |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|   u_mwfil_chiftop                                                          |    <0.001 |
|     u_dut                                                                  |    <0.001 |
|       u_fil_test                                                           |    <0.001 |
|     u_mwfil_chifcore                                                       |    <0.001 |
|       NormalBlock.u_b2dfifo                                                |    <0.001 |
|         u_dpscram                                                          |    <0.001 |
|           mem_reg_0_15_0_5                                                 |    <0.001 |
|           mem_reg_0_15_6_7                                                 |    <0.001 |
|       NormalBlock.u_bus2dut                                                |    <0.001 |
|       u_controller                                                         |    <0.001 |
|       u_d2bfifo                                                            |    <0.001 |
|         u_dpscram                                                          |    <0.001 |
|           mem_reg_0_15_0_5                                                 |    <0.001 |
|           mem_reg_0_15_6_7                                                 |    <0.001 |
|       u_dut2bus                                                            |    <0.001 |
+----------------------------------------------------------------------------+-----------+


