[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/TNocBadType/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/TNocBadType/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<57> s<56> l<1:1> el<1:0>
n<> u<2> t<INTERFACE> p<5> s<4> l<1:1> el<1:10>
n<tnoc_types> u<3> t<StringConst> p<4> l<1:11> el<1:21>
n<> u<4> t<Interface_identifier> p<5> c<3> l<1:11> el<1:21>
n<> u<5> t<Interface_ansi_header> p<17> c<2> s<15> l<1:1> el<1:22>
n<> u<6> t<IntegerAtomType_Int> p<7> l<2:10> el<2:13>
n<> u<7> t<Data_type> p<9> c<6> s<8> l<2:10> el<2:13>
n<tnoc_common_header> u<8> t<StringConst> p<9> l<2:14> el<2:32>
n<> u<9> t<Type_declaration> p<10> c<7> l<2:2> el<2:33>
n<> u<10> t<Data_declaration> p<11> c<9> l<2:2> el<2:33>
n<> u<11> t<Package_or_generate_item_declaration> p<12> c<10> l<2:2> el<2:33>
n<> u<12> t<Module_or_generate_item_declaration> p<13> c<11> l<2:2> el<2:33>
n<> u<13> t<Module_common_item> p<14> c<12> l<2:2> el<2:33>
n<> u<14> t<Interface_or_generate_item> p<15> c<13> l<2:2> el<2:33>
n<> u<15> t<Non_port_interface_item> p<17> c<14> s<16> l<2:2> el<2:33>
n<> u<16> t<ENDINTERFACE> p<17> l<4:1> el<4:13>
n<> u<17> t<Interface_declaration> p<18> c<5> l<1:1> el<4:13>
n<> u<18> t<Description> p<56> c<17> s<55> l<1:1> el<4:13>
n<module> u<19> t<Module_keyword> p<21> s<20> l<7:1> el<7:7>
n<top> u<20> t<StringConst> p<21> l<7:8> el<7:11>
n<> u<21> t<Module_ansi_header> p<54> c<19> s<31> l<7:1> el<7:12>
n<tnoc_types> u<22> t<StringConst> p<26> s<25> l<8:4> el<8:14>
n<types> u<23> t<StringConst> p<24> l<8:16> el<8:21>
n<> u<24> t<Net_decl_assignment> p<25> c<23> l<8:16> el<8:21>
n<> u<25> t<List_of_net_decl_assignments> p<26> c<24> l<8:16> el<8:21>
n<> u<26> t<Net_declaration> p<27> c<22> l<8:4> el<8:22>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<8:4> el<8:22>
n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<8:4> el<8:22>
n<> u<29> t<Module_common_item> p<30> c<28> l<8:4> el<8:22>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<8:4> el<8:22>
n<> u<31> t<Non_port_module_item> p<54> c<30> s<42> l<8:4> el<8:22>
n<types> u<32> t<StringConst> p<36> s<33> l<10:11> el<10:16>
n<> u<33> t<Constant_bit_select> p<36> s<34> l<10:16> el<10:16>
n<tnoc_common_header> u<34> t<StringConst> p<36> s<35> l<10:17> el<10:35>
n<tnoc_common_header> u<35> t<StringConst> p<36> l<10:37> el<10:55>
n<> u<36> t<Type_declaration> p<37> c<32> l<10:3> el<10:56>
n<> u<37> t<Data_declaration> p<38> c<36> l<10:3> el<10:56>
n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<10:3> el<10:56>
n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<10:3> el<10:56>
n<> u<40> t<Module_common_item> p<41> c<39> l<10:3> el<10:56>
n<> u<41> t<Module_or_generate_item> p<42> c<40> l<10:3> el<10:56>
n<> u<42> t<Non_port_module_item> p<54> c<41> s<52> l<10:3> el<10:56>
n<tnoc_common_header> u<43> t<StringConst> p<47> s<46> l<12:3> el<12:21>
n<common_header> u<44> t<StringConst> p<45> l<12:23> el<12:36>
n<> u<45> t<Net_decl_assignment> p<46> c<44> l<12:23> el<12:36>
n<> u<46> t<List_of_net_decl_assignments> p<47> c<45> l<12:23> el<12:36>
n<> u<47> t<Net_declaration> p<48> c<43> l<12:3> el<12:37>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<12:3> el<12:37>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<12:3> el<12:37>
n<> u<50> t<Module_common_item> p<51> c<49> l<12:3> el<12:37>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<12:3> el<12:37>
n<> u<52> t<Non_port_module_item> p<54> c<51> s<53> l<12:3> el<12:37>
n<> u<53> t<ENDMODULE> p<54> l<13:1> el<13:10>
n<> u<54> t<Module_declaration> p<55> c<21> l<7:1> el<13:10>
n<> u<55> t<Description> p<56> c<54> l<7:1> el<13:10>
n<> u<56> t<Source_text> p<57> c<18> l<1:1> el<13:10>
n<> u<57> t<Top_level_rule> c<1> l<1:1> el<14:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TNocBadType/dut.sv:1:1: No timescale set for "tnoc_types".

[WRN:PA0205] ${SURELOG_DIR}/tests/TNocBadType/dut.sv:7:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0304] ${SURELOG_DIR}/tests/TNocBadType/dut.sv:1:1: Compile interface "work@tnoc_types".

[INF:CP0303] ${SURELOG_DIR}/tests/TNocBadType/dut.sv:7:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[ERR:CP0317] ${SURELOG_DIR}/tests/TNocBadType/dut.sv:10:11: Undefined type "types".

[NTE:EL0503] ${SURELOG_DIR}/tests/TNocBadType/dut.sv:7:1: Top level module "work@top".

[ERR:EL0538] ${SURELOG_DIR}/tests/TNocBadType/dut.sv:8:16: Illegal use of an interface as a signal type for "types".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
design                                                 1
int_typespec                                           1
interface_inst                                         1
interface_typespec                                     2
logic_net                                              2
logic_var                                              1
module_inst                                            2
ref_obj                                                2
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
design                                                 1
int_typespec                                           1
interface_inst                                         1
interface_typespec                                     2
logic_net                                              2
logic_var                                              1
module_inst                                            2
ref_obj                                                2
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TNocBadType/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TNocBadType/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TNocBadType/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallInterfaces:
\_interface_inst: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:1:1, endln:4:13
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@tnoc_types
  |vpiTypedef:
  \_int_typespec: (tnoc_common_header), line:2:10, endln:2:13
    |vpiParent:
    \_interface_inst: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:1:1, endln:4:13
    |vpiName:tnoc_common_header
    |vpiInstance:
    \_interface_inst: work@tnoc_types (work@tnoc_types), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:1:1, endln:4:13
    |vpiSigned:1
  |vpiDefName:work@tnoc_types
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:7:1, endln:13:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_unsupported_typespec: (tnoc_common_header), line:10:11, endln:10:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:7:1, endln:13:10
    |vpiName:tnoc_common_header
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:7:1, endln:13:10
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.types), line:8:16, endln:8:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:7:1, endln:13:10
    |vpiTypespec:
    \_ref_obj: (work@top.types)
      |vpiParent:
      \_logic_net: (work@top.types), line:8:16, endln:8:21
      |vpiFullName:work@top.types
      |vpiActual:
      \_interface_typespec: (tnoc_types), line:8:4, endln:8:14
    |vpiName:types
    |vpiFullName:work@top.types
  |vpiNet:
  \_logic_net: (work@top.common_header), line:12:23, endln:12:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:7:1, endln:13:10
    |vpiTypespec:
    \_ref_obj: (work@top.common_header)
      |vpiParent:
      \_logic_net: (work@top.common_header), line:12:23, endln:12:36
      |vpiFullName:work@top.common_header
      |vpiActual:
      \_unsupported_typespec: (tnoc_common_header), line:10:11, endln:10:16
    |vpiName:common_header
    |vpiFullName:work@top.common_header
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:7:1, endln:13:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.common_header), line:12:23, endln:12:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TNocBadType/dut.sv, line:7:1, endln:13:10
    |vpiName:common_header
    |vpiFullName:work@top.common_header
    |vpiVisibility:1
  |vpiTypedef:
  \_unsupported_typespec: (tnoc_common_header), line:10:11, endln:10:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_interface_typespec: (tnoc_types), line:8:4, endln:8:14
  |vpiName:tnoc_types
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TNocBadType/dut.sv | ${SURELOG_DIR}/build/regression/TNocBadType/roundtrip/dut_000.sv | 2 | 13 |