{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 10:08:41 2022 " "Info: Processing started: Thu Mar 10 10:08:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/demo4/demo.bdf" { { 184 760 928 200 "CP" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register control:inst3\|CP1 register count:inst\|num\[3\] 142.01 MHz 7.042 ns Internal " "Info: Clock \"CP\" has Internal fmax of 142.01 MHz between source register \"control:inst3\|CP1\" and destination register \"count:inst\|num\[3\]\" (period= 7.042 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.904 ns + Longest register register " "Info: + Longest register to register delay is 2.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst3\|CP1 1 REG LCFF_X1_Y3_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N27; Fanout = 3; REG Node = 'control:inst3\|CP1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst3|CP1 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.596 ns) 2.118 ns count:inst\|num\[0\]~13 2 COMB LCCOMB_X4_Y2_N8 2 " "Info: 2: + IC(1.522 ns) + CELL(0.596 ns) = 2.118 ns; Loc. = LCCOMB_X4_Y2_N8; Fanout = 2; COMB Node = 'count:inst\|num\[0\]~13'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { control:inst3|CP1 count:inst|num[0]~13 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.204 ns count:inst\|num\[1\]~15 3 COMB LCCOMB_X4_Y2_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.204 ns; Loc. = LCCOMB_X4_Y2_N10; Fanout = 2; COMB Node = 'count:inst\|num\[1\]~15'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:inst|num[0]~13 count:inst|num[1]~15 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.290 ns count:inst\|num\[2\]~17 4 COMB LCCOMB_X4_Y2_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.290 ns; Loc. = LCCOMB_X4_Y2_N12; Fanout = 1; COMB Node = 'count:inst\|num\[2\]~17'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:inst|num[1]~15 count:inst|num[2]~17 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.796 ns count:inst\|num\[3\]~18 5 COMB LCCOMB_X4_Y2_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.796 ns; Loc. = LCCOMB_X4_Y2_N14; Fanout = 1; COMB Node = 'count:inst\|num\[3\]~18'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count:inst|num[2]~17 count:inst|num[3]~18 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.904 ns count:inst\|num\[3\] 6 REG LCFF_X4_Y2_N15 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 2.904 ns; Loc. = LCFF_X4_Y2_N15; Fanout = 3; REG Node = 'count:inst\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:inst|num[3]~18 count:inst|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 47.59 % ) " "Info: Total cell delay = 1.382 ns ( 47.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.522 ns ( 52.41 % ) " "Info: Total interconnect delay = 1.522 ns ( 52.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { control:inst3|CP1 count:inst|num[0]~13 count:inst|num[1]~15 count:inst|num[2]~17 count:inst|num[3]~18 count:inst|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { control:inst3|CP1 {} count:inst|num[0]~13 {} count:inst|num[1]~15 {} count:inst|num[2]~17 {} count:inst|num[3]~18 {} count:inst|num[3] {} } { 0.000ns 1.522ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.353 ns - Smallest " "Info: - Smallest clock skew is -0.353 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.947 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 13 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/demo4/demo.bdf" { { 184 760 928 200 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.666 ns) 2.947 ns count:inst\|num\[3\] 2 REG LCFF_X4_Y2_N15 3 " "Info: 2: + IC(1.327 ns) + CELL(0.666 ns) = 2.947 ns; Loc. = LCFF_X4_Y2_N15; Fanout = 3; REG Node = 'count:inst\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { CP count:inst|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 54.97 % ) " "Info: Total cell delay = 1.620 ns ( 54.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.327 ns ( 45.03 % ) " "Info: Total interconnect delay = 1.327 ns ( 45.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { CP count:inst|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.947 ns" { CP {} CP~combout {} count:inst|num[3] {} } { 0.000ns 0.000ns 1.327ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 3.300 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 13 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/demo4/demo.bdf" { { 184 760 928 200 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.666 ns) 3.300 ns control:inst3\|CP1 2 REG LCFF_X1_Y3_N27 3 " "Info: 2: + IC(1.680 ns) + CELL(0.666 ns) = 3.300 ns; Loc. = LCFF_X1_Y3_N27; Fanout = 3; REG Node = 'control:inst3\|CP1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { CP control:inst3|CP1 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 49.09 % ) " "Info: Total cell delay = 1.620 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.680 ns ( 50.91 % ) " "Info: Total interconnect delay = 1.680 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { CP control:inst3|CP1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { CP {} CP~combout {} control:inst3|CP1 {} } { 0.000ns 0.000ns 1.680ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { CP count:inst|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.947 ns" { CP {} CP~combout {} count:inst|num[3] {} } { 0.000ns 0.000ns 1.327ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { CP control:inst3|CP1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { CP {} CP~combout {} control:inst3|CP1 {} } { 0.000ns 0.000ns 1.680ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } } { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { control:inst3|CP1 count:inst|num[0]~13 count:inst|num[1]~15 count:inst|num[2]~17 count:inst|num[3]~18 count:inst|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { control:inst3|CP1 {} count:inst|num[0]~13 {} count:inst|num[1]~15 {} count:inst|num[2]~17 {} count:inst|num[3]~18 {} count:inst|num[3] {} } { 0.000ns 1.522ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { CP count:inst|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.947 ns" { CP {} CP~combout {} count:inst|num[3] {} } { 0.000ns 0.000ns 1.327ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { CP control:inst3|CP1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { CP {} CP~combout {} control:inst3|CP1 {} } { 0.000ns 0.000ns 1.680ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:inst3\|CP1 Start CP 4.113 ns register " "Info: tsu for register \"control:inst3\|CP1\" (data pin = \"Start\", clock pin = \"CP\") is 4.113 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.453 ns + Longest pin register " "Info: + Longest pin to register delay is 7.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns Start 1 PIN PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; PIN Node = 'Start'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/demo4/demo.bdf" { { 208 760 928 224 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.653 ns) + CELL(0.855 ns) 7.453 ns control:inst3\|CP1 2 REG LCFF_X1_Y3_N27 3 " "Info: 2: + IC(5.653 ns) + CELL(0.855 ns) = 7.453 ns; Loc. = LCFF_X1_Y3_N27; Fanout = 3; REG Node = 'control:inst3\|CP1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { Start control:inst3|CP1 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 24.15 % ) " "Info: Total cell delay = 1.800 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.653 ns ( 75.85 % ) " "Info: Total interconnect delay = 5.653 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { Start control:inst3|CP1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { Start {} Start~combout {} control:inst3|CP1 {} } { 0.000ns 0.000ns 5.653ns } { 0.000ns 0.945ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 3.300 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 13 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/demo4/demo.bdf" { { 184 760 928 200 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.666 ns) 3.300 ns control:inst3\|CP1 2 REG LCFF_X1_Y3_N27 3 " "Info: 2: + IC(1.680 ns) + CELL(0.666 ns) = 3.300 ns; Loc. = LCFF_X1_Y3_N27; Fanout = 3; REG Node = 'control:inst3\|CP1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { CP control:inst3|CP1 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 49.09 % ) " "Info: Total cell delay = 1.620 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.680 ns ( 50.91 % ) " "Info: Total interconnect delay = 1.680 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { CP control:inst3|CP1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { CP {} CP~combout {} control:inst3|CP1 {} } { 0.000ns 0.000ns 1.680ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { Start control:inst3|CP1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { Start {} Start~combout {} control:inst3|CP1 {} } { 0.000ns 0.000ns 5.653ns } { 0.000ns 0.945ns 0.855ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { CP control:inst3|CP1 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { CP {} CP~combout {} control:inst3|CP1 {} } { 0.000ns 0.000ns 1.680ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Y\[3\] count:inst4\|num\[3\] 10.026 ns register " "Info: tco from clock \"CP\" to destination pin \"Y\[3\]\" through register \"count:inst4\|num\[3\]\" is 10.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 3.303 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 3.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 13 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/demo4/demo.bdf" { { 184 760 928 200 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.666 ns) 3.303 ns count:inst4\|num\[3\] 2 REG LCFF_X5_Y3_N13 2 " "Info: 2: + IC(1.683 ns) + CELL(0.666 ns) = 3.303 ns; Loc. = LCFF_X5_Y3_N13; Fanout = 2; REG Node = 'count:inst4\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { CP count:inst4|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 49.05 % ) " "Info: Total cell delay = 1.620 ns ( 49.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.683 ns ( 50.95 % ) " "Info: Total interconnect delay = 1.683 ns ( 50.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { CP count:inst4|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { CP {} CP~combout {} count:inst4|num[3] {} } { 0.000ns 0.000ns 1.683ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.419 ns + Longest register pin " "Info: + Longest register to pin delay is 6.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst4\|num\[3\] 1 REG LCFF_X5_Y3_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y3_N13; Fanout = 2; REG Node = 'count:inst4\|num\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst4|num[3] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/demo4/count.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.173 ns) + CELL(3.246 ns) 6.419 ns Y\[3\] 2 PIN PIN_70 0 " "Info: 2: + IC(3.173 ns) + CELL(3.246 ns) = 6.419 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'Y\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { count:inst4|num[3] Y[3] } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/demo4/demo.bdf" { { 264 1488 1664 280 "Y\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 50.57 % ) " "Info: Total cell delay = 3.246 ns ( 50.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.173 ns ( 49.43 % ) " "Info: Total interconnect delay = 3.173 ns ( 49.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { count:inst4|num[3] Y[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { count:inst4|num[3] {} Y[3] {} } { 0.000ns 3.173ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { CP count:inst4|num[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { CP {} CP~combout {} count:inst4|num[3] {} } { 0.000ns 0.000ns 1.683ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.419 ns" { count:inst4|num[3] Y[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.419 ns" { count:inst4|num[3] {} Y[3] {} } { 0.000ns 3.173ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst3\|CP2 X CP -3.494 ns register " "Info: th for register \"control:inst3\|CP2\" (data pin = \"X\", clock pin = \"CP\") is -3.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 3.300 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 3.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CP 1 CLK PIN_44 13 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 13; CLK Node = 'CP'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/demo4/demo.bdf" { { 184 760 928 200 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.666 ns) 3.300 ns control:inst3\|CP2 2 REG LCFF_X1_Y3_N5 3 " "Info: 2: + IC(1.680 ns) + CELL(0.666 ns) = 3.300 ns; Loc. = LCFF_X1_Y3_N5; Fanout = 3; REG Node = 'control:inst3\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { CP control:inst3|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 49.09 % ) " "Info: Total cell delay = 1.620 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.680 ns ( 50.91 % ) " "Info: Total interconnect delay = 1.680 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { CP control:inst3|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { CP {} CP~combout {} control:inst3|CP2 {} } { 0.000ns 0.000ns 1.680ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns X 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'X'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/demo4/demo.bdf" { { 232 760 928 248 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.685 ns) + CELL(0.460 ns) 7.100 ns control:inst3\|CP2 2 REG LCFF_X1_Y3_N5 3 " "Info: 2: + IC(5.685 ns) + CELL(0.460 ns) = 7.100 ns; Loc. = LCFF_X1_Y3_N5; Fanout = 3; REG Node = 'control:inst3\|CP2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { X control:inst3|CP2 } "NODE_NAME" } } { "control.v" "" { Text "D:/Desktop/demo4/control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.415 ns ( 19.93 % ) " "Info: Total cell delay = 1.415 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.685 ns ( 80.07 % ) " "Info: Total interconnect delay = 5.685 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { X control:inst3|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { X {} X~combout {} control:inst3|CP2 {} } { 0.000ns 0.000ns 5.685ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { CP control:inst3|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.300 ns" { CP {} CP~combout {} control:inst3|CP2 {} } { 0.000ns 0.000ns 1.680ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { X control:inst3|CP2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { X {} X~combout {} control:inst3|CP2 {} } { 0.000ns 0.000ns 5.685ns } { 0.000ns 0.955ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 10:08:41 2022 " "Info: Processing ended: Thu Mar 10 10:08:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
