

================================================================
== Vivado HLS Report for 'call_Loop_LB2D_shift'
================================================================
* Date:           Tue Mar 17 20:00:01 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      4.90|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LB2D_shift      |   14|   14|         7|          -|          -|     2|    no    |
        | + LB1D_shiftreg  |    4|    4|         2|          1|          1|     4|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_1)
3 --> 
	5  / (tmp_3)
	4  / (!tmp_3)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: buffer_1_value_V (3)  [1/1] 0.00ns
newFuncRoot:0  %buffer_1_value_V = alloca i24

ST_1: buffer_0_value_V (4)  [1/1] 0.00ns
newFuncRoot:1  %buffer_0_value_V = alloca i24

ST_1: StgValue_8 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecMemCore(i24* %slice_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecMemCore(i72* %out_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (7)  [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i24* %slice_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (8)  [1/1] 0.00ns
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i72* %out_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (9)  [1/1] 1.59ns
newFuncRoot:6  br label %.preheader


 <State 2>: 4.14ns
ST_2: n1 (11)  [1/1] 0.00ns
.preheader:0  %n1 = phi i2 [ %n1_1, %"linebuffer_1D<4ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned char>.exit" ], [ 0, %newFuncRoot ]

ST_2: tmp_1 (12)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:1  %tmp_1 = icmp eq i2 %n1, -2

ST_2: empty (13)  [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: n1_1 (14)  [1/1] 2.17ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:3  %n1_1 = add i2 %n1, 1

ST_2: StgValue_17 (15)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:4  br i1 %tmp_1, label %.exitStub, label %1

ST_2: StgValue_18 (17)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str31) nounwind

ST_2: tmp_6 (18)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str31)

ST_2: StgValue_20 (19)  [1/1] 1.59ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:2  br label %0

ST_2: StgValue_21 (59)  [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 2.26ns
ST_3: i_0_i_i (21)  [1/1] 0.00ns
:0  %i_0_i_i = phi i3 [ 0, %1 ], [ %i, %._crit_edge.i.i ]

ST_3: tmp_3 (22)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:1  %tmp_3 = icmp eq i3 %i_0_i_i, -4

ST_3: empty_26 (23)  [1/1] 0.00ns
:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: i (24)  [1/1] 2.26ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:3  %i = add i3 %i_0_i_i, 1

ST_3: StgValue_26 (25)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:4  br i1 %tmp_3, label %"linebuffer_1D<4ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned char>.exit", label %2

ST_3: tmp (31)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:4  %tmp = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i_0_i_i, i32 1, i32 2)

ST_3: icmp (32)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:5  %icmp = icmp eq i2 %tmp, 0

ST_3: StgValue_29 (33)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:6  br i1 %icmp, label %._crit_edge.i.i, label %.preheader.i.i.preheader.0


 <State 4>: 4.90ns
ST_4: StgValue_30 (27)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str32) nounwind

ST_4: tmp_8 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str32)

ST_4: StgValue_32 (29)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:35->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: tmp_value_V_1 (30)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:3  %tmp_value_V_1 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %slice_stream_V_value_V)

ST_4: buffer_1_value_V_lo_1 (35)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:0  %buffer_1_value_V_lo_1 = load i24* %buffer_1_value_V

ST_4: buffer_0_value_V_lo (36)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:1  %buffer_0_value_V_lo = load i24* %buffer_0_value_V

ST_4: tmp_2 (37)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:2  %tmp_2 = trunc i24 %buffer_0_value_V_lo to i8

ST_4: tmp_4 (38)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:3  %tmp_4 = trunc i24 %buffer_1_value_V_lo_1 to i8

ST_4: tmp_5 (39)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:4  %tmp_5 = trunc i24 %tmp_value_V_1 to i8

ST_4: p_Result_5_1 (40)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:5  %p_Result_5_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %buffer_0_value_V_lo, i32 8, i32 15)

ST_4: p_Result_5_1_1 (41)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:6  %p_Result_5_1_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %buffer_1_value_V_lo_1, i32 8, i32 15)

ST_4: p_Result_5_1_2 (42)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:7  %p_Result_5_1_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_value_V_1, i32 8, i32 15)

ST_4: p_Result_5_2 (43)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:8  %p_Result_5_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %buffer_0_value_V_lo, i32 16, i32 23)

ST_4: p_Result_5_2_1 (44)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:9  %p_Result_5_2_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %buffer_1_value_V_lo_1, i32 16, i32 23)

ST_4: p_Result_5_2_2 (45)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:10  %p_Result_5_2_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_value_V_1, i32 16, i32 23)

ST_4: tmp_value_V (46)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:11  %tmp_value_V = call i72 @_ssdm_op_BitConcatenate.i72.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %p_Result_5_2_2, i8 %p_Result_5_2_1, i8 %p_Result_5_2, i8 %p_Result_5_1_2, i8 %p_Result_5_1_1, i8 %p_Result_5_1, i8 %tmp_5, i8 %tmp_4, i8 %tmp_2)

ST_4: StgValue_46 (47)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:52->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i72P(i72* %out_stream_V_value_V, i72 %tmp_value_V)

ST_4: StgValue_47 (48)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:53->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:13  br label %._crit_edge.i.i

ST_4: buffer_1_value_V_lo (50)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:37->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:0  %buffer_1_value_V_lo = load i24* %buffer_1_value_V

ST_4: empty_27 (51)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:54->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:1  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str32, i32 %tmp_8)

ST_4: StgValue_50 (52)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:37->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:2  store i24 %buffer_1_value_V_lo, i24* %buffer_0_value_V

ST_4: StgValue_51 (53)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:3  store i24 %tmp_value_V_1, i24* %buffer_1_value_V

ST_4: StgValue_52 (54)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:4  br label %0


 <State 5>: 0.00ns
ST_5: empty_25 (56)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:218
linebuffer_1D<4ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned char>.exit:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str31, i32 %tmp_6)

ST_5: StgValue_54 (57)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
linebuffer_1D<4ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned char>.exit:1  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n1') with incoming values : ('n1', ../../../lib_files/Linebuffer.h:216) [11]  (1.59 ns)

 <State 2>: 4.14ns
The critical path consists of the following:
	'icmp' operation ('tmp_1', ../../../lib_files/Linebuffer.h:216) [12]  (2.07 ns)
	blocking operation 2.07 ns on control path)

 <State 3>: 2.26ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217) [21]  (0 ns)
	'add' operation ('i', ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217) [24]  (2.26 ns)

 <State 4>: 4.9ns
The critical path consists of the following:
	fifo read on port 'slice_stream_V_value_V' (../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217) [30]  (2.45 ns)
	fifo write on port 'out_stream_V_value_V' (../../../lib_files/Linebuffer.h:52->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217) [47]  (2.45 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
