EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# PIC18LF4550-IP-PinAligned-MCU_Microchip_PIC18
#
DEF PIC18LF4550-IP-PinAligned-MCU_Microchip_PIC18 U 0 50 Y Y 1 F N
F0 "U" 0 1400 50 H V C CNN
F1 "PIC18LF4550-IP-PinAligned-MCU_Microchip_PIC18" 0 -1400 50 H V C CNN
F2 "Package_DIP:DIP-40_W15.24mm" 0 200 50 H I C CIN
F3 "" 0 -250 50 H I C CNN
$FPLIST
 DIP*W15.24mm*
 PDIP*W15.24mm*
$ENDFPLIST
DRAW
S -1150 1350 1150 -1350 0 1 10 f
X Vpp/~MCLR~/RE3 1 -1300 1250 150 R 50 50 1 1 I
X OESPP/AN7/RE2 10 -1300 150 150 R 50 50 1 1 B
X VDD 11 -1300 -50 150 R 50 50 1 1 W
X VSS 12 -1300 -150 150 R 50 50 1 1 W
X OSC1/CLKI 13 -1300 -350 150 R 50 50 1 1 I
X RA6/OSC2/CLKO 14 -1300 -450 150 R 50 50 1 1 O
X T1OSO/T13CKI/RC0 15 -1300 -650 150 R 50 50 1 1 B
X ~UOE~/CCP2/T1OSI/RC1 16 -1300 -750 150 R 50 50 1 1 B
X P1A/CCP1/RC2 17 -1300 -850 150 R 50 50 1 1 B
X VUSB 18 -1300 -1050 150 R 50 50 1 1 B
X SPP0/RD0 19 -1300 -1150 150 R 50 50 1 1 B
X RA0/AN0 2 -1300 1050 150 R 50 50 1 1 B
X SPP1/RD1 20 -1300 -1250 150 R 50 50 1 1 B
X SPP2/RD2 21 1300 -1250 150 L 50 50 1 1 B
X SPP3/RD3 22 1300 -1150 150 L 50 50 1 1 B
X VM/D-/RC4 23 1300 -950 150 L 50 50 1 1 B
X VP/D+/RC5 24 1300 -850 150 L 50 50 1 1 B
X TX/CK/RC6 25 1300 -750 150 L 50 50 1 1 B
X SDO/RX/DT/RC7 26 1300 -650 150 L 50 50 1 1 B
X SPP4/RD4 27 1300 -450 150 L 50 50 1 1 B
X P1B/SPP5/RD5 28 1300 -350 150 L 50 50 1 1 B
X P1C/SPP6/RD6 29 1300 -250 150 L 50 50 1 1 B
X RA1/AN1 3 -1300 950 150 R 50 50 1 1 B
X P1D/SPP7/RD7 30 1300 -150 150 L 50 50 1 1 B
X VSS 31 1300 100 150 L 50 50 1 1 W
X VDD 32 1300 200 150 L 50 50 1 1 W
X RB0/AN12/INT0/FLT0/SDI/SDA 33 1300 450 150 L 50 50 1 1 B
X RB1/AN10/INT1/SCK/SCL 34 1300 550 150 L 50 50 1 1 B
X RB2/AN8/INT2/VMO 35 1300 650 150 L 50 50 1 1 B
X RB3/AN9/CCP2/VPO 36 1300 750 150 L 50 50 1 1 B
X RB4/AN11/KBI0/CSSPP 37 1300 850 150 L 50 50 1 1 B
X RB5/KBI1/PGM 38 1300 1050 150 L 50 50 1 1 B
X RB6/KBI2/PGC 39 1300 1150 150 L 50 50 1 1 B
X RA2/AN2/Vref-/CVref 4 -1300 850 150 R 50 50 1 1 B
X RB7/KBI3/PGD 40 1300 1250 150 L 50 50 1 1 B
X RA3/AN3/Vref+ 5 -1300 750 150 R 50 50 1 1 B
X RA4/T0CKI/C1OUT/RCV 6 -1300 650 150 R 50 50 1 1 B
X RA5/AN4/~SS~/HLVDIN/C2OUT 7 -1300 550 150 R 50 50 1 1 B
X CK1SPP/AN5/RE0 8 -1300 350 150 R 50 50 1 1 B
X CK2SPP/AN6/RE1 9 -1300 250 150 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# W25Q128JVS_PinAligned-Memory_Flash
#
DEF W25Q128JVS_PinAligned-Memory_Flash U 0 20 Y Y 1 F N
F0 "U" 0 300 50 H V C CNN
F1 "W25Q128JVS_PinAligned-Memory_Flash" 0 -300 50 H V C CNN
F2 "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 SOIC*5.23x5.23mm*P1.27mm*
$ENDFPLIST
DRAW
S -400 250 400 -250 0 1 10 f
X ~CS 1 -500 150 100 R 50 50 1 1 I
X DO(IO1) 2 -500 50 100 R 50 50 1 1 B
X IO2 3 -500 -50 100 R 50 50 1 1 B
X GND 4 -500 -150 100 R 50 50 1 1 W
X DI(IO0) 5 500 -150 100 L 50 50 1 1 B
X CLK 6 500 -50 100 L 50 50 1 1 I
X IO3 7 500 50 100 L 50 50 1 1 B
X VCC 8 500 150 100 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
