--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml rx.twx rx.ncd -o rx.twr rx.pcf -ucf rx.ucf

Design file:              rx.ncd
Physical constraint file: rx.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SysClk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    4.781(R)|      SLOW  |   -0.894(R)|      FAST  |SysClk_BUFGP      |   0.000|
Rx          |    4.763(R)|      SLOW  |   -1.327(R)|      FAST  |SysClk_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SysClk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Led<0>      |         8.407(R)|      SLOW  |         4.770(R)|      FAST  |SysClk_BUFGP      |   0.000|
Led<1>      |         8.308(R)|      SLOW  |         4.700(R)|      FAST  |SysClk_BUFGP      |   0.000|
Led<2>      |         8.308(R)|      SLOW  |         4.700(R)|      FAST  |SysClk_BUFGP      |   0.000|
Led<3>      |         8.306(R)|      SLOW  |         4.680(R)|      FAST  |SysClk_BUFGP      |   0.000|
Led<4>      |         8.252(R)|      SLOW  |         4.660(R)|      FAST  |SysClk_BUFGP      |   0.000|
Led<5>      |         9.140(R)|      SLOW  |         5.178(R)|      FAST  |SysClk_BUFGP      |   0.000|
Led<6>      |         9.316(R)|      SLOW  |         5.283(R)|      FAST  |SysClk_BUFGP      |   0.000|
Led<7>      |         9.459(R)|      SLOW  |         5.438(R)|      FAST  |SysClk_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SysClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SysClk         |    3.474|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 22 17:51:45 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



