

================================================================
== Vitis HLS Report for 'sha256'
================================================================
* Date:           Thu Jul 27 01:34:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shat
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.175 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sha2561_fu_69                          |sha2561                          |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_sha256_Pipeline_1_fu_77                |sha256_Pipeline_1                |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_sha256_Pipeline_VITIS_LOOP_64_1_fu_82  |sha256_Pipeline_VITIS_LOOP_64_1  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_sha256_Pipeline_VITIS_LOOP_89_3_fu_88  |sha256_Pipeline_VITIS_LOOP_89_3  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      587|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|    22934|   124432|    0|
|Memory               |        0|     -|        8|        9|    0|
|Multiplexer          |        -|     -|        -|      168|    -|
|Register             |        -|     -|      531|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    23473|   125196|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        2|       28|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        9|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-------+--------+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-------+--------+-----+
    |grp_sha2561_fu_69                          |sha2561                          |        0|   0|  22389|  109272|    0|
    |grp_sha256_Pipeline_1_fu_77                |sha256_Pipeline_1                |        0|   0|      9|      52|    0|
    |grp_sha256_Pipeline_VITIS_LOOP_64_1_fu_82  |sha256_Pipeline_VITIS_LOOP_64_1  |        0|   0|      8|    5450|    0|
    |grp_sha256_Pipeline_VITIS_LOOP_89_3_fu_88  |sha256_Pipeline_VITIS_LOOP_89_3  |        0|   0|    528|    9658|    0|
    +-------------------------------------------+---------------------------------+---------+----+-------+--------+-----+
    |Total                                      |                                 |        0|   0|  22934|  124432|    0|
    +-------------------------------------------+---------------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signature_U  |signature_RAM_AUTO_1R1W  |        0|  8|   9|    0|    64|    8|     1|          512|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  8|   9|    0|    64|    8|     1|          512|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |grp_sha2561_fu_69_output_r_TREADY  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_on_subcall_done    |        or|   0|  0|    2|           1|           1|
    |ap_block_state9                    |        or|   0|  0|    2|           1|           1|
    |or_ln174_fu_112_p2                 |        or|   0|  0|  581|         582|         576|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0|  587|         585|         579|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  54|         10|    1|         10|
    |input_r_TREADY_int_regslice   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n          |   9|          2|    1|          2|
    |output_r_TDATA_int_regslice   |  14|          3|  584|       1752|
    |output_r_TVALID_int_regslice  |  14|          3|    1|          3|
    |signature_address0            |  20|          4|    6|         24|
    |signature_ce0                 |  20|          4|    1|          4|
    |signature_d0                  |  14|          3|    8|         24|
    |signature_we0                 |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 168|         34|  604|       1824|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                               |    9|   0|    9|          0|
    |buf_tid_V_reg_154                                       |    6|   0|    6|          0|
    |grp_sha2561_fu_69_ap_start_reg                          |    1|   0|    1|          0|
    |grp_sha256_Pipeline_1_fu_77_ap_start_reg                |    1|   0|    1|          0|
    |grp_sha256_Pipeline_VITIS_LOOP_64_1_fu_82_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha256_Pipeline_VITIS_LOOP_89_3_fu_88_ap_start_reg  |    1|   0|    1|          0|
    |hash_tdata_V_reg_149                                    |  512|   0|  512|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   |  531|   0|  531|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|        sha256|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|        sha256|  return value|
|input_r_TDATA    |   in|  584|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|  584|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'p_Val2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.66ns)   --->   "%signature = alloca i64 1" [sha256.cpp:61]   --->   Operation 11 'alloca' 'signature' <Predicate = true> <Delay = 0.66>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 12 [2/2] (1.83ns)   --->   "%call_ret = call i518 @sha2561, i584 %input_r, i584 %output_r" [sha256.cpp:54]   --->   Operation 12 'call' 'call_ret' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha256_Pipeline_1, i8 %signature"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.30>
ST_3 : Operation 14 [1/2] (0.30ns)   --->   "%call_ret = call i518 @sha2561, i584 %input_r, i584 %output_r" [sha256.cpp:54]   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 0.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%hash_tdata_V = extractvalue i518 %call_ret" [sha256.cpp:54]   --->   Operation 15 'extractvalue' 'hash_tdata_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%buf_tid_V = extractvalue i518 %call_ret" [sha256.cpp:54]   --->   Operation 16 'extractvalue' 'buf_tid_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha256_Pipeline_1, i8 %signature"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 18 [2/2] (2.85ns)   --->   "%call_ln54 = call void @sha256_Pipeline_VITIS_LOOP_64_1, i512 %hash_tdata_V, i8 %signature" [sha256.cpp:54]   --->   Operation 18 'call' 'call_ln54' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln54 = call void @sha256_Pipeline_VITIS_LOOP_64_1, i512 %hash_tdata_V, i8 %signature" [sha256.cpp:54]   --->   Operation 19 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha256_Pipeline_VITIS_LOOP_89_3, i8 %signature, i512 %p_Val2_1_loc"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.98>
ST_7 : Operation 21 [1/2] (0.98ns)   --->   "%call_ln0 = call void @sha256_Pipeline_VITIS_LOOP_89_3, i8 %signature, i512 %p_Val2_1_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_1_loc_load = load i512 %p_Val2_1_loc"   --->   Operation 22 'load' 'p_Val2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i582 @_ssdm_op_BitConcatenate.i582.i6.i576, i6 %buf_tid_V, i576 0" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln174 = or i582 %shl_ln2, i582 247330401473104534047094713089704592935557324103005993786583690272304831728808305726594637031169498012795797127849235911661333176120265159113792272289946597970173123142615040" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'or' 'or_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i70 @_ssdm_op_PartSelect.i70.i582.i32.i32, i582 %or_ln174, i32 512, i32 581" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln174_cast = bitconcatenate i583 @_ssdm_op_BitConcatenate.i583.i1.i70.i512, i1 1, i70 %tmp, i512 %p_Val2_1_loc_load" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 26 'bitconcatenate' 'zext_ln174_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i583 %zext_ln174_cast" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i584P128A, i584 %output_r, i584 %zext_ln174" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 28 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln41 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [sha256.cpp:41]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [sha256.cpp:41]   --->   Operation 30 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i584 %input_r"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i584 %output_r"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i584P128A, i584 %output_r, i584 %zext_ln174" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln94 = ret" [sha256.cpp:94]   --->   Operation 36 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_1_loc       (alloca        ) [ 0011111110]
signature          (alloca        ) [ 0011111100]
call_ret           (call          ) [ 0000000000]
hash_tdata_V       (extractvalue  ) [ 0000110000]
buf_tid_V          (extractvalue  ) [ 0000111110]
call_ln0           (call          ) [ 0000000000]
call_ln54          (call          ) [ 0000000000]
call_ln0           (call          ) [ 0000000000]
p_Val2_1_loc_load  (load          ) [ 0000000000]
shl_ln2            (bitconcatenate) [ 0000000000]
or_ln174           (or            ) [ 0000000000]
tmp                (partselect    ) [ 0000000000]
zext_ln174_cast    (bitconcatenate) [ 0000000000]
zext_ln174         (zext          ) [ 0000000001]
spectopmodule_ln41 (spectopmodule ) [ 0000000000]
specinterface_ln41 (specinterface ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
write_ln174        (write         ) [ 0000000000]
ret_ln94           (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha2561"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_Pipeline_VITIS_LOOP_64_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_Pipeline_VITIS_LOOP_89_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i582.i6.i576"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i70.i582.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i583.i1.i70.i512"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i584P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_Val2_1_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="512" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_1_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="signature_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="signature/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="584" slack="0"/>
<pin id="65" dir="0" index="2" bw="583" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_sha2561_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="518" slack="0"/>
<pin id="71" dir="0" index="1" bw="584" slack="0"/>
<pin id="72" dir="0" index="2" bw="584" slack="0"/>
<pin id="73" dir="1" index="3" bw="518" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_sha256_Pipeline_1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_sha256_Pipeline_VITIS_LOOP_64_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="512" slack="1"/>
<pin id="85" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_sha256_Pipeline_VITIS_LOOP_89_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="512" slack="5"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="hash_tdata_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="518" slack="0"/>
<pin id="96" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_tdata_V/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_tid_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="518" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_tid_V/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_Val2_1_loc_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="512" slack="7"/>
<pin id="104" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1_loc_load/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="shl_ln2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="582" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="5"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="582" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="or_ln174_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="582" slack="0"/>
<pin id="114" dir="0" index="1" bw="582" slack="0"/>
<pin id="115" dir="1" index="2" bw="582" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/8 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="70" slack="0"/>
<pin id="120" dir="0" index="1" bw="582" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="0" index="3" bw="11" slack="0"/>
<pin id="123" dir="1" index="4" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln174_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="583" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="70" slack="0"/>
<pin id="132" dir="0" index="3" bw="512" slack="0"/>
<pin id="133" dir="1" index="4" bw="583" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln174_cast/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln174_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="583" slack="0"/>
<pin id="140" dir="1" index="1" bw="584" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/8 "/>
</bind>
</comp>

<comp id="143" class="1005" name="p_Val2_1_loc_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="512" slack="5"/>
<pin id="145" dir="1" index="1" bw="512" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_1_loc "/>
</bind>
</comp>

<comp id="149" class="1005" name="hash_tdata_V_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="512" slack="1"/>
<pin id="151" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="hash_tdata_V "/>
</bind>
</comp>

<comp id="154" class="1005" name="buf_tid_V_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="5"/>
<pin id="156" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="buf_tid_V "/>
</bind>
</comp>

<comp id="159" class="1005" name="zext_ln174_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="584" slack="1"/>
<pin id="161" dir="1" index="1" bw="584" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="69" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="69" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="112" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="118" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="102" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="141"><net_src comp="128" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="146"><net_src comp="54" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="152"><net_src comp="94" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="157"><net_src comp="98" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="162"><net_src comp="138" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 3 9 }
 - Input state : 
	Port: sha256 : input_r | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
		hash_tdata_V : 1
		buf_tid_V : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		or_ln174 : 1
		tmp : 1
		zext_ln174_cast : 2
		zext_ln174 : 3
		write_ln174 : 4
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             grp_sha2561_fu_69             |    0    | 40.4846 |  24099  |  107713 |    0    |
|   call   |        grp_sha256_Pipeline_1_fu_77        |    0    |    0    |    7    |    24   |    0    |
|          | grp_sha256_Pipeline_VITIS_LOOP_64_1_fu_82 |    0    |    0    |    6    |   3268  |    0    |
|          | grp_sha256_Pipeline_VITIS_LOOP_89_3_fu_88 |    0    |  0.387  |   531   |   3164  |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   write  |              grp_write_fu_62              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|extractvalue|             hash_tdata_V_fu_94            |    0    |    0    |    0    |    0    |    0    |
|          |              buf_tid_V_fu_98              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|               shl_ln2_fu_105              |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln174_cast_fu_128          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|    or    |              or_ln174_fu_112              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                 tmp_fu_118                |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   zext   |             zext_ln174_fu_138             |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                           |    0    | 40.8716 |  24643  |  114169 |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|signature|    0   |    8   |    9   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |    8   |    9   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  buf_tid_V_reg_154 |    6   |
|hash_tdata_V_reg_149|   512  |
|p_Val2_1_loc_reg_143|   512  |
| zext_ln174_reg_159 |   584  |
+--------------------+--------+
|        Total       |  1614  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_62 |  p2  |   2  |  583 |  1166  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1166  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   40   |  24643 | 114169 |    0   |
|   Memory  |    0   |    -   |    8   |    9   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |  1614  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   41   |  26265 | 114187 |    0   |
+-----------+--------+--------+--------+--------+--------+
