{"vcs1":{"timestamp_begin":1699604906.310329027, "rt":1.65, "ut":0.71, "st":0.35}}
{"vcselab":{"timestamp_begin":1699604908.047098231, "rt":0.80, "ut":0.25, "st":0.05}}
{"link":{"timestamp_begin":1699604908.928280293, "rt":0.35, "ut":0.25, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699604905.508748423}
{"VCS_COMP_START_TIME": 1699604905.508748423}
{"VCS_COMP_END_TIME": 1699604961.915704987}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 351884}}
{"stitch_vcselab": {"peak_mem": 225784}}
