{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715395822779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715395822779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 10:50:22 2024 " "Processing started: Sat May 11 10:50:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715395822779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715395822779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715395822779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715395823263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.v(137) " "Verilog HDL warning at test.v(137): extended using \"x\" or \"z\"" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1715395823342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 6 6 " "Found 6 design units, including 6 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395823342 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Found entity 2: clock" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395823342 ""} { "Info" "ISGN_ENTITY_NAME" "3 divide_1hz " "Found entity 3: divide_1hz" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395823342 ""} { "Info" "ISGN_ENTITY_NAME" "4 decode4_7 " "Found entity 4: decode4_7" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395823342 ""} { "Info" "ISGN_ENTITY_NAME" "5 count60 " "Found entity 5: count60" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395823342 ""} { "Info" "ISGN_ENTITY_NAME" "6 count24 " "Found entity 6: count24" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715395823342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715395823342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715395823373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:a " "Elaborating entity \"clock\" for hierarchy \"clock:a\"" {  } { { "test.v" "a" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395823404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_1hz clock:a\|divide_1hz:a " "Elaborating entity \"divide_1hz\" for hierarchy \"clock:a\|divide_1hz:a\"" {  } { { "test.v" "a" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395823420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 test.v(112) " "Verilog HDL assignment warning at test.v(112): truncated value with size 8 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715395823420 "|test|clock:a|divide_1hz:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count60 clock:a\|count60:b " "Elaborating entity \"count60\" for hierarchy \"clock:a\|count60:b\"" {  } { { "test.v" "b" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395823435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 test.v(162) " "Verilog HDL assignment warning at test.v(162): truncated value with size 4 to match size of target (2)" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715395823435 "|test|clock:a|count60:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 test.v(171) " "Verilog HDL assignment warning at test.v(171): truncated value with size 4 to match size of target (2)" {  } { { "test.v" "" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715395823435 "|test|clock:a|count60:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count24 clock:a\|count24:d " "Elaborating entity \"count24\" for hierarchy \"clock:a\|count24:d\"" {  } { { "test.v" "d" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395823467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode4_7 decode4_7:e " "Elaborating entity \"decode4_7\" for hierarchy \"decode4_7:e\"" {  } { { "test.v" "e" { Text "C:/Users/CEIE/Desktop/FPGA05.07/test.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715395823482 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715395823951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715395824107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/CEIE/Desktop/FPGA05.07/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/CEIE/Desktop/FPGA05.07/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715395824310 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715395824466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715395824466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715395824560 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715395824560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715395824560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715395824560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715395824623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 10:50:24 2024 " "Processing ended: Sat May 11 10:50:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715395824623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715395824623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715395824623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715395824623 ""}
