// Seed: 3067946632
module module_0;
  wire id_1, id_2, id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd22
) (
    output tri1 id_0
    , id_7,
    input tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 _id_5[1 : id_5  !==  1]
);
  supply0 id_8;
  assign id_8 = 1'b0;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8[id_5 : 1>1>>-1],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout tri1 id_11;
  inout wire id_10;
  inout wire id_9;
  input logic [7:0] id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout tri0 id_1;
  assign id_14 = id_4;
  assign id_1  = -1;
  assign id_9  = id_10;
  logic id_15 = -1;
  wire id_16, id_17, id_18, id_19;
  module_0 modCall_1 ();
  wire id_20;
  assign id_11 = -1;
endmodule
