// Seed: 4246856746
macromodule module_0 (
    input  uwire id_0,
    output wor   id_1,
    output tri   id_2,
    input  wor   id_3
);
  wire id_5;
  module_2(
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_3,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3
  );
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wand id_2,
    output supply1 id_3,
    output wand id_4
);
  initial begin
    id_4 = 1;
  end
  module_0(
      id_0, id_3, id_4, id_0
  );
  assign id_3 = id_0;
endmodule
module module_2 (
    input wand id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3,
    output wor id_4,
    input wor id_5,
    output wand id_6,
    output wire id_7,
    input wire id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri id_14,
    output supply1 id_15,
    input wor id_16,
    output wor id_17,
    input uwire id_18,
    input supply1 id_19,
    output wor id_20
    , id_31,
    output tri0 id_21,
    output tri1 id_22,
    output tri id_23,
    input supply1 id_24,
    input tri0 id_25,
    output supply0 id_26,
    input tri id_27,
    output wor id_28,
    input wire id_29
);
endmodule
