rtd_outl(0xb8000190, 0x02101216);		// DPLL M, N, RS=28K, Ip=2.5uA
//rtd_maskl(0xb8000190,0xF00F8FFF,0x02101000);	// DPLL M, N
rtd_maskl(0xb8000194,0xFFCFCFFE,0x00300001);	// DPLL DIV_A/1
rtd_maskl(0xb8028294,0xFFFFFFFC,0x00000000);	// DPLL DIV_D/1
rtd_maskl(0xb8000300,0xF000FFFA,0x07500001);	// DPLL OFFSET
rtd_maskl(0xb8000300,0xF000FFFA,0x07500005);	// DPLL OFFSET Load in