<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1876" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1876{left:593px;bottom:68px;letter-spacing:0.11px;}
#t2_1876{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1876{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1876{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1876{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1876{left:359px;bottom:805px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1876{left:69px;bottom:721px;letter-spacing:-0.13px;}
#t8_1876{left:69px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t9_1876{left:69px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_1876{left:69px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_1876{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tc_1876{left:69px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1876{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#te_1876{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tf_1876{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1876{left:69px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_1876{left:69px;bottom:529px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#ti_1876{left:69px;bottom:512px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#tj_1876{left:69px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_1876{left:69px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tl_1876{left:69px;bottom:443px;letter-spacing:-0.13px;}
#tm_1876{left:69px;bottom:420px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_1876{left:90px;bottom:402px;letter-spacing:-0.11px;}
#to_1876{left:117px;bottom:383px;letter-spacing:-0.12px;}
#tp_1876{left:90px;bottom:365px;letter-spacing:-0.12px;}
#tq_1876{left:117px;bottom:347px;letter-spacing:-0.12px;}
#tr_1876{left:90px;bottom:328px;letter-spacing:-0.12px;}
#ts_1876{left:117px;bottom:310px;letter-spacing:-0.12px;}
#tt_1876{left:90px;bottom:292px;letter-spacing:-0.12px;}
#tu_1876{left:117px;bottom:273px;letter-spacing:-0.12px;}
#tv_1876{left:90px;bottom:255px;letter-spacing:-0.1px;}
#tw_1876{left:117px;bottom:237px;letter-spacing:-0.11px;}
#tx_1876{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#ty_1876{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#tz_1876{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#t10_1876{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t11_1876{left:358px;bottom:1065px;letter-spacing:-0.12px;}
#t12_1876{left:358px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-1.16px;}
#t13_1876{left:358px;bottom:1034px;letter-spacing:-0.15px;}
#t14_1876{left:432px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t15_1876{left:432px;bottom:1050px;letter-spacing:-0.12px;}
#t16_1876{left:548px;bottom:1065px;letter-spacing:-0.12px;}
#t17_1876{left:78px;bottom:1011px;letter-spacing:-0.23px;}
#t18_1876{left:214px;bottom:1011px;letter-spacing:-0.27px;}
#t19_1876{left:235px;bottom:1011px;letter-spacing:-0.48px;}
#t1a_1876{left:78px;bottom:995px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#t1b_1876{left:78px;bottom:978px;letter-spacing:-0.3px;}
#t1c_1876{left:313px;bottom:1011px;}
#t1d_1876{left:358px;bottom:1011px;letter-spacing:-0.11px;}
#t1e_1876{left:432px;bottom:1011px;letter-spacing:-0.13px;}
#t1f_1876{left:432px;bottom:995px;letter-spacing:-0.15px;}
#t1g_1876{left:548px;bottom:1011px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t1h_1876{left:548px;bottom:995px;letter-spacing:-0.13px;}
#t1i_1876{left:548px;bottom:978px;letter-spacing:-0.11px;}
#t1j_1876{left:78px;bottom:955px;letter-spacing:-0.23px;}
#t1k_1876{left:214px;bottom:955px;letter-spacing:-0.27px;}
#t1l_1876{left:235px;bottom:955px;letter-spacing:-0.48px;}
#t1m_1876{left:78px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#t1n_1876{left:78px;bottom:921px;letter-spacing:-0.3px;}
#t1o_1876{left:313px;bottom:955px;}
#t1p_1876{left:358px;bottom:955px;letter-spacing:-0.11px;}
#t1q_1876{left:432px;bottom:955px;letter-spacing:-0.13px;}
#t1r_1876{left:432px;bottom:938px;letter-spacing:-0.15px;}
#t1s_1876{left:548px;bottom:955px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t1t_1876{left:548px;bottom:938px;letter-spacing:-0.13px;}
#t1u_1876{left:548px;bottom:921px;letter-spacing:-0.12px;}
#t1v_1876{left:78px;bottom:898px;letter-spacing:-0.23px;}
#t1w_1876{left:214px;bottom:898px;letter-spacing:-0.27px;}
#t1x_1876{left:235px;bottom:898px;letter-spacing:-0.48px;}
#t1y_1876{left:78px;bottom:881px;letter-spacing:-0.25px;}
#t1z_1876{left:130px;bottom:881px;letter-spacing:-0.21px;}
#t20_1876{left:209px;bottom:881px;letter-spacing:-0.27px;}
#t21_1876{left:252px;bottom:881px;letter-spacing:-0.25px;}
#t22_1876{left:78px;bottom:865px;letter-spacing:-0.24px;}
#t23_1876{left:170px;bottom:865px;letter-spacing:-0.34px;}
#t24_1876{left:313px;bottom:898px;}
#t25_1876{left:358px;bottom:898px;letter-spacing:-0.13px;}
#t26_1876{left:432px;bottom:898px;letter-spacing:-0.15px;}
#t27_1876{left:548px;bottom:898px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t28_1876{left:548px;bottom:881px;letter-spacing:-0.13px;}
#t29_1876{left:548px;bottom:865px;letter-spacing:-0.12px;}
#t2a_1876{left:83px;bottom:784px;letter-spacing:-0.15px;}
#t2b_1876{left:164px;bottom:784px;letter-spacing:-0.14px;}
#t2c_1876{left:269px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2d_1876{left:422px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2e_1876{left:581px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2f_1876{left:739px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2g_1876{left:98px;bottom:759px;}
#t2h_1876{left:171px;bottom:759px;letter-spacing:-0.1px;}
#t2i_1876{left:258px;bottom:759px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2j_1876{left:418px;bottom:759px;letter-spacing:-0.12px;}
#t2k_1876{left:572px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2l_1876{left:760px;bottom:759px;letter-spacing:-0.12px;}

.s1_1876{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1876{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1876{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1876{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1876{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1876{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1876{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1876{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.t.v0_1876{transform:scaleX(0.96);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1876" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1876Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1876" style="-webkit-user-select: none;"><object width="935" height="1210" data="1876/1876.svg" type="image/svg+xml" id="pdf1876" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1876" class="t s1_1876">VMINPH—Return Minimum of Packed FP16 Values </span>
<span id="t2_1876" class="t s2_1876">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1876" class="t s1_1876">5-400 </span><span id="t4_1876" class="t s1_1876">Vol. 2C </span>
<span id="t5_1876" class="t s3_1876">VMINPH—Return Minimum of Packed FP16 Values </span>
<span id="t6_1876" class="t s4_1876">Instruction Operand Encoding </span>
<span id="t7_1876" class="t s5_1876">Description </span>
<span id="t8_1876" class="t s6_1876">This instruction performs a SIMD compare of the packed FP16 values in the first source operand and the second </span>
<span id="t9_1876" class="t s6_1876">source operand and returns the minimum value for each pair of values to the destination operand. </span>
<span id="ta_1876" class="t s6_1876">If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is </span>
<span id="tb_1876" class="t s6_1876">returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that </span>
<span id="tc_1876" class="t s6_1876">is, a QNaN version of the SNaN is not returned). </span>
<span id="td_1876" class="t s6_1876">If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN </span>
<span id="te_1876" class="t s6_1876">or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source </span>
<span id="tf_1876" class="t s6_1876">operand (from either the first or second operand) be returned, the action of VMINPH can be emulated using a </span>
<span id="tg_1876" class="t s6_1876">sequence of instructions, such as, a comparison followed by AND, ANDN and OR. </span>
<span id="th_1876" class="t s6_1876">EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second </span>
<span id="ti_1876" class="t s6_1876">source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector </span>
<span id="tj_1876" class="t s6_1876">broadcast from a 16-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally </span>
<span id="tk_1876" class="t s6_1876">updated with writemask k1. </span>
<span id="tl_1876" class="t s5_1876">Operation </span>
<span id="tm_1876" class="t s7_1876">def MIN(SRC1, SRC2): </span>
<span id="tn_1876" class="t s7_1876">IF (SRC1 = 0.0) and (SRC2 = 0.0): </span>
<span id="to_1876" class="t s7_1876">DEST := SRC2 </span>
<span id="tp_1876" class="t s7_1876">ELSE IF (SRC1 = NaN): </span>
<span id="tq_1876" class="t s7_1876">DEST := SRC2 </span>
<span id="tr_1876" class="t s7_1876">ELSE IF (SRC2 = NaN): </span>
<span id="ts_1876" class="t s7_1876">DEST := SRC2 </span>
<span id="tt_1876" class="t s7_1876">ELSE IF (SRC1 &lt; SRC2): </span>
<span id="tu_1876" class="t s7_1876">DEST := SRC1 </span>
<span id="tv_1876" class="t s7_1876">ELSE: </span>
<span id="tw_1876" class="t s7_1876">DEST := SRC2 </span>
<span id="tx_1876" class="t s8_1876">Opcode/ </span>
<span id="ty_1876" class="t s8_1876">Instruction </span>
<span id="tz_1876" class="t s8_1876">Op/ </span>
<span id="t10_1876" class="t s8_1876">En </span>
<span id="t11_1876" class="t s8_1876">64/32 </span>
<span id="t12_1876" class="t s8_1876">bit Mode </span>
<span id="t13_1876" class="t s8_1876">Support </span>
<span id="t14_1876" class="t s8_1876">CPUID Feature </span>
<span id="t15_1876" class="t s8_1876">Flag </span>
<span id="t16_1876" class="t s8_1876">Description </span>
<span id="t17_1876" class="t v0_1876 s7_1876">EVEX.128.NP.MAP5.W0 </span><span id="t18_1876" class="t v0_1876 s7_1876">5D </span><span id="t19_1876" class="t v0_1876 s7_1876">/r </span>
<span id="t1a_1876" class="t s7_1876">VMINPH xmm1{k1}{z}, xmm2, xmm3/ </span>
<span id="t1b_1876" class="t s7_1876">m128/m16bcst </span>
<span id="t1c_1876" class="t s7_1876">A </span><span id="t1d_1876" class="t s7_1876">V/V </span><span id="t1e_1876" class="t s7_1876">AVX512-FP16 </span>
<span id="t1f_1876" class="t s7_1876">AVX512VL </span>
<span id="t1g_1876" class="t s7_1876">Return the minimum packed FP16 values between </span>
<span id="t1h_1876" class="t s7_1876">xmm2 and xmm3/m128/m16bcst and store the </span>
<span id="t1i_1876" class="t s7_1876">result in xmm1 subject to writemask k1. </span>
<span id="t1j_1876" class="t v0_1876 s7_1876">EVEX.256.NP.MAP5.W0 </span><span id="t1k_1876" class="t v0_1876 s7_1876">5D </span><span id="t1l_1876" class="t v0_1876 s7_1876">/r </span>
<span id="t1m_1876" class="t s7_1876">VMINPH ymm1{k1}{z}, ymm2, ymm3/ </span>
<span id="t1n_1876" class="t s7_1876">m256/m16bcst </span>
<span id="t1o_1876" class="t s7_1876">A </span><span id="t1p_1876" class="t s7_1876">V/V </span><span id="t1q_1876" class="t s7_1876">AVX512-FP16 </span>
<span id="t1r_1876" class="t s7_1876">AVX512VL </span>
<span id="t1s_1876" class="t s7_1876">Return the minimum packed FP16 values between </span>
<span id="t1t_1876" class="t s7_1876">ymm2 and ymm3/m256/m16bcst and store the </span>
<span id="t1u_1876" class="t s7_1876">result in ymm1 subject to writemask k1. </span>
<span id="t1v_1876" class="t v0_1876 s7_1876">EVEX.512.NP.MAP5.W0 </span><span id="t1w_1876" class="t v0_1876 s7_1876">5D </span><span id="t1x_1876" class="t v0_1876 s7_1876">/r </span>
<span id="t1y_1876" class="t v0_1876 s7_1876">VMINPH </span><span id="t1z_1876" class="t v0_1876 s7_1876">zmm1{k1}{z}, </span><span id="t20_1876" class="t v0_1876 s7_1876">zmm2, </span><span id="t21_1876" class="t v0_1876 s7_1876">zmm3/ </span>
<span id="t22_1876" class="t v0_1876 s7_1876">m512/m16bcst </span><span id="t23_1876" class="t v0_1876 s7_1876">{sae} </span>
<span id="t24_1876" class="t s7_1876">A </span><span id="t25_1876" class="t s7_1876">V/V </span><span id="t26_1876" class="t s7_1876">AVX512-FP16 </span><span id="t27_1876" class="t s7_1876">Return the minimum packed FP16 values between </span>
<span id="t28_1876" class="t s7_1876">zmm2 and zmm3/m512/m16bcst and store the </span>
<span id="t29_1876" class="t s7_1876">result in zmm1 subject to writemask k1. </span>
<span id="t2a_1876" class="t s8_1876">Op/En </span><span id="t2b_1876" class="t s8_1876">Tuple </span><span id="t2c_1876" class="t s8_1876">Operand 1 </span><span id="t2d_1876" class="t s8_1876">Operand 2 </span><span id="t2e_1876" class="t s8_1876">Operand 3 </span><span id="t2f_1876" class="t s8_1876">Operand 4 </span>
<span id="t2g_1876" class="t s7_1876">A </span><span id="t2h_1876" class="t s7_1876">Full </span><span id="t2i_1876" class="t s7_1876">ModRM:reg (w) </span><span id="t2j_1876" class="t s7_1876">VEX.vvvv (r) </span><span id="t2k_1876" class="t s7_1876">ModRM:r/m (r) </span><span id="t2l_1876" class="t s7_1876">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
