/* Automatically generated by Ferrum HDL. */

module top_module
(
    // Outputs
    output wire anodes,
    output wire anodes_1,
    output wire anodes_2,
    output wire anodes_3,
    output wire seg,
    output wire seg_1,
    output wire seg_2,
    output wire seg_3,
    output wire seg_4,
    output wire seg_5,
    output wire seg_6,
    output wire dp
);

    assign anodes = 0;

    assign anodes_1 = 0;

    assign anodes_2 = 0;

    assign anodes_3 = 1;

    assign seg = 1;

    assign seg_1 = 0;

    assign seg_2 = 1;

    assign seg_3 = 1;

    assign seg_4 = 0;

    assign seg_5 = 1;

    assign seg_6 = 1;

    assign dp = 1;

endmodule

