{"vcs1":{"timestamp_begin":1745883493.972424787, "rt":0.56, "ut":0.12, "st":0.04}}
{"vcselab":{"timestamp_begin":1745883494.596612777, "rt":0.47, "ut":0.17, "st":0.03}}
{"link":{"timestamp_begin":1745883495.159837976, "rt":0.36, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745883493.715896566}
{"VCS_COMP_START_TIME": 1745883493.715896566}
{"VCS_COMP_END_TIME": 1745883495.619150282}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 262100}}
{"vcselab": {"peak_mem": 140044}}
