{
  "design": {
    "design_info": {
      "boundary_crc": "0x32D50CC4F83118D7",
      "design_src": "/home/ffn/Nextcloud/Workspace/Projects/PL-Mag-Sensor/vivado/BufferFlowControl/BufferFlowControl.srcs/sources_1/bd/BufferFlowControl/BufferFlowControl.bd",
      "device": "xczu3eg-sbva484-1-i",
      "name": "BufferFlowControl_inst_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "BufferFlowControl": {
        "signal_period_counter": "",
        "sample_interval_counter": "",
        "buffer_controller_0": "",
        "MagPingPongBuffers_0": ""
      },
      "or_gate_0": ""
    },
    "ports": {
      "adc_ch": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "adc_din": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "adc_irq": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BufferControl_test1_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "gain_curr": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "gain_ref": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "bfr_rd_out": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "bfr_busy": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "n_samples_out": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "irq_out": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "12",
            "value_src": "default_prop"
          }
        }
      },
      "rd_addr": {
        "direction": "I",
        "left": "4",
        "right": "0"
      },
      "rd_ch": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "hold": {
        "direction": "I",
        "left": "11",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "intr",
            "value_src": "default_prop"
          },
          "PortWidth": {
            "value": "12",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH",
            "value_src": "default_prop"
          }
        }
      }
    },
    "components": {
      "BufferFlowControl": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "adc_din": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "adc_ch": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "adc_irq": {
            "type": "intr",
            "direction": "I"
          },
          "gain_curr": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "gain_ref": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "n_samples_out": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "irq_out": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "bfr_busy": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "hold": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "rd_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "rd_ch": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "bfr_rd_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "signal_period_counter": {
            "vlnv": "xilinx.com:module_ref:counter:1.0",
            "xci_name": "BufferFlowControl_inst_2_signal_period_counter_0",
            "xci_path": "ip/BufferFlowControl_inst_2_signal_period_counter_0/BufferFlowControl_inst_2_signal_period_counter_0.xci",
            "inst_hier_path": "BufferFlowControl/signal_period_counter",
            "parameters": {
              "auto_rst": {
                "value": "\"0\""
              },
              "n_bits": {
                "value": "21"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "counter",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "BufferControl_test1_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "en": {
                "direction": "I"
              },
              "restart": {
                "direction": "I"
              },
              "target": {
                "direction": "I",
                "left": "20",
                "right": "0"
              },
              "cnt": {
                "direction": "O",
                "left": "20",
                "right": "0"
              },
              "irq": {
                "type": "intr",
                "direction": "O",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "sample_interval_counter": {
            "vlnv": "xilinx.com:module_ref:counter:1.0",
            "xci_name": "BufferFlowControl_inst_2_sample_interval_counter_0",
            "xci_path": "ip/BufferFlowControl_inst_2_sample_interval_counter_0/BufferFlowControl_inst_2_sample_interval_counter_0.xci",
            "inst_hier_path": "BufferFlowControl/sample_interval_counter",
            "parameters": {
              "auto_rst": {
                "value": "\"0\""
              },
              "n_bits": {
                "value": "20"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "counter",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "BufferControl_test1_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "en": {
                "direction": "I"
              },
              "restart": {
                "direction": "I"
              },
              "target": {
                "direction": "I",
                "left": "19",
                "right": "0"
              },
              "cnt": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "irq": {
                "type": "intr",
                "direction": "O",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "buffer_controller_0": {
            "vlnv": "xilinx.com:module_ref:buffer_controller:1.0",
            "xci_name": "BufferFlowControl_inst_2_buffer_controller_0_0",
            "xci_path": "ip/BufferFlowControl_inst_2_buffer_controller_0_0/BufferFlowControl_inst_2_buffer_controller_0_0.xci",
            "inst_hier_path": "BufferFlowControl/buffer_controller_0",
            "parameters": {
              "bf_addr_n_bits": {
                "value": "5"
              },
              "t_period_target_val": {
                "value": "2000000"
              },
              "t_sample_target_val": {
                "value": "100000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "buffer_controller",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "BufferControl_test1_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "t_sample_en": {
                "direction": "O"
              },
              "t_sample_rest": {
                "direction": "O"
              },
              "t_sample_irq": {
                "type": "intr",
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "t_sample_cnt": {
                "direction": "I",
                "left": "19",
                "right": "0"
              },
              "t_sample_target": {
                "direction": "O",
                "left": "19",
                "right": "0"
              },
              "t_period_en": {
                "direction": "O"
              },
              "t_period_rest": {
                "direction": "O"
              },
              "t_period_irq": {
                "type": "intr",
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "t_period_cnt": {
                "direction": "I",
                "left": "20",
                "right": "0"
              },
              "t_period_target": {
                "direction": "O",
                "left": "20",
                "right": "0"
              },
              "adc_din": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "adc_ch": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "adc_irq": {
                "type": "intr",
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "bf_wr_addr": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "bf_wr_data": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bf_wr": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "bf_shift": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "bf_irq": {
                "type": "intr",
                "direction": "I",
                "left": "11",
                "right": "0",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "gain_curr": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "gain_ref": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "n_samples_out": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "irq_out": {
                "direction": "O",
                "left": "11",
                "right": "0"
              }
            }
          },
          "MagPingPongBuffers_0": {
            "vlnv": "DIII:PL-Mag-Sensor:MagPingPongBuffers:1.0",
            "xci_name": "BufferFlowControl_inst_2_MagPingPongBuffers_0_0",
            "xci_path": "ip/BufferFlowControl_inst_2_MagPingPongBuffers_0_0/BufferFlowControl_inst_2_MagPingPongBuffers_0_0.xci",
            "inst_hier_path": "BufferFlowControl/MagPingPongBuffers_0"
          }
        },
        "nets": {
          "buffer_controller_0_t_sample_en": {
            "ports": [
              "buffer_controller_0/t_sample_en",
              "sample_interval_counter/en"
            ]
          },
          "buffer_controller_0_t_sample_rest": {
            "ports": [
              "buffer_controller_0/t_sample_rest",
              "sample_interval_counter/restart"
            ]
          },
          "sample_interval_counter_irq": {
            "ports": [
              "sample_interval_counter/irq",
              "buffer_controller_0/t_sample_irq"
            ]
          },
          "sample_interval_counter_cnt": {
            "ports": [
              "sample_interval_counter/cnt",
              "buffer_controller_0/t_sample_cnt"
            ]
          },
          "buffer_controller_0_t_sample_target": {
            "ports": [
              "buffer_controller_0/t_sample_target",
              "sample_interval_counter/target"
            ]
          },
          "buffer_controller_0_t_period_en": {
            "ports": [
              "buffer_controller_0/t_period_en",
              "signal_period_counter/en"
            ]
          },
          "buffer_controller_0_t_period_rest": {
            "ports": [
              "buffer_controller_0/t_period_rest",
              "signal_period_counter/restart"
            ]
          },
          "signal_period_timer_irq": {
            "ports": [
              "signal_period_counter/irq",
              "buffer_controller_0/t_period_irq"
            ]
          },
          "signal_period_timer_cnt": {
            "ports": [
              "signal_period_counter/cnt",
              "buffer_controller_0/t_period_cnt"
            ]
          },
          "buffer_controller_0_t_period_target": {
            "ports": [
              "buffer_controller_0/t_period_target",
              "signal_period_counter/target"
            ]
          },
          "buffer_controller_0_bf_wr_addr": {
            "ports": [
              "buffer_controller_0/bf_wr_addr",
              "MagPingPongBuffers_0/wr_addr"
            ]
          },
          "buffer_controller_0_bf_wr_data": {
            "ports": [
              "buffer_controller_0/bf_wr_data",
              "MagPingPongBuffers_0/wr_din"
            ]
          },
          "buffer_controller_0_bf_wr": {
            "ports": [
              "buffer_controller_0/bf_wr",
              "MagPingPongBuffers_0/wr"
            ]
          },
          "buffer_controller_0_bf_shift": {
            "ports": [
              "buffer_controller_0/bf_shift",
              "MagPingPongBuffers_0/shift"
            ]
          },
          "MagPingPongBuffers_0_irq": {
            "ports": [
              "MagPingPongBuffers_0/irq",
              "buffer_controller_0/bf_irq"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk",
              "signal_period_counter/clk",
              "sample_interval_counter/clk",
              "buffer_controller_0/clk",
              "MagPingPongBuffers_0/clk"
            ]
          },
          "rst_n_0_1": {
            "ports": [
              "rst_n",
              "signal_period_counter/rst_n",
              "sample_interval_counter/rst_n",
              "buffer_controller_0/rst_n",
              "MagPingPongBuffers_0/rst_n"
            ]
          },
          "adc_din_1": {
            "ports": [
              "adc_din",
              "buffer_controller_0/adc_din"
            ]
          },
          "adc_ch_1": {
            "ports": [
              "adc_ch",
              "buffer_controller_0/adc_ch"
            ]
          },
          "adc_irq_1": {
            "ports": [
              "adc_irq",
              "buffer_controller_0/adc_irq"
            ]
          },
          "gain_curr_1": {
            "ports": [
              "gain_curr",
              "buffer_controller_0/gain_curr"
            ]
          },
          "buffer_controller_0_gain_ref": {
            "ports": [
              "buffer_controller_0/gain_ref",
              "gain_ref"
            ]
          },
          "buffer_controller_0_n_samples_out": {
            "ports": [
              "buffer_controller_0/n_samples_out",
              "n_samples_out"
            ]
          },
          "buffer_controller_0_irq_out": {
            "ports": [
              "buffer_controller_0/irq_out",
              "irq_out"
            ]
          },
          "MagPingPongBuffers_0_busy": {
            "ports": [
              "MagPingPongBuffers_0/busy",
              "bfr_busy"
            ]
          },
          "hold_1": {
            "ports": [
              "hold",
              "MagPingPongBuffers_0/hold"
            ]
          },
          "rd_addr_1": {
            "ports": [
              "rd_addr",
              "MagPingPongBuffers_0/rd_addr"
            ]
          },
          "rd_ch_1": {
            "ports": [
              "rd_ch",
              "MagPingPongBuffers_0/rd_ch"
            ]
          },
          "MagPingPongBuffers_0_rd_out": {
            "ports": [
              "MagPingPongBuffers_0/rd_out",
              "bfr_rd_out"
            ]
          }
        }
      },
      "or_gate_0": {
        "vlnv": "xilinx.com:module_ref:or_gate:1.0",
        "xci_name": "BufferFlowControl_inst_2_or_gate_0_0",
        "xci_path": "ip/BufferFlowControl_inst_2_or_gate_0_0/BufferFlowControl_inst_2_or_gate_0_0.xci",
        "inst_hier_path": "or_gate_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "or_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "inp": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "outp": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "12",
                "value_src": "default_prop"
              }
            }
          }
        }
      }
    },
    "nets": {
      "BufferFlowControl_gain_ref": {
        "ports": [
          "BufferFlowControl/gain_ref",
          "gain_ref"
        ]
      },
      "adc_ch_1": {
        "ports": [
          "adc_ch",
          "BufferFlowControl/adc_ch"
        ]
      },
      "adc_din_1": {
        "ports": [
          "adc_din",
          "BufferFlowControl/adc_din"
        ]
      },
      "adc_irq_1": {
        "ports": [
          "adc_irq",
          "BufferFlowControl/adc_irq"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "BufferFlowControl/clk"
        ]
      },
      "gain_curr_1": {
        "ports": [
          "gain_curr",
          "BufferFlowControl/gain_curr"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n",
          "BufferFlowControl/rst_n"
        ]
      },
      "BufferFlowControl_bfr_rd_out": {
        "ports": [
          "BufferFlowControl/bfr_rd_out",
          "bfr_rd_out"
        ]
      },
      "BufferFlowControl_bfr_busy": {
        "ports": [
          "BufferFlowControl/bfr_busy",
          "bfr_busy"
        ]
      },
      "BufferFlowControl_n_samples_out": {
        "ports": [
          "BufferFlowControl/n_samples_out",
          "n_samples_out"
        ]
      },
      "or_gate_0_outp": {
        "ports": [
          "or_gate_0/outp",
          "irq_out"
        ]
      },
      "BufferFlowControl_irq_out": {
        "ports": [
          "BufferFlowControl/irq_out",
          "or_gate_0/inp"
        ]
      },
      "rd_addr_0_1": {
        "ports": [
          "rd_addr",
          "BufferFlowControl/rd_addr"
        ]
      },
      "rd_ch_0_1": {
        "ports": [
          "rd_ch",
          "BufferFlowControl/rd_ch"
        ]
      },
      "hold_0_1": {
        "ports": [
          "hold",
          "BufferFlowControl/hold"
        ]
      }
    }
  }
}