

================================================================
== Vitis HLS Report for 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7'
================================================================
* Date:           Sat Jul 30 21:26:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        iris_hls_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_98_6_VITIS_LOOP_99_7  |     1033|     1033|        44|         43|          1|    24|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 43, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 43, D = 44, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 47 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 48 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten58 = alloca i32 1"   --->   Operation 49 'alloca' 'indvar_flatten58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten58"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_101_8"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i"   --->   Operation 54 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten58_load = load i5 %indvar_flatten58" [main.cpp:98]   --->   Operation 55 'load' 'indvar_flatten58_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_1"   --->   Operation 56 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.36ns)   --->   "%icmp_ln98 = icmp_eq  i5 %indvar_flatten58_load, i5 24" [main.cpp:98]   --->   Operation 57 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln98 = add i5 %indvar_flatten58_load, i5 1" [main.cpp:98]   --->   Operation 58 'add' 'add_ln98' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc117, void %for.inc129.preheader.exitStub" [main.cpp:98]   --->   Operation 59 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [main.cpp:99]   --->   Operation 60 'load' 'j_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln99 = icmp_eq  i2 %j_load, i2 3" [main.cpp:99]   --->   Operation 61 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.99ns)   --->   "%select_ln98 = select i1 %icmp_ln99, i2 0, i2 %j_load" [main.cpp:98]   --->   Operation 62 'select' 'select_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln98_9 = add i4 %i_1, i4 1" [main.cpp:98]   --->   Operation 63 'add' 'add_ln98_9' <Predicate = (!icmp_ln98)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_26 = trunc i4 %add_ln98_9" [main.cpp:98]   --->   Operation 64 'trunc' 'empty_26' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 2, i2 %select_ln98" [main.cpp:100]   --->   Operation 65 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i4 %or_ln" [main.cpp:100]   --->   Operation 66 'sext' 'sext_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i6 %sext_ln100" [main.cpp:100]   --->   Operation 67 'zext' 'zext_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i11 %w, i64 0, i64 %zext_ln100" [main.cpp:100]   --->   Operation 68 'getelementptr' 'w_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%w_load = load i6 %w_addr" [main.cpp:100]   --->   Operation 69 'load' 'w_load' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln99 = store i5 %add_ln98, i5 %indvar_flatten58" [main.cpp:99]   --->   Operation 70 'store' 'store_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i4 %i_1" [main.cpp:98]   --->   Operation 71 'zext' 'zext_ln98' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0"   --->   Operation 72 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %p_shl"   --->   Operation 73 'zext' 'p_shl_cast' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.78ns)   --->   "%empty_24 = sub i6 %p_shl_cast, i6 %zext_ln98" [main.cpp:98]   --->   Operation 74 'sub' 'empty_24' <Predicate = (!icmp_ln99)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i4 %add_ln98_9" [main.cpp:98]   --->   Operation 76 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln98 & icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_26, i2 0" [main.cpp:98]   --->   Operation 77 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln98 & icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i5 %p_shl_mid1" [main.cpp:98]   --->   Operation 78 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln98 & icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.78ns)   --->   "%p_mid154 = sub i6 %p_shl_cast_mid1, i6 %zext_ln98_1" [main.cpp:98]   --->   Operation 79 'sub' 'p_mid154' <Predicate = (!icmp_ln98 & icmp_ln99)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln100)   --->   "%select_ln98_1 = select i1 %icmp_ln99, i6 %p_mid154, i6 %empty_24" [main.cpp:98]   --->   Operation 80 'select' 'select_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln100)   --->   "%sext_ln98 = sext i6 %select_ln98_1" [main.cpp:98]   --->   Operation 81 'sext' 'sext_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.98ns)   --->   "%select_ln98_2 = select i1 %icmp_ln99, i3 %empty_26, i3 %empty" [main.cpp:98]   --->   Operation 82 'select' 'select_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%w_load = load i6 %w_addr" [main.cpp:100]   --->   Operation 83 'load' 'w_load' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln100)   --->   "%or_ln100_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 8, i2 %select_ln98" [main.cpp:100]   --->   Operation 84 'bitconcatenate' 'or_ln100_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln100)   --->   "%sext_ln100_1 = sext i6 %or_ln100_1" [main.cpp:100]   --->   Operation 85 'sext' 'sext_ln100_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln100 = add i7 %sext_ln100_1, i7 %sext_ln98" [main.cpp:100]   --->   Operation 86 'add' 'add_ln100' <Predicate = (!icmp_ln98)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i7 %add_ln100" [main.cpp:100]   --->   Operation 87 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln100_1" [main.cpp:100]   --->   Operation 88 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%acc_load = load i7 %acc_addr" [main.cpp:100]   --->   Operation 89 'load' 'acc_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln102_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i3, i1 1, i2 %select_ln98, i3 0" [main.cpp:102]   --->   Operation 90 'bitconcatenate' 'zext_ln102_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i6 %zext_ln102_cast" [main.cpp:102]   --->   Operation 91 'zext' 'zext_ln102' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%w_addr_1 = getelementptr i11 %w, i64 0, i64 %zext_ln102" [main.cpp:102]   --->   Operation 92 'getelementptr' 'w_addr_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (2.32ns)   --->   "%w_load_1 = load i6 %w_addr_1" [main.cpp:102]   --->   Operation 93 'load' 'w_load_1' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 233 'ret' 'ret_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%acc_load = load i7 %acc_addr" [main.cpp:100]   --->   Operation 94 'load' 'acc_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %select_ln98, i3 0" [main.cpp:98]   --->   Operation 95 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (2.32ns)   --->   "%w_load_1 = load i6 %w_addr_1" [main.cpp:102]   --->   Operation 96 'load' 'w_load_1' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln102 = or i5 %tmp_s, i5 1" [main.cpp:102]   --->   Operation 97 'or' 'or_ln102' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln102_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102" [main.cpp:102]   --->   Operation 98 'bitconcatenate' 'zext_ln102_1_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i6 %zext_ln102_1_cast" [main.cpp:102]   --->   Operation 99 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%w_addr_2 = getelementptr i11 %w, i64 0, i64 %zext_ln102_1" [main.cpp:102]   --->   Operation 100 'getelementptr' 'w_addr_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%w_load_2 = load i6 %w_addr_2" [main.cpp:102]   --->   Operation 101 'load' 'w_load_2' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln100_2 = sext i11 %w_load" [main.cpp:100]   --->   Operation 102 'sext' 'sext_ln100_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln100_1 = add i32 %acc_load, i32 %sext_ln100_2" [main.cpp:100]   --->   Operation 103 'add' 'add_ln100_1' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln100 = store i32 %add_ln100_1, i7 %acc_addr" [main.cpp:100]   --->   Operation 104 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_4 : Operation 105 [1/2] (2.32ns)   --->   "%w_load_2 = load i6 %w_addr_2" [main.cpp:102]   --->   Operation 105 'load' 'w_load_2' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln102_1 = or i5 %tmp_s, i5 2" [main.cpp:102]   --->   Operation 106 'or' 'or_ln102_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln102_2_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_1" [main.cpp:102]   --->   Operation 107 'bitconcatenate' 'zext_ln102_2_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i6 %zext_ln102_2_cast" [main.cpp:102]   --->   Operation 108 'zext' 'zext_ln102_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%w_addr_3 = getelementptr i11 %w, i64 0, i64 %zext_ln102_2" [main.cpp:102]   --->   Operation 109 'getelementptr' 'w_addr_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (2.32ns)   --->   "%w_load_3 = load i6 %w_addr_3" [main.cpp:102]   --->   Operation 110 'load' 'w_load_3' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>

State 5 <SV = 4> <Delay = 5.12>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln102_1_mid2_v_v_v = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln98_2, i3 0" [main.cpp:98]   --->   Operation 111 'bitconcatenate' 'zext_ln102_1_mid2_v_v_v' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i6 %zext_ln102_1_mid2_v_v_v" [main.cpp:98]   --->   Operation 112 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.87ns)   --->   "%add_ln98_1 = add i7 %zext_ln98_2, i7 32" [main.cpp:98]   --->   Operation 113 'add' 'add_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i7 %add_ln98_1" [main.cpp:98]   --->   Operation 114 'zext' 'zext_ln98_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_3" [main.cpp:102]   --->   Operation 115 'getelementptr' 'acc_addr_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (3.25ns)   --->   "%acc_load_1 = load i7 %acc_addr_1" [main.cpp:102]   --->   Operation 116 'load' 'acc_load_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_5 : Operation 117 [1/2] (2.32ns)   --->   "%w_load_3 = load i6 %w_addr_3" [main.cpp:102]   --->   Operation 117 'load' 'w_load_3' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln102_2 = or i5 %tmp_s, i5 3" [main.cpp:102]   --->   Operation 118 'or' 'or_ln102_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln102_3_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_2" [main.cpp:102]   --->   Operation 119 'bitconcatenate' 'zext_ln102_3_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i6 %zext_ln102_3_cast" [main.cpp:102]   --->   Operation 120 'zext' 'zext_ln102_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%w_addr_4 = getelementptr i11 %w, i64 0, i64 %zext_ln102_3" [main.cpp:102]   --->   Operation 121 'getelementptr' 'w_addr_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (2.32ns)   --->   "%w_load_4 = load i6 %w_addr_4" [main.cpp:102]   --->   Operation 122 'load' 'w_load_4' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 123 [1/2] (3.25ns)   --->   "%acc_load_1 = load i7 %acc_addr_1" [main.cpp:102]   --->   Operation 123 'load' 'acc_load_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_6 : Operation 124 [1/2] (2.32ns)   --->   "%w_load_4 = load i6 %w_addr_4" [main.cpp:102]   --->   Operation 124 'load' 'w_load_4' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln102_3 = or i5 %tmp_s, i5 4" [main.cpp:102]   --->   Operation 125 'or' 'or_ln102_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln102_4_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_3" [main.cpp:102]   --->   Operation 126 'bitconcatenate' 'zext_ln102_4_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln102_4 = zext i6 %zext_ln102_4_cast" [main.cpp:102]   --->   Operation 127 'zext' 'zext_ln102_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%w_addr_5 = getelementptr i11 %w, i64 0, i64 %zext_ln102_4" [main.cpp:102]   --->   Operation 128 'getelementptr' 'w_addr_5' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (2.32ns)   --->   "%w_load_5 = load i6 %w_addr_5" [main.cpp:102]   --->   Operation 129 'load' 'w_load_5' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i11 %w_load_1" [main.cpp:102]   --->   Operation 130 'sext' 'sext_ln102' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (6.91ns)   --->   "%mul_ln102 = mul i32 %acc_load_1, i32 %sext_ln102" [main.cpp:102]   --->   Operation 131 'mul' 'mul_ln102' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/2] (2.32ns)   --->   "%w_load_5 = load i6 %w_addr_5" [main.cpp:102]   --->   Operation 132 'load' 'w_load_5' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln102_4 = or i5 %tmp_s, i5 5" [main.cpp:102]   --->   Operation 133 'or' 'or_ln102_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln102_5_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_4" [main.cpp:102]   --->   Operation 134 'bitconcatenate' 'zext_ln102_5_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln102_5 = zext i6 %zext_ln102_5_cast" [main.cpp:102]   --->   Operation 135 'zext' 'zext_ln102_5' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%w_addr_6 = getelementptr i11 %w, i64 0, i64 %zext_ln102_5" [main.cpp:102]   --->   Operation 136 'getelementptr' 'w_addr_6' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (2.32ns)   --->   "%w_load_6 = load i6 %w_addr_6" [main.cpp:102]   --->   Operation 137 'load' 'w_load_6' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 138 [1/2] (6.91ns)   --->   "%mul_ln102 = mul i32 %acc_load_1, i32 %sext_ln102" [main.cpp:102]   --->   Operation 138 'mul' 'mul_ln102' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/2] (2.32ns)   --->   "%w_load_6 = load i6 %w_addr_6" [main.cpp:102]   --->   Operation 139 'load' 'w_load_6' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln102_5 = or i5 %tmp_s, i5 6" [main.cpp:102]   --->   Operation 140 'or' 'or_ln102_5' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln102_6_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_5" [main.cpp:102]   --->   Operation 141 'bitconcatenate' 'zext_ln102_6_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln102_6 = zext i6 %zext_ln102_6_cast" [main.cpp:102]   --->   Operation 142 'zext' 'zext_ln102_6' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%w_addr_7 = getelementptr i11 %w, i64 0, i64 %zext_ln102_6" [main.cpp:102]   --->   Operation 143 'getelementptr' 'w_addr_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (2.32ns)   --->   "%w_load_7 = load i6 %w_addr_7" [main.cpp:102]   --->   Operation 144 'load' 'w_load_7' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln102 = add i32 %add_ln100_1, i32 %mul_ln102" [main.cpp:102]   --->   Operation 145 'add' 'add_ln102' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %add_ln102, i7 %acc_addr" [main.cpp:102]   --->   Operation 146 'store' 'store_ln102' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_9 : Operation 147 [1/2] (2.32ns)   --->   "%w_load_7 = load i6 %w_addr_7" [main.cpp:102]   --->   Operation 147 'load' 'w_load_7' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln102_6 = or i5 %tmp_s, i5 7" [main.cpp:102]   --->   Operation 148 'or' 'or_ln102_6' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln102_7_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln102_6" [main.cpp:102]   --->   Operation 149 'bitconcatenate' 'zext_ln102_7_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln102_7 = zext i6 %zext_ln102_7_cast" [main.cpp:102]   --->   Operation 150 'zext' 'zext_ln102_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%w_addr_8 = getelementptr i11 %w, i64 0, i64 %zext_ln102_7" [main.cpp:102]   --->   Operation 151 'getelementptr' 'w_addr_8' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_9 : Operation 152 [2/2] (2.32ns)   --->   "%w_load_8 = load i6 %w_addr_8" [main.cpp:102]   --->   Operation 152 'load' 'w_load_8' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>

State 10 <SV = 9> <Delay = 5.12>
ST_10 : Operation 153 [1/1] (1.87ns)   --->   "%add_ln98_2 = add i7 %zext_ln98_2, i7 33" [main.cpp:98]   --->   Operation 153 'add' 'add_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln98_4 = zext i7 %add_ln98_2" [main.cpp:98]   --->   Operation 154 'zext' 'zext_ln98_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_4" [main.cpp:102]   --->   Operation 155 'getelementptr' 'acc_addr_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_10 : Operation 156 [2/2] (3.25ns)   --->   "%acc_load_2 = load i7 %acc_addr_2" [main.cpp:102]   --->   Operation 156 'load' 'acc_load_2' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_10 : Operation 157 [1/2] (2.32ns)   --->   "%w_load_8 = load i6 %w_addr_8" [main.cpp:102]   --->   Operation 157 'load' 'w_load_8' <Predicate = (!icmp_ln98)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 59> <ROM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 158 [1/2] (3.25ns)   --->   "%acc_load_2 = load i7 %acc_addr_2" [main.cpp:102]   --->   Operation 158 'load' 'acc_load_2' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i11 %w_load_2" [main.cpp:102]   --->   Operation 159 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_12 : Operation 160 [2/2] (6.91ns)   --->   "%mul_ln102_1 = mul i32 %acc_load_2, i32 %sext_ln102_1" [main.cpp:102]   --->   Operation 160 'mul' 'mul_ln102_1' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 161 [1/2] (6.91ns)   --->   "%mul_ln102_1 = mul i32 %acc_load_2, i32 %sext_ln102_1" [main.cpp:102]   --->   Operation 161 'mul' 'mul_ln102_1' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.80>
ST_14 : Operation 162 [1/1] (2.55ns)   --->   "%add_ln102_1 = add i32 %add_ln102, i32 %mul_ln102_1" [main.cpp:102]   --->   Operation 162 'add' 'add_ln102_1' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %add_ln102_1, i7 %acc_addr" [main.cpp:102]   --->   Operation 163 'store' 'store_ln102' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 15 <SV = 14> <Delay = 5.12>
ST_15 : Operation 164 [1/1] (1.87ns)   --->   "%add_ln98_3 = add i7 %zext_ln98_2, i7 34" [main.cpp:98]   --->   Operation 164 'add' 'add_ln98_3' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln98_5 = zext i7 %add_ln98_3" [main.cpp:98]   --->   Operation 165 'zext' 'zext_ln98_5' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_5" [main.cpp:102]   --->   Operation 166 'getelementptr' 'acc_addr_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (3.25ns)   --->   "%acc_load_3 = load i7 %acc_addr_3" [main.cpp:102]   --->   Operation 167 'load' 'acc_load_3' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 168 [1/2] (3.25ns)   --->   "%acc_load_3 = load i7 %acc_addr_3" [main.cpp:102]   --->   Operation 168 'load' 'acc_load_3' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i11 %w_load_3" [main.cpp:102]   --->   Operation 169 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_17 : Operation 170 [2/2] (6.91ns)   --->   "%mul_ln102_2 = mul i32 %acc_load_3, i32 %sext_ln102_2" [main.cpp:102]   --->   Operation 170 'mul' 'mul_ln102_2' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 171 [1/2] (6.91ns)   --->   "%mul_ln102_2 = mul i32 %acc_load_3, i32 %sext_ln102_2" [main.cpp:102]   --->   Operation 171 'mul' 'mul_ln102_2' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.80>
ST_19 : Operation 172 [1/1] (2.55ns)   --->   "%add_ln102_2 = add i32 %add_ln102_1, i32 %mul_ln102_2" [main.cpp:102]   --->   Operation 172 'add' 'add_ln102_2' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %add_ln102_2, i7 %acc_addr" [main.cpp:102]   --->   Operation 173 'store' 'store_ln102' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 20 <SV = 19> <Delay = 5.12>
ST_20 : Operation 174 [1/1] (1.87ns)   --->   "%add_ln98_4 = add i7 %zext_ln98_2, i7 35" [main.cpp:98]   --->   Operation 174 'add' 'add_ln98_4' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln98_6 = zext i7 %add_ln98_4" [main.cpp:98]   --->   Operation 175 'zext' 'zext_ln98_6' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%acc_addr_4 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_6" [main.cpp:102]   --->   Operation 176 'getelementptr' 'acc_addr_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_20 : Operation 177 [2/2] (3.25ns)   --->   "%acc_load_4 = load i7 %acc_addr_4" [main.cpp:102]   --->   Operation 177 'load' 'acc_load_4' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 178 [1/2] (3.25ns)   --->   "%acc_load_4 = load i7 %acc_addr_4" [main.cpp:102]   --->   Operation 178 'load' 'acc_load_4' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln102_3 = sext i11 %w_load_4" [main.cpp:102]   --->   Operation 179 'sext' 'sext_ln102_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_22 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln102_3 = mul i32 %acc_load_4, i32 %sext_ln102_3" [main.cpp:102]   --->   Operation 180 'mul' 'mul_ln102_3' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 181 [1/2] (6.91ns)   --->   "%mul_ln102_3 = mul i32 %acc_load_4, i32 %sext_ln102_3" [main.cpp:102]   --->   Operation 181 'mul' 'mul_ln102_3' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.80>
ST_24 : Operation 182 [1/1] (2.55ns)   --->   "%add_ln102_3 = add i32 %add_ln102_2, i32 %mul_ln102_3" [main.cpp:102]   --->   Operation 182 'add' 'add_ln102_3' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %add_ln102_3, i7 %acc_addr" [main.cpp:102]   --->   Operation 183 'store' 'store_ln102' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 25 <SV = 24> <Delay = 5.12>
ST_25 : Operation 184 [1/1] (1.87ns)   --->   "%add_ln98_5 = add i7 %zext_ln98_2, i7 36" [main.cpp:98]   --->   Operation 184 'add' 'add_ln98_5' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln98_7 = zext i7 %add_ln98_5" [main.cpp:98]   --->   Operation 185 'zext' 'zext_ln98_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%acc_addr_5 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_7" [main.cpp:102]   --->   Operation 186 'getelementptr' 'acc_addr_5' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_25 : Operation 187 [2/2] (3.25ns)   --->   "%acc_load_5 = load i7 %acc_addr_5" [main.cpp:102]   --->   Operation 187 'load' 'acc_load_5' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 188 [1/2] (3.25ns)   --->   "%acc_load_5 = load i7 %acc_addr_5" [main.cpp:102]   --->   Operation 188 'load' 'acc_load_5' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln102_4 = sext i11 %w_load_5" [main.cpp:102]   --->   Operation 189 'sext' 'sext_ln102_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_27 : Operation 190 [2/2] (6.91ns)   --->   "%mul_ln102_4 = mul i32 %acc_load_5, i32 %sext_ln102_4" [main.cpp:102]   --->   Operation 190 'mul' 'mul_ln102_4' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 191 [1/2] (6.91ns)   --->   "%mul_ln102_4 = mul i32 %acc_load_5, i32 %sext_ln102_4" [main.cpp:102]   --->   Operation 191 'mul' 'mul_ln102_4' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.80>
ST_29 : Operation 192 [1/1] (2.55ns)   --->   "%add_ln102_4 = add i32 %add_ln102_3, i32 %mul_ln102_4" [main.cpp:102]   --->   Operation 192 'add' 'add_ln102_4' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %add_ln102_4, i7 %acc_addr" [main.cpp:102]   --->   Operation 193 'store' 'store_ln102' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 30 <SV = 29> <Delay = 5.12>
ST_30 : Operation 194 [1/1] (1.87ns)   --->   "%add_ln98_6 = add i7 %zext_ln98_2, i7 37" [main.cpp:98]   --->   Operation 194 'add' 'add_ln98_6' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln98_8 = zext i7 %add_ln98_6" [main.cpp:98]   --->   Operation 195 'zext' 'zext_ln98_8' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_8" [main.cpp:102]   --->   Operation 196 'getelementptr' 'acc_addr_6' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_30 : Operation 197 [2/2] (3.25ns)   --->   "%acc_load_6 = load i7 %acc_addr_6" [main.cpp:102]   --->   Operation 197 'load' 'acc_load_6' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 198 [1/2] (3.25ns)   --->   "%acc_load_6 = load i7 %acc_addr_6" [main.cpp:102]   --->   Operation 198 'load' 'acc_load_6' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln102_5 = sext i11 %w_load_6" [main.cpp:102]   --->   Operation 199 'sext' 'sext_ln102_5' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_32 : Operation 200 [2/2] (6.91ns)   --->   "%mul_ln102_5 = mul i32 %acc_load_6, i32 %sext_ln102_5" [main.cpp:102]   --->   Operation 200 'mul' 'mul_ln102_5' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 201 [1/2] (6.91ns)   --->   "%mul_ln102_5 = mul i32 %acc_load_6, i32 %sext_ln102_5" [main.cpp:102]   --->   Operation 201 'mul' 'mul_ln102_5' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.80>
ST_34 : Operation 202 [1/1] (2.55ns)   --->   "%add_ln102_5 = add i32 %add_ln102_4, i32 %mul_ln102_5" [main.cpp:102]   --->   Operation 202 'add' 'add_ln102_5' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 203 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %add_ln102_5, i7 %acc_addr" [main.cpp:102]   --->   Operation 203 'store' 'store_ln102' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 35 <SV = 34> <Delay = 5.12>
ST_35 : Operation 204 [1/1] (1.87ns)   --->   "%add_ln98_7 = add i7 %zext_ln98_2, i7 38" [main.cpp:98]   --->   Operation 204 'add' 'add_ln98_7' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln98_9 = zext i7 %add_ln98_7" [main.cpp:98]   --->   Operation 205 'zext' 'zext_ln98_9' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_35 : Operation 206 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_9" [main.cpp:102]   --->   Operation 206 'getelementptr' 'acc_addr_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_35 : Operation 207 [2/2] (3.25ns)   --->   "%acc_load_7 = load i7 %acc_addr_7" [main.cpp:102]   --->   Operation 207 'load' 'acc_load_7' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 208 [1/2] (3.25ns)   --->   "%acc_load_7 = load i7 %acc_addr_7" [main.cpp:102]   --->   Operation 208 'load' 'acc_load_7' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln102_6 = sext i11 %w_load_7" [main.cpp:102]   --->   Operation 209 'sext' 'sext_ln102_6' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_37 : Operation 210 [2/2] (6.91ns)   --->   "%mul_ln102_6 = mul i32 %acc_load_7, i32 %sext_ln102_6" [main.cpp:102]   --->   Operation 210 'mul' 'mul_ln102_6' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 211 [1/2] (6.91ns)   --->   "%mul_ln102_6 = mul i32 %acc_load_7, i32 %sext_ln102_6" [main.cpp:102]   --->   Operation 211 'mul' 'mul_ln102_6' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.80>
ST_39 : Operation 212 [1/1] (2.55ns)   --->   "%add_ln102_6 = add i32 %add_ln102_5, i32 %mul_ln102_6" [main.cpp:102]   --->   Operation 212 'add' 'add_ln102_6' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %add_ln102_6, i7 %acc_addr" [main.cpp:102]   --->   Operation 213 'store' 'store_ln102' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 40 <SV = 39> <Delay = 5.12>
ST_40 : Operation 214 [1/1] (1.87ns)   --->   "%add_ln98_8 = add i7 %zext_ln98_2, i7 39" [main.cpp:98]   --->   Operation 214 'add' 'add_ln98_8' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln98_10 = zext i7 %add_ln98_8" [main.cpp:98]   --->   Operation 215 'zext' 'zext_ln98_10' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_40 : Operation 216 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr i32 %acc, i64 0, i64 %zext_ln98_10" [main.cpp:102]   --->   Operation 216 'getelementptr' 'acc_addr_8' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_40 : Operation 217 [2/2] (3.25ns)   --->   "%acc_load_8 = load i7 %acc_addr_8" [main.cpp:102]   --->   Operation 217 'load' 'acc_load_8' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 218 [1/2] (3.25ns)   --->   "%acc_load_8 = load i7 %acc_addr_8" [main.cpp:102]   --->   Operation 218 'load' 'acc_load_8' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln102_7 = sext i11 %w_load_8" [main.cpp:102]   --->   Operation 219 'sext' 'sext_ln102_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_42 : Operation 220 [2/2] (6.91ns)   --->   "%mul_ln102_7 = mul i32 %acc_load_8, i32 %sext_ln102_7" [main.cpp:102]   --->   Operation 220 'mul' 'mul_ln102_7' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 221 [1/1] (1.02ns)   --->   "%select_ln98_3 = select i1 %icmp_ln99, i4 %add_ln98_9, i4 %i_1" [main.cpp:98]   --->   Operation 221 'select' 'select_ln98_3' <Predicate = (!icmp_ln98)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 222 [1/2] (6.91ns)   --->   "%mul_ln102_7 = mul i32 %acc_load_8, i32 %sext_ln102_7" [main.cpp:102]   --->   Operation 222 'mul' 'mul_ln102_7' <Predicate = (!icmp_ln98)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 223 [1/1] (1.56ns)   --->   "%add_ln99 = add i2 %select_ln98, i2 1" [main.cpp:99]   --->   Operation 223 'add' 'add_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 224 [1/1] (1.58ns)   --->   "%store_ln99 = store i4 %select_ln98_3, i4 %i" [main.cpp:99]   --->   Operation 224 'store' 'store_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.58>
ST_43 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln99 = store i2 %add_ln99, i2 %j" [main.cpp:99]   --->   Operation 225 'store' 'store_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.58>

State 44 <SV = 43> <Delay = 5.80>
ST_44 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_6_VITIS_LOOP_99_7_str"   --->   Operation 226 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 227 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 227 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 228 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 228 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [main.cpp:99]   --->   Operation 229 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 230 [1/1] (2.55ns)   --->   "%add_ln102_7 = add i32 %add_ln102_6, i32 %mul_ln102_7" [main.cpp:102]   --->   Operation 230 'add' 'add_ln102_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 231 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %add_ln102_7, i7 %acc_addr" [main.cpp:102]   --->   Operation 231 'store' 'store_ln102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 125> <RAM>
ST_44 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln99 = br void %VITIS_LOOP_101_8" [main.cpp:99]   --->   Operation 232 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.27ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', main.cpp:99) on local variable 'j' [23]  (0 ns)
	'icmp' operation ('icmp_ln99', main.cpp:99) [26]  (0.959 ns)
	'select' operation ('select_ln98', main.cpp:98) [27]  (0.993 ns)
	'getelementptr' operation ('w_addr', main.cpp:100) [61]  (0 ns)
	'load' operation ('w_load', main.cpp:100) on array 'w' [62]  (2.32 ns)

 <State 2>: 6.86ns
The critical path consists of the following:
	'sub' operation ('empty_24', main.cpp:98) [17]  (1.78 ns)
	'select' operation ('select_ln98_1', main.cpp:98) [34]  (0 ns)
	'add' operation ('add_ln100', main.cpp:100) [65]  (1.83 ns)
	'getelementptr' operation ('acc_addr', main.cpp:100) [67]  (0 ns)
	'load' operation ('acc_load', main.cpp:100) on array 'acc' [68]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_load', main.cpp:100) on array 'acc' [68]  (3.25 ns)

 <State 4>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln100_1', main.cpp:100) [70]  (2.55 ns)
	'store' operation ('store_ln100', main.cpp:100) of variable 'add_ln100_1', main.cpp:100 on array 'acc' [71]  (3.25 ns)

 <State 5>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln98_1', main.cpp:98) [39]  (1.87 ns)
	'getelementptr' operation ('acc_addr_1', main.cpp:102) [73]  (0 ns)
	'load' operation ('acc_load_1', main.cpp:102) on array 'acc' [74]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_load_1', main.cpp:102) on array 'acc' [74]  (3.25 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102', main.cpp:102) [80]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102', main.cpp:102) [80]  (6.91 ns)

 <State 9>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln102', main.cpp:102) [81]  (2.55 ns)
	'store' operation ('store_ln102', main.cpp:102) of variable 'add_ln102', main.cpp:102 on array 'acc' [82]  (3.25 ns)

 <State 10>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln98_2', main.cpp:98) [41]  (1.87 ns)
	'getelementptr' operation ('acc_addr_2', main.cpp:102) [83]  (0 ns)
	'load' operation ('acc_load_2', main.cpp:102) on array 'acc' [84]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_load_2', main.cpp:102) on array 'acc' [84]  (3.25 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_1', main.cpp:102) [91]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_1', main.cpp:102) [91]  (6.91 ns)

 <State 14>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln102_1', main.cpp:102) [92]  (2.55 ns)
	'store' operation ('store_ln102', main.cpp:102) of variable 'add_ln102_1', main.cpp:102 on array 'acc' [93]  (3.25 ns)

 <State 15>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln98_3', main.cpp:98) [43]  (1.87 ns)
	'getelementptr' operation ('acc_addr_3', main.cpp:102) [94]  (0 ns)
	'load' operation ('acc_load_3', main.cpp:102) on array 'acc' [95]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_load_3', main.cpp:102) on array 'acc' [95]  (3.25 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_2', main.cpp:102) [102]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_2', main.cpp:102) [102]  (6.91 ns)

 <State 19>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln102_2', main.cpp:102) [103]  (2.55 ns)
	'store' operation ('store_ln102', main.cpp:102) of variable 'add_ln102_2', main.cpp:102 on array 'acc' [104]  (3.25 ns)

 <State 20>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln98_4', main.cpp:98) [45]  (1.87 ns)
	'getelementptr' operation ('acc_addr_4', main.cpp:102) [105]  (0 ns)
	'load' operation ('acc_load_4', main.cpp:102) on array 'acc' [106]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_load_4', main.cpp:102) on array 'acc' [106]  (3.25 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_3', main.cpp:102) [113]  (6.91 ns)

 <State 23>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_3', main.cpp:102) [113]  (6.91 ns)

 <State 24>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln102_3', main.cpp:102) [114]  (2.55 ns)
	'store' operation ('store_ln102', main.cpp:102) of variable 'add_ln102_3', main.cpp:102 on array 'acc' [115]  (3.25 ns)

 <State 25>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln98_5', main.cpp:98) [47]  (1.87 ns)
	'getelementptr' operation ('acc_addr_5', main.cpp:102) [116]  (0 ns)
	'load' operation ('acc_load_5', main.cpp:102) on array 'acc' [117]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_load_5', main.cpp:102) on array 'acc' [117]  (3.25 ns)

 <State 27>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_4', main.cpp:102) [124]  (6.91 ns)

 <State 28>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_4', main.cpp:102) [124]  (6.91 ns)

 <State 29>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln102_4', main.cpp:102) [125]  (2.55 ns)
	'store' operation ('store_ln102', main.cpp:102) of variable 'add_ln102_4', main.cpp:102 on array 'acc' [126]  (3.25 ns)

 <State 30>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln98_6', main.cpp:98) [49]  (1.87 ns)
	'getelementptr' operation ('acc_addr_6', main.cpp:102) [127]  (0 ns)
	'load' operation ('acc_load_6', main.cpp:102) on array 'acc' [128]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_load_6', main.cpp:102) on array 'acc' [128]  (3.25 ns)

 <State 32>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_5', main.cpp:102) [135]  (6.91 ns)

 <State 33>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_5', main.cpp:102) [135]  (6.91 ns)

 <State 34>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln102_5', main.cpp:102) [136]  (2.55 ns)
	'store' operation ('store_ln102', main.cpp:102) of variable 'add_ln102_5', main.cpp:102 on array 'acc' [137]  (3.25 ns)

 <State 35>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln98_7', main.cpp:98) [51]  (1.87 ns)
	'getelementptr' operation ('acc_addr_7', main.cpp:102) [138]  (0 ns)
	'load' operation ('acc_load_7', main.cpp:102) on array 'acc' [139]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_load_7', main.cpp:102) on array 'acc' [139]  (3.25 ns)

 <State 37>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_6', main.cpp:102) [146]  (6.91 ns)

 <State 38>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_6', main.cpp:102) [146]  (6.91 ns)

 <State 39>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln102_6', main.cpp:102) [147]  (2.55 ns)
	'store' operation ('store_ln102', main.cpp:102) of variable 'add_ln102_6', main.cpp:102 on array 'acc' [148]  (3.25 ns)

 <State 40>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln98_8', main.cpp:98) [53]  (1.87 ns)
	'getelementptr' operation ('acc_addr_8', main.cpp:102) [149]  (0 ns)
	'load' operation ('acc_load_8', main.cpp:102) on array 'acc' [150]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_load_8', main.cpp:102) on array 'acc' [150]  (3.25 ns)

 <State 42>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_7', main.cpp:102) [157]  (6.91 ns)

 <State 43>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln102_7', main.cpp:102) [157]  (6.91 ns)

 <State 44>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln102_7', main.cpp:102) [158]  (2.55 ns)
	'store' operation ('store_ln102', main.cpp:102) of variable 'add_ln102_7', main.cpp:102 on array 'acc' [159]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
