# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 11694
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-216.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$35
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$37
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$39
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$41
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$43
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:164$8_CHECK[0:0]$45
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:169$9_CHECK[0:0]$47
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:169$9_EN[0:0]$48
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:171$10_CHECK[0:0]$49
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:206$11_CHECK[0:0]$51
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$1_DATA[31:0]$86
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$2_DATA[31:0]$94
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:184.24-184.32"
  wire width 32 $add$cva6_lsu_formal.v:184$93_Y
  attribute \src "cva6_lsu_formal.v:201.24-201.32"
  wire width 32 $add$cva6_lsu_formal.v:201$101_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$11067
  wire $auto$opt_dff.cc:242:make_patterns_logic$11071
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10736
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10738
  wire $auto$rtlil.cc:2817:Anyseq$10740
  wire $auto$rtlil.cc:2817:Anyseq$10742
  wire $auto$rtlil.cc:2817:Anyseq$10744
  wire $auto$rtlil.cc:2817:Anyseq$10746
  wire $auto$rtlil.cc:2817:Anyseq$10748
  wire $auto$rtlil.cc:2817:Anyseq$10750
  wire $auto$rtlil.cc:2817:Anyseq$10752
  wire $auto$rtlil.cc:2817:Anyseq$10754
  wire $auto$rtlil.cc:2817:Anyseq$10756
  wire $auto$rtlil.cc:2817:Anyseq$10758
  wire $auto$rtlil.cc:2817:Anyseq$10760
  wire $auto$rtlil.cc:2817:Anyseq$10762
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10764
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10766
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10768
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10770
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  wire $eq$cva6_lsu_formal.v:159$59_Y
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  wire $eq$cva6_lsu_formal.v:159$60_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$62_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$63_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$65_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$66_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$68_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$69_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.38"
  wire $eq$cva6_lsu_formal.v:164$71_Y
  attribute \src "cva6_lsu_formal.v:164.42-164.59"
  wire $eq$cva6_lsu_formal.v:164$72_Y
  attribute \src "cva6_lsu_formal.v:164.63-164.93"
  wire $eq$cva6_lsu_formal.v:164$74_Y
  attribute \src "cva6_lsu_formal.v:165.20-165.38"
  wire $eq$cva6_lsu_formal.v:165$76_Y
  attribute \src "cva6_lsu_formal.v:171.21-171.71"
  wire $eq$cva6_lsu_formal.v:171$84_Y
  attribute \src "cva6_lsu_formal.v:172.21-172.73"
  wire $eq$cva6_lsu_formal.v:172$85_Y
  attribute \src "cva6_lsu_formal.v:177.21-177.55"
  wire $eq$cva6_lsu_formal.v:177$90_Y
  attribute \src "cva6_lsu_formal.v:177.59-177.93"
  wire $eq$cva6_lsu_formal.v:177$91_Y
  attribute \src "cva6_lsu_formal.v:194.21-194.55"
  wire $eq$cva6_lsu_formal.v:194$98_Y
  attribute \src "cva6_lsu_formal.v:194.59-194.93"
  wire $eq$cva6_lsu_formal.v:194$99_Y
  attribute \src "cva6_lsu_formal.v:208.21-208.67"
  wire $eq$cva6_lsu_formal.v:208$102_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$15_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$17_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$19_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:169$9_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:206$11_CHECK
  attribute \src "cva6_lsu_formal.v:169.31-169.42"
  wire $gt$cva6_lsu_formal.v:169$78_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$53_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$54_Y
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  wire $logic_and$cva6_lsu_formal.v:159$61_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$64_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$67_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$70_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.59"
  wire $logic_and$cva6_lsu_formal.v:164$73_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.93"
  wire $logic_and$cva6_lsu_formal.v:164$75_Y
  attribute \src "cva6_lsu_formal.v:176.17-176.55"
  wire $logic_and$cva6_lsu_formal.v:176$87_Y
  attribute \src "cva6_lsu_formal.v:176.17-176.67"
  wire $logic_and$cva6_lsu_formal.v:176$89_Y
  attribute \src "cva6_lsu_formal.v:193.17-193.55"
  wire $logic_and$cva6_lsu_formal.v:193$95_Y
  attribute \src "cva6_lsu_formal.v:193.17-193.67"
  wire $logic_and$cva6_lsu_formal.v:193$97_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$16_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$18_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$20_Y
  attribute \src "cva6_lsu_formal.v:169.22-169.27"
  wire $logic_not$cva6_lsu_formal.v:169$77_Y
  attribute \src "cva6_lsu_formal.v:169.22-169.42"
  wire $logic_or$cva6_lsu_formal.v:169$79_Y
  attribute \src "cva6_lsu_formal.v:177.21-177.93"
  wire $logic_or$cva6_lsu_formal.v:177$92_Y
  attribute \src "cva6_lsu_formal.v:194.21-194.93"
  wire $logic_or$cva6_lsu_formal.v:194$100_Y
  attribute \src "cva6_lsu_formal.v:176.59-176.67"
  wire $lt$cva6_lsu_formal.v:176$88_Y
  attribute \src "cva6_lsu_formal.v:193.59-193.67"
  wire $lt$cva6_lsu_formal.v:193$96_Y
  wire $procmux$10000_CMP
  wire $procmux$10001_CMP
  wire width 32 $procmux$10002_Y
  wire $procmux$10152_Y
  wire $procmux$10158_Y
  wire $procmux$10170_Y
  wire $procmux$10182_Y
  wire width 32 $procmux$9947_Y
  wire $procmux$9948_CMP
  wire $procmux$9949_CMP
  wire $procmux$9950_CMP
  wire $procmux$9951_CMP
  wire width 32 $procmux$9952_Y
  wire width 32 $procmux$9997_Y
  wire $procmux$9998_CMP
  wire $procmux$9999_CMP
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:184.24-184.32"
  cell $add $add$cva6_lsu_formal.v:184$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:184$93_Y
  end
  attribute \src "cva6_lsu_formal.v:201.24-201.32"
  cell $add $add$cva6_lsu_formal.v:201$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:201$101_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$26
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$27
    parameter \WIDTH 32
    connect \Y { \instr1 [31:25] \prog[1] [24:20] \instr1 [19:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$28
    parameter \WIDTH 32
    connect \Y { \instr2 [31:12] \prog[2] [11:7] \instr2 [6:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$29
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$21
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$22
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$23
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$24
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:206.16-208.68"
  cell $assert $assert$cva6_lsu_formal.v:206$112
    connect \A $formal$cva6_lsu_formal.v:206$11_CHECK
    connect \EN $formal$cva6_lsu_formal.v:169$9_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-159.73"
  cell $assume $assume$cva6_lsu_formal.v:156$104
    connect \A $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$35
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:159.74-160.73"
  cell $assume $assume$cva6_lsu_formal.v:159$105
    connect \A $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$37
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$106
    connect \A $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$39
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$107
    connect \A $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$41
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:162.74-164.94"
  cell $assume $assume$cva6_lsu_formal.v:162$108
    connect \A $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$43
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:164.95-165.39"
  cell $assume $assume$cva6_lsu_formal.v:164$109
    connect \A $0$formal$cva6_lsu_formal.v:164$8_CHECK[0:0]$45
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:169.49-171.72"
  cell $assume $assume$cva6_lsu_formal.v:169$110
    connect \A $0$formal$cva6_lsu_formal.v:169$9_CHECK[0:0]$47
    connect \EN $0$formal$cva6_lsu_formal.v:169$9_EN[0:0]$48
  end
  attribute \src "cva6_lsu_formal.v:171.73-172.74"
  cell $assume $assume$cva6_lsu_formal.v:171$111
    connect \A $0$formal$cva6_lsu_formal.v:171$10_CHECK[0:0]$49
    connect \EN $0$formal$cva6_lsu_formal.v:169$9_EN[0:0]$48
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:193$97_Y $logic_or$cva6_lsu_formal.v:169$79_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11067
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11072
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:176$89_Y $logic_or$cva6_lsu_formal.v:169$79_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11071
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11060
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$18_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$20_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$11061
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$16_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11063
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11065
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11069
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:201$101_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11067
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11073
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:184$93_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11071
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11075
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11077
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$1_DATA[31:0]$86
    connect \EN $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11079
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11081
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$2_DATA[31:0]$94
    connect \EN $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$10735
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10736
  end
  cell $anyseq $auto$setundef.cc:501:execute$10737
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10738
  end
  cell $anyseq $auto$setundef.cc:501:execute$10739
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10740
  end
  cell $anyseq $auto$setundef.cc:501:execute$10741
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10742
  end
  cell $anyseq $auto$setundef.cc:501:execute$10743
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10744
  end
  cell $anyseq $auto$setundef.cc:501:execute$10745
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10746
  end
  cell $anyseq $auto$setundef.cc:501:execute$10747
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10748
  end
  cell $anyseq $auto$setundef.cc:501:execute$10749
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10750
  end
  cell $anyseq $auto$setundef.cc:501:execute$10751
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10752
  end
  cell $anyseq $auto$setundef.cc:501:execute$10753
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10754
  end
  cell $anyseq $auto$setundef.cc:501:execute$10755
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10756
  end
  cell $anyseq $auto$setundef.cc:501:execute$10757
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10758
  end
  cell $anyseq $auto$setundef.cc:501:execute$10759
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10760
  end
  cell $anyseq $auto$setundef.cc:501:execute$10761
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10762
  end
  cell $anyseq $auto$setundef.cc:501:execute$10763
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10764
  end
  cell $anyseq $auto$setundef.cc:501:execute$10765
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10766
  end
  cell $anyseq $auto$setundef.cc:501:execute$10767
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10768
  end
  cell $anyseq $auto$setundef.cc:501:execute$10769
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10770
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  cell $eq $eq$cva6_lsu_formal.v:159$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:159$59_Y
  end
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  cell $logic_not $eq$cva6_lsu_formal.v:159$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:159$60_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:160$62_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$63_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:161$65_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$66_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:162$68_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $logic_not $eq$cva6_lsu_formal.v:162$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:162$69_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.38"
  cell $logic_not $eq$cva6_lsu_formal.v:164$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr1 [31:25]
    connect \Y $eq$cva6_lsu_formal.v:164$71_Y
  end
  attribute \src "cva6_lsu_formal.v:164.42-164.59"
  cell $logic_not $eq$cva6_lsu_formal.v:164$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr1 [11:7]
    connect \Y $eq$cva6_lsu_formal.v:164$72_Y
  end
  attribute \src "cva6_lsu_formal.v:164.63-164.93"
  cell $eq $eq$cva6_lsu_formal.v:164$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr1 [19:15]
    connect \B \instr2 [19:15]
    connect \Y $eq$cva6_lsu_formal.v:164$74_Y
  end
  attribute \src "cva6_lsu_formal.v:165.20-165.38"
  cell $logic_not $eq$cva6_lsu_formal.v:165$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr2 [31:20]
    connect \Y $eq$cva6_lsu_formal.v:165$76_Y
  end
  attribute \src "cva6_lsu_formal.v:171.21-171.71"
  cell $eq $eq$cva6_lsu_formal.v:171$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:171$84_Y
  end
  attribute \src "cva6_lsu_formal.v:172.21-172.73"
  cell $eq $eq$cva6_lsu_formal.v:172$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:172$85_Y
  end
  attribute \src "cva6_lsu_formal.v:177.21-177.55"
  cell $eq $eq$cva6_lsu_formal.v:177$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$1_DATA[31:0]$86 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:177$90_Y
  end
  attribute \src "cva6_lsu_formal.v:177.59-177.93"
  cell $eq $eq$cva6_lsu_formal.v:177$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$1_DATA[31:0]$86 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:177$91_Y
  end
  attribute \src "cva6_lsu_formal.v:194.21-194.55"
  cell $eq $eq$cva6_lsu_formal.v:194$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$2_DATA[31:0]$94 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:194$98_Y
  end
  attribute \src "cva6_lsu_formal.v:194.59-194.93"
  cell $eq $eq$cva6_lsu_formal.v:194$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$2_DATA[31:0]$94 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:194$99_Y
  end
  attribute \src "cva6_lsu_formal.v:208.21-208.67"
  cell $eq $eq$cva6_lsu_formal.v:208$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:208$102_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$15_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$17_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$19_Y
  end
  attribute \src "cva6_lsu_formal.v:169.31-169.42"
  cell $gt $gt$cva6_lsu_formal.v:169$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:169$78_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$53_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$53_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:159$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:159$59_Y
    connect \B $eq$cva6_lsu_formal.v:159$60_Y
    connect \Y $logic_and$cva6_lsu_formal.v:159$61_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$62_Y
    connect \B $eq$cva6_lsu_formal.v:160$63_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$64_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$65_Y
    connect \B $eq$cva6_lsu_formal.v:161$66_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$67_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$68_Y
    connect \B $eq$cva6_lsu_formal.v:162$69_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$70_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.59"
  cell $logic_and $logic_and$cva6_lsu_formal.v:164$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:164$71_Y
    connect \B $eq$cva6_lsu_formal.v:164$72_Y
    connect \Y $logic_and$cva6_lsu_formal.v:164$73_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.93"
  cell $logic_and $logic_and$cva6_lsu_formal.v:164$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:164$73_Y
    connect \B $eq$cva6_lsu_formal.v:164$74_Y
    connect \Y $logic_and$cva6_lsu_formal.v:164$75_Y
  end
  attribute \src "cva6_lsu_formal.v:176.17-176.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:176$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:176$87_Y
  end
  attribute \src "cva6_lsu_formal.v:176.17-176.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:176$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:176$87_Y
    connect \B $lt$cva6_lsu_formal.v:176$88_Y
    connect \Y $logic_and$cva6_lsu_formal.v:176$89_Y
  end
  attribute \src "cva6_lsu_formal.v:193.17-193.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:193$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:193$95_Y
  end
  attribute \src "cva6_lsu_formal.v:193.17-193.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:193$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:193$95_Y
    connect \B $lt$cva6_lsu_formal.v:193$96_Y
    connect \Y $logic_and$cva6_lsu_formal.v:193$97_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$15_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$16_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$17_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$18_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$19_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$20_Y
  end
  attribute \src "cva6_lsu_formal.v:169.22-169.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:169$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:169$77_Y
  end
  attribute \src "cva6_lsu_formal.v:169.22-169.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:169$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:169$77_Y
    connect \B $gt$cva6_lsu_formal.v:169$78_Y
    connect \Y $logic_or$cva6_lsu_formal.v:169$79_Y
  end
  attribute \src "cva6_lsu_formal.v:177.21-177.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:177$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:177$90_Y
    connect \B $eq$cva6_lsu_formal.v:177$91_Y
    connect \Y $logic_or$cva6_lsu_formal.v:177$92_Y
  end
  attribute \src "cva6_lsu_formal.v:194.21-194.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:194$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:194$98_Y
    connect \B $eq$cva6_lsu_formal.v:194$99_Y
    connect \Y $logic_or$cva6_lsu_formal.v:194$100_Y
  end
  attribute \src "cva6_lsu_formal.v:176.59-176.67"
  cell $lt $lt$cva6_lsu_formal.v:176$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:176$88_Y
  end
  attribute \src "cva6_lsu_formal.v:193.59-193.67"
  cell $lt $lt$cva6_lsu_formal.v:193$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:193$96_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $dff $procdff$10470
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:169$9_EN[0:0]$48
    connect \Q $formal$cva6_lsu_formal.v:169$9_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $dff $procdff$10473
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:206$11_CHECK[0:0]$51
    connect \Q $formal$cva6_lsu_formal.v:206$11_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$10477
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$10000_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$10000_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$10001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$10001_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$10002
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10736
    connect \B $procmux$9997_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Y $procmux$10002_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10005
    parameter \WIDTH 32
    connect \A $procmux$10002_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10738
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$1_DATA[31:0]$86
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10116
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10119
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10740
    connect \B $logic_and$cva6_lsu_formal.v:159$61_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$35
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10125
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10742
    connect \B $logic_and$cva6_lsu_formal.v:160$64_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$37
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10131
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10744
    connect \B $logic_and$cva6_lsu_formal.v:161$67_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$39
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10137
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10746
    connect \B $logic_and$cva6_lsu_formal.v:162$70_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$41
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10143
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10748
    connect \B $logic_and$cva6_lsu_formal.v:164$75_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$43
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10149
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10750
    connect \B $eq$cva6_lsu_formal.v:165$76_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:164$8_CHECK[0:0]$45
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$10152
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Y $procmux$10152_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10155
    parameter \WIDTH 1
    connect \A $procmux$10152_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:169$9_EN[0:0]$48
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$10158
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10752
    connect \B $eq$cva6_lsu_formal.v:171$84_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Y $procmux$10158_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10161
    parameter \WIDTH 1
    connect \A $procmux$10158_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10754
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:169$9_CHECK[0:0]$47
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$10170
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10756
    connect \B $eq$cva6_lsu_formal.v:172$85_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Y $procmux$10170_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10173
    parameter \WIDTH 1
    connect \A $procmux$10170_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10758
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:171$10_CHECK[0:0]$49
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$10182
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10760
    connect \B $eq$cva6_lsu_formal.v:208$102_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Y $procmux$10182_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$10185
    parameter \WIDTH 1
    connect \A $procmux$10182_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10762
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:206$11_CHECK[0:0]$51
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:194.21-194.93|cva6_lsu_formal.v:194.17-198.20"
  cell $mux $procmux$9910
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:194$100_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:193.17-193.67|cva6_lsu_formal.v:193.13-206.16"
  cell $mux $procmux$9921
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:193$97_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:193.17-193.67|cva6_lsu_formal.v:193.13-206.16"
  cell $mux $procmux$9939
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:193$97_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9947
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10764
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \instr1 [31:25] \prog[1] [24:20] \instr1 [19:0] \instr2 [31:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$9951_CMP $procmux$9950_CMP $procmux$9949_CMP $procmux$9948_CMP }
    connect \Y $procmux$9947_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9948_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$9948_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9949_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$9949_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9950_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$9950_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$9951_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$9951_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$9952
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10766
    connect \B $procmux$9947_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$79_Y
    connect \Y $procmux$9952_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$9955
    parameter \WIDTH 32
    connect \A $procmux$9952_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10768
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$2_DATA[31:0]$94
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:177.21-177.93|cva6_lsu_formal.v:177.17-181.20"
  cell $mux $procmux$9960
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:177$92_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:176.17-176.67|cva6_lsu_formal.v:176.13-189.16"
  cell $mux $procmux$9971
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:176$89_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:176.17-176.67|cva6_lsu_formal.v:176.13-189.16"
  cell $mux $procmux$9989
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:176$89_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9997
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10770
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \instr1 [31:25] \prog[1] [24:20] \instr1 [19:0] \instr2 [31:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$10001_CMP $procmux$10000_CMP $procmux$9999_CMP $procmux$9998_CMP }
    connect \Y $procmux$9997_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9998_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$9998_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9999_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$9999_CMP
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect { \instr0 [31:15] \instr0 [11:7] } { \prog[0] [31:15] \prog[0] [11:7] }
  connect \instr1 [24:20] \prog[1] [24:20]
  connect \instr2 [11:7] \prog[2] [11:7]
  connect { \instr3 [31:15] \instr3 [11:7] } { \prog[3] [31:15] \prog[3] [11:7] }
  connect { \prog[0] [14:12] \prog[0] [6:0] } { \instr0 [14:12] \instr0 [6:0] }
  connect { \prog[1] [31:25] \prog[1] [19:0] } { \instr1 [31:25] \instr1 [19:0] }
  connect { \prog[2] [31:12] \prog[2] [6:0] } { \instr2 [31:12] \instr2 [6:0] }
  connect { \prog[3] [14:12] \prog[3] [6:0] } { \instr3 [14:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \hdlname "\\cva6_lsu_model"
attribute \src "cva6_lsu_model.v:12.1-228.10"
module \cva6_lsu_model
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\load_instr_i_queue[31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\load_instr_i_queue_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\load_instr_queue_state[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_commit_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_serve_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_store_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire $0\ready_flag[0:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[0][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[1][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[2][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[3][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[0][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[1][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[2][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[3][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[0][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[1][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[2][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[3][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $2\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$393_DATA[1:0]$492
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$403_DATA[1:0]$568
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$405_DATA[1:0]$577
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $3\instr_i_pc[7:0]
  attribute \unused_bits "0 1 2"
  wire width 12 $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$397_DATA[31:0]$528
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$399_DATA[7:0]$530
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$398_DATA[1:0]$529
  attribute \unused_bits "0 1 2"
  wire width 12 $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$400_DATA[31:0]$555
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$402_DATA[7:0]$557
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$401_DATA[1:0]$556
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5\instr_i_pc[7:0]
  wire width 2 $add$cva6_lsu_model.v:148$500_Y
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:149$501_Y
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:169$536_Y
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:197$572_Y
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:206$581_Y
  wire width 8 $auto$async2sync.cc:140:execute$10679
  wire width 2 $auto$async2sync.cc:140:execute$10681
  wire width 2 $auto$async2sync.cc:140:execute$10683
  wire width 2 $auto$async2sync.cc:140:execute$10685
  wire width 32 $auto$async2sync.cc:140:execute$10687
  wire width 8 $auto$async2sync.cc:140:execute$10689
  wire width 2 $auto$async2sync.cc:140:execute$10691
  wire $auto$async2sync.cc:140:execute$10693
  wire width 32 $auto$async2sync.cc:140:execute$10695
  wire width 32 $auto$async2sync.cc:140:execute$10697
  wire $auto$async2sync.cc:140:execute$10699
  wire $auto$async2sync.cc:140:execute$10701
  wire $auto$async2sync.cc:140:execute$10703
  wire $auto$async2sync.cc:140:execute$10705
  wire $auto$async2sync.cc:140:execute$10707
  wire $auto$async2sync.cc:140:execute$10709
  wire width 32 $auto$async2sync.cc:140:execute$10711
  wire width 32 $auto$async2sync.cc:140:execute$10713
  wire width 32 $auto$async2sync.cc:140:execute$10715
  wire width 32 $auto$async2sync.cc:140:execute$10717
  wire width 8 $auto$async2sync.cc:140:execute$10719
  wire width 8 $auto$async2sync.cc:140:execute$10721
  wire width 8 $auto$async2sync.cc:140:execute$10723
  wire width 8 $auto$async2sync.cc:140:execute$10725
  wire width 2 $auto$async2sync.cc:140:execute$10727
  wire width 2 $auto$async2sync.cc:140:execute$10729
  wire width 2 $auto$async2sync.cc:140:execute$10731
  wire width 2 $auto$async2sync.cc:140:execute$10733
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10772
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10774
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10776
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10778
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10780
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10782
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10784
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10786
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10788
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10790
  wire $auto$rtlil.cc:2817:Anyseq$10792
  wire $auto$rtlil.cc:2817:Anyseq$10794
  wire $auto$rtlil.cc:2817:Anyseq$10796
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10798
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10800
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10802
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10804
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10806
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10808
  wire $auto$rtlil.cc:2817:Anyseq$10810
  wire $auto$rtlil.cc:2817:Anyseq$10812
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10814
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10816
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  wire $eq$cva6_lsu_model.v:161$534_Y
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  wire $eq$cva6_lsu_model.v:172$545_Y
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  wire $eq$cva6_lsu_model.v:179$546_Y
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  wire $eq$cva6_lsu_model.v:185$561_Y
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  wire $eq$cva6_lsu_model.v:186$563_Y
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  wire $ge$cva6_lsu_model.v:160$532_Y
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  wire $ge$cva6_lsu_model.v:184$559_Y
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  wire $logic_and$cva6_lsu_model.v:141$483_Y
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  wire $logic_and$cva6_lsu_model.v:153$502_Y
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  wire $logic_not$cva6_lsu_model.v:141$482_Y
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  wire $logic_or$cva6_lsu_model.v:159$533_Y
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  wire $logic_or$cva6_lsu_model.v:159$535_Y
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  wire $logic_or$cva6_lsu_model.v:183$560_Y
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  wire $logic_or$cva6_lsu_model.v:183$562_Y
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  wire $ne$cva6_lsu_model.v:142$493_Y
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  wire $ne$cva6_lsu_model.v:154$519_Y
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  wire $ne$cva6_lsu_model.v:159$531_Y
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  wire $ne$cva6_lsu_model.v:183$558_Y
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  wire $ne$cva6_lsu_model.v:193$569_Y
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  wire $ne$cva6_lsu_model.v:202$578_Y
  wire width 2 $procmux$1017_Y
  wire $procmux$1018_CMP
  wire $procmux$1019_CMP
  wire $procmux$1020_CMP
  wire $procmux$1021_CMP
  wire width 2 $procmux$1052_Y
  wire width 2 $procmux$1055_Y
  wire width 2 $procmux$1057_Y
  wire width 2 $procmux$1060_Y
  wire $procmux$1061_CMP
  wire width 2 $procmux$1063_Y
  wire width 2 $procmux$1065_Y
  wire width 2 $procmux$1068_Y
  wire $procmux$1069_CMP
  wire width 2 $procmux$1071_Y
  wire width 2 $procmux$1077_Y
  wire width 2 $procmux$1080_Y
  wire width 2 $procmux$1082_Y
  wire width 2 $procmux$1086_Y
  wire $procmux$1087_CMP
  wire width 2 $procmux$1089_Y
  wire width 2 $procmux$1091_Y
  wire width 2 $procmux$1095_Y
  wire $procmux$1096_CMP
  wire width 2 $procmux$1098_Y
  wire width 2 $procmux$1105_Y
  wire width 2 $procmux$1108_Y
  wire width 2 $procmux$1110_Y
  wire width 2 $procmux$1115_Y
  wire $procmux$1116_CMP
  wire width 2 $procmux$1118_Y
  wire width 2 $procmux$1120_Y
  wire width 2 $procmux$1125_Y
  wire $procmux$1126_CMP
  wire width 2 $procmux$1128_Y
  wire width 2 $procmux$1136_Y
  wire width 2 $procmux$1139_Y
  wire width 2 $procmux$1141_Y
  wire width 2 $procmux$1147_Y
  wire $procmux$1148_CMP
  wire width 2 $procmux$1150_Y
  wire width 2 $procmux$1152_Y
  wire width 2 $procmux$1158_Y
  wire $procmux$1159_CMP
  wire width 2 $procmux$1161_Y
  wire width 8 $procmux$1166_Y
  wire width 8 $procmux$1169_Y
  wire width 8 $procmux$1175_Y
  wire width 8 $procmux$1178_Y
  wire width 8 $procmux$1185_Y
  wire width 8 $procmux$1188_Y
  wire width 8 $procmux$1196_Y
  wire width 8 $procmux$1199_Y
  wire width 32 $procmux$1204_Y
  wire width 32 $procmux$1207_Y
  wire width 32 $procmux$1213_Y
  wire width 32 $procmux$1216_Y
  wire width 32 $procmux$1223_Y
  wire width 32 $procmux$1226_Y
  wire width 32 $procmux$1234_Y
  wire width 32 $procmux$1237_Y
  wire $procmux$1243_Y
  wire $procmux$1245_Y
  wire $procmux$1249_Y
  wire width 2 $procmux$1253_Y
  wire width 2 $procmux$1255_Y
  wire width 2 $procmux$1258_Y
  wire width 2 $procmux$1262_Y
  wire width 2 $procmux$1264_Y
  wire width 2 $procmux$1268_Y
  wire width 2 $procmux$1271_Y
  wire width 8 $procmux$1277_Y
  wire width 32 $procmux$1283_Y
  wire width 2 $procmux$1289_Y
  wire width 2 $procmux$1295_Y
  wire width 2 $procmux$1301_Y
  wire width 2 $procmux$623_Y
  wire width 2 $procmux$655_Y
  wire width 8 $procmux$674_Y
  wire width 8 $procmux$680_Y
  wire width 8 $procmux$683_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$694_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$697_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$702_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$708_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$711_Y
  wire width 8 $procmux$843_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$854_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$865_Y
  attribute \src "cva6_lsu_model.v:13.16-13.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_model.v:75.16-75.29"
  wire width 32 \inner_instr_i
  attribute \src "cva6_lsu_model.v:77.9-77.28"
  wire \inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:79.9-79.24"
  wire \inner_is_load_i
  attribute \src "cva6_lsu_model.v:83.9-83.30"
  wire \inner_load_mem_resp_i
  attribute \src "cva6_lsu_model.v:81.9-81.31"
  wire \inner_store_mem_resp_i
  attribute \src "cva6_lsu_model.v:15.23-15.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_model.v:32.17-32.27"
  wire width 8 \instr_i_pc
  attribute \src "cva6_lsu_model.v:18.16-18.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_model.v:16.16-16.25"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_model.v:42.16-42.34"
  wire width 32 \load_instr_i_queue
  attribute \src "cva6_lsu_model.v:43.17-43.38"
  wire width 8 \load_instr_i_queue_pc
  attribute \src "cva6_lsu_model.v:44.15-44.37"
  wire width 2 \load_instr_queue_state
  attribute \src "cva6_lsu_model.v:20.16-20.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_model.v:21.17-21.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_model.v:25.25-25.52"
  wire width 2 output 12 \port_load_instr_queue_state
  attribute \src "cva6_lsu_model.v:24.29-24.57"
  wire width 8 output 11 \port_store_instr_queue_state
  attribute \src "cva6_lsu_model.v:39.17-39.33"
  wire width 2 \queue_commit_ptr
  attribute \src "cva6_lsu_model.v:40.17-40.32"
  wire width 2 \queue_serve_ptr
  attribute \src "cva6_lsu_model.v:38.17-38.32"
  wire width 2 \queue_store_ptr
  attribute \src "cva6_lsu_model.v:64.9-64.19"
  wire \ready_flag
  attribute \src "cva6_lsu_model.v:22.17-22.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_model.v:14.16-14.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_model.v:17.16-17.30"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[0]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[1]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[2]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[3]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[0]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[1]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[2]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[3]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[0]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[1]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[2]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[3]
  attribute \src "cva6_lsu_model.v:19.16-19.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_model.v:76.16-76.31"
  wire width 32 \x_inner_instr_i
  attribute \src "cva6_lsu_model.v:78.9-78.30"
  wire \x_inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:80.9-80.26"
  wire \x_inner_is_load_i
  attribute \src "cva6_lsu_model.v:148.40-148.59"
  cell $add $add$cva6_lsu_model.v:148$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:148$500_Y
  end
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  cell $add $add$cva6_lsu_model.v:149$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \instr_i_pc
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:149$501_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  cell $add $add$cva6_lsu_model.v:169$536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:169$536_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  cell $add $add$cva6_lsu_model.v:197$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:197$572_Y [1:0]
  end
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  cell $add $add$cva6_lsu_model.v:206$581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:206$581_Y [1:0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10680
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10679
    connect \S \rst_ni
    connect \Y \instr_i_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10682
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10681
    connect \S \rst_ni
    connect \Y \queue_store_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10684
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10683
    connect \S \rst_ni
    connect \Y \queue_commit_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10686
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10685
    connect \S \rst_ni
    connect \Y \queue_serve_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10688
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10687
    connect \S \rst_ni
    connect \Y \load_instr_i_queue
  end
  cell $mux $auto$async2sync.cc:149:execute$10690
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10689
    connect \S \rst_ni
    connect \Y \load_instr_i_queue_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10692
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10691
    connect \S \rst_ni
    connect \Y \load_instr_queue_state
  end
  cell $mux $auto$async2sync.cc:149:execute$10694
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$async2sync.cc:140:execute$10693
    connect \S \rst_ni
    connect \Y \ready_flag
  end
  cell $mux $auto$async2sync.cc:149:execute$10696
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10695
    connect \S \rst_ni
    connect \Y \inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10698
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10697
    connect \S \rst_ni
    connect \Y \x_inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10700
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10699
    connect \S \rst_ni
    connect \Y \inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10702
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10701
    connect \S \rst_ni
    connect \Y \x_inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10704
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10703
    connect \S \rst_ni
    connect \Y \inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10706
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10705
    connect \S \rst_ni
    connect \Y \x_inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10708
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10707
    connect \S \rst_ni
    connect \Y \inner_store_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10710
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10709
    connect \S \rst_ni
    connect \Y \inner_load_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10712
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10711
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10714
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10713
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10716
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10715
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10718
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10717
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10720
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10719
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10722
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10721
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10724
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10723
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10726
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10725
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10728
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10727
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10730
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10729
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10732
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10731
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10734
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10733
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[3]
  end
  cell $anyseq $auto$setundef.cc:501:execute$10771
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10772
  end
  cell $anyseq $auto$setundef.cc:501:execute$10773
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10774
  end
  cell $anyseq $auto$setundef.cc:501:execute$10775
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10776
  end
  cell $anyseq $auto$setundef.cc:501:execute$10777
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10778
  end
  cell $anyseq $auto$setundef.cc:501:execute$10779
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10780
  end
  cell $anyseq $auto$setundef.cc:501:execute$10781
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10782
  end
  cell $anyseq $auto$setundef.cc:501:execute$10783
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10784
  end
  cell $anyseq $auto$setundef.cc:501:execute$10785
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10786
  end
  cell $anyseq $auto$setundef.cc:501:execute$10787
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10788
  end
  cell $anyseq $auto$setundef.cc:501:execute$10789
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10790
  end
  cell $anyseq $auto$setundef.cc:501:execute$10791
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10792
  end
  cell $anyseq $auto$setundef.cc:501:execute$10793
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10794
  end
  cell $anyseq $auto$setundef.cc:501:execute$10795
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10796
  end
  cell $anyseq $auto$setundef.cc:501:execute$10797
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10798
  end
  cell $anyseq $auto$setundef.cc:501:execute$10799
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10800
  end
  cell $anyseq $auto$setundef.cc:501:execute$10801
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10802
  end
  cell $anyseq $auto$setundef.cc:501:execute$10803
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10804
  end
  cell $anyseq $auto$setundef.cc:501:execute$10805
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10806
  end
  cell $anyseq $auto$setundef.cc:501:execute$10807
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10808
  end
  cell $anyseq $auto$setundef.cc:501:execute$10809
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10810
  end
  cell $anyseq $auto$setundef.cc:501:execute$10811
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10812
  end
  cell $anyseq $auto$setundef.cc:501:execute$10813
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10814
  end
  cell $anyseq $auto$setundef.cc:501:execute$10815
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10816
  end
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  cell $not $eq$cva6_lsu_model.v:161$534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$398_DATA[1:0]$529 [0]
    connect \Y $eq$cva6_lsu_model.v:161$534_Y
  end
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  cell $logic_not $eq$cva6_lsu_model.v:172$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $eq$cva6_lsu_model.v:172$545_Y
  end
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  cell $eq $eq$cva6_lsu_model.v:179$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_model.v:179$546_Y
  end
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  cell $not $eq$cva6_lsu_model.v:185$561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$401_DATA[1:0]$556 [0]
    connect \Y $eq$cva6_lsu_model.v:185$561_Y
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  cell $eq $eq$cva6_lsu_model.v:186$563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_model.v:186$563_Y
  end
  attribute \src "cva6_lsu_model.v:72.25-72.56"
  cell $eq $eq$cva6_lsu_model.v:72$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 1'1
    connect \Y \load_req_o
  end
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  cell $ge $ge$cva6_lsu_model.v:160$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$399_DATA[7:0]$530
    connect \B $2\instr_i_pc[7:0]
    connect \Y $ge$cva6_lsu_model.v:160$532_Y
  end
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  cell $ge $ge$cva6_lsu_model.v:184$559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$402_DATA[7:0]$557
    connect \B \load_instr_i_queue_pc
    connect \Y $ge$cva6_lsu_model.v:184$559_Y
  end
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  cell $logic_and $logic_and$cva6_lsu_model.v:141$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_instr_valid_i
    connect \B $logic_not$cva6_lsu_model.v:141$482_Y
    connect \Y $logic_and$cva6_lsu_model.v:141$483_Y
  end
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  cell $logic_and $logic_and$cva6_lsu_model.v:153$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_instr_valid_i
    connect \B \inner_is_load_i
    connect \Y $logic_and$cva6_lsu_model.v:153$502_Y
  end
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  cell $logic_not $logic_not$cva6_lsu_model.v:141$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_is_load_i
    connect \Y $logic_not$cva6_lsu_model.v:141$482_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:159$531_Y
    connect \B $ge$cva6_lsu_model.v:160$532_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$533_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:159$533_Y
    connect \B $eq$cva6_lsu_model.v:161$534_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$535_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:183$558_Y
    connect \B $ge$cva6_lsu_model.v:184$559_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$560_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:183$560_Y
    connect \B $eq$cva6_lsu_model.v:185$561_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$562_Y
  end
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  cell $reduce_bool $ne$cva6_lsu_model.v:142$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$393_DATA[1:0]$492
    connect \Y $ne$cva6_lsu_model.v:142$493_Y
  end
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  cell $reduce_bool $ne$cva6_lsu_model.v:154$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $ne$cva6_lsu_model.v:154$519_Y
  end
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  cell $ne $ne$cva6_lsu_model.v:159$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$397_DATA[31:0]$528 [11:3]
    connect \B \inner_instr_i [11:3]
    connect \Y $ne$cva6_lsu_model.v:159$531_Y
  end
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  cell $ne $ne$cva6_lsu_model.v:183$558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$400_DATA[31:0]$555 [11:3]
    connect \B \load_instr_i_queue [11:3]
    connect \Y $ne$cva6_lsu_model.v:183$558_Y
  end
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  cell $ne $ne$cva6_lsu_model.v:193$569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$403_DATA[1:0]$568
    connect \B 1'1
    connect \Y $ne$cva6_lsu_model.v:193$569_Y
  end
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  cell $ne $ne$cva6_lsu_model.v:202$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$405_DATA[1:0]$577
    connect \B 2'11
    connect \Y $ne$cva6_lsu_model.v:202$578_Y
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10194
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\instr_i_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10679
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10195
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_store_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10681
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10196
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_commit_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10683
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10197
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_serve_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10685
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10198
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue[31:0]
    connect \Q $auto$async2sync.cc:140:execute$10687
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10199
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10689
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10200
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\load_instr_queue_state[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10691
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10213
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\ready_flag[0:0]
    connect \Q $auto$async2sync.cc:140:execute$10693
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10214
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \instr_i
    connect \Q $auto$async2sync.cc:140:execute$10695
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10215
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \inner_instr_i
    connect \Q $auto$async2sync.cc:140:execute$10697
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10216
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10699
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10217
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10701
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10218
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10703
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10219
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10705
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10220
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \store_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10707
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10222
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10709
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10227
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[0][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10711
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10228
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[1][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10713
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10229
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[2][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10715
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10230
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[3][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10717
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10231
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[0][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10719
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10232
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[1][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10721
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10233
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[2][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10723
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10234
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[3][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10725
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10235
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[0][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10727
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10236
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[1][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10729
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10237
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[2][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10731
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10238
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[3][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10733
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1012
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:149$501_Y [7:0]
    connect \B \instr_i_pc
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $3\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$1017
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10772
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1021_CMP $procmux$1020_CMP $procmux$1019_CMP $procmux$1018_CMP }
    connect \Y $procmux$1017_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'11
    connect \Y $procmux$1018_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'10
    connect \Y $procmux$1019_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $procmux$1020_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1021_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \Y $procmux$1021_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1022
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10774
    connect \B $procmux$1017_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$393_DATA[1:0]$492
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1043
    parameter \WIDTH 8
    connect \A \instr_i_pc
    connect \B $3\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $2\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1052
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B 2'11
    connect \S $procmux$1018_CMP
    connect \Y $procmux$1052_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1055
    parameter \WIDTH 2
    connect \A $procmux$1052_Y
    connect \B \store_instr_queue_state[3]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1055_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1057
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B $procmux$1055_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $procmux$1057_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1060
    parameter \WIDTH 2
    connect \A $procmux$1057_Y
    connect \B 2'00
    connect \S $procmux$1061_CMP
    connect \Y $procmux$1060_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1061_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'11
    connect \Y $procmux$1061_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1063
    parameter \WIDTH 2
    connect \A $procmux$1060_Y
    connect \B $procmux$1057_Y
    connect \S $ne$cva6_lsu_model.v:193$569_Y
    connect \Y $procmux$1063_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1065
    parameter \WIDTH 2
    connect \A $procmux$1057_Y
    connect \B $procmux$1063_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1065_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1068
    parameter \WIDTH 2
    connect \A $procmux$1065_Y
    connect \B 2'01
    connect \S $procmux$1069_CMP
    connect \Y $procmux$1068_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1069_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'11
    connect \Y $procmux$1069_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1071
    parameter \WIDTH 2
    connect \A $procmux$1068_Y
    connect \B $procmux$1065_Y
    connect \S $ne$cva6_lsu_model.v:202$578_Y
    connect \Y $procmux$1071_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1073
    parameter \WIDTH 2
    connect \A $procmux$1065_Y
    connect \B $procmux$1071_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1077
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B 2'11
    connect \S $procmux$1019_CMP
    connect \Y $procmux$1077_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1080
    parameter \WIDTH 2
    connect \A $procmux$1077_Y
    connect \B \store_instr_queue_state[2]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1080_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1082
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B $procmux$1080_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $procmux$1082_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1086
    parameter \WIDTH 2
    connect \A $procmux$1082_Y
    connect \B 2'00
    connect \S $procmux$1087_CMP
    connect \Y $procmux$1086_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1087_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'10
    connect \Y $procmux$1087_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1089
    parameter \WIDTH 2
    connect \A $procmux$1086_Y
    connect \B $procmux$1082_Y
    connect \S $ne$cva6_lsu_model.v:193$569_Y
    connect \Y $procmux$1089_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1091
    parameter \WIDTH 2
    connect \A $procmux$1082_Y
    connect \B $procmux$1089_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1091_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1095
    parameter \WIDTH 2
    connect \A $procmux$1091_Y
    connect \B 2'01
    connect \S $procmux$1096_CMP
    connect \Y $procmux$1095_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1096_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'10
    connect \Y $procmux$1096_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1098
    parameter \WIDTH 2
    connect \A $procmux$1095_Y
    connect \B $procmux$1091_Y
    connect \S $ne$cva6_lsu_model.v:202$578_Y
    connect \Y $procmux$1098_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1100
    parameter \WIDTH 2
    connect \A $procmux$1091_Y
    connect \B $procmux$1098_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1105
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B 2'11
    connect \S $procmux$1020_CMP
    connect \Y $procmux$1105_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1108
    parameter \WIDTH 2
    connect \A $procmux$1105_Y
    connect \B \store_instr_queue_state[1]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1108_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1110
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B $procmux$1108_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $procmux$1110_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1115
    parameter \WIDTH 2
    connect \A $procmux$1110_Y
    connect \B 2'00
    connect \S $procmux$1116_CMP
    connect \Y $procmux$1115_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1116_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $procmux$1116_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1118
    parameter \WIDTH 2
    connect \A $procmux$1115_Y
    connect \B $procmux$1110_Y
    connect \S $ne$cva6_lsu_model.v:193$569_Y
    connect \Y $procmux$1118_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1120
    parameter \WIDTH 2
    connect \A $procmux$1110_Y
    connect \B $procmux$1118_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1120_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1125
    parameter \WIDTH 2
    connect \A $procmux$1120_Y
    connect \B 2'01
    connect \S $procmux$1126_CMP
    connect \Y $procmux$1125_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1126_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $procmux$1126_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1128
    parameter \WIDTH 2
    connect \A $procmux$1125_Y
    connect \B $procmux$1120_Y
    connect \S $ne$cva6_lsu_model.v:202$578_Y
    connect \Y $procmux$1128_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1130
    parameter \WIDTH 2
    connect \A $procmux$1120_Y
    connect \B $procmux$1128_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1136
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B 2'11
    connect \S $procmux$1021_CMP
    connect \Y $procmux$1136_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1139
    parameter \WIDTH 2
    connect \A $procmux$1136_Y
    connect \B \store_instr_queue_state[0]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1139_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1141
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B $procmux$1139_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $procmux$1141_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1147
    parameter \WIDTH 2
    connect \A $procmux$1141_Y
    connect \B 2'00
    connect \S $procmux$1148_CMP
    connect \Y $procmux$1147_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1148_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \Y $procmux$1148_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1150
    parameter \WIDTH 2
    connect \A $procmux$1147_Y
    connect \B $procmux$1141_Y
    connect \S $ne$cva6_lsu_model.v:193$569_Y
    connect \Y $procmux$1150_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1152
    parameter \WIDTH 2
    connect \A $procmux$1141_Y
    connect \B $procmux$1150_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1152_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1158
    parameter \WIDTH 2
    connect \A $procmux$1152_Y
    connect \B 2'01
    connect \S $procmux$1159_CMP
    connect \Y $procmux$1158_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1159_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \Y $procmux$1159_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1161
    parameter \WIDTH 2
    connect \A $procmux$1158_Y
    connect \B $procmux$1152_Y
    connect \S $ne$cva6_lsu_model.v:202$578_Y
    connect \Y $procmux$1161_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1163
    parameter \WIDTH 2
    connect \A $procmux$1152_Y
    connect \B $procmux$1161_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1166
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B \instr_i_pc
    connect \S $procmux$1018_CMP
    connect \Y $procmux$1166_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1169
    parameter \WIDTH 8
    connect \A $procmux$1166_Y
    connect \B \store_instr_i_queue_pc[3]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1169_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1171
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B $procmux$1169_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $0\store_instr_i_queue_pc[3][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1175
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B \instr_i_pc
    connect \S $procmux$1019_CMP
    connect \Y $procmux$1175_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1178
    parameter \WIDTH 8
    connect \A $procmux$1175_Y
    connect \B \store_instr_i_queue_pc[2]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1178_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1180
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B $procmux$1178_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $0\store_instr_i_queue_pc[2][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1185
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B \instr_i_pc
    connect \S $procmux$1020_CMP
    connect \Y $procmux$1185_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1188
    parameter \WIDTH 8
    connect \A $procmux$1185_Y
    connect \B \store_instr_i_queue_pc[1]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1188_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1190
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B $procmux$1188_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $0\store_instr_i_queue_pc[1][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1196
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B \instr_i_pc
    connect \S $procmux$1021_CMP
    connect \Y $procmux$1196_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1199
    parameter \WIDTH 8
    connect \A $procmux$1196_Y
    connect \B \store_instr_i_queue_pc[0]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1199_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1201
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B $procmux$1199_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $0\store_instr_i_queue_pc[0][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1204
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B \x_inner_instr_i
    connect \S $procmux$1018_CMP
    connect \Y $procmux$1204_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1207
    parameter \WIDTH 32
    connect \A $procmux$1204_Y
    connect \B \store_instr_i_queue[3]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1207_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1209
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B $procmux$1207_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $0\store_instr_i_queue[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1213
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B \x_inner_instr_i
    connect \S $procmux$1019_CMP
    connect \Y $procmux$1213_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1216
    parameter \WIDTH 32
    connect \A $procmux$1213_Y
    connect \B \store_instr_i_queue[2]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1216_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1218
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B $procmux$1216_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $0\store_instr_i_queue[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1223
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B \x_inner_instr_i
    connect \S $procmux$1020_CMP
    connect \Y $procmux$1223_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1226
    parameter \WIDTH 32
    connect \A $procmux$1223_Y
    connect \B \store_instr_i_queue[1]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1226_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1228
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B $procmux$1226_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $0\store_instr_i_queue[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1234
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B \x_inner_instr_i
    connect \S $procmux$1021_CMP
    connect \Y $procmux$1234_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1237
    parameter \WIDTH 32
    connect \A $procmux$1234_Y
    connect \B \store_instr_i_queue[0]
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1237_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1239
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B $procmux$1237_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $0\store_instr_i_queue[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1243
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \ready_flag
    connect \S $eq$cva6_lsu_model.v:172$545_Y
    connect \Y $procmux$1243_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1245
    parameter \WIDTH 1
    connect \A \ready_flag
    connect \B $procmux$1243_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1245_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1249
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_flag
    connect \S $ne$cva6_lsu_model.v:154$519_Y
    connect \Y $procmux$1249_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1251
    parameter \WIDTH 1
    connect \A $procmux$1245_Y
    connect \B $procmux$1249_Y
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $0\ready_flag[0:0]
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48|cva6_lsu_model.v:186.17-188.20"
  cell $mux $procmux$1253
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B 2'01
    connect \S $eq$cva6_lsu_model.v:186$563_Y
    connect \Y $procmux$1253_Y
  end
  attribute \src "cva6_lsu_model.v:183.26-185.69|cva6_lsu_model.v:183.22-189.16"
  cell $mux $procmux$1255
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B $procmux$1253_Y
    connect \S $logic_or$cva6_lsu_model.v:183$562_Y
    connect \Y $procmux$1255_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$1258
    parameter \WIDTH 2
    connect \A $procmux$1255_Y
    connect \B 2'00
    connect \S $eq$cva6_lsu_model.v:179$546_Y
    connect \Y $procmux$1258_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1262
    parameter \WIDTH 2
    connect \A 2'10
    connect \B \load_instr_queue_state
    connect \S $eq$cva6_lsu_model.v:172$545_Y
    connect \Y $procmux$1262_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1264
    parameter \WIDTH 2
    connect \A $procmux$1258_Y
    connect \B $procmux$1262_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1264_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:159.25-161.76|cva6_lsu_model.v:159.21-167.24"
  cell $mux $procmux$1268
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'01
    connect \S $logic_or$cva6_lsu_model.v:159$535_Y
    connect \Y $procmux$1268_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1271
    parameter \WIDTH 2
    connect \A $procmux$1268_Y
    connect \B \load_instr_queue_state
    connect \S $ne$cva6_lsu_model.v:154$519_Y
    connect \Y $procmux$1271_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1273
    parameter \WIDTH 2
    connect \A $procmux$1264_Y
    connect \B $procmux$1271_Y
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $0\load_instr_queue_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1277
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B \load_instr_i_queue_pc
    connect \S $ne$cva6_lsu_model.v:154$519_Y
    connect \Y $procmux$1277_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1279
    parameter \WIDTH 8
    connect \A \load_instr_i_queue_pc
    connect \B $procmux$1277_Y
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $0\load_instr_i_queue_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1283
    parameter \WIDTH 32
    connect \A \inner_instr_i
    connect \B \load_instr_i_queue
    connect \S $ne$cva6_lsu_model.v:154$519_Y
    connect \Y $procmux$1283_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1285
    parameter \WIDTH 32
    connect \A \load_instr_i_queue
    connect \B $procmux$1283_Y
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $0\load_instr_i_queue[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1289
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:197$572_Y [1:0]
    connect \B \queue_serve_ptr
    connect \S $ne$cva6_lsu_model.v:193$569_Y
    connect \Y $procmux$1289_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1291
    parameter \WIDTH 2
    connect \A \queue_serve_ptr
    connect \B $procmux$1289_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $0\queue_serve_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1295
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:206$581_Y [1:0]
    connect \B \queue_commit_ptr
    connect \S $ne$cva6_lsu_model.v:202$578_Y
    connect \Y $procmux$1295_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1297
    parameter \WIDTH 2
    connect \A \queue_commit_ptr
    connect \B $procmux$1295_Y
    connect \S \store_commit_i
    connect \Y $0\queue_commit_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1301
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:148$500_Y
    connect \B \queue_store_ptr
    connect \S $ne$cva6_lsu_model.v:142$493_Y
    connect \Y $procmux$1301_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1303
    parameter \WIDTH 2
    connect \A \queue_store_ptr
    connect \B $procmux$1301_Y
    connect \S $logic_and$cva6_lsu_model.v:141$483_Y
    connect \Y $0\queue_store_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$623
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10776
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1159_CMP $procmux$1126_CMP $procmux$1096_CMP $procmux$1069_CMP }
    connect \Y $procmux$623_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$628
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10778
    connect \B $procmux$623_Y
    connect \S \store_commit_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$405_DATA[1:0]$577
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$655
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10780
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1148_CMP $procmux$1116_CMP $procmux$1087_CMP $procmux$1061_CMP }
    connect \Y $procmux$655_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$660
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10782
    connect \B $procmux$655_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$403_DATA[1:0]$568
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$674
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10784
    connect \B { \store_instr_i_queue_pc[0] \store_instr_i_queue_pc[1] \store_instr_i_queue_pc[2] \store_instr_i_queue_pc[3] }
    connect \S { $procmux$1148_CMP $procmux$1116_CMP $procmux$1087_CMP $procmux$1061_CMP }
    connect \Y $procmux$674_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$680
    parameter \WIDTH 8
    connect \A $procmux$674_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10786
    connect \S $eq$cva6_lsu_model.v:179$546_Y
    connect \Y $procmux$680_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$683
    parameter \WIDTH 8
    connect \A $procmux$680_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10788
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$683_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$686
    parameter \WIDTH 8
    connect \A $procmux$683_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10790
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$402_DATA[7:0]$557
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$694
    parameter \WIDTH 1
    connect \A $procmux$655_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10792
    connect \S $eq$cva6_lsu_model.v:179$546_Y
    connect \Y $procmux$694_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$697
    parameter \WIDTH 1
    connect \A $procmux$694_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10794
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$697_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$700
    parameter \WIDTH 1
    connect \A $procmux$697_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10796
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$401_DATA[1:0]$556 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$702
    parameter \S_WIDTH 4
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10798
    connect \B { \store_instr_i_queue[0] [11:0] \store_instr_i_queue[1] [11:0] \store_instr_i_queue[2] [11:0] \store_instr_i_queue[3] [11:0] }
    connect \S { $procmux$1148_CMP $procmux$1116_CMP $procmux$1087_CMP $procmux$1061_CMP }
    connect \Y $procmux$702_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$708
    parameter \WIDTH 12
    connect \A $procmux$702_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10800
    connect \S $eq$cva6_lsu_model.v:179$546_Y
    connect \Y $procmux$708_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$711
    parameter \WIDTH 12
    connect \A $procmux$708_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10802
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$711_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$714
    parameter \WIDTH 12
    connect \A $procmux$711_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10804
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$400_DATA[31:0]$555
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$843
    parameter \WIDTH 8
    connect \A $procmux$674_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10806
    connect \S $ne$cva6_lsu_model.v:154$519_Y
    connect \Y $procmux$843_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$845
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10808
    connect \B $procmux$843_Y
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$399_DATA[7:0]$530
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$854
    parameter \WIDTH 1
    connect \A $procmux$655_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10810
    connect \S $ne$cva6_lsu_model.v:154$519_Y
    connect \Y $procmux$854_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$856
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10812
    connect \B $procmux$854_Y [0]
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$398_DATA[1:0]$529 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$865
    parameter \WIDTH 12
    connect \A $procmux$702_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10814
    connect \S $ne$cva6_lsu_model.v:154$519_Y
    connect \Y $procmux$865_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$867
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10816
    connect \B $procmux$865_Y [11:0]
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$397_DATA[31:0]$528
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$919
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:169$536_Y [7:0]
    connect \B $2\instr_i_pc[7:0]
    connect \S $ne$cva6_lsu_model.v:154$519_Y
    connect \Y $5\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$948
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B $5\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:153$502_Y
    connect \Y $0\instr_i_pc[7:0]
  end
  connect \port_load_instr_queue_state \load_instr_queue_state
  connect \port_store_instr_queue_state { \store_instr_queue_state[3] \store_instr_queue_state[2] \store_instr_queue_state[1] \store_instr_queue_state[0] }
  connect \ready_o \ready_flag
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$140_DATA[31:0]$289
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$143_DATA[31:0]$316
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$290_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$317_Y
  wire width 3 $add$cva6_processor_shim.v:254$366_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$336_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$344_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$11082
  wire $auto$opt_dff.cc:217:make_patterns_logic$11084
  wire $auto$opt_dff.cc:217:make_patterns_logic$11086
  wire $auto$opt_dff.cc:217:make_patterns_logic$11095
  wire $auto$opt_dff.cc:217:make_patterns_logic$11097
  wire $auto$opt_dff.cc:217:make_patterns_logic$11106
  wire $auto$opt_dff.cc:217:make_patterns_logic$11108
  wire $auto$opt_dff.cc:217:make_patterns_logic$11117
  wire $auto$opt_dff.cc:217:make_patterns_logic$11119
  wire $auto$opt_dff.cc:217:make_patterns_logic$11128
  wire $auto$opt_dff.cc:217:make_patterns_logic$11130
  wire $auto$opt_dff.cc:217:make_patterns_logic$11139
  wire $auto$opt_dff.cc:217:make_patterns_logic$11141
  wire $auto$opt_dff.cc:217:make_patterns_logic$11150
  wire $auto$opt_dff.cc:217:make_patterns_logic$11152
  wire $auto$opt_dff.cc:217:make_patterns_logic$11161
  wire $auto$opt_dff.cc:217:make_patterns_logic$11163
  wire $auto$opt_dff.cc:217:make_patterns_logic$11172
  wire $auto$opt_dff.cc:217:make_patterns_logic$11174
  wire $auto$opt_dff.cc:217:make_patterns_logic$11183
  wire $auto$opt_dff.cc:217:make_patterns_logic$11185
  wire $auto$opt_dff.cc:217:make_patterns_logic$11194
  wire $auto$opt_dff.cc:217:make_patterns_logic$11196
  wire $auto$opt_dff.cc:217:make_patterns_logic$11205
  wire $auto$opt_dff.cc:217:make_patterns_logic$11207
  wire $auto$opt_dff.cc:217:make_patterns_logic$11216
  wire $auto$opt_dff.cc:217:make_patterns_logic$11218
  wire $auto$opt_dff.cc:217:make_patterns_logic$11227
  wire $auto$opt_dff.cc:217:make_patterns_logic$11229
  wire $auto$opt_dff.cc:217:make_patterns_logic$11238
  wire $auto$opt_dff.cc:217:make_patterns_logic$11240
  wire $auto$opt_dff.cc:217:make_patterns_logic$11249
  wire $auto$opt_dff.cc:217:make_patterns_logic$11251
  wire $auto$opt_dff.cc:217:make_patterns_logic$11260
  wire $auto$opt_dff.cc:217:make_patterns_logic$11262
  wire $auto$opt_dff.cc:217:make_patterns_logic$11271
  wire $auto$opt_dff.cc:217:make_patterns_logic$11273
  wire $auto$opt_dff.cc:217:make_patterns_logic$11282
  wire $auto$opt_dff.cc:217:make_patterns_logic$11284
  wire $auto$opt_dff.cc:217:make_patterns_logic$11293
  wire $auto$opt_dff.cc:217:make_patterns_logic$11295
  wire $auto$opt_dff.cc:217:make_patterns_logic$11304
  wire $auto$opt_dff.cc:217:make_patterns_logic$11306
  wire $auto$opt_dff.cc:217:make_patterns_logic$11315
  wire $auto$opt_dff.cc:217:make_patterns_logic$11317
  wire $auto$opt_dff.cc:217:make_patterns_logic$11326
  wire $auto$opt_dff.cc:217:make_patterns_logic$11328
  wire $auto$opt_dff.cc:217:make_patterns_logic$11337
  wire $auto$opt_dff.cc:217:make_patterns_logic$11339
  wire $auto$opt_dff.cc:217:make_patterns_logic$11348
  wire $auto$opt_dff.cc:217:make_patterns_logic$11350
  wire $auto$opt_dff.cc:217:make_patterns_logic$11359
  wire $auto$opt_dff.cc:217:make_patterns_logic$11361
  wire $auto$opt_dff.cc:217:make_patterns_logic$11370
  wire $auto$opt_dff.cc:217:make_patterns_logic$11372
  wire $auto$opt_dff.cc:217:make_patterns_logic$11381
  wire $auto$opt_dff.cc:217:make_patterns_logic$11383
  wire $auto$opt_dff.cc:217:make_patterns_logic$11392
  wire $auto$opt_dff.cc:217:make_patterns_logic$11394
  wire $auto$opt_dff.cc:217:make_patterns_logic$11403
  wire $auto$opt_dff.cc:217:make_patterns_logic$11405
  wire $auto$opt_dff.cc:217:make_patterns_logic$11414
  wire $auto$opt_dff.cc:217:make_patterns_logic$11416
  wire $auto$opt_dff.cc:217:make_patterns_logic$11425
  wire $auto$opt_dff.cc:217:make_patterns_logic$11427
  wire $auto$opt_dff.cc:217:make_patterns_logic$11434
  wire $auto$opt_dff.cc:217:make_patterns_logic$11439
  wire $auto$opt_dff.cc:217:make_patterns_logic$11444
  wire $auto$opt_dff.cc:217:make_patterns_logic$11449
  wire $auto$opt_dff.cc:217:make_patterns_logic$11454
  wire $auto$opt_dff.cc:217:make_patterns_logic$11459
  wire $auto$opt_dff.cc:217:make_patterns_logic$11464
  wire $auto$opt_dff.cc:217:make_patterns_logic$11469
  wire $auto$opt_dff.cc:217:make_patterns_logic$11474
  wire $auto$opt_dff.cc:217:make_patterns_logic$11479
  wire $auto$opt_dff.cc:217:make_patterns_logic$11484
  wire $auto$opt_dff.cc:217:make_patterns_logic$11489
  wire $auto$opt_dff.cc:217:make_patterns_logic$11494
  wire $auto$opt_dff.cc:217:make_patterns_logic$11499
  wire $auto$opt_dff.cc:217:make_patterns_logic$11504
  wire $auto$opt_dff.cc:217:make_patterns_logic$11509
  wire $auto$opt_dff.cc:217:make_patterns_logic$11514
  wire $auto$opt_dff.cc:217:make_patterns_logic$11519
  wire $auto$opt_dff.cc:217:make_patterns_logic$11524
  wire $auto$opt_dff.cc:217:make_patterns_logic$11529
  wire $auto$opt_dff.cc:217:make_patterns_logic$11534
  wire $auto$opt_dff.cc:217:make_patterns_logic$11539
  wire $auto$opt_dff.cc:217:make_patterns_logic$11544
  wire $auto$opt_dff.cc:217:make_patterns_logic$11549
  wire $auto$opt_dff.cc:217:make_patterns_logic$11554
  wire $auto$opt_dff.cc:217:make_patterns_logic$11559
  wire $auto$opt_dff.cc:217:make_patterns_logic$11564
  wire $auto$opt_dff.cc:217:make_patterns_logic$11569
  wire $auto$opt_dff.cc:217:make_patterns_logic$11574
  wire $auto$opt_dff.cc:217:make_patterns_logic$11579
  wire $auto$opt_dff.cc:217:make_patterns_logic$11584
  wire $auto$opt_dff.cc:217:make_patterns_logic$11589
  wire $auto$opt_dff.cc:217:make_patterns_logic$11595
  wire $auto$opt_dff.cc:217:make_patterns_logic$11597
  wire $auto$opt_dff.cc:217:make_patterns_logic$11599
  wire $auto$opt_dff.cc:217:make_patterns_logic$11601
  wire $auto$opt_dff.cc:217:make_patterns_logic$11603
  wire $auto$opt_dff.cc:217:make_patterns_logic$11619
  wire $auto$opt_dff.cc:217:make_patterns_logic$11626
  wire $auto$opt_dff.cc:217:make_patterns_logic$11638
  wire $auto$opt_dff.cc:217:make_patterns_logic$11640
  wire $auto$opt_dff.cc:217:make_patterns_logic$11657
  wire $auto$opt_dff.cc:217:make_patterns_logic$11659
  wire $auto$opt_dff.cc:217:make_patterns_logic$11665
  wire $auto$opt_dff.cc:217:make_patterns_logic$11691
  wire $auto$opt_dff.cc:242:make_patterns_logic$11090
  wire $auto$opt_dff.cc:242:make_patterns_logic$11101
  wire $auto$opt_dff.cc:242:make_patterns_logic$11112
  wire $auto$opt_dff.cc:242:make_patterns_logic$11123
  wire $auto$opt_dff.cc:242:make_patterns_logic$11134
  wire $auto$opt_dff.cc:242:make_patterns_logic$11145
  wire $auto$opt_dff.cc:242:make_patterns_logic$11156
  wire $auto$opt_dff.cc:242:make_patterns_logic$11167
  wire $auto$opt_dff.cc:242:make_patterns_logic$11178
  wire $auto$opt_dff.cc:242:make_patterns_logic$11189
  wire $auto$opt_dff.cc:242:make_patterns_logic$11200
  wire $auto$opt_dff.cc:242:make_patterns_logic$11211
  wire $auto$opt_dff.cc:242:make_patterns_logic$11222
  wire $auto$opt_dff.cc:242:make_patterns_logic$11233
  wire $auto$opt_dff.cc:242:make_patterns_logic$11244
  wire $auto$opt_dff.cc:242:make_patterns_logic$11255
  wire $auto$opt_dff.cc:242:make_patterns_logic$11266
  wire $auto$opt_dff.cc:242:make_patterns_logic$11277
  wire $auto$opt_dff.cc:242:make_patterns_logic$11288
  wire $auto$opt_dff.cc:242:make_patterns_logic$11299
  wire $auto$opt_dff.cc:242:make_patterns_logic$11310
  wire $auto$opt_dff.cc:242:make_patterns_logic$11321
  wire $auto$opt_dff.cc:242:make_patterns_logic$11332
  wire $auto$opt_dff.cc:242:make_patterns_logic$11343
  wire $auto$opt_dff.cc:242:make_patterns_logic$11354
  wire $auto$opt_dff.cc:242:make_patterns_logic$11365
  wire $auto$opt_dff.cc:242:make_patterns_logic$11376
  wire $auto$opt_dff.cc:242:make_patterns_logic$11387
  wire $auto$opt_dff.cc:242:make_patterns_logic$11398
  wire $auto$opt_dff.cc:242:make_patterns_logic$11409
  wire $auto$opt_dff.cc:242:make_patterns_logic$11420
  wire $auto$opt_dff.cc:242:make_patterns_logic$11431
  wire $auto$opt_dff.cc:242:make_patterns_logic$11436
  wire $auto$opt_dff.cc:242:make_patterns_logic$11441
  wire $auto$opt_dff.cc:242:make_patterns_logic$11446
  wire $auto$opt_dff.cc:242:make_patterns_logic$11451
  wire $auto$opt_dff.cc:242:make_patterns_logic$11456
  wire $auto$opt_dff.cc:242:make_patterns_logic$11461
  wire $auto$opt_dff.cc:242:make_patterns_logic$11466
  wire $auto$opt_dff.cc:242:make_patterns_logic$11471
  wire $auto$opt_dff.cc:242:make_patterns_logic$11476
  wire $auto$opt_dff.cc:242:make_patterns_logic$11481
  wire $auto$opt_dff.cc:242:make_patterns_logic$11486
  wire $auto$opt_dff.cc:242:make_patterns_logic$11491
  wire $auto$opt_dff.cc:242:make_patterns_logic$11496
  wire $auto$opt_dff.cc:242:make_patterns_logic$11501
  wire $auto$opt_dff.cc:242:make_patterns_logic$11506
  wire $auto$opt_dff.cc:242:make_patterns_logic$11511
  wire $auto$opt_dff.cc:242:make_patterns_logic$11516
  wire $auto$opt_dff.cc:242:make_patterns_logic$11521
  wire $auto$opt_dff.cc:242:make_patterns_logic$11526
  wire $auto$opt_dff.cc:242:make_patterns_logic$11531
  wire $auto$opt_dff.cc:242:make_patterns_logic$11536
  wire $auto$opt_dff.cc:242:make_patterns_logic$11541
  wire $auto$opt_dff.cc:242:make_patterns_logic$11546
  wire $auto$opt_dff.cc:242:make_patterns_logic$11551
  wire $auto$opt_dff.cc:242:make_patterns_logic$11556
  wire $auto$opt_dff.cc:242:make_patterns_logic$11561
  wire $auto$opt_dff.cc:242:make_patterns_logic$11566
  wire $auto$opt_dff.cc:242:make_patterns_logic$11571
  wire $auto$opt_dff.cc:242:make_patterns_logic$11576
  wire $auto$opt_dff.cc:242:make_patterns_logic$11581
  wire $auto$opt_dff.cc:242:make_patterns_logic$11586
  wire $auto$opt_dff.cc:242:make_patterns_logic$11591
  wire $auto$opt_dff.cc:242:make_patterns_logic$11609
  wire $auto$opt_dff.cc:242:make_patterns_logic$11628
  wire $auto$opt_dff.cc:242:make_patterns_logic$11652
  wire $auto$opt_dff.cc:242:make_patterns_logic$11661
  wire $auto$opt_dff.cc:242:make_patterns_logic$11671
  wire $auto$opt_dff.cc:242:make_patterns_logic$11679
  wire $auto$opt_dff.cc:276:combine_resets$11615
  wire $auto$opt_reduce.cc:134:opt_mux$10480
  wire $auto$opt_reduce.cc:134:opt_mux$10482
  wire $auto$opt_reduce.cc:134:opt_mux$10484
  wire $auto$opt_reduce.cc:134:opt_mux$10486
  wire $auto$opt_reduce.cc:134:opt_mux$10488
  wire $auto$opt_reduce.cc:134:opt_mux$10490
  wire $auto$opt_reduce.cc:134:opt_mux$10492
  wire $auto$opt_reduce.cc:134:opt_mux$10494
  wire $auto$opt_reduce.cc:134:opt_mux$10496
  wire $auto$opt_reduce.cc:134:opt_mux$10498
  wire $auto$opt_reduce.cc:134:opt_mux$10500
  wire $auto$opt_reduce.cc:134:opt_mux$10504
  wire $auto$opt_reduce.cc:134:opt_mux$10506
  wire $auto$opt_reduce.cc:134:opt_mux$10508
  wire $auto$opt_reduce.cc:134:opt_mux$10510
  wire $auto$opt_reduce.cc:134:opt_mux$10512
  wire $auto$opt_reduce.cc:134:opt_mux$10514
  wire $auto$opt_reduce.cc:134:opt_mux$10516
  wire $auto$opt_reduce.cc:134:opt_mux$10518
  wire $auto$opt_reduce.cc:134:opt_mux$10522
  wire $auto$opt_reduce.cc:134:opt_mux$10524
  wire $auto$opt_reduce.cc:134:opt_mux$10526
  wire $auto$opt_reduce.cc:134:opt_mux$10528
  wire $auto$opt_reduce.cc:134:opt_mux$10530
  wire $auto$opt_reduce.cc:134:opt_mux$10532
  wire $auto$opt_reduce.cc:134:opt_mux$10534
  wire $auto$opt_reduce.cc:134:opt_mux$10536
  wire $auto$opt_reduce.cc:134:opt_mux$10540
  wire $auto$opt_reduce.cc:134:opt_mux$10542
  wire $auto$opt_reduce.cc:134:opt_mux$10546
  wire $auto$opt_reduce.cc:134:opt_mux$10548
  wire $auto$opt_reduce.cc:134:opt_mux$10550
  wire $auto$opt_reduce.cc:134:opt_mux$10552
  wire $auto$opt_reduce.cc:134:opt_mux$10556
  wire $auto$opt_reduce.cc:134:opt_mux$10558
  wire $auto$opt_reduce.cc:134:opt_mux$10562
  wire $auto$opt_reduce.cc:134:opt_mux$10564
  wire $auto$opt_reduce.cc:134:opt_mux$10566
  wire $auto$opt_reduce.cc:134:opt_mux$10570
  wire $auto$opt_reduce.cc:134:opt_mux$10574
  wire $auto$opt_reduce.cc:134:opt_mux$10578
  wire $auto$opt_reduce.cc:134:opt_mux$10582
  wire $auto$opt_reduce.cc:134:opt_mux$10586
  wire $auto$opt_reduce.cc:134:opt_mux$10590
  wire $auto$opt_reduce.cc:134:opt_mux$10592
  wire $auto$opt_reduce.cc:134:opt_mux$10594
  wire $auto$opt_reduce.cc:134:opt_mux$10596
  wire $auto$opt_reduce.cc:134:opt_mux$10600
  wire $auto$opt_reduce.cc:134:opt_mux$10604
  wire $auto$opt_reduce.cc:134:opt_mux$10606
  wire $auto$opt_reduce.cc:134:opt_mux$10608
  wire $auto$opt_reduce.cc:134:opt_mux$10610
  wire $auto$opt_reduce.cc:134:opt_mux$10616
  wire $auto$opt_reduce.cc:134:opt_mux$10620
  wire $auto$opt_reduce.cc:134:opt_mux$10626
  wire $auto$opt_reduce.cc:134:opt_mux$10628
  wire $auto$opt_reduce.cc:134:opt_mux$10630
  wire $auto$opt_reduce.cc:134:opt_mux$10636
  wire $auto$opt_reduce.cc:134:opt_mux$10638
  wire $auto$opt_reduce.cc:134:opt_mux$10640
  wire $auto$opt_reduce.cc:134:opt_mux$10642
  wire $auto$opt_reduce.cc:134:opt_mux$10650
  wire $auto$opt_reduce.cc:134:opt_mux$10656
  wire $auto$opt_reduce.cc:134:opt_mux$10660
  wire $auto$rtlil.cc:2127:Not$11089
  wire $auto$rtlil.cc:2127:Not$11606
  wire $auto$rtlil.cc:2127:Not$11608
  wire $auto$rtlil.cc:2127:Not$11614
  wire $auto$rtlil.cc:2127:Not$11647
  wire $auto$rtlil.cc:2127:Not$11649
  wire $auto$rtlil.cc:2127:Not$11651
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10836
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10838
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10840
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10842
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10844
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10846
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10848
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10850
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10852
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10854
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10856
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10858
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10860
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10862
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10864
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10866
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10868
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10870
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10872
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10874
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10876
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10878
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10880
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10882
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10884
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10886
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10888
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10890
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10892
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10894
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10896
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10898
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10900
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10902
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10904
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10906
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10908
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10910
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10912
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10914
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10916
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10918
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10920
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10922
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10924
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10926
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10928
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10930
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10932
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10934
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10936
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10938
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10940
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10942
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10944
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10946
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10948
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10950
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10952
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10954
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10956
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10958
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10960
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10962
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10964
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10966
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10968
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10970
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10972
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10974
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10976
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10978
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10980
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10982
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10984
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10986
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10988
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10990
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10992
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10994
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10996
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10998
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11000
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11002
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11004
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11006
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11008
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11010
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11012
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11014
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11016
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11018
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11020
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11022
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11024
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11026
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11028
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11030
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11032
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11034
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11036
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11038
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11040
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11042
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11044
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11046
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11048
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11050
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11052
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11054
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11056
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11058
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$10675
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$10676
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$10677
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$10678
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$343_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$345_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$347_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$349_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$352_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$364_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$367_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$368_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$369_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$372_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$373_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$382_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$255_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$292_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$319_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$335_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$337_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$339_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$340_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$371_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$377_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$381_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$383_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$370_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$350_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$353_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$376_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$384_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$346_Y
  wire $procmux$2059_CMP
  wire $procmux$2060_CMP
  wire $procmux$2061_CMP
  wire $procmux$2062_CMP
  wire $procmux$2063_CMP
  wire $procmux$2064_CMP
  wire $procmux$2065_CMP
  wire $procmux$2066_CMP
  wire $procmux$2067_CMP
  wire $procmux$2068_CMP
  wire $procmux$2069_CMP
  wire $procmux$2070_CMP
  wire $procmux$2071_CMP
  wire $procmux$2072_CMP
  wire $procmux$2073_CMP
  wire $procmux$2074_CMP
  wire $procmux$2075_CMP
  wire $procmux$2076_CMP
  wire $procmux$2077_CMP
  wire $procmux$2078_CMP
  wire $procmux$2079_CMP
  wire $procmux$2080_CMP
  wire $procmux$2081_CMP
  wire $procmux$2082_CMP
  wire $procmux$2083_CMP
  wire $procmux$2084_CMP
  wire $procmux$2085_CMP
  wire $procmux$2086_CMP
  wire $procmux$2087_CMP
  wire $procmux$2088_CMP
  wire $procmux$2089_CMP
  wire $procmux$2090_CMP
  wire $procmux$3595_CMP
  wire $procmux$3596_CMP
  wire $procmux$3597_CMP
  wire $procmux$3598_CMP
  wire $procmux$3599_CMP
  wire $procmux$3600_CMP
  wire $procmux$3601_CMP
  wire $procmux$3602_CMP
  wire $procmux$3603_CMP
  wire $procmux$3604_CMP
  wire $procmux$3605_CMP
  wire $procmux$3606_CMP
  wire $procmux$3607_CMP
  wire $procmux$3608_CMP
  wire $procmux$3609_CMP
  wire $procmux$3610_CMP
  wire $procmux$3611_CMP
  wire $procmux$3612_CMP
  wire $procmux$3613_CMP
  wire $procmux$3614_CMP
  wire $procmux$3615_CMP
  wire $procmux$3616_CMP
  wire $procmux$3617_CMP
  wire $procmux$3618_CMP
  wire $procmux$3619_CMP
  wire $procmux$3620_CMP
  wire $procmux$3621_CMP
  wire $procmux$3622_CMP
  wire $procmux$3623_CMP
  wire $procmux$3624_CMP
  wire $procmux$3625_CMP
  wire $procmux$3626_CMP
  wire width 32 $procmux$3627_Y
  wire width 32 $procmux$3630_Y
  wire width 32 $procmux$3633_Y
  wire width 32 $procmux$3635_Y
  wire $procmux$5773_CMP
  wire $procmux$5774_CMP
  wire $procmux$5775_CMP
  wire $procmux$5776_CMP
  wire $procmux$5777_CMP
  wire $procmux$5778_CMP
  wire $procmux$5779_CMP
  wire $procmux$5780_CMP
  wire $procmux$5781_CMP
  wire $procmux$5782_CMP
  wire $procmux$5783_CMP
  wire $procmux$5784_CMP
  wire $procmux$5785_CMP
  wire $procmux$5786_CMP
  wire $procmux$5787_CMP
  wire $procmux$5788_CMP
  wire $procmux$5789_CMP
  wire $procmux$5790_CMP
  wire $procmux$5791_CMP
  wire $procmux$5792_CMP
  wire $procmux$5793_CMP
  wire $procmux$5794_CMP
  wire $procmux$5795_CMP
  wire $procmux$5796_CMP
  wire $procmux$5797_CMP
  wire $procmux$5798_CMP
  wire $procmux$5799_CMP
  wire $procmux$5800_CMP
  wire $procmux$5801_CMP
  wire $procmux$5802_CMP
  wire $procmux$5803_CMP
  wire $procmux$5804_CMP
  wire width 32 $procmux$5850_Y
  wire width 32 $procmux$5853_Y
  wire width 32 $procmux$5855_Y
  wire $procmux$6571_CMP
  wire $procmux$6572_CMP
  wire $procmux$6573_CMP
  wire $procmux$6574_CMP
  wire $procmux$6575_CMP
  wire $procmux$6576_CMP
  wire $procmux$6577_CMP
  wire $procmux$6578_CMP
  wire $procmux$6579_CMP
  wire $procmux$6580_CMP
  wire $procmux$6581_CMP
  wire $procmux$6582_CMP
  wire $procmux$6583_CMP
  wire $procmux$6584_CMP
  wire $procmux$6585_CMP
  wire $procmux$6586_CMP
  wire $procmux$6587_CMP
  wire $procmux$6588_CMP
  wire $procmux$6589_CMP
  wire $procmux$6590_CMP
  wire $procmux$6591_CMP
  wire $procmux$6592_CMP
  wire $procmux$6593_CMP
  wire $procmux$6594_CMP
  wire $procmux$6595_CMP
  wire $procmux$6596_CMP
  wire $procmux$6597_CMP
  wire $procmux$6598_CMP
  wire $procmux$6599_CMP
  wire $procmux$6600_CMP
  wire $procmux$6601_CMP
  wire $procmux$6602_CMP
  wire width 32 $procmux$7989_Y
  wire width 32 $procmux$7991_Y
  wire width 3 $procmux$9488_Y
  wire width 3 $procmux$9530_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$341_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$338_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$375_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$378_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$385_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$359_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$358_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$357_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$355_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$362_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$361_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$360_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$342_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$348_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$140_DATA[31:0]$289
    connect \Y $add$cva6_processor_shim.v:227$290_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$143_DATA[31:0]$316
    connect \Y $add$cva6_processor_shim.v:233$317_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$366_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \Y $add$cva6_processor_shim.v:96$336_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \Y $and$cva6_processor_shim.v:102$344_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11083
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11082
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11085
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10586 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11084
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10586 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11086
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11096
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10508 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11095
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10508 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11097
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10558 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11106
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10558 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11108
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10596 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11117
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10596 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11119
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10486 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11128
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10486 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11130
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10514 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11139
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10514 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11141
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10536 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11150
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10536 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11152
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10490 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11161
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10490 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11163
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10526 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11172
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10526 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11174
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10488 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11183
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10488 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11185
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10556 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11194
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10556 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11196
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10552 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11205
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10552 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11207
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10636 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11216
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10636 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11218
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10496 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11227
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10496 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11229
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10534 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11238
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10534 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11240
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10564 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11249
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10564 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11251
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10574 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11260
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10574 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11262
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10592 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11271
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10592 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11273
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10616 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11282
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10616 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11284
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10640 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11293
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10640 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11295
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10494 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11304
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10494 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11306
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10516 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11315
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10516 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11317
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10542 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11326
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10542 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11328
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10498 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11337
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10498 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11339
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10582 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11348
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10582 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11350
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10546 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11359
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10546 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11361
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10604 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11370
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10604 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11372
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10630 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11381
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10630 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11383
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10518 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11392
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10518 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11394
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10482 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11403
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10482 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11405
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10510 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11414
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10510 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11416
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10532 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11425
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10532 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11427
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10600
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11434
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10512
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11439
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10628
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11444
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10500
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11449
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10562
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11454
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10608
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11459
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10656
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11464
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10492
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11469
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10522
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11474
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10548
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11479
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10570
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11484
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10590
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11489
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10610
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11494
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10626
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11499
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10650
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11504
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10480
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11509
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10504
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11514
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10528
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11519
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10550
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11524
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10566
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11529
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10578
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11534
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10594
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11539
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10606
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11544
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10620
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11549
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10638
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11554
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10660
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11559
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10484
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11564
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10506
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11569
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10524
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11574
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10530
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11579
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10540
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11584
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10642
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11589
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$364_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11595
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$369_Y $eq$cva6_processor_shim.v:261$368_Y $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11597
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$371_Y $eq$cva6_processor_shim.v:263$369_Y $eq$cva6_processor_shim.v:261$368_Y $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11599
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$368_Y $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11601
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11603
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$384_Y $logic_and$cva6_processor_shim.v:311$383_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11619
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$292_Y $eq$cva6_processor_shim.v:66$255_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11626
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$372_Y $eq$cva6_processor_shim.v:263$369_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11638
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$371_Y $eq$cva6_processor_shim.v:263$369_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11640
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$373_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11657
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$377_Y $eq$cva6_processor_shim.v:277$373_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11659
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11665
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11691
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $auto$rtlil.cc:2127:Not$11089
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$11606
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$11608
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $auto$rtlil.cc:2127:Not$11647
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $auto$rtlil.cc:2127:Not$11649
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$368_Y
    connect \Y $auto$rtlil.cc:2127:Not$11651
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11091
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11086 $auto$opt_dff.cc:217:make_patterns_logic$11084 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11090
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11097 $auto$opt_dff.cc:217:make_patterns_logic$11095 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11101
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11108 $auto$opt_dff.cc:217:make_patterns_logic$11106 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11112
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11119 $auto$opt_dff.cc:217:make_patterns_logic$11117 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11123
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11130 $auto$opt_dff.cc:217:make_patterns_logic$11128 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11134
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11141 $auto$opt_dff.cc:217:make_patterns_logic$11139 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11145
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11152 $auto$opt_dff.cc:217:make_patterns_logic$11150 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11156
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11163 $auto$opt_dff.cc:217:make_patterns_logic$11161 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11167
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11174 $auto$opt_dff.cc:217:make_patterns_logic$11172 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11178
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11185 $auto$opt_dff.cc:217:make_patterns_logic$11183 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11189
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11196 $auto$opt_dff.cc:217:make_patterns_logic$11194 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11200
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11207 $auto$opt_dff.cc:217:make_patterns_logic$11205 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11211
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11218 $auto$opt_dff.cc:217:make_patterns_logic$11216 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11222
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11229 $auto$opt_dff.cc:217:make_patterns_logic$11227 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11233
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11240 $auto$opt_dff.cc:217:make_patterns_logic$11238 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11244
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11251 $auto$opt_dff.cc:217:make_patterns_logic$11249 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11255
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11262 $auto$opt_dff.cc:217:make_patterns_logic$11260 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11266
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11273 $auto$opt_dff.cc:217:make_patterns_logic$11271 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11277
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11284 $auto$opt_dff.cc:217:make_patterns_logic$11282 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11288
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11295 $auto$opt_dff.cc:217:make_patterns_logic$11293 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11299
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11306 $auto$opt_dff.cc:217:make_patterns_logic$11304 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11310
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11317 $auto$opt_dff.cc:217:make_patterns_logic$11315 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11321
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11328 $auto$opt_dff.cc:217:make_patterns_logic$11326 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11332
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11339 $auto$opt_dff.cc:217:make_patterns_logic$11337 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11343
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11350 $auto$opt_dff.cc:217:make_patterns_logic$11348 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11354
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11361 $auto$opt_dff.cc:217:make_patterns_logic$11359 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11365
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11372 $auto$opt_dff.cc:217:make_patterns_logic$11370 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11376
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11383 $auto$opt_dff.cc:217:make_patterns_logic$11381 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11387
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11394 $auto$opt_dff.cc:217:make_patterns_logic$11392 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11398
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11405 $auto$opt_dff.cc:217:make_patterns_logic$11403 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11409
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11416 $auto$opt_dff.cc:217:make_patterns_logic$11414 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11420
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11089 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11427 $auto$opt_dff.cc:217:make_patterns_logic$11425 $auto$opt_dff.cc:217:make_patterns_logic$11082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11431
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11434 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11436
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11439 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11441
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11444 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11446
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11449 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11451
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11454 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11456
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11459 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11461
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11464 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11466
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11469 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11471
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11474 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11476
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11479 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11481
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11484 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11486
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11489 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11491
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11494 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11496
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11499 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11501
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11504 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11506
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11509 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11511
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11514 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11516
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11519 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11521
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11524 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11526
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11529 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11531
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11534 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11536
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11539 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11541
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11544 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11546
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11549 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11551
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11554 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11556
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11559 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11561
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11564 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11566
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11569 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11571
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11574 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11576
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11579 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11581
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11584 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11586
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11589 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11591
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11608 $auto$rtlil.cc:2127:Not$11606 $auto$opt_dff.cc:217:make_patterns_logic$11603 $auto$opt_dff.cc:217:make_patterns_logic$11601 $auto$opt_dff.cc:217:make_patterns_logic$11599 $auto$opt_dff.cc:217:make_patterns_logic$11597 $auto$opt_dff.cc:217:make_patterns_logic$11595 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11609
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$11626 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11628
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11651 $auto$rtlil.cc:2127:Not$11649 $auto$rtlil.cc:2127:Not$11647 $auto$rtlil.cc:2127:Not$11608 $auto$rtlil.cc:2127:Not$11606 $auto$opt_dff.cc:217:make_patterns_logic$11640 $auto$opt_dff.cc:217:make_patterns_logic$11638 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11652
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$11659 $auto$opt_dff.cc:217:make_patterns_logic$11657 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11661
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11608 $auto$rtlil.cc:2127:Not$11606 $auto$opt_dff.cc:217:make_patterns_logic$11665 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11671
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$364_Y $auto$rtlil.cc:2127:Not$11608 $auto$rtlil.cc:2127:Not$11606 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11679
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$11613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$11614
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$11616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$383_Y $auto$rtlil.cc:2127:Not$11614 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$11615
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11622
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11623
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11624
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11655
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11092
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11090
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11103
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11101
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11114
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11112
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11125
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11123
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11136
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11134
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11147
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11145
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11158
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11156
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11169
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11167
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11180
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11178
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11191
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11189
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11202
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11200
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11213
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11211
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11224
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11222
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11235
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11233
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11246
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11244
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11257
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11255
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11268
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11266
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11279
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11277
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11290
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11288
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11301
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11299
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11312
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11310
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11323
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11321
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11334
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11332
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11345
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11343
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11356
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11354
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11367
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11365
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11378
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11376
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11389
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11387
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11400
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11398
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11411
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11409
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11422
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11420
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11433
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11431
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11438
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11436
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11443
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11441
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11448
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11446
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11453
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11451
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11458
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11456
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11463
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11461
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11468
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11466
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11473
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11471
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11478
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11476
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11483
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11481
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11488
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11486
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11493
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11491
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11498
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11496
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11503
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11501
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11508
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11506
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11513
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11511
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11518
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11516
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11523
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11521
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11528
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11526
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11533
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11531
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11538
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11536
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11543
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11541
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11548
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11546
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11553
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11551
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11558
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11556
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11563
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11561
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11568
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11566
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11573
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11571
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11578
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11576
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11583
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11581
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11588
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11586
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11593
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11591
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11611
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11609
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11618
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$385_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$384_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$11615
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11621
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11619
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11630
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11628
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11636
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11628
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11654
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11652
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11663
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11661
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11673
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11671
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11681
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11679
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11689
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11679
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11693
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11691
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10480
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10484
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10492
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10500
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10496
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10504
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10506
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10512
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10516
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10522
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10524
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10528
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10530
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10534
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10540
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10542
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10548
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10550
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10482
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10526
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10562
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10566
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10498
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10570
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10532
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10564
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10578
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10510
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10486
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10574
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10590
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10594
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10546
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10600
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10508
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10606
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10608
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10610
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10592
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10604
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10514
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10620
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10558
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10552
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10626
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10628
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10616
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10556
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10638
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10642
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10586
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10536
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10596
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10650
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10582
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10518
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10656
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10640
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10660
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10490
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10488
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10636
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10630
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10494
  end
  cell $anyseq $auto$setundef.cc:501:execute$10835
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10836
  end
  cell $anyseq $auto$setundef.cc:501:execute$10837
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10838
  end
  cell $anyseq $auto$setundef.cc:501:execute$10839
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10840
  end
  cell $anyseq $auto$setundef.cc:501:execute$10841
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10842
  end
  cell $anyseq $auto$setundef.cc:501:execute$10843
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10844
  end
  cell $anyseq $auto$setundef.cc:501:execute$10845
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10846
  end
  cell $anyseq $auto$setundef.cc:501:execute$10847
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10848
  end
  cell $anyseq $auto$setundef.cc:501:execute$10849
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10850
  end
  cell $anyseq $auto$setundef.cc:501:execute$10851
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10852
  end
  cell $anyseq $auto$setundef.cc:501:execute$10853
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10854
  end
  cell $anyseq $auto$setundef.cc:501:execute$10855
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10856
  end
  cell $anyseq $auto$setundef.cc:501:execute$10857
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10858
  end
  cell $anyseq $auto$setundef.cc:501:execute$10859
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10860
  end
  cell $anyseq $auto$setundef.cc:501:execute$10861
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10862
  end
  cell $anyseq $auto$setundef.cc:501:execute$10863
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10864
  end
  cell $anyseq $auto$setundef.cc:501:execute$10865
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10866
  end
  cell $anyseq $auto$setundef.cc:501:execute$10867
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10868
  end
  cell $anyseq $auto$setundef.cc:501:execute$10869
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10870
  end
  cell $anyseq $auto$setundef.cc:501:execute$10871
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10872
  end
  cell $anyseq $auto$setundef.cc:501:execute$10873
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10874
  end
  cell $anyseq $auto$setundef.cc:501:execute$10875
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10876
  end
  cell $anyseq $auto$setundef.cc:501:execute$10877
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10878
  end
  cell $anyseq $auto$setundef.cc:501:execute$10879
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10880
  end
  cell $anyseq $auto$setundef.cc:501:execute$10881
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10882
  end
  cell $anyseq $auto$setundef.cc:501:execute$10883
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10884
  end
  cell $anyseq $auto$setundef.cc:501:execute$10885
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10886
  end
  cell $anyseq $auto$setundef.cc:501:execute$10887
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10888
  end
  cell $anyseq $auto$setundef.cc:501:execute$10889
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10890
  end
  cell $anyseq $auto$setundef.cc:501:execute$10891
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10892
  end
  cell $anyseq $auto$setundef.cc:501:execute$10893
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10894
  end
  cell $anyseq $auto$setundef.cc:501:execute$10895
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10896
  end
  cell $anyseq $auto$setundef.cc:501:execute$10897
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10898
  end
  cell $anyseq $auto$setundef.cc:501:execute$10899
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10900
  end
  cell $anyseq $auto$setundef.cc:501:execute$10901
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10902
  end
  cell $anyseq $auto$setundef.cc:501:execute$10903
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10904
  end
  cell $anyseq $auto$setundef.cc:501:execute$10905
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10906
  end
  cell $anyseq $auto$setundef.cc:501:execute$10907
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10908
  end
  cell $anyseq $auto$setundef.cc:501:execute$10909
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10910
  end
  cell $anyseq $auto$setundef.cc:501:execute$10911
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10912
  end
  cell $anyseq $auto$setundef.cc:501:execute$10913
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10914
  end
  cell $anyseq $auto$setundef.cc:501:execute$10915
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10916
  end
  cell $anyseq $auto$setundef.cc:501:execute$10917
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10918
  end
  cell $anyseq $auto$setundef.cc:501:execute$10919
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10920
  end
  cell $anyseq $auto$setundef.cc:501:execute$10921
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10922
  end
  cell $anyseq $auto$setundef.cc:501:execute$10923
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10924
  end
  cell $anyseq $auto$setundef.cc:501:execute$10925
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10926
  end
  cell $anyseq $auto$setundef.cc:501:execute$10927
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10928
  end
  cell $anyseq $auto$setundef.cc:501:execute$10929
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10930
  end
  cell $anyseq $auto$setundef.cc:501:execute$10931
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10932
  end
  cell $anyseq $auto$setundef.cc:501:execute$10933
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10934
  end
  cell $anyseq $auto$setundef.cc:501:execute$10935
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10936
  end
  cell $anyseq $auto$setundef.cc:501:execute$10937
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10938
  end
  cell $anyseq $auto$setundef.cc:501:execute$10939
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10940
  end
  cell $anyseq $auto$setundef.cc:501:execute$10941
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10942
  end
  cell $anyseq $auto$setundef.cc:501:execute$10943
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10944
  end
  cell $anyseq $auto$setundef.cc:501:execute$10945
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10946
  end
  cell $anyseq $auto$setundef.cc:501:execute$10947
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10948
  end
  cell $anyseq $auto$setundef.cc:501:execute$10949
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10950
  end
  cell $anyseq $auto$setundef.cc:501:execute$10951
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10952
  end
  cell $anyseq $auto$setundef.cc:501:execute$10953
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10954
  end
  cell $anyseq $auto$setundef.cc:501:execute$10955
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10956
  end
  cell $anyseq $auto$setundef.cc:501:execute$10957
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10958
  end
  cell $anyseq $auto$setundef.cc:501:execute$10959
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10960
  end
  cell $anyseq $auto$setundef.cc:501:execute$10961
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10962
  end
  cell $anyseq $auto$setundef.cc:501:execute$10963
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10964
  end
  cell $anyseq $auto$setundef.cc:501:execute$10965
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10966
  end
  cell $anyseq $auto$setundef.cc:501:execute$10967
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10968
  end
  cell $anyseq $auto$setundef.cc:501:execute$10969
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10970
  end
  cell $anyseq $auto$setundef.cc:501:execute$10971
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10972
  end
  cell $anyseq $auto$setundef.cc:501:execute$10973
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10974
  end
  cell $anyseq $auto$setundef.cc:501:execute$10975
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10976
  end
  cell $anyseq $auto$setundef.cc:501:execute$10977
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10978
  end
  cell $anyseq $auto$setundef.cc:501:execute$10979
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10980
  end
  cell $anyseq $auto$setundef.cc:501:execute$10981
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10982
  end
  cell $anyseq $auto$setundef.cc:501:execute$10983
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10984
  end
  cell $anyseq $auto$setundef.cc:501:execute$10985
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10986
  end
  cell $anyseq $auto$setundef.cc:501:execute$10987
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10988
  end
  cell $anyseq $auto$setundef.cc:501:execute$10989
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10990
  end
  cell $anyseq $auto$setundef.cc:501:execute$10991
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10992
  end
  cell $anyseq $auto$setundef.cc:501:execute$10993
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10994
  end
  cell $anyseq $auto$setundef.cc:501:execute$10995
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10996
  end
  cell $anyseq $auto$setundef.cc:501:execute$10997
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10998
  end
  cell $anyseq $auto$setundef.cc:501:execute$10999
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11000
  end
  cell $anyseq $auto$setundef.cc:501:execute$11001
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11002
  end
  cell $anyseq $auto$setundef.cc:501:execute$11003
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11004
  end
  cell $anyseq $auto$setundef.cc:501:execute$11005
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11006
  end
  cell $anyseq $auto$setundef.cc:501:execute$11007
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11008
  end
  cell $anyseq $auto$setundef.cc:501:execute$11009
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11010
  end
  cell $anyseq $auto$setundef.cc:501:execute$11011
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11012
  end
  cell $anyseq $auto$setundef.cc:501:execute$11013
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11014
  end
  cell $anyseq $auto$setundef.cc:501:execute$11015
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11016
  end
  cell $anyseq $auto$setundef.cc:501:execute$11017
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11018
  end
  cell $anyseq $auto$setundef.cc:501:execute$11019
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11020
  end
  cell $anyseq $auto$setundef.cc:501:execute$11021
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11022
  end
  cell $anyseq $auto$setundef.cc:501:execute$11023
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11024
  end
  cell $anyseq $auto$setundef.cc:501:execute$11025
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11026
  end
  cell $anyseq $auto$setundef.cc:501:execute$11027
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11028
  end
  cell $anyseq $auto$setundef.cc:501:execute$11029
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11030
  end
  cell $anyseq $auto$setundef.cc:501:execute$11031
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11032
  end
  cell $anyseq $auto$setundef.cc:501:execute$11033
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11034
  end
  cell $anyseq $auto$setundef.cc:501:execute$11035
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11036
  end
  cell $anyseq $auto$setundef.cc:501:execute$11037
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11038
  end
  cell $anyseq $auto$setundef.cc:501:execute$11039
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11040
  end
  cell $anyseq $auto$setundef.cc:501:execute$11041
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11042
  end
  cell $anyseq $auto$setundef.cc:501:execute$11043
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11044
  end
  cell $anyseq $auto$setundef.cc:501:execute$11045
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11046
  end
  cell $anyseq $auto$setundef.cc:501:execute$11047
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11048
  end
  cell $anyseq $auto$setundef.cc:501:execute$11049
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11050
  end
  cell $anyseq $auto$setundef.cc:501:execute$11051
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11052
  end
  cell $anyseq $auto$setundef.cc:501:execute$11053
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11054
  end
  cell $anyseq $auto$setundef.cc:501:execute$11055
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11056
  end
  cell $anyseq $auto$setundef.cc:501:execute$11057
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11058
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$343_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$345_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$347_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$349_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$352_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$364_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$367_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$368_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$369_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$372_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$373_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$382_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$255_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$292_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$319_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$335_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$337_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$339_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$340_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$370_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$371_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$376_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$377_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$381_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$381_Y
    connect \B $eq$cva6_processor_shim.v:311$382_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$383_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$370_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$350
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$350_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$353_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$376_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$384_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \Y $or$cva6_processor_shim.v:103$346_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$1306
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$385_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$384_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1315
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$383_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1321
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$383_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1327
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1336
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$375_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1346
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$378_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$377_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$377_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1370
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$377_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1382
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1391
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$375_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1400
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1408
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$373_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1414
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$373_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1420
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$373_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$1428
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1454
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$372_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1478
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$372_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1503
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$371_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1527
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$371_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1550
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$369_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1571
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$369_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1592
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$369_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1613
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$369_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1634
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$368_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1652
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$368_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1688
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$368_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1706
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1721
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1736
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1766
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1811
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1840
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1855
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$366_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1869
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1881
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1893
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1917
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1965
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$1985
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2003
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2048
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2058
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10836
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2090_CMP $auto$opt_reduce.cc:134:opt_mux$10532 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2059_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$2059_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$2060_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2061_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$2061_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2062_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$2062_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2063_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$2063_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2064_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$2064_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$2065_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2066_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$2066_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2067_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$2067_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2068_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$2068_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2069_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$2069_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2070_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$2070_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2071_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$2071_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2072_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$2072_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2073_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$2073_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2074_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$2074_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2075_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$2075_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2076_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$2076_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2077_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$2077_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2078_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$2078_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2079_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$2079_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2080_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$2080_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2081_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$2081_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2082_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$2082_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2083_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$2083_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2084_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$2084_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2085_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$2085_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2086_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$2086_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2087_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$2087_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2088_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$2088_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2089_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$2089_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$2090_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$2090_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2106
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10838
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$362_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10586 $procmux$2059_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2154
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10840
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2060_CMP $auto$opt_reduce.cc:134:opt_mux$10508 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2202
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10842
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2061_CMP $auto$opt_reduce.cc:134:opt_mux$10558 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2250
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10844
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2062_CMP $auto$opt_reduce.cc:134:opt_mux$10596 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2298
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10846
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10486 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2346
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10848
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10514 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2394
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10850
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10536 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2442
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10852
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10490 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2490
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10854
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10526 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2538
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10856
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10488 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2586
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10858
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10556 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2634
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10860
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10552 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2682
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10862
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10636 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2730
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10864
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10496 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2778
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10866
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2073_CMP $auto$opt_reduce.cc:134:opt_mux$10534 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2826
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10868
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2074_CMP $auto$opt_reduce.cc:134:opt_mux$10564 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2874
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10870
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2075_CMP $auto$opt_reduce.cc:134:opt_mux$10574 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2922
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10872
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2076_CMP $auto$opt_reduce.cc:134:opt_mux$10592 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2970
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10874
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10616 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3018
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10876
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10640 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3066
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10878
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10494 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3114
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10880
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2080_CMP $auto$opt_reduce.cc:134:opt_mux$10516 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3162
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10882
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2081_CMP $auto$opt_reduce.cc:134:opt_mux$10542 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3210
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10884
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2082_CMP $auto$opt_reduce.cc:134:opt_mux$10498 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3258
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10886
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2083_CMP $auto$opt_reduce.cc:134:opt_mux$10582 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3306
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10888
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2084_CMP $auto$opt_reduce.cc:134:opt_mux$10546 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3354
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10890
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2085_CMP $auto$opt_reduce.cc:134:opt_mux$10604 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3402
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10892
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2086_CMP $auto$opt_reduce.cc:134:opt_mux$10630 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3450
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10894
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2087_CMP $auto$opt_reduce.cc:134:opt_mux$10518 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3498
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10896
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2088_CMP $auto$opt_reduce.cc:134:opt_mux$10482 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3546
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10898
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2089_CMP $auto$opt_reduce.cc:134:opt_mux$10510 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3595_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$3595_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3596_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$3596_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3597_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$3597_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$3598_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3599_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$3599_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3600_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$3600_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3601_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$3601_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3602_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$3602_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3603_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$3603_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3604_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$3604_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$3605_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3606_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$3606_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3607_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$3607_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3608_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$3608_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3609_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$3609_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3610_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$3610_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3611_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$3611_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3612_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$3612_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3613_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$3613_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3614_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$3614_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3615_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$3615_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3616_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$3616_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3617_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$3617_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3618_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$3618_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3619_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$3619_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3620_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$3620_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3621_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$3621_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3622_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$3622_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3623_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$3623_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3624_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$3624_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3625_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$3625_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3626_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$3626_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3627
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10900
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $procmux$3627_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$3630
    parameter \WIDTH 32
    connect \A $procmux$3627_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10902
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $procmux$3630_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$3633
    parameter \WIDTH 32
    connect \A $procmux$3630_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10904
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $procmux$3633_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$3635
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10906
    connect \B $procmux$3633_Y
    connect \S \instr_valid_i
    connect \Y $procmux$3635_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$3638
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10908
    connect \B $procmux$3635_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3642
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3657
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3672
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3687
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3702
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3717
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3732
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3747
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3762
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3777
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3792
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3807
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3822
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3837
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3852
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3867
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3882
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3897
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3912
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3927
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3942
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3957
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3972
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3987
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4002
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4017
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4032
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4047
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4062
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4077
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4092
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4107
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4122
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4332
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10910
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2090_CMP $auto$opt_reduce.cc:134:opt_mux$10532 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4377
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10912
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10586 $procmux$2059_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4422
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10914
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2060_CMP $auto$opt_reduce.cc:134:opt_mux$10508 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4467
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10916
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2061_CMP $auto$opt_reduce.cc:134:opt_mux$10558 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4512
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10918
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2062_CMP $auto$opt_reduce.cc:134:opt_mux$10596 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4557
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10920
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10486 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4602
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10922
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10514 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4647
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10924
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10536 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4692
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10926
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10490 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4737
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10928
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10526 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4782
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10930
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10488 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4827
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10932
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10556 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4872
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10934
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10552 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4917
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10936
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10636 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4962
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10938
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10496 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5007
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10940
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2073_CMP $auto$opt_reduce.cc:134:opt_mux$10534 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5052
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10942
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2074_CMP $auto$opt_reduce.cc:134:opt_mux$10564 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5097
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10944
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2075_CMP $auto$opt_reduce.cc:134:opt_mux$10574 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5142
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10946
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2076_CMP $auto$opt_reduce.cc:134:opt_mux$10592 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5187
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10948
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10616 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5232
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10950
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10640 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5277
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10952
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10494 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5322
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10954
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2080_CMP $auto$opt_reduce.cc:134:opt_mux$10516 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5367
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10956
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2081_CMP $auto$opt_reduce.cc:134:opt_mux$10542 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5412
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10958
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2082_CMP $auto$opt_reduce.cc:134:opt_mux$10498 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5457
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10960
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2083_CMP $auto$opt_reduce.cc:134:opt_mux$10582 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5502
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10962
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2084_CMP $auto$opt_reduce.cc:134:opt_mux$10546 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5547
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10964
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2085_CMP $auto$opt_reduce.cc:134:opt_mux$10604 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5592
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10966
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2086_CMP $auto$opt_reduce.cc:134:opt_mux$10630 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5637
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10968
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2087_CMP $auto$opt_reduce.cc:134:opt_mux$10518 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5682
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10970
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2088_CMP $auto$opt_reduce.cc:134:opt_mux$10482 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5727
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10972
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2089_CMP $auto$opt_reduce.cc:134:opt_mux$10510 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5772
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10974
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$5804_CMP $procmux$5803_CMP $procmux$5802_CMP $procmux$5801_CMP $procmux$5800_CMP $procmux$5799_CMP $procmux$5798_CMP $procmux$5797_CMP $procmux$5796_CMP $procmux$5795_CMP $procmux$5794_CMP $procmux$5793_CMP $procmux$5792_CMP $procmux$5791_CMP $procmux$5790_CMP $procmux$5789_CMP $procmux$5788_CMP $procmux$5787_CMP $procmux$5786_CMP $procmux$5785_CMP $procmux$5784_CMP $procmux$5783_CMP $procmux$5782_CMP $procmux$5781_CMP $procmux$5780_CMP $procmux$5779_CMP $procmux$5778_CMP $procmux$5777_CMP $procmux$5776_CMP $procmux$5775_CMP $procmux$5774_CMP $procmux$5773_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5773_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$5773_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$5774_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$5775_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5776_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$5776_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$5777_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5778_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$5778_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5779_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$5779_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5780_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$5780_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5781_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$5781_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5782_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$5782_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5783_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$5783_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$5784_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$5785_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5786_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$5786_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5787_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$5787_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5788_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$5788_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5789_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$5789_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5790_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$5790_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5791_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$5791_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5792_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$5792_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5793_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$5793_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5794_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$5794_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5795_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$5795_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5796_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$5796_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5797_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$5797_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5798_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$5798_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5799_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$5799_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5800_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$5800_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5801_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$5801_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5802_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$5802_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5803_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$5803_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5804_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \Y $procmux$5804_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5817
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10976
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$3626_CMP $procmux$3625_CMP $procmux$3624_CMP $procmux$3623_CMP $procmux$3622_CMP $procmux$3621_CMP $procmux$3620_CMP $procmux$3619_CMP $procmux$3618_CMP $procmux$3617_CMP $procmux$3616_CMP $procmux$3615_CMP $procmux$3614_CMP $procmux$3613_CMP $procmux$3612_CMP $procmux$3611_CMP $procmux$3610_CMP $procmux$3609_CMP $procmux$3608_CMP $procmux$3607_CMP $procmux$3606_CMP $procmux$3605_CMP $procmux$3604_CMP $procmux$3603_CMP $procmux$3602_CMP $procmux$3601_CMP $procmux$3600_CMP $procmux$3599_CMP $procmux$3598_CMP $procmux$3597_CMP $procmux$3596_CMP $procmux$3595_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5850
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10978
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $procmux$5850_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5853
    parameter \WIDTH 32
    connect \A $procmux$5850_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10980
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $procmux$5853_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5855
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10982
    connect \B $procmux$5853_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5855_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5858
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10984
    connect \B $procmux$5855_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$143_DATA[31:0]$316
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5862
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5874
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5886
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5898
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5910
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5922
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5934
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5946
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5958
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5970
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5982
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5994
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6006
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6018
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6030
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6042
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6054
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6066
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6078
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6090
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6102
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6114
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6126
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6138
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6150
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6162
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6174
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6186
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6198
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6210
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6222
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6234
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6246
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6258
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6270
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6330
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$317_Y
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6570
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10986
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6602_CMP $auto$opt_reduce.cc:134:opt_mux$10642 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6571_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$6571_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6572_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$6572_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6573_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$6573_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6574_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$6574_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6575_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$6575_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6576_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$6576_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6577_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$6577_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6578_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$6578_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6579_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$6579_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6580_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$6580_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6581_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$6581_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6582_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$6582_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6583_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$6583_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6584_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$6584_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6585_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$6585_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6586_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$6586_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6587_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$6587_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6588_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$6588_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6589_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$6589_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6590_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$6590_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$6591_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6592_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$6592_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6593_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$6593_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6594_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$6594_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6595_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$6595_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6596_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$6596_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6597_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$6597_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$6598_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6599_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$6599_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6600_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$6600_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6601_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$6601_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$6602_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \Y $procmux$6602_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6612
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10988
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10600 $procmux$6571_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6654
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10990
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6572_CMP $auto$opt_reduce.cc:134:opt_mux$10512 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6696
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10992
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6573_CMP $auto$opt_reduce.cc:134:opt_mux$10628 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6738
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10994
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6574_CMP $auto$opt_reduce.cc:134:opt_mux$10500 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6780
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10996
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6575_CMP $auto$opt_reduce.cc:134:opt_mux$10562 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6822
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10998
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6576_CMP $auto$opt_reduce.cc:134:opt_mux$10608 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6864
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11000
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6577_CMP $auto$opt_reduce.cc:134:opt_mux$10656 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6906
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11002
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6578_CMP $auto$opt_reduce.cc:134:opt_mux$10492 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6948
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11004
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6579_CMP $auto$opt_reduce.cc:134:opt_mux$10522 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6990
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11006
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6580_CMP $auto$opt_reduce.cc:134:opt_mux$10548 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7032
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11008
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6581_CMP $auto$opt_reduce.cc:134:opt_mux$10570 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7074
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11010
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6582_CMP $auto$opt_reduce.cc:134:opt_mux$10590 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7116
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11012
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6583_CMP $auto$opt_reduce.cc:134:opt_mux$10610 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7158
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11014
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6584_CMP $auto$opt_reduce.cc:134:opt_mux$10626 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7200
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11016
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6585_CMP $auto$opt_reduce.cc:134:opt_mux$10650 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7242
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11018
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6586_CMP $auto$opt_reduce.cc:134:opt_mux$10480 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7284
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11020
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6587_CMP $auto$opt_reduce.cc:134:opt_mux$10504 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7326
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11022
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6588_CMP $auto$opt_reduce.cc:134:opt_mux$10528 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7368
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11024
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6589_CMP $auto$opt_reduce.cc:134:opt_mux$10550 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7410
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11026
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6590_CMP $auto$opt_reduce.cc:134:opt_mux$10566 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7452
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11028
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6591_CMP $auto$opt_reduce.cc:134:opt_mux$10578 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7494
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11030
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6592_CMP $auto$opt_reduce.cc:134:opt_mux$10594 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7536
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11032
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6593_CMP $auto$opt_reduce.cc:134:opt_mux$10606 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7578
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11034
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6594_CMP $auto$opt_reduce.cc:134:opt_mux$10620 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7620
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11036
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6595_CMP $auto$opt_reduce.cc:134:opt_mux$10638 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7662
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11038
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6596_CMP $auto$opt_reduce.cc:134:opt_mux$10660 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7704
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11040
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6597_CMP $auto$opt_reduce.cc:134:opt_mux$10484 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7746
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11042
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6598_CMP $auto$opt_reduce.cc:134:opt_mux$10506 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7788
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11044
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6599_CMP $auto$opt_reduce.cc:134:opt_mux$10524 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7830
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11046
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6600_CMP $auto$opt_reduce.cc:134:opt_mux$10530 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7872
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11048
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6601_CMP $auto$opt_reduce.cc:134:opt_mux$10540 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7989
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11050
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $procmux$7989_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7991
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11052
    connect \B $procmux$7989_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7991_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7994
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11054
    connect \B $procmux$7991_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$140_DATA[31:0]$289
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7998
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8007
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8016
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8349
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$290_Y
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9488
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$9488_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9491
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11056
    connect \B $procmux$9488_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9506
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9530
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$9530_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9533
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11058
    connect \B $procmux$9530_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$341_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$10675 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$338_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$375_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$378_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$385_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$359
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$358_Y
    connect \B $and$cva6_processor_shim.v:102$344_Y
    connect \S $eq$cva6_processor_shim.v:102$343_Y
    connect \Y $ternary$cva6_processor_shim.v:102$359_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$358
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$357_Y
    connect \B $or$cva6_processor_shim.v:103$346_Y
    connect \S $eq$cva6_processor_shim.v:103$345_Y
    connect \Y $ternary$cva6_processor_shim.v:103$358_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$357
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$10677 [0] }
    connect \B $xor$cva6_processor_shim.v:104$348_Y
    connect \S $eq$cva6_processor_shim.v:104$347_Y
    connect \Y $ternary$cva6_processor_shim.v:104$357_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$351
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$350_Y
    connect \Y $auto$wreduce.cc:454:run$10676 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$356
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$355_Y [0]
    connect \B $auto$wreduce.cc:454:run$10676 [0]
    connect \S $eq$cva6_processor_shim.v:105$349_Y
    connect \Y $auto$wreduce.cc:454:run$10677 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$354
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$353_Y
    connect \Y $auto$wreduce.cc:454:run$10678 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$355
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$10678 [0]
    connect \S $eq$cva6_processor_shim.v:106$352_Y
    connect \Y $ternary$cva6_processor_shim.v:106$355_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$362
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$361_Y
    connect \B $add$cva6_processor_shim.v:96$336_Y
    connect \S $eq$cva6_processor_shim.v:96$335_Y
    connect \Y $ternary$cva6_processor_shim.v:96$362_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$361
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$360_Y
    connect \B $shr$cva6_processor_shim.v:97$338_Y
    connect \S $eq$cva6_processor_shim.v:97$337_Y
    connect \Y $ternary$cva6_processor_shim.v:97$361_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$360
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$359_Y
    connect \B $ternary$cva6_processor_shim.v:99$342_Y
    connect \S $eq$cva6_processor_shim.v:98$339_Y
    connect \Y $ternary$cva6_processor_shim.v:98$360_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$342
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$10675 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$341_Y
    connect \S $eq$cva6_processor_shim.v:99$340_Y
    connect \Y $ternary$cva6_processor_shim.v:99$342_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \Y $xor$cva6_processor_shim.v:104$348_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:149.20-160.6"
  cell \cva6_lsu_model \lsu_model_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$10676 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10677 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10678 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$355_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
