// Seed: 3745659305
`timescale 1 ps / 1ps
module module_0 ();
  logic id_0 = 1;
  type_7(
      id_1, id_1
  );
  type_8 id_2 (.id_0(id_1[1]));
  logic id_3 = 1'd0 == 1'h0;
  defparam id_4.id_5 = 1'b0;
  assign id_3 = 1;
  logic id_6;
  type_10(
      1, 1
  );
endmodule
