{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606599093554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606599093554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 16:31:33 2020 " "Processing started: Sat Nov 28 16:31:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606599093554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606599093554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606599093554 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606599094274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/decoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094771 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094777 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094781 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/machine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094786 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-behavior " "Found design unit 1: latch1-behavior" {  } { { "latch1.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094790 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6problem1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6problem1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6problem1 " "Found entity 1: lab6problem1" {  } { { "lab6problem1.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6problem2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6problem2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6problem2 " "Found entity 1: lab6problem2" {  } { { "lab6problem2.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094805 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-calculation " "Found design unit 1: ALU3-calculation" {  } { { "ALU3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094807 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegprob3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegprob3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegprob3-Behavior " "Found design unit 1: ssegprob3-Behavior" {  } { { "ssegprob3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ssegprob3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegprob3 " "Found entity 1: ssegprob3" {  } { { "ssegprob3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ssegprob3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6problem3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6problem3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6problem3 " "Found entity 1: lab6problem3" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606599094817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606599094817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6problem3 " "Elaborating entity \"lab6problem3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606599094847 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst15 " "Primitive \"GND\" of instance \"inst15\" not used" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 552 784 816 584 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1606599094860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssegprob3 ssegprob3:inst13 " "Elaborating entity \"ssegprob3\" for hierarchy \"ssegprob3:inst13\"" {  } { { "lab6problem3.bdf" "inst13" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 192 1112 1288 272 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606599094861 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg ssegprob3.vhd(15) " "VHDL Process Statement warning at ssegprob3.vhd(15): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ssegprob3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ssegprob3.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606599094882 "|lab6problem3|ssegprob3:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:inst9 " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:inst9\"" {  } { { "lab6problem3.bdf" "inst9" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 104 832 1024 248 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606599094883 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Neg ALU3.vhd(13) " "VHDL Signal Declaration warning at ALU3.vhd(13): used implicit default value for signal \"Neg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU3.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606599094891 "|lab6problem3|ALU3:inst9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R2 ALU3.vhd(15) " "VHDL Signal Declaration warning at ALU3.vhd(15): used implicit default value for signal \"R2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU3.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/ALU3.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606599094891 "|lab6problem3|ALU3:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst5 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst5\"" {  } { { "lab6problem3.bdf" "inst5" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 32 536 696 144 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606599094892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst30 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst30\"" {  } { { "lab6problem3.bdf" "inst30" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 208 576 736 288 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606599094899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst1 " "Elaborating entity \"machine\" for hierarchy \"machine:inst1\"" {  } { { "lab6problem3.bdf" "inst1" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 256 248 448 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606599094906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst25 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst25\"" {  } { { "lab6problem3.bdf" "inst25" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 504 544 720 584 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606599094913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg sseg.vhd(15) " "VHDL Process Statement warning at sseg.vhd(15): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg.vhd" "" { Text "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/sseg.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606599094919 "|lab6problem1|sseg:inst5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[0\] GND " "Pin \"Result\[0\]\" is stuck at GND" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 216 1344 1520 232 "Result\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606599095206 "|lab6problem3|Result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[2\] VCC " "Pin \"Result\[2\]\" is stuck at VCC" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 216 1344 1520 232 "Result\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606599095206 "|lab6problem3|Result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[6\] VCC " "Pin \"Result\[6\]\" is stuck at VCC" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 216 1344 1520 232 "Result\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606599095206 "|lab6problem3|Result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[0\] VCC " "Pin \"student_id\[0\]\" is stuck at VCC" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 528 752 928 544 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606599095206 "|lab6problem3|student_id[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[2\] VCC " "Pin \"student_id\[2\]\" is stuck at VCC" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 528 752 928 544 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606599095206 "|lab6problem3|student_id[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606599095206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606599095391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095391 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset_A " "No output dependent on input pin \"Reset_A\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 80 320 488 96 "Reset_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|Reset_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 320 488 72 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 320 488 72 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 320 488 72 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 320 488 72 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 320 488 72 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 320 488 72 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 320 488 72 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 320 488 72 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset_B " "No output dependent on input pin \"Reset_B\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 72 1336 1504 88 "Reset_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|Reset_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 1336 1504 72 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 1336 1504 72 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 1336 1504 72 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 1336 1504 72 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 1336 1504 72 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 1336 1504 72 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 1336 1504 72 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "lab6problem3.bdf" "" { Schematic "D:/manav/Documents/Engineering/2nd Year/COE328/Lab 6/lab 6 quartus/lab6problem3.bdf" { { 56 1336 1504 72 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606599095591 "|lab6problem3|B[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1606599095591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606599095592 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606599095592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606599095592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606599095592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606599095622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 16:31:35 2020 " "Processing ended: Sat Nov 28 16:31:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606599095622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606599095622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606599095622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606599095622 ""}
