 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : aes
Version: W-2024.09-SP2
Date   : Tue May  6 09:22:46 2025
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 22.88%

Information: Percent of CCS-based delays = 14.69%

  Startpoint: round_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sbox1/to_invert_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[0]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[0]/QN (DFFARX1_RVT)                           0.14       0.14 r
  U2195/Y (NAND2X0_RVT)                                   0.06 &     0.21 f
  U1544/Y (OR2X1_RVT)                                     0.08 &     0.28 f
  U1545/Y (OR2X1_RVT)                                     0.08 &     0.36 f
  U2758/Y (NAND2X1_RVT)                                   0.15 &     0.51 r
  U43/Y (NBUFFX2_RVT)                                     0.09 &     0.60 r
  U2788/Y (NAND2X1_RVT)                                   0.14 &     0.75 f
  U51/Y (NBUFFX2_RVT)                                     0.09 &     0.84 f
  U2753/Y (NAND2X1_RVT)                                   0.14 &     0.98 r
  U58/Y (NBUFFX2_RVT)                                     0.18 &     1.17 r
  U72/Y (AO22X2_RVT)                                      0.14 &     1.30 r
  sub1/data_i[39] (subbytes)                              0.00       1.30 r
  sub1/U396/Y (AO22X1_RVT)                                0.09 &     1.40 r
  sub1/U397/Y (AO221X1_RVT)                               0.10 &     1.50 r
  sub1/U398/Y (AO22X1_RVT)                                0.09 &     1.58 r
  sub1/U399/Y (AO221X1_RVT)                               0.09 &     1.68 r
  sub1/U91/Y (AO22X1_RVT)                                 0.09 &     1.76 r
  sub1/sbox_data_o[7] (subbytes)                          0.00       1.76 r
  U2786/Y (AO22X1_RVT)                                    0.13 &     1.89 r
  sbox1/data_i[7] (sbox)                                  0.00       1.89 r
  sbox1/U11/Y (XOR2X1_RVT)                                0.18 &     2.07 f
  sbox1/U149/Y (XNOR2X1_RVT)                              0.14 &     2.21 r
  sbox1/U171/Y (AO22X1_RVT)                               0.10 &     2.31 r
  sbox1/U146/Y (XOR2X1_RVT)                               0.16 &     2.47 f
  sbox1/U157/Y (INVX0_RVT)                                0.07 &     2.54 r
  sbox1/U179/Y (XOR2X1_RVT)                               0.15 &     2.69 f
  sbox1/U177/Y (NAND2X0_RVT)                              0.07 &     2.76 r
  sbox1/U19/Y (XOR3X1_RVT)                                0.21 &     2.98 f
  sbox1/U17/Y (XOR2X1_RVT)                                0.18 &     3.16 r
  sbox1/to_invert_reg[0]/D (DFFARX1_RVT)                  0.00 &     3.16 r
  data arrival time                                                  3.16

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  sbox1/to_invert_reg[0]/CLK (DFFARX1_RVT)                0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: round_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sbox1/to_invert_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[0]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[0]/QN (DFFARX1_RVT)                           0.14       0.14 r
  U2195/Y (NAND2X0_RVT)                                   0.06 &     0.21 f
  U1544/Y (OR2X1_RVT)                                     0.08 &     0.28 f
  U1545/Y (OR2X1_RVT)                                     0.08 &     0.36 f
  U2758/Y (NAND2X1_RVT)                                   0.15 &     0.51 r
  U43/Y (NBUFFX2_RVT)                                     0.09 &     0.60 r
  U2788/Y (NAND2X1_RVT)                                   0.14 &     0.75 f
  U51/Y (NBUFFX2_RVT)                                     0.09 &     0.84 f
  U2753/Y (NAND2X1_RVT)                                   0.14 &     0.98 r
  U58/Y (NBUFFX2_RVT)                                     0.18 &     1.17 r
  U72/Y (AO22X2_RVT)                                      0.14 &     1.30 r
  sub1/data_i[39] (subbytes)                              0.00       1.30 r
  sub1/U396/Y (AO22X1_RVT)                                0.09 &     1.40 r
  sub1/U397/Y (AO221X1_RVT)                               0.10 &     1.50 r
  sub1/U398/Y (AO22X1_RVT)                                0.09 &     1.58 r
  sub1/U399/Y (AO221X1_RVT)                               0.09 &     1.68 r
  sub1/U91/Y (AO22X1_RVT)                                 0.09 &     1.76 r
  sub1/sbox_data_o[7] (subbytes)                          0.00       1.76 r
  U2786/Y (AO22X1_RVT)                                    0.13 &     1.89 r
  sbox1/data_i[7] (sbox)                                  0.00       1.89 r
  sbox1/U11/Y (XOR2X1_RVT)                                0.18 &     2.07 f
  sbox1/U149/Y (XNOR2X1_RVT)                              0.14 &     2.21 r
  sbox1/U171/Y (AO22X1_RVT)                               0.10 &     2.31 r
  sbox1/U146/Y (XOR2X1_RVT)                               0.16 &     2.47 f
  sbox1/U158/Y (XOR2X1_RVT)                               0.14 &     2.61 r
  sbox1/U38/Y (XOR2X1_RVT)                                0.15 &     2.76 f
  sbox1/U27/Y (NAND2X0_RVT)                               0.07 &     2.83 r
  sbox1/U16/Y (XNOR3X1_RVT)                               0.30 &     3.12 r
  sbox1/to_invert_reg[2]/D (DFFARX1_RVT)                  0.00 &     3.13 r
  data arrival time                                                  3.13

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  sbox1/to_invert_reg[2]/CLK (DFFARX1_RVT)                0.00       9.80 r
  library setup time                                     -0.11       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: round_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sbox1/to_invert_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[0]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[0]/QN (DFFARX1_RVT)                           0.14       0.14 r
  U2195/Y (NAND2X0_RVT)                                   0.06 &     0.21 f
  U1544/Y (OR2X1_RVT)                                     0.08 &     0.28 f
  U1545/Y (OR2X1_RVT)                                     0.08 &     0.36 f
  U2758/Y (NAND2X1_RVT)                                   0.15 &     0.51 r
  U43/Y (NBUFFX2_RVT)                                     0.09 &     0.60 r
  U2788/Y (NAND2X1_RVT)                                   0.14 &     0.75 f
  U51/Y (NBUFFX2_RVT)                                     0.09 &     0.84 f
  U2753/Y (NAND2X1_RVT)                                   0.14 &     0.98 r
  U56/Y (NBUFFX2_RVT)                                     0.19 &     1.17 r
  U2248/Y (AO22X1_RVT)                                    0.11 &     1.28 r
  sub1/data_i[69] (subbytes)                              0.00       1.28 r
  sub1/U374/Y (AO22X1_RVT)                                0.09 &     1.38 r
  sub1/U375/Y (AO221X1_RVT)                               0.10 &     1.48 r
  sub1/U378/Y (AO22X1_RVT)                                0.10 &     1.58 r
  sub1/U379/Y (AO221X1_RVT)                               0.08 &     1.66 r
  sub1/U99/Y (AO22X1_RVT)                                 0.09 &     1.75 r
  sub1/sbox_data_o[5] (subbytes)                          0.00       1.75 r
  U2781/Y (AO22X1_RVT)                                    0.12 &     1.88 r
  sbox1/data_i[5] (sbox)                                  0.00       1.88 r
  sbox1/U40/Y (XOR2X1_RVT)                                0.17 &     2.05 f
  sbox1/U153/Y (XOR2X1_RVT)                               0.14 &     2.18 r
  sbox1/U41/Y (AOI22X1_RVT)                               0.11 &     2.29 f
  sbox1/U168/Y (XOR2X1_RVT)                               0.16 &     2.45 r
  sbox1/U155/Y (XOR2X1_RVT)                               0.17 &     2.63 f
  sbox1/U32/Y (NAND2X0_RVT)                               0.08 &     2.71 r
  sbox1/U15/Y (XOR3X1_RVT)                                0.23 &     2.93 f
  sbox1/U12/Y (XNOR2X1_RVT)                               0.19 &     3.13 r
  sbox1/to_invert_reg[3]/D (DFFARX1_RVT)                  0.00 &     3.13 r
  data arrival time                                                  3.13

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  sbox1/to_invert_reg[3]/CLK (DFFARX1_RVT)                0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        6.58


  Startpoint: round_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sbox1/to_invert_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round_reg[0]/CLK (DFFARX1_RVT)                          0.00       0.00 r
  round_reg[0]/QN (DFFARX1_RVT)                           0.14       0.14 r
  U2195/Y (NAND2X0_RVT)                                   0.06 &     0.21 f
  U1544/Y (OR2X1_RVT)                                     0.08 &     0.28 f
  U1545/Y (OR2X1_RVT)                                     0.08 &     0.36 f
  U2758/Y (NAND2X1_RVT)                                   0.15 &     0.51 r
  U43/Y (NBUFFX2_RVT)                                     0.09 &     0.60 r
  U2788/Y (NAND2X1_RVT)                                   0.14 &     0.75 f
  U51/Y (NBUFFX2_RVT)                                     0.09 &     0.84 f
  U2753/Y (NAND2X1_RVT)                                   0.14 &     0.98 r
  U56/Y (NBUFFX2_RVT)                                     0.19 &     1.17 r
  U2248/Y (AO22X1_RVT)                                    0.11 &     1.28 r
  sub1/data_i[69] (subbytes)                              0.00       1.28 r
  sub1/U374/Y (AO22X1_RVT)                                0.09 &     1.38 r
  sub1/U375/Y (AO221X1_RVT)                               0.10 &     1.48 r
  sub1/U378/Y (AO22X1_RVT)                                0.10 &     1.58 r
  sub1/U379/Y (AO221X1_RVT)                               0.08 &     1.66 r
  sub1/U99/Y (AO22X1_RVT)                                 0.09 &     1.75 r
  sub1/sbox_data_o[5] (subbytes)                          0.00       1.75 r
  U2781/Y (AO22X1_RVT)                                    0.12 &     1.88 r
  sbox1/data_i[5] (sbox)                                  0.00       1.88 r
  sbox1/U40/Y (XOR2X1_RVT)                                0.17 &     2.05 f
  sbox1/U153/Y (XOR2X1_RVT)                               0.14 &     2.18 r
  sbox1/U41/Y (AOI22X1_RVT)                               0.11 &     2.29 f
  sbox1/U168/Y (XOR2X1_RVT)                               0.16 &     2.45 r
  sbox1/U155/Y (XOR2X1_RVT)                               0.17 &     2.63 f
  sbox1/U25/Y (NAND2X0_RVT)                               0.08 &     2.71 r
  sbox1/U5/Y (XOR3X1_RVT)                                 0.22 &     2.93 f
  sbox1/U4/Y (XOR3X1_RVT)                                 0.15 &     3.08 r
  sbox1/to_invert_reg[1]/D (DFFARX1_RVT)                  0.00 &     3.08 r
  data arrival time                                                  3.08

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  sbox1/to_invert_reg[1]/CLK (DFFARX1_RVT)                0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                        6.62


  Startpoint: sbox1/to_invert_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ks1/key_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sbox1/to_invert_reg[3]/CLK (DFFARX1_RVT)                0.00       0.00 r
  sbox1/to_invert_reg[3]/Q (DFFARX1_RVT)                  0.20       0.20 r
  sbox1/U95/Y (AND2X1_RVT)                                0.08 &     0.28 r
  sbox1/U66/Y (XOR3X1_RVT)                                0.22 &     0.50 f
  sbox1/U68/Y (XNOR2X1_RVT)                               0.14 &     0.64 r
  sbox1/U67/Y (XNOR2X1_RVT)                               0.15 &     0.80 f
  sbox1/U88/Y (NAND2X0_RVT)                               0.08 &     0.88 r
  sbox1/U87/Y (XNOR3X1_RVT)                               0.24 &     1.12 r
  sbox1/U85/Y (XNOR3X1_RVT)                               0.31 &     1.43 r
  sbox1/U61/Y (XOR2X1_RVT)                                0.21 &     1.64 f
  sbox1/U62/Y (XOR2X1_RVT)                                0.16 &     1.79 r
  sbox1/U46/Y (XNOR2X1_RVT)                               0.15 &     1.94 r
  sbox1/U58/Y (XNOR2X1_RVT)                               0.13 &     2.07 r
  sbox1/U161/Y (AO22X2_RVT)                               0.21 c     2.28 r
  sbox1/data_o[5] (sbox)                                  0.00       2.28 r
  ks1/sbox_data_i[5] (keysched)                           0.00       2.28 r
  ks1/U272/Y (XOR2X1_RVT)                                 0.19 c     2.47 f
  ks1/U273/Y (XOR2X1_RVT)                                 0.15 &     2.62 r
  ks1/U271/Y (XOR2X1_RVT)                                 0.19 &     2.81 f
  ks1/U212/Y (XOR2X1_RVT)                                 0.15 &     2.96 r
  ks1/U28/Y (AO22X1_RVT)                                  0.08 &     3.04 r
  ks1/key_reg_reg[13]/D (DFFARX1_RVT)                     0.00 &     3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ks1/key_reg_reg[13]/CLK (DFFARX1_RVT)                   0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        6.69


  Startpoint: sbox1/to_invert_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ks1/key_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sbox1/to_invert_reg[3]/CLK (DFFARX1_RVT)                0.00       0.00 r
  sbox1/to_invert_reg[3]/Q (DFFARX1_RVT)                  0.20       0.20 r
  sbox1/U95/Y (AND2X1_RVT)                                0.08 &     0.28 r
  sbox1/U66/Y (XOR3X1_RVT)                                0.22 &     0.50 f
  sbox1/U68/Y (XNOR2X1_RVT)                               0.14 &     0.64 r
  sbox1/U67/Y (XNOR2X1_RVT)                               0.15 &     0.80 f
  sbox1/U88/Y (NAND2X0_RVT)                               0.08 &     0.88 r
  sbox1/U87/Y (XNOR3X1_RVT)                               0.24 &     1.12 r
  sbox1/U85/Y (XNOR3X1_RVT)                               0.31 &     1.43 r
  sbox1/U61/Y (XOR2X1_RVT)                                0.21 &     1.64 f
  sbox1/U62/Y (XOR2X1_RVT)                                0.16 &     1.79 r
  sbox1/U46/Y (XNOR2X1_RVT)                               0.15 &     1.94 r
  sbox1/U60/Y (XNOR2X1_RVT)                               0.12 &     2.07 r
  sbox1/U59/Y (AO22X2_RVT)                                0.19 c     2.26 r
  sbox1/data_o[1] (sbox)                                  0.00       2.26 r
  ks1/sbox_data_i[1] (keysched)                           0.00       2.26 r
  ks1/U282/Y (XOR2X1_RVT)                                 0.21 c     2.46 f
  ks1/U283/Y (XOR2X1_RVT)                                 0.15 &     2.62 r
  ks1/U281/Y (XOR2X1_RVT)                                 0.18 &     2.79 f
  ks1/U209/Y (XOR2X1_RVT)                                 0.16 &     2.95 r
  ks1/U24/Y (AO22X1_RVT)                                  0.08 &     3.03 r
  ks1/key_reg_reg[9]/D (DFFARX1_RVT)                      0.00 &     3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ks1/key_reg_reg[9]/CLK (DFFARX1_RVT)                    0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.70


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ks1/key_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)           0.00       0.00 r
  round_reg[1]/QN (DFFARX1_RVT)            0.13       0.13 f
  U2195/Y (NAND2X0_RVT)                    0.07 &     0.21 r
  U1544/Y (OR2X1_RVT)                      0.08 &     0.28 r
  U1545/Y (OR2X1_RVT)                      0.07 &     0.36 r
  U1309/Y (INVX0_RVT)                      0.04 &     0.39 f
  U2761/Y (NAND2X1_RVT)                    0.18 &     0.57 r
  U49/Y (NBUFFX2_RVT)                      0.10 &     0.67 r
  U50/Y (INVX4_RVT)                        0.06 &     0.73 f
  U1561/Y (OR2X1_RVT)                      0.07 &     0.80 f
  U2721/Y (INVX0_RVT)                      0.03 &     0.83 r
  U2720/Y (NAND2X0_RVT)                    0.07 &     0.90 f
  U1666/Y (NAND2X0_RVT)                    0.18 &     1.08 r
  ks1/start_i (keysched)                   0.00       1.08 r
  ks1/U378/Y (NAND2X0_RVT)                 0.16 &     1.23 f
  ks1/U379/Y (NAND3X1_RVT)                 0.22 &     1.46 r
  ks1/sbox_access_o (keysched)             0.00       1.46 r
  U82/Y (INVX1_RVT)                        0.10 &     1.56 f
  U2775/Y (AND2X1_RVT)                     0.19 &     1.75 f
  sbox1/decrypt_i (sbox)                   0.00       1.75 f
  sbox1/U1/Y (INVX1_RVT)                   0.17 &     1.92 r
  sbox1/U165/Y (AO22X2_RVT)                0.25 c     2.18 r
  sbox1/data_o[7] (sbox)                   0.00       2.18 r
  ks1/sbox_data_i[7] (keysched)            0.00       2.18 r
  ks1/U276/Y (XOR2X1_RVT)                  0.20 c     2.37 f
  ks1/U252/Y (XOR2X1_RVT)                  0.16 &     2.54 r
  ks1/U251/Y (XOR2X1_RVT)                  0.18 &     2.72 f
  ks1/U213/Y (XOR2X1_RVT)                  0.16 &     2.88 r
  ks1/U30/Y (AO22X1_RVT)                   0.08 &     2.96 r
  ks1/key_reg_reg[15]/D (DFFARX1_RVT)      0.00 &     2.96 r
  data arrival time                                   2.96

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  ks1/key_reg_reg[15]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.96
  -----------------------------------------------------------
  slack (MET)                                         6.77


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ks1/key_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)           0.00       0.00 r
  round_reg[1]/QN (DFFARX1_RVT)            0.13       0.13 f
  U2195/Y (NAND2X0_RVT)                    0.07 &     0.21 r
  U1544/Y (OR2X1_RVT)                      0.08 &     0.28 r
  U1545/Y (OR2X1_RVT)                      0.07 &     0.36 r
  U1309/Y (INVX0_RVT)                      0.04 &     0.39 f
  U2761/Y (NAND2X1_RVT)                    0.18 &     0.57 r
  U49/Y (NBUFFX2_RVT)                      0.10 &     0.67 r
  U50/Y (INVX4_RVT)                        0.06 &     0.73 f
  U1561/Y (OR2X1_RVT)                      0.07 &     0.80 f
  U2721/Y (INVX0_RVT)                      0.03 &     0.83 r
  U2720/Y (NAND2X0_RVT)                    0.07 &     0.90 f
  U1666/Y (NAND2X0_RVT)                    0.18 &     1.08 r
  ks1/start_i (keysched)                   0.00       1.08 r
  ks1/U378/Y (NAND2X0_RVT)                 0.16 &     1.23 f
  ks1/U379/Y (NAND3X1_RVT)                 0.22 &     1.46 r
  ks1/sbox_access_o (keysched)             0.00       1.46 r
  U82/Y (INVX1_RVT)                        0.10 &     1.56 f
  U2775/Y (AND2X1_RVT)                     0.19 &     1.75 f
  sbox1/decrypt_i (sbox)                   0.00       1.75 f
  sbox1/U1/Y (INVX1_RVT)                   0.17 &     1.92 r
  sbox1/U162/Y (AO22X2_RVT)                0.26 c     2.18 r
  sbox1/data_o[4] (sbox)                   0.00       2.18 r
  ks1/sbox_data_i[4] (keysched)            0.00       2.18 r
  ks1/U279/Y (XOR2X1_RVT)                  0.19 c     2.38 f
  ks1/U280/Y (XOR2X1_RVT)                  0.16 &     2.53 r
  ks1/U278/Y (XOR2X1_RVT)                  0.19 &     2.72 f
  ks1/U211/Y (XOR2X1_RVT)                  0.16 &     2.88 r
  ks1/U27/Y (AO22X1_RVT)                   0.08 &     2.95 r
  ks1/key_reg_reg[12]/D (DFFARX1_RVT)      0.00 &     2.95 r
  data arrival time                                   2.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  ks1/key_reg_reg[12]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (MET)                                         6.78


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ks1/key_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)           0.00       0.00 r
  round_reg[1]/QN (DFFARX1_RVT)            0.13       0.13 f
  U2195/Y (NAND2X0_RVT)                    0.07 &     0.21 r
  U1544/Y (OR2X1_RVT)                      0.08 &     0.28 r
  U1545/Y (OR2X1_RVT)                      0.07 &     0.36 r
  U1309/Y (INVX0_RVT)                      0.04 &     0.39 f
  U2761/Y (NAND2X1_RVT)                    0.18 &     0.57 r
  U49/Y (NBUFFX2_RVT)                      0.10 &     0.67 r
  U50/Y (INVX4_RVT)                        0.06 &     0.73 f
  U1561/Y (OR2X1_RVT)                      0.07 &     0.80 f
  U2721/Y (INVX0_RVT)                      0.03 &     0.83 r
  U2720/Y (NAND2X0_RVT)                    0.07 &     0.90 f
  U1666/Y (NAND2X0_RVT)                    0.18 &     1.08 r
  ks1/start_i (keysched)                   0.00       1.08 r
  ks1/U378/Y (NAND2X0_RVT)                 0.16 &     1.23 f
  ks1/U379/Y (NAND3X1_RVT)                 0.22 &     1.46 r
  ks1/sbox_access_o (keysched)             0.00       1.46 r
  U82/Y (INVX1_RVT)                        0.10 &     1.56 f
  U2775/Y (AND2X1_RVT)                     0.19 &     1.75 f
  sbox1/decrypt_i (sbox)                   0.00       1.75 f
  sbox1/U1/Y (INVX1_RVT)                   0.17 &     1.92 r
  sbox1/U164/Y (AO22X2_RVT)                0.26 c     2.18 r
  sbox1/data_o[0] (sbox)                   0.00       2.18 r
  ks1/sbox_data_i[0] (keysched)            0.00       2.18 r
  ks1/U275/Y (XOR2X1_RVT)                  0.20 c     2.38 f
  ks1/U277/Y (XOR2X1_RVT)                  0.15 &     2.53 r
  ks1/U274/Y (XOR2X1_RVT)                  0.18 &     2.71 f
  ks1/U208/Y (XOR2X1_RVT)                  0.15 &     2.87 r
  ks1/U23/Y (AO22X1_RVT)                   0.08 &     2.95 r
  ks1/key_reg_reg[8]/D (DFFARX1_RVT)       0.00 &     2.95 r
  data arrival time                                   2.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  ks1/key_reg_reg[8]/CLK (DFFARX1_RVT)     0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (MET)                                         6.79


  Startpoint: round_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ks1/key_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  round_reg[1]/CLK (DFFARX1_RVT)           0.00       0.00 r
  round_reg[1]/QN (DFFARX1_RVT)            0.13       0.13 f
  U2195/Y (NAND2X0_RVT)                    0.07 &     0.21 r
  U1544/Y (OR2X1_RVT)                      0.08 &     0.28 r
  U1545/Y (OR2X1_RVT)                      0.07 &     0.36 r
  U1309/Y (INVX0_RVT)                      0.04 &     0.39 f
  U2761/Y (NAND2X1_RVT)                    0.18 &     0.57 r
  U49/Y (NBUFFX2_RVT)                      0.10 &     0.67 r
  U50/Y (INVX4_RVT)                        0.06 &     0.73 f
  U1561/Y (OR2X1_RVT)                      0.07 &     0.80 f
  U2721/Y (INVX0_RVT)                      0.03 &     0.83 r
  U2720/Y (NAND2X0_RVT)                    0.07 &     0.90 f
  U1666/Y (NAND2X0_RVT)                    0.18 &     1.08 r
  ks1/start_i (keysched)                   0.00       1.08 r
  ks1/U378/Y (NAND2X0_RVT)                 0.16 &     1.23 f
  ks1/U379/Y (NAND3X1_RVT)                 0.22 &     1.46 r
  ks1/sbox_access_o (keysched)             0.00       1.46 r
  U82/Y (INVX1_RVT)                        0.10 &     1.56 f
  U2775/Y (AND2X1_RVT)                     0.19 &     1.75 f
  sbox1/decrypt_i (sbox)                   0.00       1.75 f
  sbox1/U1/Y (INVX1_RVT)                   0.17 &     1.92 r
  sbox1/U163/Y (AO22X2_RVT)                0.25 c     2.18 r
  sbox1/data_o[3] (sbox)                   0.00       2.18 r
  ks1/sbox_data_i[3] (keysched)            0.00       2.18 r
  ks1/U268/Y (XOR2X1_RVT)                  0.19 c     2.37 f
  ks1/U269/Y (XOR2X1_RVT)                  0.15 &     2.52 r
  ks1/U270/Y (XOR2X1_RVT)                  0.19 &     2.71 f
  ks1/U364/Y (XOR2X1_RVT)                  0.16 &     2.86 r
  ks1/U26/Y (AO22X1_RVT)                   0.08 &     2.94 r
  ks1/key_reg_reg[11]/D (DFFARX1_RVT)      0.00 &     2.94 r
  data arrival time                                   2.94

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  ks1/key_reg_reg[11]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.94
  -----------------------------------------------------------
  slack (MET)                                         6.79


1
