// Seed: 3044573650
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output tri id_2,
    inout tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    output tri1 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input wor id_14,
    output wire id_15,
    input wire id_16,
    input wire id_17,
    input supply1 id_18,
    input supply1 id_19,
    output supply0 id_20,
    input supply0 id_21,
    output wor id_22,
    input wor id_23,
    output wire id_24,
    input supply0 id_25,
    input tri0 id_26,
    input wire id_27,
    output tri id_28,
    output wire id_29,
    input tri id_30,
    input tri0 id_31,
    input tri id_32,
    input wor id_33,
    input tri1 id_34,
    input tri0 id_35,
    input tri id_36,
    inout wand id_37,
    input tri module_0,
    input tri0 id_39,
    output tri1 id_40,
    output wire id_41,
    input uwire id_42,
    output tri0 id_43,
    output supply1 id_44,
    input wor id_45,
    output wor id_46,
    output tri0 id_47,
    output tri1 id_48,
    output tri id_49,
    input wor id_50,
    input tri1 id_51,
    input tri0 id_52
);
  always begin
    id_44 = 1;
  end
  assign id_43 = 1'b0;
  uwire id_54 = id_54 * 1 ^ id_14;
  wire  id_55;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    output wor id_7,
    output wire id_8,
    input wand id_9,
    input tri0 id_10,
    inout wand id_11,
    input tri0 id_12,
    input uwire id_13,
    output tri id_14,
    output wor id_15,
    input wire id_16,
    input tri0 id_17,
    input tri1 id_18,
    output wire id_19,
    output wand id_20
);
  id_22(
      .id_0(1), .id_1((1)), .id_2(), .id_3(1), .id_4(1), .id_5(id_6 << id_10)
  );
  xor (id_19, id_1, id_16, id_22, id_10, id_11, id_17, id_9, id_12, id_13, id_4, id_18);
  module_0(
      id_9,
      id_10,
      id_2,
      id_11,
      id_14,
      id_11,
      id_4,
      id_11,
      id_17,
      id_13,
      id_9,
      id_8,
      id_10,
      id_5,
      id_4,
      id_15,
      id_10,
      id_10,
      id_16,
      id_18,
      id_3,
      id_16,
      id_15,
      id_18,
      id_8,
      id_1,
      id_16,
      id_16,
      id_0,
      id_0,
      id_5,
      id_18,
      id_12,
      id_1,
      id_5,
      id_1,
      id_17,
      id_11,
      id_13,
      id_12,
      id_7,
      id_7,
      id_13,
      id_15,
      id_7,
      id_12,
      id_7,
      id_14,
      id_8,
      id_8,
      id_10,
      id_18,
      id_5
  );
endmodule
