// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_0_address0,
        C_0_ce0,
        C_0_we0,
        C_0_d0,
        scale_reload,
        scale_16_reload,
        scale_32_reload,
        scale_48_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] C_0_address0;
output   C_0_ce0;
output   C_0_we0;
output  [23:0] C_0_d0;
input  [23:0] scale_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_48_reload;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_234_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln112_9_fu_312_p1;
reg   [63:0] zext_ln112_9_reg_606;
reg   [63:0] zext_ln112_9_reg_606_pp0_iter1_reg;
wire   [23:0] tmp_73_fu_317_p11;
reg  signed [23:0] tmp_73_reg_616;
wire   [23:0] select_ln112_3_fu_573_p3;
reg   [23:0] select_ln112_3_reg_621;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_150;
wire   [6:0] add_ln110_fu_341_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_154;
wire   [8:0] select_ln109_fu_282_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [10:0] indvar_flatten223_fu_158;
wire   [10:0] add_ln109_9_fu_240_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten223_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;
reg    C_0_we0_local;
reg    C_0_ce0_local;
wire   [0:0] tmp_fu_262_p3;
wire   [5:0] trunc_ln109_fu_252_p1;
wire   [5:0] select_ln110_fu_270_p3;
wire   [8:0] add_ln109_fu_256_p2;
wire   [7:0] trunc_ln110_fu_290_p1;
wire   [1:0] lshr_ln3_fu_294_p4;
wire   [9:0] tmp_s_fu_304_p3;
wire   [23:0] tmp_73_fu_317_p9;
wire   [6:0] zext_ln109_fu_278_p1;
wire   [47:0] mul_ln112_fu_212_p2;
wire   [0:0] tmp_145_fu_389_p3;
wire   [23:0] trunc_ln9_fu_379_p4;
wire   [23:0] zext_ln112_fu_405_p1;
wire   [23:0] add_ln112_fu_409_p2;
wire   [0:0] tmp_147_fu_415_p3;
wire   [0:0] tmp_146_fu_397_p3;
wire   [0:0] xor_ln112_fu_423_p2;
wire   [6:0] tmp_74_fu_443_p3;
wire   [7:0] tmp_75_fu_457_p3;
wire   [0:0] and_ln112_fu_429_p2;
wire   [0:0] icmp_ln112_1_fu_465_p2;
wire   [0:0] icmp_ln112_2_fu_471_p2;
wire   [0:0] tmp_148_fu_435_p3;
wire   [0:0] icmp_ln112_fu_451_p2;
wire   [0:0] xor_ln112_1_fu_485_p2;
wire   [0:0] and_ln112_1_fu_491_p2;
wire   [0:0] select_ln112_fu_477_p3;
wire   [0:0] xor_ln112_2_fu_511_p2;
wire   [0:0] tmp_144_fu_371_p3;
wire   [0:0] or_ln112_fu_517_p2;
wire   [0:0] xor_ln112_3_fu_523_p2;
wire   [0:0] select_ln112_1_fu_497_p3;
wire   [0:0] and_ln112_2_fu_505_p2;
wire   [0:0] and_ln112_4_fu_535_p2;
wire   [0:0] or_ln112_17_fu_541_p2;
wire   [0:0] xor_ln112_4_fu_547_p2;
wire   [0:0] and_ln112_3_fu_529_p2;
wire   [0:0] and_ln112_5_fu_553_p2;
wire   [0:0] or_ln112_1_fu_567_p2;
wire   [23:0] select_ln112_2_fu_559_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_73_fu_317_p1;
wire   [5:0] tmp_73_fu_317_p3;
wire  signed [5:0] tmp_73_fu_317_p5;
wire  signed [5:0] tmp_73_fu_317_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_fu_150 = 7'd0;
#0 i_fu_154 = 9'd0;
#0 indvar_flatten223_fu_158 = 11'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U5228(
    .din0(tmp_73_reg_616),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0),
    .dout(mul_ln112_fu_212_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h20 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h30 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_9_6_24_1_1_U5229(
    .din0(scale_reload),
    .din1(scale_16_reload),
    .din2(scale_32_reload),
    .din3(scale_48_reload),
    .def(tmp_73_fu_317_p9),
    .sel(select_ln110_fu_270_p3),
    .dout(tmp_73_fu_317_p11)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln109_fu_234_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_154 <= select_ln109_fu_282_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_154 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln109_fu_234_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten223_fu_158 <= add_ln109_9_fu_240_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten223_fu_158 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln109_fu_234_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_150 <= add_ln110_fu_341_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_150 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        select_ln112_3_reg_621 <= select_ln112_3_fu_573_p3;
        tmp_73_reg_616 <= tmp_73_fu_317_p11;
        zext_ln112_9_reg_606[9 : 0] <= zext_ln112_9_fu_312_p1[9 : 0];
        zext_ln112_9_reg_606_pp0_iter1_reg[9 : 0] <= zext_ln112_9_reg_606[9 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_0_ce0_local = 1'b1;
    end else begin
        C_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_0_we0_local = 1'b1;
    end else begin
        C_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_234_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_154;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten223_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten223_load = indvar_flatten223_fu_158;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_0_address0 = zext_ln112_9_reg_606_pp0_iter1_reg;

assign C_0_ce0 = C_0_ce0_local;

assign C_0_d0 = select_ln112_3_reg_621;

assign C_0_we0 = C_0_we0_local;

assign add_ln109_9_fu_240_p2 = (ap_sig_allocacmp_indvar_flatten223_load + 11'd1);

assign add_ln109_fu_256_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln110_fu_341_p2 = (zext_ln109_fu_278_p1 + 7'd16);

assign add_ln112_fu_409_p2 = (trunc_ln9_fu_379_p4 + zext_ln112_fu_405_p1);

assign and_ln112_1_fu_491_p2 = (xor_ln112_1_fu_485_p2 & icmp_ln112_fu_451_p2);

assign and_ln112_2_fu_505_p2 = (icmp_ln112_1_fu_465_p2 & and_ln112_fu_429_p2);

assign and_ln112_3_fu_529_p2 = (xor_ln112_3_fu_523_p2 & or_ln112_fu_517_p2);

assign and_ln112_4_fu_535_p2 = (tmp_147_fu_415_p3 & select_ln112_1_fu_497_p3);

assign and_ln112_5_fu_553_p2 = (xor_ln112_4_fu_547_p2 & tmp_144_fu_371_p3);

assign and_ln112_fu_429_p2 = (xor_ln112_fu_423_p2 & tmp_146_fu_397_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln109_fu_234_p2 = ((ap_sig_allocacmp_indvar_flatten223_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln112_1_fu_465_p2 = ((tmp_75_fu_457_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_2_fu_471_p2 = ((tmp_75_fu_457_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_451_p2 = ((tmp_74_fu_443_p3 == 7'd127) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_294_p4 = {{select_ln110_fu_270_p3[5:4]}};

assign or_ln112_17_fu_541_p2 = (and_ln112_4_fu_535_p2 | and_ln112_2_fu_505_p2);

assign or_ln112_1_fu_567_p2 = (and_ln112_5_fu_553_p2 | and_ln112_3_fu_529_p2);

assign or_ln112_fu_517_p2 = (xor_ln112_2_fu_511_p2 | tmp_147_fu_415_p3);

assign select_ln109_fu_282_p3 = ((tmp_fu_262_p3[0:0] == 1'b1) ? add_ln109_fu_256_p2 : ap_sig_allocacmp_i_load);

assign select_ln110_fu_270_p3 = ((tmp_fu_262_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln109_fu_252_p1);

assign select_ln112_1_fu_497_p3 = ((and_ln112_fu_429_p2[0:0] == 1'b1) ? and_ln112_1_fu_491_p2 : icmp_ln112_1_fu_465_p2);

assign select_ln112_2_fu_559_p3 = ((and_ln112_3_fu_529_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln112_3_fu_573_p3 = ((or_ln112_1_fu_567_p2[0:0] == 1'b1) ? select_ln112_2_fu_559_p3 : add_ln112_fu_409_p2);

assign select_ln112_fu_477_p3 = ((and_ln112_fu_429_p2[0:0] == 1'b1) ? icmp_ln112_1_fu_465_p2 : icmp_ln112_2_fu_471_p2);

assign tmp_144_fu_371_p3 = mul_ln112_fu_212_p2[32'd47];

assign tmp_145_fu_389_p3 = mul_ln112_fu_212_p2[32'd15];

assign tmp_146_fu_397_p3 = mul_ln112_fu_212_p2[32'd39];

assign tmp_147_fu_415_p3 = add_ln112_fu_409_p2[32'd23];

assign tmp_148_fu_435_p3 = mul_ln112_fu_212_p2[32'd40];

assign tmp_73_fu_317_p9 = 'bx;

assign tmp_74_fu_443_p3 = {{mul_ln112_fu_212_p2[47:41]}};

assign tmp_75_fu_457_p3 = {{mul_ln112_fu_212_p2[47:40]}};

assign tmp_fu_262_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_304_p3 = {{trunc_ln110_fu_290_p1}, {lshr_ln3_fu_294_p4}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0 = zext_ln112_9_fu_312_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;

assign trunc_ln109_fu_252_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln110_fu_290_p1 = select_ln109_fu_282_p3[7:0];

assign trunc_ln9_fu_379_p4 = {{mul_ln112_fu_212_p2[39:16]}};

assign xor_ln112_1_fu_485_p2 = (tmp_148_fu_435_p3 ^ 1'd1);

assign xor_ln112_2_fu_511_p2 = (select_ln112_fu_477_p3 ^ 1'd1);

assign xor_ln112_3_fu_523_p2 = (tmp_144_fu_371_p3 ^ 1'd1);

assign xor_ln112_4_fu_547_p2 = (or_ln112_17_fu_541_p2 ^ 1'd1);

assign xor_ln112_fu_423_p2 = (tmp_147_fu_415_p3 ^ 1'd1);

assign zext_ln109_fu_278_p1 = select_ln110_fu_270_p3;

assign zext_ln112_9_fu_312_p1 = tmp_s_fu_304_p3;

assign zext_ln112_fu_405_p1 = tmp_145_fu_389_p3;

always @ (posedge ap_clk) begin
    zext_ln112_9_reg_606[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln112_9_reg_606_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13
