{"vcs1":{"timestamp_begin":1730993031.291385169, "rt":4.10, "ut":1.53, "st":0.30}}
{"vcselab":{"timestamp_begin":1730993035.482265872, "rt":1.20, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1730993036.769733342, "rt":0.36, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730993030.524492018}
{"VCS_COMP_START_TIME": 1730993030.524492018}
{"VCS_COMP_END_TIME": 1730993038.617642791}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 334744}}
{"stitch_vcselab": {"peak_mem": 231600}}
