

================================================================
== Vivado HLS Report for 'array_FIFO'
================================================================
* Date:           Fri May  1 09:06:38 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_array_FIFO
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 20.000 ns | 20.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |        4|        4|         1|          -|          -|     4|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      27|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      42|    -|
|Register         |        -|      -|       5|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       5|      69|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_69_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln100_fu_63_p2  |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state2      |    or    |      0|  0|   6|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  27|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  15|          3|    1|          3|
    |d_i_blk_n   |   9|          2|    1|          2|
    |d_o_blk_n   |   9|          2|    1|          2|
    |i_0_reg_52  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  42|          9|    6|         13|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  2|   0|    2|          0|
    |i_0_reg_52  |  3|   0|    3|          0|
    +------------+---+----+-----+-----------+
    |Total       |  5|   0|    5|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  array_FIFO  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  array_FIFO  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  array_FIFO  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  array_FIFO  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  array_FIFO  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  array_FIFO  | return value |
|d_o_din       | out |   32|   ap_fifo  |      d_o     |    pointer   |
|d_o_full_n    |  in |    1|   ap_fifo  |      d_o     |    pointer   |
|d_o_write     | out |    1|   ap_fifo  |      d_o     |    pointer   |
|d_i_dout      |  in |   32|   ap_fifo  |      d_i     |    pointer   |
|d_i_empty_n   |  in |    1|   ap_fifo  |      d_i     |    pointer   |
|d_i_read      | out |    1|   ap_fifo  |      d_i     |    pointer   |
|idx_address0  | out |    2|  ap_memory |      idx     |     array    |
|idx_ce0       | out |    1|  ap_memory |      idx     |     array    |
|idx_we0       | out |    1|  ap_memory |      idx     |     array    |
|idx_d0        | out |   32|  ap_memory |      idx     |     array    |
|idx_q0        |  in |   32|  ap_memory |      idx     |     array    |
|idx_address1  | out |    2|  ap_memory |      idx     |     array    |
|idx_ce1       | out |    1|  ap_memory |      idx     |     array    |
|idx_we1       | out |    1|  ap_memory |      idx     |     array    |
|idx_d1        | out |   32|  ap_memory |      idx     |     array    |
|idx_q1        |  in |   32|  ap_memory |      idx     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

