digraph "0_linux_44afb3a04391a74309d16180d1e4f8386fdfa745@API" {
"1000402" [label="(Call,ret = i915_mutex_lock_interruptible(dev))"];
"1000404" [label="(Call,i915_mutex_lock_interruptible(dev))"];
"1000178" [label="(Call,HAS_BSD(dev))"];
"1000109" [label="(MethodParameterIn,struct drm_device *dev)"];
"1000198" [label="(Call,HAS_BLT(dev))"];
"1000287" [label="(Call,INTEL_INFO(dev))"];
"1000274" [label="(Call,INTEL_INFO(dev))"];
"1000263" [label="(Call,INTEL_INFO(dev))"];
"1000832" [label="(Return,return ret;)"];
"1000109" [label="(MethodParameterIn,struct drm_device *dev)"];
"1000197" [label="(Call,!HAS_BLT(dev))"];
"1000833" [label="(Identifier,ret)"];
"1000374" [label="(Call,ret = -ENOMEM)"];
"1000276" [label="(FieldIdentifier,gen)"];
"1000512" [label="(Call,ret = -EINVAL)"];
"1000572" [label="(Call,i915_gem_execbuffer_relocate_slow(dev, file, ring,\n\t\t\t\t\t\t\t\t&objects, eb,\n\t\t\t\t\t\t\t\texec,\n\t\t\t\t\t\t\t\targs->buffer_count))"];
"1000274" [label="(Call,INTEL_INFO(dev))"];
"1000397" [label="(Call,ret = -EFAULT)"];
"1000614" [label="(Call,ret = i915_gem_execbuffer_move_to_gpu(ring, &objects))"];
"1000264" [label="(Identifier,dev)"];
"1000602" [label="(Call,ret = -EINVAL)"];
"1000198" [label="(Call,HAS_BLT(dev))"];
"1000758" [label="(Call,ret = i915_emit_box(dev, &cliprects[i],\n\t\t\t\t\t    args->DR1, args->DR4))"];
"1000114" [label="(Block,)"];
"1000649" [label="(Call,ret = i915_gpu_idle(dev, true))"];
"1000556" [label="(Call,i915_gem_execbuffer_relocate(dev, eb, &objects))"];
"1000421" [label="(Call,ret = -EBUSY)"];
"1000402" [label="(Call,ret = i915_mutex_lock_interruptible(dev))"];
"1000177" [label="(Call,!HAS_BSD(dev))"];
"1000404" [label="(Call,i915_mutex_lock_interruptible(dev))"];
"1000273" [label="(Call,INTEL_INFO(dev)->gen)"];
"1000679" [label="(Call,ret = intel_ring_begin(ring, 4))"];
"1000178" [label="(Call,HAS_BSD(dev))"];
"1000834" [label="(MethodReturn,RET)"];
"1000442" [label="(Call,ret = -ENOMEM)"];
"1000718" [label="(Call,ret = i915_reset_gen7_sol_offsets(dev, ring))"];
"1000786" [label="(Call,ret = ring->dispatch_execbuffer(ring, exec_start, exec_len))"];
"1000403" [label="(Identifier,ret)"];
"1000286" [label="(Call,INTEL_INFO(dev)->gen)"];
"1000199" [label="(Identifier,dev)"];
"1000490" [label="(Call,ret = -ENOENT)"];
"1000262" [label="(Call,INTEL_INFO(dev)->gen)"];
"1000760" [label="(Call,i915_emit_box(dev, &cliprects[i],\n\t\t\t\t\t    args->DR1, args->DR4))"];
"1000565" [label="(Call,ret == -EFAULT)"];
"1000405" [label="(Identifier,dev)"];
"1000720" [label="(Call,i915_reset_gen7_sol_offsets(dev, ring))"];
"1000407" [label="(Identifier,ret)"];
"1000287" [label="(Call,INTEL_INFO(dev))"];
"1000275" [label="(Identifier,dev)"];
"1000832" [label="(Return,return ret;)"];
"1000651" [label="(Call,i915_gpu_idle(dev, true))"];
"1000466" [label="(Call,drm_gem_object_lookup(dev, file,\n\t\t\t\t\t\t\texec[i].handle))"];
"1000265" [label="(FieldIdentifier,gen)"];
"1000775" [label="(Call,ret = ring->dispatch_execbuffer(ring,\n\t\t\t\t\t\t\texec_start, exec_len))"];
"1000179" [label="(Identifier,dev)"];
"1000263" [label="(Call,INTEL_INFO(dev))"];
"1000289" [label="(FieldIdentifier,gen)"];
"1000544" [label="(Call,ret = i915_gem_execbuffer_reserve(ring, file, &objects))"];
"1000800" [label="(Call,i915_gem_execbuffer_retire_commands(dev, file, ring))"];
"1000288" [label="(Identifier,dev)"];
"1000570" [label="(Call,ret = i915_gem_execbuffer_relocate_slow(dev, file, ring,\n\t\t\t\t\t\t\t\t&objects, eb,\n\t\t\t\t\t\t\t\texec,\n\t\t\t\t\t\t\t\targs->buffer_count))"];
"1000402" -> "1000114"  [label="AST: "];
"1000402" -> "1000404"  [label="CFG: "];
"1000403" -> "1000402"  [label="AST: "];
"1000404" -> "1000402"  [label="AST: "];
"1000407" -> "1000402"  [label="CFG: "];
"1000402" -> "1000834"  [label="DDG: i915_mutex_lock_interruptible(dev)"];
"1000402" -> "1000834"  [label="DDG: ret"];
"1000404" -> "1000402"  [label="DDG: dev"];
"1000402" -> "1000832"  [label="DDG: ret"];
"1000404" -> "1000405"  [label="CFG: "];
"1000405" -> "1000404"  [label="AST: "];
"1000404" -> "1000834"  [label="DDG: dev"];
"1000178" -> "1000404"  [label="DDG: dev"];
"1000198" -> "1000404"  [label="DDG: dev"];
"1000287" -> "1000404"  [label="DDG: dev"];
"1000109" -> "1000404"  [label="DDG: dev"];
"1000404" -> "1000466"  [label="DDG: dev"];
"1000404" -> "1000556"  [label="DDG: dev"];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000179"  [label="CFG: "];
"1000179" -> "1000178"  [label="AST: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000178" -> "1000834"  [label="DDG: dev"];
"1000178" -> "1000177"  [label="DDG: dev"];
"1000109" -> "1000178"  [label="DDG: dev"];
"1000178" -> "1000263"  [label="DDG: dev"];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000834"  [label="DDG: dev"];
"1000109" -> "1000198"  [label="DDG: dev"];
"1000109" -> "1000263"  [label="DDG: dev"];
"1000109" -> "1000274"  [label="DDG: dev"];
"1000109" -> "1000287"  [label="DDG: dev"];
"1000109" -> "1000466"  [label="DDG: dev"];
"1000109" -> "1000556"  [label="DDG: dev"];
"1000109" -> "1000572"  [label="DDG: dev"];
"1000109" -> "1000651"  [label="DDG: dev"];
"1000109" -> "1000720"  [label="DDG: dev"];
"1000109" -> "1000760"  [label="DDG: dev"];
"1000109" -> "1000800"  [label="DDG: dev"];
"1000198" -> "1000197"  [label="AST: "];
"1000198" -> "1000199"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000197" -> "1000198"  [label="CFG: "];
"1000198" -> "1000834"  [label="DDG: dev"];
"1000198" -> "1000197"  [label="DDG: dev"];
"1000198" -> "1000263"  [label="DDG: dev"];
"1000287" -> "1000286"  [label="AST: "];
"1000287" -> "1000288"  [label="CFG: "];
"1000288" -> "1000287"  [label="AST: "];
"1000289" -> "1000287"  [label="CFG: "];
"1000287" -> "1000834"  [label="DDG: dev"];
"1000274" -> "1000287"  [label="DDG: dev"];
"1000274" -> "1000273"  [label="AST: "];
"1000274" -> "1000275"  [label="CFG: "];
"1000275" -> "1000274"  [label="AST: "];
"1000276" -> "1000274"  [label="CFG: "];
"1000274" -> "1000834"  [label="DDG: dev"];
"1000263" -> "1000274"  [label="DDG: dev"];
"1000263" -> "1000262"  [label="AST: "];
"1000263" -> "1000264"  [label="CFG: "];
"1000264" -> "1000263"  [label="AST: "];
"1000265" -> "1000263"  [label="CFG: "];
"1000263" -> "1000834"  [label="DDG: dev"];
"1000832" -> "1000114"  [label="AST: "];
"1000832" -> "1000833"  [label="CFG: "];
"1000833" -> "1000832"  [label="AST: "];
"1000834" -> "1000832"  [label="CFG: "];
"1000832" -> "1000834"  [label="DDG: <RET>"];
"1000833" -> "1000832"  [label="DDG: ret"];
"1000649" -> "1000832"  [label="DDG: ret"];
"1000374" -> "1000832"  [label="DDG: ret"];
"1000570" -> "1000832"  [label="DDG: ret"];
"1000512" -> "1000832"  [label="DDG: ret"];
"1000565" -> "1000832"  [label="DDG: ret"];
"1000421" -> "1000832"  [label="DDG: ret"];
"1000786" -> "1000832"  [label="DDG: ret"];
"1000758" -> "1000832"  [label="DDG: ret"];
"1000718" -> "1000832"  [label="DDG: ret"];
"1000544" -> "1000832"  [label="DDG: ret"];
"1000602" -> "1000832"  [label="DDG: ret"];
"1000442" -> "1000832"  [label="DDG: ret"];
"1000397" -> "1000832"  [label="DDG: ret"];
"1000775" -> "1000832"  [label="DDG: ret"];
"1000679" -> "1000832"  [label="DDG: ret"];
"1000614" -> "1000832"  [label="DDG: ret"];
"1000490" -> "1000832"  [label="DDG: ret"];
}
