Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_31 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_protocol_converter_v2_1_27 -L proc_sys_reset_v5_0_13 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L xlconcat_v2_1_4 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot laser_receiver_block_wrapper_behav xil_defaultlib.laser_receiver_block_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'IRQ_F2P' [D:/Project/laser_receiver_project/laser_receiver_project.ip_user_files/bd/laser_receiver_block/ip/laser_receiver_block_processing_system7_0_0/sim/laser_receiver_block_processing_system7_0_0.v:541]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2022.2.2_0221_2201/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_15_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [D:/Project/laser_receiver_project/laser_receiver_project.ip_user_files/bd/laser_receiver_block/sim/laser_receiver_block.v:619]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [D:/Project/laser_receiver_project/laser_receiver_project.ip_user_files/bd/laser_receiver_block/ip/laser_receiver_block_processing_system7_0_0/sim/laser_receiver_block_processing_system7_0_0.v:153]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.ad7606c
Compiling module xil_defaultlib.laser_receiver_block_ad7606c_0_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture laser_receiver_block_axi_gpio_0_1_arch of entity xil_defaultlib.laser_receiver_block_axi_gpio_0_1 [laser_receiver_block_axi_gpio_0_...]
Compiling architecture laser_receiver_block_axi_gpio_1_1_arch of entity xil_defaultlib.laser_receiver_block_axi_gpio_1_1 [laser_receiver_block_axi_gpio_1_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=2...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture laser_receiver_block_axi_gpio_4_0_arch of entity xil_defaultlib.laser_receiver_block_axi_gpio_4_0 [laser_receiver_block_axi_gpio_4_...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture laser_receiver_block_axi_gpio_6_0_arch of entity xil_defaultlib.laser_receiver_block_axi_gpio_6_0 [laser_receiver_block_axi_gpio_6_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_core [\uartlite_core(c_family="zynq",c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.axi_uartlite [\axi_uartlite(c_family="zynq",c_...]
Compiling architecture laser_receiver_block_axi_uartlite_0_0_arch of entity xil_defaultlib.laser_receiver_block_axi_uartlite_0_0 [laser_receiver_block_axi_uartlit...]
Compiling module xil_defaultlib.low_pass_filter
Compiling module xil_defaultlib.laser_receiver_block_low_pass_fi...
Compiling module xil_defaultlib.laser_receiver_block_low_pass_fi...
Compiling module xil_defaultlib.laser_receiver_block_low_pass_fi...
Compiling module xil_defaultlib.laser_receiver_block_low_pass_fi...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_g...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_g...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_f...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_s...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_i...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_s...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_d...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_o...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_o...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_r...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2022.2.2/sw/continuous/1340/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15_a...
Compiling module processing_system7_vip_v1_0_15.processing_system7_vip_v1_0_15(C...
Compiling module xil_defaultlib.laser_receiver_block_processing_...
Compiling module xil_defaultlib.m00_couplers_imp_26HT6I
Compiling module xil_defaultlib.m01_couplers_imp_GKN7CI
Compiling module xil_defaultlib.m02_couplers_imp_Z9LN8Q
Compiling module xil_defaultlib.m03_couplers_imp_IQ11B6
Compiling module xil_defaultlib.m04_couplers_imp_1WCO15M
Compiling module xil_defaultlib.m05_couplers_imp_1K3XT5E
Compiling module xil_defaultlib.m06_couplers_imp_13KEKZU
Compiling module xil_defaultlib.m07_couplers_imp_1DNPL8I
Compiling module xil_defaultlib.m08_couplers_imp_HO2C57
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axi_r...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_b...
Compiling module axi_protocol_converter_v2_1_27.axi_protocol_converter_v2_1_27_a...
Compiling module xil_defaultlib.laser_receiver_block_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1D2IPA0
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar_sa...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.laser_receiver_block_xbar_0
Compiling module xil_defaultlib.laser_receiver_block_ps7_0_axi_p...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture laser_receiver_block_rst_ps7_0_100m_0_arch of entity xil_defaultlib.laser_receiver_block_rst_ps7_0_100M_0 [laser_receiver_block_rst_ps7_0_1...]
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat_default
Compiling module xil_defaultlib.laser_receiver_block_xlconcat_0_...
Compiling module xil_defaultlib.laser_receiver_block
Compiling module xil_defaultlib.laser_receiver_block_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot laser_receiver_block_wrapper_behav
