/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [7:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [40:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [18:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~(celloutsig_0_32z | celloutsig_0_42z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[142]);
  assign celloutsig_1_18z = ~(celloutsig_1_1z | celloutsig_1_7z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z | in_data[4]);
  assign celloutsig_1_0z = in_data[150] ^ in_data[121];
  assign celloutsig_1_5z = celloutsig_1_4z ^ celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_4z ^ celloutsig_1_1z;
  assign celloutsig_1_6z = { in_data[123:120], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z[3:1], celloutsig_1_3z[1], celloutsig_1_5z, celloutsig_1_3z[3:1], celloutsig_1_3z[1] } & { in_data[147:133], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_6z[8:4] & { in_data[190:188], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_17z = { celloutsig_1_14z[3:0], celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_5z } & { celloutsig_1_10z[3], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_6z[12:2], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_1z } & { in_data[144:117], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_8z };
  assign celloutsig_0_16z = { celloutsig_0_3z[6:3], celloutsig_0_9z } & { celloutsig_0_11z[5:2], celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[14:7], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } & { in_data[25:15], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_42z = in_data[60:58] <= celloutsig_0_8z[12:10];
  assign celloutsig_0_5z = { celloutsig_0_3z[11:4], celloutsig_0_1z } <= { celloutsig_0_3z[6:0], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[186:164], celloutsig_1_0z } <= { in_data[169:153], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = in_data[101:98] <= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = in_data[131:127] <= { in_data[143:140], celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_10z[4:2] <= in_data[136:134];
  assign celloutsig_1_15z = { celloutsig_1_6z[13:10], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_11z } <= celloutsig_1_9z[9:0];
  assign celloutsig_0_9z = in_data[12:10] <= { celloutsig_0_8z[9:8], celloutsig_0_0z };
  assign celloutsig_1_12z = ~ celloutsig_1_6z[8:6];
  assign celloutsig_0_8z = ~ { celloutsig_0_3z[11:1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_0z = ~^ in_data[88:81];
  assign celloutsig_1_4z = ~^ { in_data[164:163], celloutsig_1_1z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_8z[12:8], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_1z = ~^ in_data[84:75];
  assign celloutsig_0_2z = ~^ { in_data[9:6], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_32z = ~^ celloutsig_0_16z[4:2];
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 19'h00000;
    else if (clkin_data[0]) celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z[3:1], celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z[3:1], celloutsig_1_3z[1], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_14z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_14z = { celloutsig_1_9z[18:15], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z };
  assign { celloutsig_1_3z[1], celloutsig_1_3z[2], celloutsig_1_3z[3] } = ~ { celloutsig_1_2z, celloutsig_1_0z, in_data[167] };
  assign celloutsig_1_3z[0] = celloutsig_1_3z[1];
  assign { out_data[128:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[31:0], celloutsig_0_42z, celloutsig_0_43z };
endmodule
