
Ã
v++_link_kernel.link$d8e76c77-2733-4159-962d-8c53fd5f9db3Õv++ --xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}  -g --target sw_emu --platform /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --save-temps --temp_dir temp_dir --config design.cfg -l -o./build/kernel.link.xclbin kernel.xo *m"i/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/reports/link/v++_link_kernel.link_guidance.html2^"Z/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/v++_link_kernel.link_guidance.pbB^

design.cfgPdebug=1
profile_kernel=data:all:all:all

[connectivity]
nk=wide_krnl:1:wide_krnl