# A repo for SystemVerilog learning

In these labs, I use SystemVerilog language constructs to implement simple, common design tasks.
