19:17:03
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 19:17:26 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
Selecting top level module uart
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":91:47:91:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register flag_reg. Make sure that there are no unused intermediate registers.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":28:7:28:16|*Output data_debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:17:26 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Selected library: work cell: uart view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Selected library: work cell: uart view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:17:27 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:17:27 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Selected library: work cell: uart view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Selected library: work cell: uart view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:17:28 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 19:17:28 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":28:7:28:16|Tristate driver data_debug (in view: work.uart(verilog)) on net data_debug (in view: work.uart(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist uart

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
uart|clk     148.6 MHz     6.730         inferred     Autoconstr_clkgroup_0     23   
=====================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock uart|clk which controls 23 sequential elements including state_bus[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":28:7:28:16|Tristate driver data_debug (in view: work.uart(verilog)) on net data_debug (in view: work.uart(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:17:29 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 19:17:29 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":28:7:28:16|Tristate driver data_debug (in view: work.uart(verilog)) on net data_debug (in view: work.uart(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance position[2:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  40 /        23
   2		0h:00m:00s		    -2.05ns		  39 /        23

   3		0h:00m:00s		    -2.05ns		  44 /        23


   4		0h:00m:00s		    -1.29ns		  44 /        23
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":22:6:22:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               23         data_reg[0]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 135MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock uart|clk with period 9.07ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 19:17:30 2019
#


Top view:               uart
Requested Frequency:    110.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.601

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
uart|clk           110.2 MHz     93.7 MHz      9.071         10.671        -1.601     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
uart|clk  uart|clk  |  9.071       -1.601  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: uart|clk
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                    Arrival           
Instance                   Reference     Type       Pin     Net                        Time        Slack 
                           Clock                                                                         
---------------------------------------------------------------------------------------------------------
count_pulses_needed[4]     uart|clk      SB_DFF     Q       count_pulses_needed[4]     0.796       -1.601
count_pulses_needed[5]     uart|clk      SB_DFF     Q       count_pulses_needed[5]     0.796       -1.528
count_pulses_needed[7]     uart|clk      SB_DFF     Q       count_pulses_needed[7]     0.796       -1.497
count_pulses_needed[8]     uart|clk      SB_DFF     Q       count_pulses_needed[8]     0.796       -1.404
count_pulses_needed[2]     uart|clk      SB_DFF     Q       count_pulses_needed[2]     0.796       -1.384
state_bus[0]               uart|clk      SB_DFF     Q       state_bus[0]               0.796       -1.022
state_bus[1]               uart|clk      SB_DFF     Q       state_bus[1]               0.796       -0.950
count_pulses_needed[1]     uart|clk      SB_DFF     Q       count_pulses_needed[1]     0.796       0.287 
count_pulses_needed[0]     uart|clk      SB_DFF     Q       count_pulses_needed[0]     0.796       0.359 
count_pulses_needed[3]     uart|clk      SB_DFF     Q       count_pulses_needed[3]     0.796       0.391 
=========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                        Required           
Instance                   Reference     Type         Pin     Net                          Time         Slack 
                           Clock                                                                              
--------------------------------------------------------------------------------------------------------------
state_bus[0]               uart|clk      SB_DFF       D       state_bus_14[0]              8.916        -1.601
data_reg[0]                uart|clk      SB_DFFSR     D       data_reg_en[0]               8.916        -1.497
data_reg[1]                uart|clk      SB_DFFSR     D       data_reg_en[1]               8.916        -1.497
data_reg[2]                uart|clk      SB_DFFSR     D       data_reg_en[2]               8.916        -1.497
data_reg[3]                uart|clk      SB_DFFSR     D       data_reg_en[3]               8.916        -1.497
data_reg[4]                uart|clk      SB_DFFSR     D       data_reg_en[4]               8.916        -1.497
data_reg[5]                uart|clk      SB_DFFSR     D       data_reg_en[5]               8.916        -1.497
data_reg[6]                uart|clk      SB_DFFSR     D       data_reg_en[6]               8.916        -1.497
data_reg[7]                uart|clk      SB_DFFSR     D       data_reg_en[7]               8.916        -1.497
count_pulses_needed[0]     uart|clk      SB_DFF       D       count_pulses_needed_8[0]     8.916        -1.363
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.071
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.916

    - Propagation time:                      10.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.601

    Number of logic level(s):                4
    Starting point:                          count_pulses_needed[4] / Q
    Ending point:                            state_bus[0] / D
    The start point is clocked by            uart|clk [rising] on pin C
    The end   point is clocked by            uart|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
count_pulses_needed[4]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[4]              Net         -        -       1.599     -           4         
count_pulses_needed_RNIOEEU[8]      SB_LUT4     I0       In      -         2.395       -         
count_pulses_needed_RNIOEEU[8]      SB_LUT4     O        Out     0.661     3.056       -         
count_pulses_needed_RNIOEEU[8]      Net         -        -       1.371     -           1         
count_pulses_needed_RNI8S161[0]     SB_LUT4     I1       In      -         4.427       -         
count_pulses_needed_RNI8S161[0]     SB_LUT4     O        Out     0.589     5.017       -         
count_pulses_needed20_6             Net         -        -       1.371     -           14        
state_bus_14_1_0_.m7_bm             SB_LUT4     I1       In      -         6.388       -         
state_bus_14_1_0_.m7_bm             SB_LUT4     O        Out     0.589     6.977       -         
m7_bm                               Net         -        -       1.371     -           1         
state_bus_14_1_0_.m7_ns             SB_LUT4     I0       In      -         8.348       -         
state_bus_14_1_0_.m7_ns             SB_LUT4     O        Out     0.661     9.009       -         
state_bus_14[0]                     Net         -        -       1.507     -           1         
state_bus[0]                        SB_DFF      D        In      -         10.516      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.671 is 3.452(32.4%) logic and 7.219(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.071
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.916

    - Propagation time:                      10.444
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.528

    Number of logic level(s):                4
    Starting point:                          count_pulses_needed[5] / Q
    Ending point:                            state_bus[0] / D
    The start point is clocked by            uart|clk [rising] on pin C
    The end   point is clocked by            uart|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
count_pulses_needed[5]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[5]              Net         -        -       1.599     -           4         
count_pulses_needed_RNIOEEU[8]      SB_LUT4     I1       In      -         2.395       -         
count_pulses_needed_RNIOEEU[8]      SB_LUT4     O        Out     0.589     2.984       -         
count_pulses_needed_RNIOEEU[8]      Net         -        -       1.371     -           1         
count_pulses_needed_RNI8S161[0]     SB_LUT4     I1       In      -         4.355       -         
count_pulses_needed_RNI8S161[0]     SB_LUT4     O        Out     0.589     4.944       -         
count_pulses_needed20_6             Net         -        -       1.371     -           14        
state_bus_14_1_0_.m7_bm             SB_LUT4     I1       In      -         6.315       -         
state_bus_14_1_0_.m7_bm             SB_LUT4     O        Out     0.589     6.904       -         
m7_bm                               Net         -        -       1.371     -           1         
state_bus_14_1_0_.m7_ns             SB_LUT4     I0       In      -         8.275       -         
state_bus_14_1_0_.m7_ns             SB_LUT4     O        Out     0.661     8.937       -         
state_bus_14[0]                     Net         -        -       1.507     -           1         
state_bus[0]                        SB_DFF      D        In      -         10.444      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.599 is 3.380(31.9%) logic and 7.219(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.071
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.916

    - Propagation time:                      10.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.497

    Number of logic level(s):                4
    Starting point:                          count_pulses_needed[7] / Q
    Ending point:                            state_bus[0] / D
    The start point is clocked by            uart|clk [rising] on pin C
    The end   point is clocked by            uart|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
count_pulses_needed[7]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[7]              Net         -        -       1.599     -           4         
count_pulses_needed_RNIOEEU[8]      SB_LUT4     I2       In      -         2.395       -         
count_pulses_needed_RNIOEEU[8]      SB_LUT4     O        Out     0.558     2.953       -         
count_pulses_needed_RNIOEEU[8]      Net         -        -       1.371     -           1         
count_pulses_needed_RNI8S161[0]     SB_LUT4     I1       In      -         4.324       -         
count_pulses_needed_RNI8S161[0]     SB_LUT4     O        Out     0.589     4.913       -         
count_pulses_needed20_6             Net         -        -       1.371     -           14        
state_bus_14_1_0_.m7_bm             SB_LUT4     I1       In      -         6.284       -         
state_bus_14_1_0_.m7_bm             SB_LUT4     O        Out     0.589     6.873       -         
m7_bm                               Net         -        -       1.371     -           1         
state_bus_14_1_0_.m7_ns             SB_LUT4     I0       In      -         8.244       -         
state_bus_14_1_0_.m7_ns             SB_LUT4     O        Out     0.661     8.906       -         
state_bus_14[0]                     Net         -        -       1.507     -           1         
state_bus[0]                        SB_DFF      D        In      -         10.413      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.568 is 3.349(31.7%) logic and 7.219(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.071
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.916

    - Propagation time:                      10.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.497

    Number of logic level(s):                4
    Starting point:                          count_pulses_needed[4] / Q
    Ending point:                            data_reg[0] / D
    The start point is clocked by            uart|clk [rising] on pin C
    The end   point is clocked by            uart|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
count_pulses_needed[4]              SB_DFF       Q        Out     0.796     0.796       -         
count_pulses_needed[4]              Net          -        -       1.599     -           4         
count_pulses_needed_RNIOEEU[8]      SB_LUT4      I0       In      -         2.395       -         
count_pulses_needed_RNIOEEU[8]      SB_LUT4      O        Out     0.661     3.056       -         
count_pulses_needed_RNIOEEU[8]      Net          -        -       1.371     -           1         
count_pulses_needed_RNI8S161[0]     SB_LUT4      I1       In      -         4.427       -         
count_pulses_needed_RNI8S161[0]     SB_LUT4      O        Out     0.589     5.017       -         
count_pulses_needed20_6             Net          -        -       1.371     -           14        
state_bus_RNIP24T2[0]               SB_LUT4      I1       In      -         6.388       -         
state_bus_RNIP24T2[0]               SB_LUT4      O        Out     0.589     6.977       -         
un1_state_bus_0                     Net          -        -       1.371     -           8         
data_reg_RNO[0]                     SB_LUT4      I2       In      -         8.348       -         
data_reg_RNO[0]                     SB_LUT4      O        Out     0.558     8.906       -         
data_reg_en[0]                      Net          -        -       1.507     -           1         
data_reg[0]                         SB_DFFSR     D        In      -         10.413      -         
==================================================================================================
Total path delay (propagation time + setup) of 10.568 is 3.349(31.7%) logic and 7.219(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.071
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.916

    - Propagation time:                      10.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.497

    Number of logic level(s):                4
    Starting point:                          count_pulses_needed[4] / Q
    Ending point:                            data_reg[1] / D
    The start point is clocked by            uart|clk [rising] on pin C
    The end   point is clocked by            uart|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
count_pulses_needed[4]              SB_DFF       Q        Out     0.796     0.796       -         
count_pulses_needed[4]              Net          -        -       1.599     -           4         
count_pulses_needed_RNIOEEU[8]      SB_LUT4      I0       In      -         2.395       -         
count_pulses_needed_RNIOEEU[8]      SB_LUT4      O        Out     0.661     3.056       -         
count_pulses_needed_RNIOEEU[8]      Net          -        -       1.371     -           1         
count_pulses_needed_RNI8S161[0]     SB_LUT4      I1       In      -         4.427       -         
count_pulses_needed_RNI8S161[0]     SB_LUT4      O        Out     0.589     5.017       -         
count_pulses_needed20_6             Net          -        -       1.371     -           14        
state_bus_RNIP24T2[0]               SB_LUT4      I1       In      -         6.388       -         
state_bus_RNIP24T2[0]               SB_LUT4      O        Out     0.589     6.977       -         
un1_state_bus_0                     Net          -        -       1.371     -           8         
data_reg_RNO[1]                     SB_LUT4      I2       In      -         8.348       -         
data_reg_RNO[1]                     SB_LUT4      O        Out     0.558     8.906       -         
data_reg_en[1]                      Net          -        -       1.507     -           1         
data_reg[1]                         SB_DFFSR     D        In      -         10.413      -         
==================================================================================================
Total path delay (propagation time + setup) of 10.568 is 3.349(31.7%) logic and 7.219(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for uart 

Mapping to part: ice40up5ksg48
Cell usage:
SB_CARRY        8 uses
SB_DFF          15 uses
SB_DFFSR        8 uses
SB_LUT4         52 uses

I/O ports: 13
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   uart|clk: 1

@S |Mapping Summary:
Total  LUTs: 52 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 52 = 52 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:17:30 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-uart...
Warning: The terminal data_debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: uart

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name uart
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 19:18:09 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":91:47:91:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register flag_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@E: CS168 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":36:29:36:29|Port source_ber_framing_error does not exist
@E: CS168 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":36:29:36:29|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CS168 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":36:29:36:29|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:18:10 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:18:10 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 19:18:50 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":91:47:91:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register flag_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":28:7:28:16|*Output data_debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:18:51 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:18:51 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:18:51 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:18:52 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 19:18:53 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":28:7:28:16|Tristate driver data_debug (in view: work.uart_xmr0(verilog)) on net data_debug (in view: work.uart_xmr0(verilog)) has its enable tied to GND.

Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     28   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 28 sequential elements including uart1.state_bus[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_debug_t (in view: work.drones_kids(verilog)) on net data_debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:18:53 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 19:18:53 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":28:7:28:16|Tristate driver data_debug (in view: work.uart_xmr0(verilog)) on net data_debug (in view: work.uart_xmr0(verilog)) has its enable tied to GND.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_debug_t (in view: work.drones_kids(verilog)) on net data_debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[2:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  51 /        28
   2		0h:00m:00s		    -2.54ns		  51 /        28

   3		0h:00m:00s		    -1.14ns		  61 /        28
   4		0h:00m:00s		    -1.14ns		  61 /        28


   5		0h:00m:00s		    -1.14ns		  60 /        28
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               28         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 135MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 10.77ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 19:18:55 2019
#


Top view:               drones_kids
Requested Frequency:    92.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.901

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     92.8 MHz      78.9 MHz      10.772        12.673        -1.901     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  10.772      -1.901  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                   Arrival           
Instance                         Reference                  Type         Pin     Net                        Time        Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[4]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[4]     0.796       -1.901
uart1.count_pulses_needed[5]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[5]     0.796       -1.829
uart1.count_pulses_needed[7]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[7]     0.796       -1.798
uart1.count_pulses_needed[8]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[8]     0.796       -1.704
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     Q       data[1]                    0.796       0.028 
uart1.count_pulses_needed[0]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[0]     0.796       0.059 
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     Q       data[0]                    0.796       0.059 
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     Q       data[2]                    0.796       0.101 
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     Q       data[3]                    0.796       0.132 
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     Q       data[4]                    0.796       0.132 
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                              Required           
Instance                         Reference                  Type         Pin     Net                   Time         Slack 
                                 Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------
uart1.state_bus[0]               drones_kids|clk_system     SB_DFF       D       state_bus_14[0]       10.617       -1.901
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg       10.617       0.028 
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1     10.617       0.028 
KeyPress1.source_data_reg[1]     drones_kids|clk_system     SB_DFF       D       source_data_reg_0     10.617       0.101 
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[0]        10.617       0.204 
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[1]        10.617       0.204 
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[2]        10.617       0.204 
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[3]        10.617       0.204 
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[4]        10.617       0.204 
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[5]        10.617       0.204 
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.772
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.617

    - Propagation time:                      12.518
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.901

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[4] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[4]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[4]                    Net         -        -       1.599     -           5         
uart1.count_pulses_needed_RNI4AU71[8]     SB_LUT4     I0       In      -         2.395       -         
uart1.count_pulses_needed_RNI4AU71[8]     SB_LUT4     O        Out     0.661     3.056       -         
count_pulses_needed_RNI4AU71[8]           Net         -        -       1.371     -           1         
uart1.count_pulses_needed_RNIFMTH1[0]     SB_LUT4     I1       In      -         4.427       -         
uart1.count_pulses_needed_RNIFMTH1[0]     SB_LUT4     O        Out     0.589     5.017       -         
count_pulses_needed20_6                   Net         -        -       1.371     -           14        
uart1.state_bus_14_1_0_.g0_0_1            SB_LUT4     I0       In      -         6.388       -         
uart1.state_bus_14_1_0_.g0_0_1            SB_LUT4     O        Out     0.661     7.049       -         
g0_0_1                                    Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g0_0              SB_LUT4     I2       In      -         8.420       -         
uart1.state_bus_14_1_0_.g0_0              SB_LUT4     O        Out     0.558     8.978       -         
N_214_0                                   Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g0                SB_LUT4     I0       In      -         10.349      -         
uart1.state_bus_14_1_0_.g0                SB_LUT4     O        Out     0.661     11.011      -         
state_bus_14[0]                           Net         -        -       1.507     -           1         
uart1.state_bus[0]                        SB_DFF      D        In      -         12.518      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.673 is 4.083(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.772
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.617

    - Propagation time:                      12.445
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.829

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[5] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[5]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[5]                    Net         -        -       1.599     -           5         
uart1.count_pulses_needed_RNI4AU71[8]     SB_LUT4     I1       In      -         2.395       -         
uart1.count_pulses_needed_RNI4AU71[8]     SB_LUT4     O        Out     0.589     2.984       -         
count_pulses_needed_RNI4AU71[8]           Net         -        -       1.371     -           1         
uart1.count_pulses_needed_RNIFMTH1[0]     SB_LUT4     I1       In      -         4.355       -         
uart1.count_pulses_needed_RNIFMTH1[0]     SB_LUT4     O        Out     0.589     4.944       -         
count_pulses_needed20_6                   Net         -        -       1.371     -           14        
uart1.state_bus_14_1_0_.g0_0_1            SB_LUT4     I0       In      -         6.315       -         
uart1.state_bus_14_1_0_.g0_0_1            SB_LUT4     O        Out     0.661     6.977       -         
g0_0_1                                    Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g0_0              SB_LUT4     I2       In      -         8.348       -         
uart1.state_bus_14_1_0_.g0_0              SB_LUT4     O        Out     0.558     8.906       -         
N_214_0                                   Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g0                SB_LUT4     I0       In      -         10.277      -         
uart1.state_bus_14_1_0_.g0                SB_LUT4     O        Out     0.661     10.938      -         
state_bus_14[0]                           Net         -        -       1.507     -           1         
uart1.state_bus[0]                        SB_DFF      D        In      -         12.445      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.600 is 4.010(31.8%) logic and 8.590(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.772
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.617

    - Propagation time:                      12.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.798

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[7] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[7]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[7]                    Net         -        -       1.599     -           5         
uart1.count_pulses_needed_RNI4AU71[8]     SB_LUT4     I2       In      -         2.395       -         
uart1.count_pulses_needed_RNI4AU71[8]     SB_LUT4     O        Out     0.558     2.953       -         
count_pulses_needed_RNI4AU71[8]           Net         -        -       1.371     -           1         
uart1.count_pulses_needed_RNIFMTH1[0]     SB_LUT4     I1       In      -         4.324       -         
uart1.count_pulses_needed_RNIFMTH1[0]     SB_LUT4     O        Out     0.589     4.913       -         
count_pulses_needed20_6                   Net         -        -       1.371     -           14        
uart1.state_bus_14_1_0_.g0_0_1            SB_LUT4     I0       In      -         6.284       -         
uart1.state_bus_14_1_0_.g0_0_1            SB_LUT4     O        Out     0.661     6.946       -         
g0_0_1                                    Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g0_0              SB_LUT4     I2       In      -         8.317       -         
uart1.state_bus_14_1_0_.g0_0              SB_LUT4     O        Out     0.558     8.875       -         
N_214_0                                   Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g0                SB_LUT4     I0       In      -         10.246      -         
uart1.state_bus_14_1_0_.g0                SB_LUT4     O        Out     0.661     10.907      -         
state_bus_14[0]                           Net         -        -       1.507     -           1         
uart1.state_bus[0]                        SB_DFF      D        In      -         12.414      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.569 is 3.979(31.7%) logic and 8.590(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.772
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.617

    - Propagation time:                      12.321
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.705

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[8] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[8]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[8]                    Net         -        -       1.599     -           4         
uart1.count_pulses_needed_RNI4AU71[8]     SB_LUT4     I3       In      -         2.395       -         
uart1.count_pulses_needed_RNI4AU71[8]     SB_LUT4     O        Out     0.465     2.860       -         
count_pulses_needed_RNI4AU71[8]           Net         -        -       1.371     -           1         
uart1.count_pulses_needed_RNIFMTH1[0]     SB_LUT4     I1       In      -         4.231       -         
uart1.count_pulses_needed_RNIFMTH1[0]     SB_LUT4     O        Out     0.589     4.820       -         
count_pulses_needed20_6                   Net         -        -       1.371     -           14        
uart1.state_bus_14_1_0_.g0_0_1            SB_LUT4     I0       In      -         6.191       -         
uart1.state_bus_14_1_0_.g0_0_1            SB_LUT4     O        Out     0.661     6.853       -         
g0_0_1                                    Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g0_0              SB_LUT4     I2       In      -         8.224       -         
uart1.state_bus_14_1_0_.g0_0              SB_LUT4     O        Out     0.558     8.782       -         
N_214_0                                   Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g0                SB_LUT4     I0       In      -         10.153      -         
uart1.state_bus_14_1_0_.g0                SB_LUT4     O        Out     0.661     10.814      -         
state_bus_14[0]                           Net         -        -       1.507     -           1         
uart1.state_bus[0]                        SB_DFF      D        In      -         12.321      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.476 is 3.886(31.1%) logic and 8.590(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.772
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.617

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.028

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_12                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_25                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.589      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          20 uses
SB_DFFSR        8 uses
VCC             2 uses
SB_LUT4         68 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 68 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 68 = 68 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:18:55 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal data_debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name drones_kids


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	68
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	68
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	26
        LUT, DFF and CARRY	:	1
    Combinational LogicCells
        Only LUT         	:	34
        CARRY Only       	:	0
        LUT with CARRY   	:	7
    LogicCells                  :	68/5280
    PLBs                        :	10/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.7 (sec)

Final Design Statistics
    Number of LUTs      	:	68
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	68/5280
    PLBs                        :	9/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 99.10 MHz | Target: 92.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 151
used logic cells: 68
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal data_debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	68
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	68
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	26
        LUT, DFF and CARRY	:	1
    Combinational LogicCells
        Only LUT         	:	34
        CARRY Only       	:	0
        LUT with CARRY   	:	7
    LogicCells                  :	68/5280
    PLBs                        :	10/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.8 (sec)

Final Design Statistics
    Number of LUTs      	:	68
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	68/5280
    PLBs                        :	9/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 99.10 MHz | Target: 92.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 151
used logic cells: 68
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 151
used logic cells: 68
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 85 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name drones_kids
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 19:43:50 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":91:47:91:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:43:50 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:43:50 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:43:50 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:43:52 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 19:43:52 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     29   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 29 sequential elements including uart1.state_bus[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:43:52 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 19:43:53 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[2:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  52 /        29
   2		0h:00m:00s		    -2.54ns		  51 /        29
   3		0h:00m:00s		    -1.14ns		  51 /        29

   4		0h:00m:00s		    -1.14ns		  55 /        29


   5		0h:00m:00s		    -1.14ns		  54 /        29
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               29         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 9.13ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 19:43:54 2019
#


Top view:               drones_kids
Requested Frequency:    109.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.611

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     109.5 MHz     93.1 MHz      9.132         10.744        -1.611     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  9.132       -1.612  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                   Arrival           
Instance                         Reference                  Type         Pin     Net                        Time        Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     Q       data[1]                    0.796       -1.611
uart1.count_pulses_needed[0]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[0]     0.796       -1.580
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     Q       data[0]                    0.796       -1.580
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     Q       data[2]                    0.796       -1.539
uart1.count_pulses_needed[3]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[3]     0.796       -1.508
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     Q       data[3]                    0.796       -1.508
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     Q       data[4]                    0.796       -1.508
uart1.count_pulses_needed[1]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[1]     0.796       -1.477
uart1.count_pulses_needed[5]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[5]     0.796       -1.477
uart1.count_pulses_needed[4]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[4]     0.796       -1.405
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                              Required           
Instance                         Reference                  Type         Pin     Net                   Time         Slack 
                                 Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg       8.977        -1.611
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1     8.977        -1.611
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[0]        8.977        -1.580
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[1]        8.977        -1.580
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[2]        8.977        -1.580
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[3]        8.977        -1.580
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[4]        8.977        -1.580
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[5]        8.977        -1.580
uart1.data_reg[6]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[6]        8.977        -1.580
uart1.data_reg[7]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[7]        8.977        -1.580
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.611

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_12                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_7                                            Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.589      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.611

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_12                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_7                                            Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg_1                              Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                   SB_DFF       D        In      -         10.589      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.580

    Number of logic level(s):                4
    Starting point:                          uart1.count_pulses_needed[0] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[0]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[0]                    Net         -        -       1.599     -           4         
uart1.count_pulses_needed_RNIQVT71[0]     SB_LUT4     I0       In      -         2.395       -         
uart1.count_pulses_needed_RNIQVT71[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_39_mux                                  Net         -        -       1.371     -           3         
uart1.count_pulses_needed_RNI7KRP2[2]     SB_LUT4     I0       In      -         4.427       -         
uart1.count_pulses_needed_RNI7KRP2[2]     SB_LUT4     O        Out     0.661     5.089       -         
N_46_mux                                  Net         -        -       1.371     -           13        
uart1.state_bus_RNO_0[0]                  SB_LUT4     I0       In      -         6.460       -         
uart1.state_bus_RNO_0[0]                  SB_LUT4     O        Out     0.661     7.121       -         
N_29_i_1                                  Net         -        -       1.371     -           1         
uart1.state_bus_RNO[0]                    SB_LUT4     I2       In      -         8.492       -         
uart1.state_bus_RNO[0]                    SB_LUT4     O        Out     0.558     9.050       -         
N_29_i                                    Net         -        -       1.507     -           1         
uart1.state_bus[0]                        SB_DFF      D        In      -         10.557      -         
=======================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.580

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[0] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[0]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[0]                                        Net          -        -       1.599     -           4         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      O        Out     0.661     3.056       -         
N_13                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      O        Out     0.661     5.089       -         
N_26                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I2       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.558     7.018       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.389       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.050       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.557      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.580

    Number of logic level(s):                4
    Starting point:                          uart1.count_pulses_needed[0] / Q
    Ending point:                            uart1.data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[0]              SB_DFF       Q        Out     0.796     0.796       -         
count_pulses_needed[0]                    Net          -        -       1.599     -           4         
uart1.count_pulses_needed_RNIQVT71[0]     SB_LUT4      I0       In      -         2.395       -         
uart1.count_pulses_needed_RNIQVT71[0]     SB_LUT4      O        Out     0.661     3.056       -         
N_39_mux                                  Net          -        -       1.371     -           3         
uart1.count_pulses_needed_RNIK6AT2[7]     SB_LUT4      I0       In      -         4.427       -         
uart1.count_pulses_needed_RNIK6AT2[7]     SB_LUT4      O        Out     0.661     5.089       -         
N_10_0                                    Net          -        -       1.371     -           1         
uart1.state_bus_RNIFC743[0]               SB_LUT4      I0       In      -         6.460       -         
uart1.state_bus_RNIFC743[0]               SB_LUT4      O        Out     0.661     7.121       -         
un1_state_bus_0                           Net          -        -       1.371     -           8         
uart1.data_reg_RNO[0]                     SB_LUT4      I2       In      -         8.492       -         
uart1.data_reg_RNO[0]                     SB_LUT4      O        Out     0.558     9.050       -         
data_reg_en[0]                            Net          -        -       1.507     -           1         
uart1.data_reg[0]                         SB_DFFSR     D        In      -         10.557      -         
========================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          21 uses
SB_DFFSR        8 uses
VCC             2 uses
SB_LUT4         62 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 62 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 62 = 62 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:43:54 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	1
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	0
        LUT with CARRY   	:	7
    LogicCells                  :	62/5280
    PLBs                        :	9/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.6 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	62/5280
    PLBs                        :	10/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 101.63 MHz | Target: 109.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 141
used logic cells: 62
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 141
used logic cells: 62
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 81 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 19:48:32 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":86:47:86:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:48:33 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:48:33 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:48:33 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:48:35 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 19:48:35 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     29   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 29 sequential elements including uart1.state_bus[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:48:36 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 19:48:36 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[2:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  59 /        29
   2		0h:00m:00s		    -2.54ns		  59 /        29
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[5] (in view: work.drones_kids(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:01s		    -1.14ns		  79 /        30


   4		0h:00m:01s		    -1.14ns		  81 /        30
   5		0h:00m:01s		    -1.14ns		  84 /        30
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               30         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 10.53ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 19:48:39 2019
#


Top view:               drones_kids
Requested Frequency:    94.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.859

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     94.9 MHz      80.7 MHz      10.535        12.394        -1.859     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  10.535      -1.859  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                        Arrival           
Instance                              Reference                  Type         Pin     Net                             Time        Slack 
                                      Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[1]          drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[1]          0.796       -1.859
uart1.count_pulses_needed[3]          drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[3]          0.796       -1.849
uart1.count_pulses_needed[4]          drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[4]          0.796       -1.787
uart1.count_pulses_needed[6]          drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[6]          0.796       -1.777
uart1.count_pulses_needed[7]          drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[7]          0.796       -1.756
uart1.count_pulses_needed_fast[5]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed_fast[5]     0.796       -1.745
uart1.count_pulses_needed[8]          drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[8]          0.796       -1.663
uart1.state_bus[1]                    drones_kids|clk_system     SB_DFF       Q       state_bus[1]                    0.796       -1.652
uart1.count_pulses_needed[2]          drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[2]          0.796       -0.281
uart1.data_reg[1]                     drones_kids|clk_system     SB_DFFSR     Q       data[1]                         0.796       -0.209
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                   Required           
Instance                         Reference                  Type       Pin     Net                          Time         Slack 
                                 Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[0]     drones_kids|clk_system     SB_DFF     D       count_pulses_needed_8[0]     10.380       -1.859
uart1.count_pulses_needed[1]     drones_kids|clk_system     SB_DFF     D       count_pulses_needed_8[1]     10.380       -1.859
uart1.count_pulses_needed[2]     drones_kids|clk_system     SB_DFF     D       count_pulses_needed_8[2]     10.380       -1.859
uart1.count_pulses_needed[3]     drones_kids|clk_system     SB_DFF     D       count_pulses_needed_8[3]     10.380       -1.859
uart1.count_pulses_needed[4]     drones_kids|clk_system     SB_DFF     D       count_pulses_needed_8[4]     10.380       -1.859
uart1.count_pulses_needed[6]     drones_kids|clk_system     SB_DFF     D       count_pulses_needed_8[6]     10.380       -1.859
uart1.count_pulses_needed[7]     drones_kids|clk_system     SB_DFF     D       count_pulses_needed_8[7]     10.380       -1.859
uart1.count_pulses_needed[8]     drones_kids|clk_system     SB_DFF     D       count_pulses_needed_8[8]     10.380       -1.859
uart1.state_bus[0]               drones_kids|clk_system     SB_DFF     D       i11_mux_i                    10.380       -0.281
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF     D       source_data_reg              10.380       -0.209
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.535
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.380

    - Propagation time:                      12.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[1] / Q
    Ending point:                            uart1.count_pulses_needed[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[1]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[1]                    Net         -        -       1.599     -           12        
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     I0       In      -         2.395       -         
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     O        Out     0.661     3.056       -         
count_pulses_needed_RNI06U71[8]           Net         -        -       1.371     -           1         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     I2       In      -         4.427       -         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     O        Out     0.558     4.986       -         
m8_3                                      Net         -        -       1.371     -           2         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     I1       In      -         6.356       -         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     O        Out     0.558     6.915       -         
count_pulses_needed_RNIRGVE3[1]           Net         -        -       1.371     -           1         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     I2       In      -         8.286       -         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     O        Out     0.558     8.844       -         
state_bus_RNIGJH66[0]                     Net         -        -       1.371     -           8         
uart1.count_pulses_needed_RNO[0]          SB_LUT4     I2       In      -         10.215      -         
uart1.count_pulses_needed_RNO[0]          SB_LUT4     O        Out     0.517     10.732      -         
count_pulses_needed_8[0]                  Net         -        -       1.507     -           1         
uart1.count_pulses_needed[0]              SB_DFF      D        In      -         12.239      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.394 is 3.803(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.535
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.380

    - Propagation time:                      12.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[1] / Q
    Ending point:                            uart1.count_pulses_needed[8] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[1]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[1]                    Net         -        -       1.599     -           12        
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     I0       In      -         2.395       -         
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     O        Out     0.661     3.056       -         
count_pulses_needed_RNI06U71[8]           Net         -        -       1.371     -           1         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     I2       In      -         4.427       -         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     O        Out     0.558     4.986       -         
m8_3                                      Net         -        -       1.371     -           2         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     I1       In      -         6.356       -         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     O        Out     0.558     6.915       -         
count_pulses_needed_RNIRGVE3[1]           Net         -        -       1.371     -           1         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     I2       In      -         8.286       -         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     O        Out     0.558     8.844       -         
state_bus_RNIGJH66[0]                     Net         -        -       1.371     -           8         
uart1.count_pulses_needed_RNO[8]          SB_LUT4     I2       In      -         10.215      -         
uart1.count_pulses_needed_RNO[8]          SB_LUT4     O        Out     0.517     10.732      -         
count_pulses_needed_8[8]                  Net         -        -       1.507     -           1         
uart1.count_pulses_needed[8]              SB_DFF      D        In      -         12.239      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.394 is 3.803(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.535
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.380

    - Propagation time:                      12.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[1] / Q
    Ending point:                            uart1.count_pulses_needed[7] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[1]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[1]                    Net         -        -       1.599     -           12        
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     I0       In      -         2.395       -         
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     O        Out     0.661     3.056       -         
count_pulses_needed_RNI06U71[8]           Net         -        -       1.371     -           1         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     I2       In      -         4.427       -         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     O        Out     0.558     4.986       -         
m8_3                                      Net         -        -       1.371     -           2         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     I1       In      -         6.356       -         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     O        Out     0.558     6.915       -         
count_pulses_needed_RNIRGVE3[1]           Net         -        -       1.371     -           1         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     I2       In      -         8.286       -         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     O        Out     0.558     8.844       -         
state_bus_RNIGJH66[0]                     Net         -        -       1.371     -           8         
uart1.count_pulses_needed_RNO[7]          SB_LUT4     I2       In      -         10.215      -         
uart1.count_pulses_needed_RNO[7]          SB_LUT4     O        Out     0.517     10.732      -         
count_pulses_needed_8[7]                  Net         -        -       1.507     -           1         
uart1.count_pulses_needed[7]              SB_DFF      D        In      -         12.239      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.394 is 3.803(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.535
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.380

    - Propagation time:                      12.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[1] / Q
    Ending point:                            uart1.count_pulses_needed[6] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[1]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[1]                    Net         -        -       1.599     -           12        
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     I0       In      -         2.395       -         
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     O        Out     0.661     3.056       -         
count_pulses_needed_RNI06U71[8]           Net         -        -       1.371     -           1         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     I2       In      -         4.427       -         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     O        Out     0.558     4.986       -         
m8_3                                      Net         -        -       1.371     -           2         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     I1       In      -         6.356       -         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     O        Out     0.558     6.915       -         
count_pulses_needed_RNIRGVE3[1]           Net         -        -       1.371     -           1         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     I2       In      -         8.286       -         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     O        Out     0.558     8.844       -         
state_bus_RNIGJH66[0]                     Net         -        -       1.371     -           8         
uart1.count_pulses_needed_RNO[6]          SB_LUT4     I2       In      -         10.215      -         
uart1.count_pulses_needed_RNO[6]          SB_LUT4     O        Out     0.517     10.732      -         
count_pulses_needed_8[6]                  Net         -        -       1.507     -           1         
uart1.count_pulses_needed[6]              SB_DFF      D        In      -         12.239      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.394 is 3.803(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.535
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.380

    - Propagation time:                      12.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[1] / Q
    Ending point:                            uart1.count_pulses_needed[4] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[1]              SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[1]                    Net         -        -       1.599     -           12        
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     I0       In      -         2.395       -         
uart1.count_pulses_needed_RNI06U71[8]     SB_LUT4     O        Out     0.661     3.056       -         
count_pulses_needed_RNI06U71[8]           Net         -        -       1.371     -           1         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     I2       In      -         4.427       -         
uart1.count_pulses_needed_RNIDKTH1[2]     SB_LUT4     O        Out     0.558     4.986       -         
m8_3                                      Net         -        -       1.371     -           2         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     I1       In      -         6.356       -         
uart1.count_pulses_needed_RNIRGVE3[1]     SB_LUT4     O        Out     0.558     6.915       -         
count_pulses_needed_RNIRGVE3[1]           Net         -        -       1.371     -           1         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     I2       In      -         8.286       -         
uart1.state_bus_RNIGJH66[0]               SB_LUT4     O        Out     0.558     8.844       -         
state_bus_RNIGJH66[0]                     Net         -        -       1.371     -           8         
uart1.count_pulses_needed_RNO[4]          SB_LUT4     I2       In      -         10.215      -         
uart1.count_pulses_needed_RNO[4]          SB_LUT4     O        Out     0.517     10.732      -         
count_pulses_needed_8[4]                  Net         -        -       1.507     -           1         
uart1.count_pulses_needed[4]              SB_DFF      D        In      -         12.239      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.394 is 3.803(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          22 uses
SB_DFFSR        8 uses
VCC             2 uses
SB_LUT4         83 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 83 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 83 = 83 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Wed Mar 06 19:48:40 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	83
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	88
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	51
        CARRY Only       	:	0
        LUT with CARRY   	:	8
    LogicCells                  :	88/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.6 (sec)

Final Design Statistics
    Number of LUTs      	:	88
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	88/5280
    PLBs                        :	17/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 93.45 MHz | Target: 94.88 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 220
used logic cells: 88
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 220
used logic cells: 88
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 106 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 19:53:43 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module uart_mod
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:14|Synthesizing module uart_mod in library work.

@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":66:17:66:17|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:53:44 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:53:44 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 19:55:35 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":86:47:86:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:55:35 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:55:36 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:55:36 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:55:37 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 19:55:38 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     29   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 29 sequential elements including uart1.state_bus[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:55:39 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 19:55:39 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[2:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  50 /        29
   2		0h:00m:00s		    -2.05ns		  49 /        29
   3		0h:00m:00s		    -2.05ns		  49 /        29
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[6] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[3] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[2] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:01s		    -2.05ns		  64 /        32


   5		0h:00m:01s		    -2.05ns		  65 /        32
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               32         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 137MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 9.19ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 19:55:42 2019
#


Top view:               drones_kids
Requested Frequency:    108.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.622

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     108.8 MHz     92.5 MHz      9.194         10.816        -1.622     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  9.194       -1.622  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                   Arrival           
Instance                         Reference                  Type         Pin     Net                        Time        Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     Q       data[1]                    0.796       -1.622
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     Q       data[2]                    0.796       -1.550
uart1.data_reg[6]                drones_kids|clk_system     SB_DFFSR     Q       data[6]                    0.796       -1.550
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     Q       data[4]                    0.796       -1.519
uart1.data_reg[7]                drones_kids|clk_system     SB_DFFSR     Q       data[7]                    0.796       -1.478
uart1.data_rdy_reg               drones_kids|clk_system     SB_DFF       Q       data_rdy                   0.796       -1.447
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     Q       data[0]                    0.796       -1.447
uart1.count_pulses_needed[8]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[8]     0.796       -1.426
uart1.count_pulses_needed[0]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[0]     0.796       -1.416
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     Q       data[3]                    0.796       -1.374
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                              Required           
Instance                         Reference                  Type         Pin     Net                   Time         Slack 
                                 Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg       9.039        -1.622
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1     9.039        -1.622
KeyPress1.source_data_reg[1]     drones_kids|clk_system     SB_DFF       D       source_data_reg_0     9.039        -1.550
uart1.state_bus[0]               drones_kids|clk_system     SB_DFF       D       i11_mux_i             9.039        -1.426
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[0]        9.039        -1.416
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[1]        9.039        -1.416
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[2]        9.039        -1.416
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[3]        9.039        -1.416
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[4]        9.039        -1.416
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[5]        9.039        -1.416
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                           Net          -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      O        Out     0.661     3.056       -         
N_12                                              Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      O        Out     0.661     5.089       -         
N_6                                               Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I0       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.661     7.121       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      I0       In      -         8.492       -         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      O        Out     0.661     9.154       -         
source_data_reg                                   Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                      SB_DFF       D        In      -         10.661      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                           Net          -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      O        Out     0.661     3.056       -         
N_12                                              Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      O        Out     0.661     5.089       -         
N_6                                               Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I0       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.661     7.121       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[2]                  SB_LUT4      I0       In      -         8.492       -         
KeyPress1.source_data_reg_RNO[2]                  SB_LUT4      O        Out     0.661     9.154       -         
source_data_reg_1                                 Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                      SB_DFF       D        In      -         10.661      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[2] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[2]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[2]                                           Net          -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      I1       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      O        Out     0.589     2.984       -         
N_12                                              Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      I0       In      -         4.355       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      O        Out     0.661     5.017       -         
N_6                                               Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I0       In      -         6.388       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.661     7.049       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                   Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                      SB_DFF       D        In      -         10.589      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[6] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[6]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[6]                                           Net          -        -       1.599     -           4         
KeyPress1.source_data_ready_reg_4_i_0_a3_2_1      SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_2_1      SB_LUT4      O        Out     0.661     3.056       -         
source_data_ready_reg_4_i_0_a3_2                  Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_x0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_x0     SB_LUT4      O        Out     0.661     5.089       -         
source_data_ready_reg_4_i_0_a3_6_x0               Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                   Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                      SB_DFF       D        In      -         10.589      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[1] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                           Net          -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      O        Out     0.661     3.056       -         
N_12                                              Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      O        Out     0.661     5.089       -         
N_6                                               Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I0       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.661     7.121       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[1]                  SB_LUT4      I1       In      -         8.492       -         
KeyPress1.source_data_reg_RNO[1]                  SB_LUT4      O        Out     0.589     9.082       -         
source_data_reg_0                                 Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[1]                      SB_DFF       D        In      -         10.589      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          13 uses
SB_DFFSR        19 uses
VCC             2 uses
SB_LUT4         74 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 74 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 74 = 74 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Mar 06 19:55:42 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	6
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	81
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	26
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	0
        LUT with CARRY   	:	3
    LogicCells                  :	81/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.6 (sec)

Final Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	81/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 107.41 MHz | Target: 108.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 194
used logic cells: 81
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 194
used logic cells: 81
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 98 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 19:59:51 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v changed - recompiling
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":87:47:87:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:59:51 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:59:52 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:59:52 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 19:59:53 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 19:59:54 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     29   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 29 sequential elements including uart1.state_bus[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 19:59:55 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 19:59:55 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[2:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  50 /        29
   2		0h:00m:00s		    -2.05ns		  49 /        29
   3		0h:00m:00s		    -2.05ns		  49 /        29
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[6] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[3] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[2] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:01s		    -2.05ns		  64 /        32


   5		0h:00m:01s		    -2.05ns		  65 /        32
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               32         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 137MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 9.19ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 19:59:58 2019
#


Top view:               drones_kids
Requested Frequency:    108.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.622

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     108.8 MHz     92.5 MHz      9.194         10.816        -1.622     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  9.194       -1.622  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                   Arrival           
Instance                         Reference                  Type         Pin     Net                        Time        Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     Q       data[1]                    0.796       -1.622
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     Q       data[2]                    0.796       -1.550
uart1.data_reg[6]                drones_kids|clk_system     SB_DFFSR     Q       data[6]                    0.796       -1.550
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     Q       data[4]                    0.796       -1.519
uart1.data_reg[7]                drones_kids|clk_system     SB_DFFSR     Q       data[7]                    0.796       -1.478
uart1.data_rdy_reg               drones_kids|clk_system     SB_DFF       Q       data_rdy                   0.796       -1.447
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     Q       data[0]                    0.796       -1.447
uart1.count_pulses_needed[8]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[8]     0.796       -1.426
uart1.count_pulses_needed[0]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[0]     0.796       -1.416
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     Q       data[3]                    0.796       -1.374
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                              Required           
Instance                         Reference                  Type         Pin     Net                   Time         Slack 
                                 Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg       9.039        -1.622
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1     9.039        -1.622
KeyPress1.source_data_reg[1]     drones_kids|clk_system     SB_DFF       D       source_data_reg_0     9.039        -1.550
uart1.state_bus[0]               drones_kids|clk_system     SB_DFF       D       i11_mux_i             9.039        -1.426
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[0]        9.039        -1.416
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[1]        9.039        -1.416
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[2]        9.039        -1.416
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[3]        9.039        -1.416
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[4]        9.039        -1.416
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[5]        9.039        -1.416
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                           Net          -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      O        Out     0.661     3.056       -         
N_12                                              Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      O        Out     0.661     5.089       -         
N_6                                               Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I0       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.661     7.121       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      I0       In      -         8.492       -         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      O        Out     0.661     9.154       -         
source_data_reg                                   Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                      SB_DFF       D        In      -         10.661      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                           Net          -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      O        Out     0.661     3.056       -         
N_12                                              Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      O        Out     0.661     5.089       -         
N_6                                               Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I0       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.661     7.121       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[2]                  SB_LUT4      I0       In      -         8.492       -         
KeyPress1.source_data_reg_RNO[2]                  SB_LUT4      O        Out     0.661     9.154       -         
source_data_reg_1                                 Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                      SB_DFF       D        In      -         10.661      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[2] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[2]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[2]                                           Net          -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      I1       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      O        Out     0.589     2.984       -         
N_12                                              Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      I0       In      -         4.355       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      O        Out     0.661     5.017       -         
N_6                                               Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I0       In      -         6.388       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.661     7.049       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                   Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                      SB_DFF       D        In      -         10.589      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[6] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[6]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[6]                                           Net          -        -       1.599     -           4         
KeyPress1.source_data_ready_reg_4_i_0_a3_2_1      SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_2_1      SB_LUT4      O        Out     0.661     3.056       -         
source_data_ready_reg_4_i_0_a3_2                  Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_x0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_x0     SB_LUT4      O        Out     0.661     5.089       -         
source_data_ready_reg_4_i_0_a3_6_x0               Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                   Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                      SB_DFF       D        In      -         10.589      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[1] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                                 SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                           Net          -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4      O        Out     0.661     3.056       -         
N_12                                              Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4      O        Out     0.661     5.089       -         
N_6                                               Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      I0       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4      O        Out     0.661     7.121       -         
N_10                                              Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[1]                  SB_LUT4      I1       In      -         8.492       -         
KeyPress1.source_data_reg_RNO[1]                  SB_LUT4      O        Out     0.589     9.082       -         
source_data_reg_0                                 Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[1]                      SB_DFF       D        In      -         10.589      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          13 uses
SB_DFFSR        19 uses
VCC             2 uses
SB_LUT4         74 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 74 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 74 = 74 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Mar 06 19:59:58 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	6
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	81
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	26
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	0
        LUT with CARRY   	:	3
    LogicCells                  :	81/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.3 (sec)

Final Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	31
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	81/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 107.41 MHz | Target: 108.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 194
used logic cells: 81
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 194
used logic cells: 81
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 98 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:06:41 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":87:46:87:53|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register position[2:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:06:42 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:06:42 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:06:42 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:06:44 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 20:06:44 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     26   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 26 sequential elements including uart1.count_pulses_needed[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:06:45 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 20:06:45 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  37 /        26
   2		0h:00m:00s		    -2.05ns		  37 /        26
   3		0h:00m:00s		    -2.05ns		  37 /        26

   4		0h:00m:00s		    -2.05ns		  39 /        26


   5		0h:00m:00s		    -0.65ns		  42 /        26
   6		0h:00m:00s		    -0.65ns		  42 /        26
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[6] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[5] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[4] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[3] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[2] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[1] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[0] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               26         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 9.19ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 20:06:47 2019
#


Top view:               drones_kids
Requested Frequency:    108.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.622

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     108.8 MHz     92.5 MHz      9.194         10.816        -1.622     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  9.194       -1.622  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                    Arrival           
Instance                         Reference                  Type          Pin     Net                        Time        Slack 
                                 Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[1]            drones_kids|clk_system     SB_DFFESR     Q       data[1]                    0.796       -1.622
uart1.data_reg_esr[2]            drones_kids|clk_system     SB_DFFESR     Q       data[2]                    0.796       -1.550
uart1.data_reg_esr[6]            drones_kids|clk_system     SB_DFFESR     Q       data[6]                    0.796       -1.550
uart1.data_reg_esr[4]            drones_kids|clk_system     SB_DFFESR     Q       data[4]                    0.796       -1.519
uart1.data_reg[7]                drones_kids|clk_system     SB_DFFSR      Q       data[7]                    0.796       -1.478
uart1.data_rdy_reg               drones_kids|clk_system     SB_DFF        Q       data_rdy                   0.796       -1.447
uart1.data_reg_esr[0]            drones_kids|clk_system     SB_DFFESR     Q       data[0]                    0.796       -1.447
uart1.count_pulses_needed[0]     drones_kids|clk_system     SB_DFFSR      Q       count_pulses_needed[0]     0.796       -1.416
uart1.data_reg_esr[3]            drones_kids|clk_system     SB_DFFESR     Q       data[3]                    0.796       -1.374
uart1.count_pulses_needed[3]     drones_kids|clk_system     SB_DFFSR      Q       count_pulses_needed[3]     0.796       -1.343
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                  Required           
Instance                         Reference                  Type         Pin     Net                       Time         Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg           9.039        -1.622
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1         9.039        -1.622
KeyPress1.source_data_reg[1]     drones_kids|clk_system     SB_DFF       D       source_data_reg_0         9.039        -1.550
uart1.state_bus[1]               drones_kids|clk_system     SB_DFF       D       state_bus                 9.039        -1.416
uart1.count_pulses_needed[0]     drones_kids|clk_system     SB_DFFSR     R       state_bus_RNIVSM84[1]     9.039        0.513 
uart1.count_pulses_needed[1]     drones_kids|clk_system     SB_DFFSR     R       state_bus_RNIVSM84[1]     9.039        0.513 
uart1.count_pulses_needed[2]     drones_kids|clk_system     SB_DFFSR     R       state_bus_RNIVSM84[1]     9.039        0.513 
uart1.count_pulses_needed[3]     drones_kids|clk_system     SB_DFFSR     R       state_bus_RNIVSM84[1]     9.039        0.513 
uart1.count_pulses_needed[4]     drones_kids|clk_system     SB_DFFSR     R       state_bus_RNIVSM84[1]     9.039        0.513 
uart1.count_pulses_needed[5]     drones_kids|clk_system     SB_DFFSR     R       state_bus_RNIVSM84[1]     9.039        0.513 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg_esr[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[1]                             SB_DFFESR     Q        Out     0.796     0.796       -         
data[1]                                           Net           -        -       1.599     -           4         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4       I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4       O        Out     0.661     3.056       -         
N_12                                              Net           -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4       I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4       O        Out     0.661     5.089       -         
N_25                                              Net           -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       I0       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       O        Out     0.661     7.121       -         
N_10                                              Net           -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4       I0       In      -         8.492       -         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4       O        Out     0.661     9.154       -         
source_data_reg                                   Net           -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                      SB_DFF        D        In      -         10.661      -         
=================================================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg_esr[1] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[1]                             SB_DFFESR     Q        Out     0.796     0.796       -         
data[1]                                           Net           -        -       1.599     -           4         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4       I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4       O        Out     0.661     3.056       -         
N_12                                              Net           -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4       I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4       O        Out     0.661     5.089       -         
N_25                                              Net           -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       I0       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       O        Out     0.661     7.121       -         
N_10                                              Net           -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[2]                  SB_LUT4       I0       In      -         8.492       -         
KeyPress1.source_data_reg_RNO[2]                  SB_LUT4       O        Out     0.661     9.154       -         
source_data_reg_1                                 Net           -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                      SB_DFF        D        In      -         10.661      -         
=================================================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg_esr[2] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[2]                             SB_DFFESR     Q        Out     0.796     0.796       -         
data[2]                                           Net           -        -       1.599     -           4         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4       I1       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4       O        Out     0.589     2.984       -         
N_12                                              Net           -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4       I0       In      -         4.355       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4       O        Out     0.661     5.017       -         
N_25                                              Net           -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       I0       In      -         6.388       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       O        Out     0.661     7.049       -         
N_10                                              Net           -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4       I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4       O        Out     0.661     9.082       -         
source_data_reg                                   Net           -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                      SB_DFF        D        In      -         10.589      -         
=================================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg_esr[6] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[6]                             SB_DFFESR     Q        Out     0.796     0.796       -         
data[6]                                           Net           -        -       1.599     -           3         
KeyPress1.source_data_ready_reg_4_i_0_a3_2_1      SB_LUT4       I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_2_1      SB_LUT4       O        Out     0.661     3.056       -         
source_data_ready_reg_4_i_0_a3_1                  Net           -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_x0     SB_LUT4       I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_x0     SB_LUT4       O        Out     0.661     5.089       -         
source_data_ready_reg_4_i_0_a3_6_x0               Net           -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       O        Out     0.589     7.049       -         
N_10                                              Net           -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4       I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]                  SB_LUT4       O        Out     0.661     9.082       -         
source_data_reg                                   Net           -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                      SB_DFF        D        In      -         10.589      -         
=================================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg_esr[1] / Q
    Ending point:                            KeyPress1.source_data_reg[1] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                              Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[1]                             SB_DFFESR     Q        Out     0.796     0.796       -         
data[1]                                           Net           -        -       1.599     -           4         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4       I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3          SB_LUT4       O        Out     0.661     3.056       -         
N_12                                              Net           -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4       I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0        SB_LUT4       O        Out     0.661     5.089       -         
N_25                                              Net           -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       I0       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6_ns     SB_LUT4       O        Out     0.661     7.121       -         
N_10                                              Net           -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[1]                  SB_LUT4       I1       In      -         8.492       -         
KeyPress1.source_data_reg_RNO[1]                  SB_LUT4       O        Out     0.589     9.082       -         
source_data_reg_0                                 Net           -        -       1.507     -           1         
KeyPress1.source_data_reg[1]                      SB_DFF        D        In      -         10.589      -         
=================================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          10 uses
SB_DFFESR       7 uses
SB_DFFSR        9 uses
VCC             2 uses
SB_LUT4         46 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 46 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:06:48 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	7
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	17
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	54/5280
    PLBs                        :	10/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.8 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	54/5280
    PLBs                        :	10/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 115.28 MHz | Target: 108.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 147
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 147
used logic cells: 54
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:14:13 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":88:47:88:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:14:14 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:14:14 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:14:14 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:14:16 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 20:14:16 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     29   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 29 sequential elements including uart1.state_bus[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:14:17 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 20:14:17 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[2:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.33ns		  44 /        29
   2		0h:00m:00s		    -2.33ns		  44 /        29
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[6] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[2] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[3] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[0] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[4] (in view: work.drones_kids(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[5] (in view: work.drones_kids(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[7] (in view: work.drones_kids(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Replicating instance uart1.count_pulses_needed[1] (in view: work.drones_kids(verilog)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:01s		    -1.68ns		  62 /        37
   4		0h:00m:01s		    -1.68ns		  62 /        37


   5		0h:00m:01s		    -1.68ns		  62 /        37
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[6] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[5] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[4] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[3] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[2] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[1] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Boundary register uart1.data_reg[0] (in view: work.drones_kids(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 37 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               37         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 9.13ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 20:14:20 2019
#


Top view:               drones_kids
Requested Frequency:    109.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.611

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     109.5 MHz     93.1 MHz      9.132         10.744        -1.611     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  9.132       -1.612  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                         Arrival           
Instance                              Reference                  Type          Pin     Net                             Time        Slack 
                                      Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[1]                 drones_kids|clk_system     SB_DFFESR     Q       data[1]                         0.796       -1.611
uart1.data_reg_esr[0]                 drones_kids|clk_system     SB_DFFESR     Q       data[0]                         0.796       -1.580
uart1.count_pulses_needed_fast[3]     drones_kids|clk_system     SB_DFFSR      Q       count_pulses_needed_fast[3]     0.796       -1.539
uart1.data_reg_esr[2]                 drones_kids|clk_system     SB_DFFESR     Q       data[2]                         0.796       -1.539
uart1.count_pulses_needed_fast[7]     drones_kids|clk_system     SB_DFFSR      Q       count_pulses_needed_fast[7]     0.796       -1.508
uart1.data_reg_esr[3]                 drones_kids|clk_system     SB_DFFESR     Q       data[3]                         0.796       -1.508
uart1.data_reg_esr[4]                 drones_kids|clk_system     SB_DFFESR     Q       data[4]                         0.796       -1.508
uart1.count_pulses_needed_fast[4]     drones_kids|clk_system     SB_DFFSR      Q       count_pulses_needed_fast[4]     0.796       -1.467
uart1.count_pulses_needed_fast[6]     drones_kids|clk_system     SB_DFFSR      Q       count_pulses_needed_fast[6]     0.796       -1.436
uart1.position[0]                     drones_kids|clk_system     SB_DFFSR      Q       position[0]                     0.796       -1.436
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                      Required           
Instance                         Reference                  Type         Pin     Net                           Time         Slack 
                                 Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg               8.977        -1.611
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1             8.977        -1.611
KeyPress1.source_data_reg[1]     drones_kids|clk_system     SB_DFF       D       source_data_reg_0             8.977        -1.539
uart1.state_bus[0]               drones_kids|clk_system     SB_DFF       D       state_bus_14[0]               8.977        -1.539
uart1.count_pulses_needed[0]     drones_kids|clk_system     SB_DFFSR     R       un1_data_reg_0_sqmuxa_0_i     8.977        0.421 
uart1.count_pulses_needed[1]     drones_kids|clk_system     SB_DFFSR     R       un1_data_reg_0_sqmuxa_0_i     8.977        0.421 
uart1.count_pulses_needed[2]     drones_kids|clk_system     SB_DFFSR     R       un1_data_reg_0_sqmuxa_0_i     8.977        0.421 
uart1.count_pulses_needed[3]     drones_kids|clk_system     SB_DFFSR     R       un1_data_reg_0_sqmuxa_0_i     8.977        0.421 
uart1.count_pulses_needed[4]     drones_kids|clk_system     SB_DFFSR     R       un1_data_reg_0_sqmuxa_0_i     8.977        0.421 
uart1.count_pulses_needed[5]     drones_kids|clk_system     SB_DFFSR     R       un1_data_reg_0_sqmuxa_0_i     8.977        0.421 
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.611

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg_esr[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                           Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[1]                          SB_DFFESR     Q        Out     0.796     0.796       -         
data[1]                                        Net           -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4       I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4       O        Out     0.661     3.056       -         
N_12                                           Net           -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4       I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4       O        Out     0.661     5.089       -         
N_25                                           Net           -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4       I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4       O        Out     0.589     7.049       -         
N_10                                           Net           -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4       I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4       O        Out     0.661     9.082       -         
source_data_reg                                Net           -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF        D        In      -         10.589      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.611

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg_esr[1] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                           Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[1]                          SB_DFFESR     Q        Out     0.796     0.796       -         
data[1]                                        Net           -        -       1.599     -           5         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4       I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4       O        Out     0.661     3.056       -         
N_12                                           Net           -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4       I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4       O        Out     0.661     5.089       -         
N_25                                           Net           -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4       I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4       O        Out     0.589     7.049       -         
N_10                                           Net           -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4       I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4       O        Out     0.661     9.082       -         
source_data_reg_1                              Net           -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                   SB_DFF        D        In      -         10.589      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.580

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg_esr[0] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                           Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[0]                          SB_DFFESR     Q        Out     0.796     0.796       -         
data[0]                                        Net           -        -       1.599     -           3         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4       I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4       O        Out     0.661     3.056       -         
N_13                                           Net           -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4       I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4       O        Out     0.661     5.089       -         
N_26                                           Net           -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4       I2       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4       O        Out     0.558     7.018       -         
N_10                                           Net           -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4       I0       In      -         8.389       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4       O        Out     0.661     9.050       -         
source_data_reg                                Net           -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF        D        In      -         10.557      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.580

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg_esr[0] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                           Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
uart1.data_reg_esr[0]                          SB_DFFESR     Q        Out     0.796     0.796       -         
data[0]                                        Net           -        -       1.599     -           3         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4       I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4       O        Out     0.661     3.056       -         
N_13                                           Net           -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4       I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4       O        Out     0.661     5.089       -         
N_26                                           Net           -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4       I2       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4       O        Out     0.558     7.018       -         
N_10                                           Net           -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4       I0       In      -         8.389       -         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4       O        Out     0.661     9.050       -         
source_data_reg_1                              Net           -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                   SB_DFF        D        In      -         10.557      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.539

    Number of logic level(s):                4
    Starting point:                          uart1.count_pulses_needed_fast[3] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
uart1.count_pulses_needed_fast[3]     SB_DFFSR     Q        Out     0.796     0.796       -         
count_pulses_needed_fast[3]           Net          -        -       1.599     -           3         
uart1.state_bus_14_1_0_.g1_6          SB_LUT4      I0       In      -         2.395       -         
uart1.state_bus_14_1_0_.g1_6          SB_LUT4      O        Out     0.661     3.056       -         
g1_6_0                                Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g1            SB_LUT4      I1       In      -         4.427       -         
uart1.state_bus_14_1_0_.g1            SB_LUT4      O        Out     0.589     5.017       -         
g1                                    Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.g0            SB_LUT4      I1       In      -         6.388       -         
uart1.state_bus_14_1_0_.g0            SB_LUT4      O        Out     0.589     6.977       -         
g0                                    Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m7_ns         SB_LUT4      I0       In      -         8.348       -         
uart1.state_bus_14_1_0_.m7_ns         SB_LUT4      O        Out     0.661     9.009       -         
state_bus_14[0]                       Net          -        -       1.507     -           1         
uart1.state_bus[0]                    SB_DFF       D        In      -         10.516      -         
====================================================================================================
Total path delay (propagation time + setup) of 10.671 is 3.452(32.4%) logic and 7.219(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          10 uses
SB_DFFESR       7 uses
SB_DFFSR        20 uses
VCC             2 uses
SB_LUT4         64 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   37 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 64 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Mar 06 20:14:20 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	7
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	14
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	86
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	1
    Combinational LogicCells
        Only LUT         	:	43
        CARRY Only       	:	0
        LUT with CARRY   	:	7
    LogicCells                  :	86/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.8 (sec)

Final Design Statistics
    Number of LUTs      	:	86
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	86/5280
    PLBs                        :	15/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 104.30 MHz | Target: 109.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 203
used logic cells: 86
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 203
used logic cells: 86
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 101 
I1212: Iteration  1 :    36 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:16:32 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":82:32:82:32|Can't mix blocking and non-blocking assignments to a variable
@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":82:32:82:32|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":82:32:82:32|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:16:32 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:16:32 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:18:37 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":85:27:85:27|Can't mix blocking and non-blocking assignments to a variable
@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":85:27:85:27|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":85:27:85:27|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:18:37 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:18:37 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:19:30 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":86:22:86:22|Can't mix blocking and non-blocking assignments to a variable
@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":86:22:86:22|Illegal or Unsupported Syntax within black box. Use: // synthesis translate_off {  unsupported Verilog } // synthesis translate_on 
@E: CS153 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":86:22:86:22|Alternatively, set the builtin compiler directive IGNORE_VERILOG_BLACKBOX_GUTS in the Verilog tab of the UI or set `define IGNORE_VERILOG_BLACKBOX_GUTS in any Verilog file.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:19:30 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:19:30 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:21:06 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":87:47:87:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:21:07 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:21:07 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:21:07 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:21:09 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 20:21:09 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     30   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 30 sequential elements including uart1.position[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:21:10 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 20:21:11 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[3:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.61ns		  47 /        30
   2		0h:00m:00s		    -2.61ns		  46 /        30
   3		0h:00m:00s		    -1.21ns		  45 /        30
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":51:1:51:4|Replicating instance uart1.un1_state_bus_0_a2_0 (in view: work.drones_kids(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:01s		    -1.21ns		  55 /        30


   5		0h:00m:01s		    -1.21ns		  54 /        30
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               30         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 9.13ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 20:21:15 2019
#


Top view:               drones_kids
Requested Frequency:    109.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.611

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     109.5 MHz     93.1 MHz      9.132         10.744        -1.611     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  9.132       -1.612  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                   Arrival           
Instance                         Reference                  Type         Pin     Net                        Time        Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     Q       data[0]                    0.796       -1.611
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     Q       data[3]                    0.796       -1.539
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     Q       data[5]                    0.796       -1.508
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     Q       data[4]                    0.796       -1.477
uart1.count_pulses_needed[0]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[0]     0.796       -1.384
uart1.count_pulses_needed[6]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[6]     0.796       -1.332
uart1.count_pulses_needed[1]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[1]     0.796       -1.291
uart1.count_pulses_needed[8]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[8]     0.796       -1.291
uart1.count_pulses_needed[4]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[4]     0.796       -1.239
uart1.count_pulses_needed[5]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[5]     0.796       -1.198
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                              Required           
Instance                         Reference                  Type         Pin     Net                   Time         Slack 
                                 Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg       8.977        -1.611
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1     8.977        -1.611
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[0]        8.977        -1.384
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[1]        8.977        -1.384
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[2]        8.977        -1.384
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[3]        8.977        -1.384
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[4]        8.977        -1.384
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[5]        8.977        -1.384
uart1.data_reg[6]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[6]        8.977        -1.384
uart1.data_reg[7]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[7]        8.977        -1.384
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.611

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[0] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
uart1.data_reg[0]                                SB_DFFSR     Q        Out     0.796     0.796       -         
data[0]                                          Net          -        -       1.599     -           7         
KeyPress1.source_data_ready_reg_4_i_0_a3_0_1     SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0_1     SB_LUT4      O        Out     0.661     3.056       -         
source_data_ready_reg_4_i_0_a3_0_1               Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0       SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0       SB_LUT4      O        Out     0.661     5.089       -         
N_42                                             Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6       SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6       SB_LUT4      O        Out     0.589     7.049       -         
source_data_ready_reg_4_i_0_a3_6                 Net          -        -       1.371     -           2         
KeyPress1.source_data_reg_RNO[0]                 SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]                 SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                  Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                     SB_DFF       D        In      -         10.589      -         
===============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.611

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[0] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
uart1.data_reg[0]                                SB_DFFSR     Q        Out     0.796     0.796       -         
data[0]                                          Net          -        -       1.599     -           7         
KeyPress1.source_data_ready_reg_4_i_0_a3_0_1     SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0_1     SB_LUT4      O        Out     0.661     3.056       -         
source_data_ready_reg_4_i_0_a3_0_1               Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0       SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0       SB_LUT4      O        Out     0.661     5.089       -         
N_42                                             Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6       SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6       SB_LUT4      O        Out     0.589     7.049       -         
source_data_ready_reg_4_i_0_a3_6                 Net          -        -       1.371     -           2         
KeyPress1.source_data_reg_RNO[2]                 SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[2]                 SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg_1                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                     SB_DFF       D        In      -         10.589      -         
===============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.580

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[0] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[0]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[0]                                        Net          -        -       1.599     -           7         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      O        Out     0.661     3.056       -         
N_6                                            Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      O        Out     0.661     5.089       -         
N_43                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I2       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.558     7.018       -         
source_data_ready_reg_4_i_0_a3_6               Net          -        -       1.371     -           2         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.389       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.050       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.557      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.580

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[0] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[0]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[0]                                        Net          -        -       1.599     -           7         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      O        Out     0.661     3.056       -         
N_6                                            Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      O        Out     0.661     5.089       -         
N_43                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I2       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.558     7.018       -         
source_data_ready_reg_4_i_0_a3_6               Net          -        -       1.371     -           2         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4      I0       In      -         8.389       -         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4      O        Out     0.661     9.050       -         
source_data_reg_1                              Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                   SB_DFF       D        In      -         10.557      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.539

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[3] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
uart1.data_reg[3]                                SB_DFFSR     Q        Out     0.796     0.796       -         
data[3]                                          Net          -        -       1.599     -           7         
KeyPress1.source_data_ready_reg_4_i_0_a3_0_1     SB_LUT4      I1       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0_1     SB_LUT4      O        Out     0.589     2.984       -         
source_data_ready_reg_4_i_0_a3_0_1               Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0       SB_LUT4      I0       In      -         4.355       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0       SB_LUT4      O        Out     0.661     5.017       -         
N_42                                             Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6       SB_LUT4      I1       In      -         6.388       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6       SB_LUT4      O        Out     0.589     6.977       -         
source_data_ready_reg_4_i_0_a3_6                 Net          -        -       1.371     -           2         
KeyPress1.source_data_reg_RNO[0]                 SB_LUT4      I0       In      -         8.348       -         
KeyPress1.source_data_reg_RNO[0]                 SB_LUT4      O        Out     0.661     9.009       -         
source_data_reg                                  Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                     SB_DFF       D        In      -         10.516      -         
===============================================================================================================
Total path delay (propagation time + setup) of 10.671 is 3.452(32.4%) logic and 7.219(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          13 uses
SB_DFFSR        17 uses
VCC             2 uses
SB_LUT4         62 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 62 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 62 = 62 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Wed Mar 06 20:21:15 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	33
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	62/5280
    PLBs                        :	9/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.7 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.1 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	62/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 111.22 MHz | Target: 109.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 62
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 62
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 78 
I1212: Iteration  1 :    21 unrouted : 0 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 1 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:26:08 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":87:47:87:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:26:09 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:26:09 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:26:09 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:26:11 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 20:26:11 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     30   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 30 sequential elements including uart1.position[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:26:12 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 20:26:12 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[3:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  46 /        30
   2		0h:00m:00s		    -2.54ns		  46 /        30
   3		0h:00m:00s		    -1.79ns		  46 /        30
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":51:1:51:4|Replicating instance uart1.un1_state_bus_0_a2_0 (in view: work.drones_kids(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.14ns		  56 /        30


   5		0h:00m:00s		    -1.14ns		  56 /        30
   6		0h:00m:00s		    -1.14ns		  56 /        30
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               30         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 10.49ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 20:26:15 2019
#


Top view:               drones_kids
Requested Frequency:    95.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.851

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     95.3 MHz      81.0 MHz      10.491        12.342        -1.851     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  10.491      -1.851  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                   Arrival           
Instance                         Reference                  Type         Pin     Net                        Time        Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[2]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[2]     0.796       -1.851
uart1.count_pulses_needed[3]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[3]     0.796       -1.810
uart1.count_pulses_needed[6]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[6]     0.796       -1.769
uart1.count_pulses_needed[8]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[8]     0.796       -1.676
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     Q       data[1]                    0.796       -0.253
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     Q       data[0]                    0.796       -0.222
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     Q       data[2]                    0.796       -0.181
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     Q       data[3]                    0.796       -0.149
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     Q       data[4]                    0.796       -0.149
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     Q       data[5]                    0.796       -0.025
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                              Required           
Instance                         Reference                  Type         Pin     Net                   Time         Slack 
                                 Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------
uart1.state_bus[0]               drones_kids|clk_system     SB_DFF       D       N_10_i                10.336       -1.851
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg       10.336       -0.253
KeyPress1.source_data_reg[1]     drones_kids|clk_system     SB_DFF       D       source_data_reg_0     10.336       -0.253
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1     10.336       -0.253
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[0]        10.336       -0.057
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[1]        10.336       -0.057
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[2]        10.336       -0.057
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[3]        10.336       -0.057
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[4]        10.336       -0.057
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[5]        10.336       -0.057
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      12.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.851

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[2] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[2]             SB_DFFSR     Q        Out     0.796     0.796       -         
count_pulses_needed[2]                   Net          -        -       1.599     -           7         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      I0       In      -         2.395       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      O        Out     0.661     3.056       -         
m9_i_o2_0_x0                             Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      I1       In      -         4.427       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      O        Out     0.589     5.017       -         
N_18                                     Net          -        -       1.371     -           4         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      I0       In      -         6.388       -         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      O        Out     0.569     6.956       -         
m7_i_0_1_0                               Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      I2       In      -         8.327       -         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      O        Out     0.558     8.885       -         
m7_i_0                                   Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      I3       In      -         10.256      -         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      O        Out     0.424     10.680      -         
N_10_i                                   Net          -        -       1.507     -           1         
uart1.state_bus[0]                       SB_DFF       D        In      -         12.187      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.342 is 3.752(30.4%) logic and 8.590(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      12.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.810

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[3] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[3]             SB_DFFSR     Q        Out     0.796     0.796       -         
count_pulses_needed[3]                   Net          -        -       1.599     -           7         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      I1       In      -         2.395       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      O        Out     0.558     2.953       -         
m9_i_o2_0_x0                             Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      I1       In      -         4.324       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      O        Out     0.558     4.882       -         
N_18                                     Net          -        -       1.371     -           4         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      I0       In      -         6.253       -         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      O        Out     0.661     6.915       -         
m7_i_0_1_0                               Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      I2       In      -         8.286       -         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      O        Out     0.517     8.802       -         
m7_i_0                                   Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      I3       In      -         10.173      -         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      O        Out     0.465     10.639      -         
N_10_i                                   Net          -        -       1.507     -           1         
uart1.state_bus[0]                       SB_DFF       D        In      -         12.146      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.301 is 3.711(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      12.104
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.769

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[6] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[6]             SB_DFFSR     Q        Out     0.796     0.796       -         
count_pulses_needed[6]                   Net          -        -       1.599     -           7         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      I2       In      -         2.395       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      O        Out     0.517     2.912       -         
m9_i_o2_0_x0                             Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      I1       In      -         4.283       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      O        Out     0.558     4.841       -         
N_18                                     Net          -        -       1.371     -           4         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      I0       In      -         6.212       -         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      O        Out     0.661     6.873       -         
m7_i_0_1_0                               Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      I2       In      -         8.244       -         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      O        Out     0.517     8.761       -         
m7_i_0                                   Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      I3       In      -         10.132      -         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      O        Out     0.465     10.597      -         
N_10_i                                   Net          -        -       1.507     -           1         
uart1.state_bus[0]                       SB_DFF       D        In      -         12.104      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.259 is 3.669(29.9%) logic and 8.590(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      12.011
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.676

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[8] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[8]             SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[8]                   Net         -        -       1.599     -           6         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4     I3       In      -         2.395       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4     O        Out     0.424     2.819       -         
m9_i_o2_0_x0                             Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4     I1       In      -         4.190       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4     O        Out     0.558     4.748       -         
N_18                                     Net         -        -       1.371     -           4         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4     I0       In      -         6.119       -         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4     O        Out     0.661     6.780       -         
m7_i_0_1_0                               Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4     I2       In      -         8.151       -         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4     O        Out     0.517     8.668       -         
m7_i_0                                   Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4     I3       In      -         10.039      -         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4     O        Out     0.465     10.504      -         
N_10_i                                   Net         -        -       1.507     -           1         
uart1.state_bus[0]                       SB_DFF      D        In      -         12.011      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.166 is 3.576(29.4%) logic and 8.590(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.253

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_12                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_42                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
source_data_ready_reg_4_i_0_a3_6               Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.589      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          13 uses
SB_DFFSR        17 uses
VCC             2 uses
SB_LUT4         64 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 64 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Mar 06 20:26:15 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	65
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	65/5280
    PLBs                        :	10/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.1 (sec)

Final Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	65/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 114.15 MHz | Target: 95.33 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 143
used logic cells: 65
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 143
used logic cells: 65
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :    11 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     3 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:30:56 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":86:47:86:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register flag_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:30:57 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:30:57 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:30:57 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:30:59 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 20:30:59 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     29   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 29 sequential elements including uart1.position[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:31:00 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 20:31:00 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[3:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.20ns		  42 /        29
   2		0h:00m:00s		    -2.20ns		  42 /        29

   3		0h:00m:00s		    -1.55ns		  54 /        29
   4		0h:00m:00s		    -1.55ns		  54 /        29


   5		0h:00m:00s		    -1.55ns		  54 /        29
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               29         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 9.13ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 20:31:03 2019
#


Top view:               drones_kids
Requested Frequency:    109.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.611

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     109.5 MHz     93.1 MHz      9.132         10.744        -1.611     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  9.132       -1.612  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                   Arrival           
Instance                         Reference                  Type         Pin     Net                        Time        Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     Q       data[1]                    0.796       -1.611
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     Q       data[0]                    0.796       -1.580
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     Q       data[2]                    0.796       -1.539
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     Q       data[3]                    0.796       -1.508
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     Q       data[4]                    0.796       -1.508
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     Q       data[5]                    0.796       -1.384
uart1.count_pulses_needed[2]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[2]     0.796       -1.291
uart1.count_pulses_needed[3]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[3]     0.796       -1.239
uart1.data_reg[6]                drones_kids|clk_system     SB_DFFSR     Q       data[6]                    0.796       0.349 
uart1.data_reg[7]                drones_kids|clk_system     SB_DFFSR     Q       data[7]                    0.796       0.421 
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                              Required           
Instance                         Reference                  Type         Pin     Net                   Time         Slack 
                                 Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg       8.977        -1.611
KeyPress1.source_data_reg[1]     drones_kids|clk_system     SB_DFF       D       source_data_reg_0     8.977        -1.539
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1     8.977        -1.539
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[0]        8.977        -1.291
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[1]        8.977        -1.291
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[2]        8.977        -1.291
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[3]        8.977        -1.291
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[4]        8.977        -1.291
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[5]        8.977        -1.291
uart1.data_reg[6]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[6]        8.977        -1.291
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.611

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_2                                            Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_41                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.589      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.580

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[0] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[0]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[0]                                        Net          -        -       1.599     -           4         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      O        Out     0.661     3.056       -         
N_13                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      O        Out     0.661     5.089       -         
N_42                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I2       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.558     7.018       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.389       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.050       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.557      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.539

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[2] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[2]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[2]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I1       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.589     2.984       -         
N_2                                            Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.355       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.017       -         
N_41                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.388       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     6.977       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.348       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.009       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.516      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.671 is 3.452(32.4%) logic and 7.219(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.539

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_2                                            Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_41                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4      I1       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4      O        Out     0.589     9.009       -         
source_data_reg_1                              Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                   SB_DFF       D        In      -         10.516      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.671 is 3.452(32.4%) logic and 7.219(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.539

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[1] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_2                                            Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_41                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[1]               SB_LUT4      I1       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[1]               SB_LUT4      O        Out     0.589     9.009       -         
source_data_reg_0                              Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[1]                   SB_DFF       D        In      -         10.516      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.671 is 3.452(32.4%) logic and 7.219(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          9 uses
SB_DFFSR        20 uses
VCC             2 uses
SB_LUT4         62 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   29 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 62 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 62 = 62 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:31:03 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	34
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	62/5280
    PLBs                        :	9/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.6 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	62/5280
    PLBs                        :	15/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 104.88 MHz | Target: 109.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 185
used logic cells: 62
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 185
used logic cells: 62
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    24 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:35:53 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":86:47:86:54|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:35:53 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:35:54 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:35:54 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:35:55 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 20:35:56 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     30   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 30 sequential elements including uart1.position[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:35:56 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 20:35:57 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[3:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  46 /        30
   2		0h:00m:00s		    -2.54ns		  46 /        30
   3		0h:00m:00s		    -1.79ns		  46 /        30
@N: FX271 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":51:1:51:4|Replicating instance uart1.un1_state_bus_0_a2_0 (in view: work.drones_kids(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -1.14ns		  56 /        30


   5		0h:00m:00s		    -1.14ns		  56 /        30
   6		0h:00m:00s		    -1.14ns		  56 /        30
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               30         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 10.49ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 20:35:59 2019
#


Top view:               drones_kids
Requested Frequency:    95.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.851

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     95.3 MHz      81.0 MHz      10.491        12.342        -1.851     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  10.491      -1.851  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                   Arrival           
Instance                         Reference                  Type         Pin     Net                        Time        Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[2]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[2]     0.796       -1.851
uart1.count_pulses_needed[3]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[3]     0.796       -1.810
uart1.count_pulses_needed[6]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[6]     0.796       -1.769
uart1.count_pulses_needed[8]     drones_kids|clk_system     SB_DFF       Q       count_pulses_needed[8]     0.796       -1.676
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     Q       data[1]                    0.796       -0.253
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     Q       data[0]                    0.796       -0.222
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     Q       data[2]                    0.796       -0.181
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     Q       data[3]                    0.796       -0.149
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     Q       data[4]                    0.796       -0.149
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     Q       data[5]                    0.796       -0.025
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                              Required           
Instance                         Reference                  Type         Pin     Net                   Time         Slack 
                                 Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------
uart1.state_bus[0]               drones_kids|clk_system     SB_DFF       D       N_10_i                10.336       -1.851
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg       10.336       -0.253
KeyPress1.source_data_reg[1]     drones_kids|clk_system     SB_DFF       D       source_data_reg_0     10.336       -0.253
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1     10.336       -0.253
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[0]        10.336       -0.057
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[1]        10.336       -0.057
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[2]        10.336       -0.057
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[3]        10.336       -0.057
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[4]        10.336       -0.057
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[5]        10.336       -0.057
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      12.187
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.851

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[2] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[2]             SB_DFFSR     Q        Out     0.796     0.796       -         
count_pulses_needed[2]                   Net          -        -       1.599     -           7         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      I0       In      -         2.395       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      O        Out     0.661     3.056       -         
m9_i_o2_0_x0                             Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      I1       In      -         4.427       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      O        Out     0.589     5.017       -         
N_18                                     Net          -        -       1.371     -           4         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      I0       In      -         6.388       -         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      O        Out     0.569     6.956       -         
m7_i_0_1_0                               Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      I2       In      -         8.327       -         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      O        Out     0.558     8.885       -         
m7_i_0                                   Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      I3       In      -         10.256      -         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      O        Out     0.424     10.680      -         
N_10_i                                   Net          -        -       1.507     -           1         
uart1.state_bus[0]                       SB_DFF       D        In      -         12.187      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.342 is 3.752(30.4%) logic and 8.590(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      12.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.810

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[3] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[3]             SB_DFFSR     Q        Out     0.796     0.796       -         
count_pulses_needed[3]                   Net          -        -       1.599     -           7         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      I1       In      -         2.395       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      O        Out     0.558     2.953       -         
m9_i_o2_0_x0                             Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      I1       In      -         4.324       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      O        Out     0.558     4.882       -         
N_18                                     Net          -        -       1.371     -           4         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      I0       In      -         6.253       -         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      O        Out     0.661     6.915       -         
m7_i_0_1_0                               Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      I2       In      -         8.286       -         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      O        Out     0.517     8.802       -         
m7_i_0                                   Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      I3       In      -         10.173      -         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      O        Out     0.465     10.639      -         
N_10_i                                   Net          -        -       1.507     -           1         
uart1.state_bus[0]                       SB_DFF       D        In      -         12.146      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.301 is 3.711(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      12.104
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.769

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[6] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[6]             SB_DFFSR     Q        Out     0.796     0.796       -         
count_pulses_needed[6]                   Net          -        -       1.599     -           7         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      I2       In      -         2.395       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4      O        Out     0.517     2.912       -         
m9_i_o2_0_x0                             Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      I1       In      -         4.283       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4      O        Out     0.558     4.841       -         
N_18                                     Net          -        -       1.371     -           4         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      I0       In      -         6.212       -         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4      O        Out     0.661     6.873       -         
m7_i_0_1_0                               Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      I2       In      -         8.244       -         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4      O        Out     0.517     8.761       -         
m7_i_0                                   Net          -        -       1.371     -           1         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      I3       In      -         10.132      -         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4      O        Out     0.465     10.597      -         
N_10_i                                   Net          -        -       1.507     -           1         
uart1.state_bus[0]                       SB_DFF       D        In      -         12.104      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.259 is 3.669(29.9%) logic and 8.590(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      12.011
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.676

    Number of logic level(s):                5
    Starting point:                          uart1.count_pulses_needed[8] / Q
    Ending point:                            uart1.state_bus[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart1.count_pulses_needed[8]             SB_DFF      Q        Out     0.796     0.796       -         
count_pulses_needed[8]                   Net         -        -       1.599     -           6         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4     I3       In      -         2.395       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_x0     SB_LUT4     O        Out     0.424     2.819       -         
m9_i_o2_0_x0                             Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4     I1       In      -         4.190       -         
uart1.state_bus_14_1_0_.m9_i_o2_0_ns     SB_LUT4     O        Out     0.558     4.748       -         
N_18                                     Net         -        -       1.371     -           4         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4     I0       In      -         6.119       -         
uart1.state_bus_14_1_0_.m7_i_0_1_0       SB_LUT4     O        Out     0.661     6.780       -         
m7_i_0_1_0                               Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4     I2       In      -         8.151       -         
uart1.state_bus_14_1_0_.m7_i_0           SB_LUT4     O        Out     0.517     8.668       -         
m7_i_0                                   Net         -        -       1.371     -           1         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4     I3       In      -         10.039      -         
uart1.state_bus_14_1_0_.N_10_i           SB_LUT4     O        Out     0.465     10.504      -         
N_10_i                                   Net         -        -       1.507     -           1         
uart1.state_bus[0]                       SB_DFF      D        In      -         12.011      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.166 is 3.576(29.4%) logic and 8.590(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.491
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.336

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.253

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_12                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_42                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
source_data_ready_reg_4_i_0_a3_6               Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.589      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          13 uses
SB_DFFSR        17 uses
VCC             2 uses
SB_LUT4         64 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 64 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:35:59 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	65
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	65/5280
    PLBs                        :	10/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.8 (sec)

Final Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	65/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 114.15 MHz | Target: 95.33 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 143
used logic cells: 65
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 143
used logic cells: 65
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :    14 unrouted : 1 seconds
I1212: Iteration  3 :    11 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     3 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "DronesForKids_syn.prj" -log "DronesForKids_Implmnt/DronesForKids.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of DronesForKids_Implmnt/DronesForKids.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: JORDONEZ10

# Wed Mar 06 20:38:26 2019

#Implementation: DronesForKids_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v" (library work)
@I::"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v" (library work)
Verilog syntax check successful!
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v changed - recompiling
Selecting top level module drones_kids
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":1:7:1:10|Synthesizing module uart in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_Z1

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
   Generated name = syn_hyper_source_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_Z2

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":83:23:83:30|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":90:45:90:52|Removing redundant assignment.
@W: CL169 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Pruning unused register data_debug_reg. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":2:7:2:14|Synthesizing module KeyPress in library work.

@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":87:24:87:38|Removing redundant assignment.
@N: CG179 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\KeyPress.v":94:22:94:36|Removing redundant assignment.
@N: CG364 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Synthesizing module drones_kids in library work.

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s___xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z3

@N: CG364 :"C:\iCEcube2\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011011001100001011000100011100100110111001100100011010100110101011001100011001100110100001100000011100101100101011000010110010101100011001101010110011000110110001100110011001000110001001100110110001100111000001100010011000000110010001100000110010000110110
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_8s___xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6_5s_1_Z4

@W: CL157 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":21:7:21:11|*Output debug has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":49:0:49:5|Trying to extract state machine for register state_bus.
@N: CL159 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\uart.v":24:6:24:10|Input reset is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:38:27 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:38:27 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:38:28 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_comp.srs changed - recompiling
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level
@N: NF107 :"D:\kibotics-drones4kids\DronesForKids_ice40Ultra\drones_kids.v":1:7:1:17|Selected library: work cell: drones_kids view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 06 20:38:29 2019

###########################################################]
Pre-mapping Report

# Wed Mar 06 20:38:29 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt 
Printing clock  summary report in "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Making connections to hyper_source modules
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":43:12:43:16|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__2_0_6ab97255f3409eaec5f63213c81020d6
@N: BN397 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":42:18:42:22|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__1_0_6ab97255f3409eaec5f63213c81020d6
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist drones_kids

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                      Requested     Requested     Clock        Clock                     Clock
Clock                      Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
drones_kids|clk_system     145.5 MHz     6.871         inferred     Autoconstr_clkgroup_0     30   
===================================================================================================

@W: MT529 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|Found inferred clock drones_kids|clk_system which controls 30 sequential elements including uart1.position[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:38:31 2019

###########################################################]
Map & Optimize Report

# Wed Mar 06 20:38:31 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":21:7:21:11|Tristate driver debug (in view: work.drones_kids(verilog)) on net debug (in view: work.drones_kids(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.position[3:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.state_bus[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.count_pulses_needed[8:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_reg[7:0] is being ignored. 
@W: FX1039 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\uart.v":49:0:49:5|User-specified initial value defined for instance uart1.data_rdy_reg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  50 /        30
   2		0h:00m:00s		    -1.14ns		  48 /        30
   3		0h:00m:00s		    -1.14ns		  48 /        30

   4		0h:00m:01s		    -1.14ns		  56 /        30


   5		0h:00m:01s		    -1.14ns		  56 /        30
@N: FX1016 :"d:\kibotics-drones4kids\dronesforkids_ice40ultra\drones_kids.v":15:6:15:15|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               30         KeyPress1.source_data_ready_reg
=============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\synwork\DronesForKids_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\DronesForKids.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock drones_kids|clk_system with period 9.13ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 06 20:38:33 2019
#


Top view:               drones_kids
Requested Frequency:    109.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.611

                           Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system     109.5 MHz     93.1 MHz      9.132         10.744        -1.611     inferred     Autoconstr_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------
drones_kids|clk_system  drones_kids|clk_system  |  9.132       -1.612  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: drones_kids|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                   Arrival           
Instance                         Reference                  Type         Pin     Net                        Time        Slack 
                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     Q       data[1]                    0.796       -1.611
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     Q       data[0]                    0.796       -1.580
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     Q       data[2]                    0.796       -1.539
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     Q       data[3]                    0.796       -1.508
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     Q       data[4]                    0.796       -1.508
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     Q       data[5]                    0.796       -1.384
uart1.count_pulses_needed[2]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[2]     0.796       -1.291
uart1.count_pulses_needed[3]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[3]     0.796       -1.239
uart1.count_pulses_needed[1]     drones_kids|clk_system     SB_DFFSR     Q       count_pulses_needed[1]     0.796       0.349 
uart1.data_reg[6]                drones_kids|clk_system     SB_DFFSR     Q       data[6]                    0.796       0.349 
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                              Required           
Instance                         Reference                  Type         Pin     Net                   Time         Slack 
                                 Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------
KeyPress1.source_data_reg[0]     drones_kids|clk_system     SB_DFF       D       source_data_reg       8.977        -1.611
KeyPress1.source_data_reg[1]     drones_kids|clk_system     SB_DFF       D       source_data_reg_0     8.977        -1.539
KeyPress1.source_data_reg[2]     drones_kids|clk_system     SB_DFF       D       source_data_reg_1     8.977        -1.539
uart1.data_reg[0]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[0]        8.977        -1.291
uart1.data_reg[1]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[1]        8.977        -1.291
uart1.data_reg[2]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[2]        8.977        -1.291
uart1.data_reg[3]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[3]        8.977        -1.291
uart1.data_reg[4]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[4]        8.977        -1.291
uart1.data_reg[5]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[5]        8.977        -1.291
uart1.data_reg[6]                drones_kids|clk_system     SB_DFFSR     D       data_reg_en[6]        8.977        -1.291
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.611

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_12                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_40                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.082       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.589      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.580

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[0] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[0]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[0]                                        Net          -        -       1.599     -           4         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3_0     SB_LUT4      O        Out     0.661     3.056       -         
N_13                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_1     SB_LUT4      O        Out     0.661     5.089       -         
N_42                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I2       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.558     7.018       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.389       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.050       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.557      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.539

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[2] / Q
    Ending point:                            KeyPress1.source_data_reg[0] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[2]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[2]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I1       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.589     2.984       -         
N_12                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.355       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.017       -         
N_40                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.388       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     6.977       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      I0       In      -         8.348       -         
KeyPress1.source_data_reg_RNO[0]               SB_LUT4      O        Out     0.661     9.009       -         
source_data_reg                                Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[0]                   SB_DFF       D        In      -         10.516      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.671 is 3.452(32.4%) logic and 7.219(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.539

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[2] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_12                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_40                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4      I1       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[2]               SB_LUT4      O        Out     0.589     9.009       -         
source_data_reg_1                              Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[2]                   SB_DFF       D        In      -         10.516      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.671 is 3.452(32.4%) logic and 7.219(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.132
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.977

    - Propagation time:                      10.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.539

    Number of logic level(s):                4
    Starting point:                          uart1.data_reg[1] / Q
    Ending point:                            KeyPress1.source_data_reg[1] / D
    The start point is clocked by            drones_kids|clk_system [rising] on pin C
    The end   point is clocked by            drones_kids|clk_system [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
uart1.data_reg[1]                              SB_DFFSR     Q        Out     0.796     0.796       -         
data[1]                                        Net          -        -       1.599     -           6         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      I0       In      -         2.395       -         
KeyPress1.source_data_ready_reg_4_i_0_o3       SB_LUT4      O        Out     0.661     3.056       -         
N_12                                           Net          -        -       1.371     -           1         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      I0       In      -         4.427       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_0     SB_LUT4      O        Out     0.661     5.089       -         
N_40                                           Net          -        -       1.371     -           2         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      I1       In      -         6.460       -         
KeyPress1.source_data_ready_reg_4_i_0_a3_6     SB_LUT4      O        Out     0.589     7.049       -         
N_10                                           Net          -        -       1.371     -           3         
KeyPress1.source_data_reg_RNO[1]               SB_LUT4      I1       In      -         8.420       -         
KeyPress1.source_data_reg_RNO[1]               SB_LUT4      O        Out     0.589     9.009       -         
source_data_reg_0                              Net          -        -       1.507     -           1         
KeyPress1.source_data_reg[1]                   SB_DFF       D        In      -         10.516      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.671 is 3.452(32.4%) logic and 7.219(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for drones_kids 

Mapping to part: ice40up5ksg48
Cell usage:
GND             2 uses
SB_CARRY        8 uses
SB_DFF          10 uses
SB_DFFSR        20 uses
VCC             2 uses
SB_LUT4         64 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   drones_kids|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 64 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Mar 06 20:38:34 2019

###########################################################]


Synthesis exit by 0.
Current Implementation DronesForKids_Implmnt its sbt path: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf " "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist" "-pSG48" "-yD:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.edf...
Parsing constraint file: D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\constraint\drones_kids_pcf_sbt.pcf ...
start to read sdc/scf file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
sdc_reader OK D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/DronesForKids.scf
Stored edif netlist at D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids...
Warning: The terminal debug_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: drones_kids

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc"
starting placerrunning placerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --outdir D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids
SDC file             - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer
Timing library       - C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids/BFPGA_DESIGN_ep
I2065: Reading device file : C:\iCEcube2\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal led_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/5280
    PLBs                        :	10/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.3 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	64/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: drones_kids|clk_system | Frequency: 115.28 MHz | Target: 109.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer" --translator "C:\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc" --dst_sdc_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 64
Translating sdc file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\placer\drones_kids_pl.sdc...
Translated sdc file is D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --outdir "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe C:\iCEcube2\sbt_backend\devices\ICE40T05.dev D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc --outdir D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\router --sdf_file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design drones_kids
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design drones_kids
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v" --vhdl "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd" --lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --view rt --device "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\packer\drones_kids_pk.sdc" --out-sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.v
Writing D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt/sbt/outputs/simulation_netlist\drones_kids_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --lib-file "C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc" --sdf-file "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf" --report-file "D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt" --device-file "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids --lib-file C:\iCEcube2\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\netlister\drones_kids_sbt.sdc --sdf-file D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\simulation_netlist\drones_kids_sbt.sdf --report-file D:\kibotics-drones4kids\DronesForKids_ice40Ultra\DronesForKids\DronesForKids\DronesForKids_Implmnt\sbt\outputs\timer\drones_kids_timing.rpt --device-file C:\iCEcube2\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "C:\iCEcube2\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\netlist\oadb-drones_kids" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics-drones4kids/DronesForKids_ice40Ultra/DronesForKids/DronesForKids/DronesForKids_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
20:48:06
