// Seed: 2208187417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1'b0 or posedge id_2) begin
    wait (1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_6 = id_2;
  wire id_7;
  wor  id_8 = 1;
  assign id_6 = 1;
  module_0(
      id_3, id_6, id_6, id_1, id_7
  );
endmodule
