name: simple_always03
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/always03.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module uut_always03 (
	clock,
	in1,
	in2,
	in3,
	in4,
	in5,
	in6,
	in7,
	out1,
	out2,
	out3
);
	input clock;
	input in1;
	input in2;
	input in3;
	input in4;
	input in5;
	input in6;
	input in7;
	output out1;
	output out2;
	output out3;
	reg out1;
	reg out2;
	reg out3;
	always @(posedge clock) begin
		out1 = in1;
		if (in2) out1 = (! out1);
		out2 <= out1;
		if (in3) out2 <= out2;
		if (in4) if (in5) out3 <= in6;
		else out3 <= in7;
		out1 = (out1 ^ out2);
	end
endmodule
