<def f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='672' ll='674' type='bool llvm::MachineBasicBlock::isReturnBlock() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='670'>/// Convenience function that returns true if the block ends in a return
  /// instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='151' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='1079' u='c' c='_ZL20getBBAddrMapMetadataRKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/CFIInstrInserter.cpp' l='429' u='c' c='_ZN12_GLOBAL__N_116CFIInstrInserter6verifyERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='65' u='c' c='_ZN4llvm22CriticalAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='211' u='c' c='_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='125' u='c' c='_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='291' u='c' c='_ZNK4llvm17MachineBasicBlock18isLegalToHoistIntoEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1558' u='c' c='_ZNK4llvm17MachineBasicBlock17getEndClobberMaskEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='370' u='c' c='_ZN12_GLOBAL__N_13PEI26calculateSaveRestoreBlocksERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='380' u='c' c='_ZN12_GLOBAL__N_13PEI26calculateSaveRestoreBlocksERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='165' u='c' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills26calculateSaveRestoreBlocksERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='175' u='c' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills26calculateSaveRestoreBlocksERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5849' u='c' c='_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='6085' u='c' c='_ZNK4llvm16ARMBaseInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='527' u='c' c='_ZNK4llvm20HexagonFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='531' u='c' c='_ZNK4llvm20HexagonFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp' l='93' u='c' c='_ZN12_GLOBAL__N_121NVPTXPrologEpilogPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='458' u='c' c='_ZNK4llvm16PPCFrameLowering19findScratchRegisterEPNS_17MachineBasicBlockEbbPNS_8RegisterES4_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='1985' u='c' c='_ZNK4llvm16PPCFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='884' u='c' c='_ZNK4llvm18RISCVFrameLowering16canUseAsEpilogueERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='1971' u='c' c='_ZNK4llvm16X86FrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2080' u='c' c='_ZNK4llvm16X86FrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='3256' u='c' c='_ZNK4llvm16X86FrameLowering16canUseAsEpilogueERKNS_17MachineBasicBlockE'/>
