// Seed: 2264335064
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input tri1 id_2
    , id_13,
    output supply1 id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri0 id_10,
    output tri0 id_11
);
  assign id_8 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd58
) (
    input wand id_0,
    output wor id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wand id_5,
    input wire id_6,
    output tri0 id_7,
    input wand id_8,
    input wire _id_9,
    output uwire id_10,
    output uwire id_11,
    input supply0 id_12,
    input wire id_13
);
  logic id_15;
  wire [id_9 : 1] id_16;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_3,
      id_11,
      id_8,
      id_11,
      id_6,
      id_3,
      id_1,
      id_12,
      id_8,
      id_10
  );
  assign modCall_1.id_9 = 0;
endmodule
