// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gsnh_nms (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_value_address0,
        data_value_ce0,
        data_value_q0,
        data_grad_address0,
        data_grad_ce0,
        data_grad_q0,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_pp0_stage0 = 20'd2;
parameter    ap_ST_fsm_pp0_stage1 = 20'd4;
parameter    ap_ST_fsm_pp0_stage2 = 20'd8;
parameter    ap_ST_fsm_pp0_stage3 = 20'd16;
parameter    ap_ST_fsm_pp0_stage4 = 20'd32;
parameter    ap_ST_fsm_pp0_stage5 = 20'd64;
parameter    ap_ST_fsm_pp0_stage6 = 20'd128;
parameter    ap_ST_fsm_pp0_stage7 = 20'd256;
parameter    ap_ST_fsm_pp0_stage8 = 20'd512;
parameter    ap_ST_fsm_pp0_stage9 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 20'd65536;
parameter    ap_ST_fsm_state19 = 20'd131072;
parameter    ap_ST_fsm_pp1_stage0 = 20'd262144;
parameter    ap_ST_fsm_state25 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [17:0] data_value_address0;
output   data_value_ce0;
input  [7:0] data_value_q0;
output  [17:0] data_grad_address0;
output   data_grad_ce0;
input  [7:0] data_grad_q0;
output  [17:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_value_ce0;
reg data_grad_ce0;
reg out_r_ce0;
reg out_r_we0;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] empty_reg_633;
reg   [18:0] indvar_flatten_reg_644;
reg   [9:0] yi_reg_655;
reg   [9:0] xi_reg_666;
reg   [7:0] window_buf_2_2_0_1_reg_677;
reg   [7:0] window_buf_2_1_0_1_reg_689;
reg   [7:0] grad_nms_reg_701;
wire    ap_block_state20_pp1_stage0_iter0;
wire    ap_block_state21_pp1_stage0_iter1;
wire    ap_block_state22_pp1_stage0_iter2;
wire    ap_block_state23_pp1_stage0_iter3;
wire    ap_block_state24_pp1_stage0_iter4;
wire    ap_block_pp1_stage0_11001;
reg   [7:0] value_nms_reg_713;
reg   [7:0] window_buf_1_1_0_1_reg_725;
reg   [7:0] window_buf_0_2_0_1_reg_737;
reg   [7:0] window_buf_0_1_0_1_reg_749;
wire   [0:0] exitcond838_fu_782_p2;
reg   [0:0] exitcond838_reg_1587;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state18_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] empty_107_fu_788_p2;
reg   [5:0] empty_107_reg_1591;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] empty_108_fu_794_p1;
reg   [3:0] empty_108_reg_1596;
wire   [1:0] tmp_7_fu_798_p4;
reg   [1:0] tmp_7_reg_1601;
wire   [23:0] empty_119_fu_884_p2;
reg   [23:0] empty_119_reg_1606;
wire   [8:0] tmp_s_fu_890_p3;
reg   [8:0] tmp_s_reg_1614;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
wire   [2:0] mask_fu_906_p2;
reg   [2:0] mask_reg_1648;
wire   [0:0] icmp_ln195_fu_1286_p2;
reg   [0:0] icmp_ln195_reg_1656;
wire    ap_CS_fsm_pp1_stage0;
reg   [0:0] icmp_ln195_reg_1656_pp1_iter1_reg;
reg   [0:0] icmp_ln195_reg_1656_pp1_iter2_reg;
reg   [0:0] icmp_ln195_reg_1656_pp1_iter3_reg;
wire   [18:0] add_ln195_fu_1292_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [9:0] select_ln195_fu_1304_p3;
reg   [9:0] select_ln195_reg_1665;
wire   [9:0] select_ln195_1_fu_1318_p3;
reg   [9:0] select_ln195_1_reg_1673;
wire   [8:0] trunc_ln195_fu_1326_p1;
reg   [8:0] trunc_ln195_reg_1678;
wire   [0:0] select_ln195_2_fu_1358_p3;
reg   [0:0] select_ln195_2_reg_1683;
reg   [0:0] select_ln195_2_reg_1683_pp1_iter1_reg;
reg   [0:0] select_ln195_2_reg_1683_pp1_iter2_reg;
reg   [0:0] select_ln195_2_reg_1683_pp1_iter3_reg;
wire   [9:0] add_ln196_fu_1366_p2;
reg   [8:0] line_buf_0_addr_32_reg_1693;
reg   [8:0] line_buf_0_addr_32_reg_1693_pp1_iter2_reg;
reg   [8:0] line_buf_1_addr_32_reg_1699;
reg   [8:0] line_buf_1_addr_32_reg_1699_pp1_iter2_reg;
wire   [63:0] zext_ln209_fu_1393_p1;
reg   [63:0] zext_ln209_reg_1705;
reg   [63:0] zext_ln209_reg_1705_pp1_iter2_reg;
reg   [63:0] zext_ln209_reg_1705_pp1_iter3_reg;
wire   [0:0] icmp_ln254_fu_1408_p2;
reg   [0:0] icmp_ln254_reg_1720;
reg   [0:0] icmp_ln254_reg_1720_pp1_iter2_reg;
reg   [0:0] icmp_ln254_reg_1720_pp1_iter3_reg;
wire   [0:0] icmp_ln254_1_fu_1414_p2;
reg   [0:0] icmp_ln254_1_reg_1725;
reg   [0:0] icmp_ln254_1_reg_1725_pp1_iter2_reg;
reg   [0:0] icmp_ln254_1_reg_1725_pp1_iter3_reg;
reg   [7:0] tmp_9_reg_1730;
reg    ap_enable_reg_pp1_iter2;
reg   [7:0] tmp_10_reg_1736;
reg   [7:0] tmp_11_reg_1742;
reg   [7:0] data_value_load_reg_1747;
reg   [7:0] data_grad_load_reg_1754;
reg   [15:0] tmp_12_reg_1759;
reg   [15:0] tmp_14_reg_1764;
wire   [0:0] icmp_ln247_fu_1469_p2;
reg   [0:0] icmp_ln247_reg_1769;
reg   [7:0] ap_phi_mux_grad_nms_phi_fu_705_p4;
wire   [0:0] icmp_ln241_fu_1475_p2;
reg   [0:0] icmp_ln241_reg_1774;
wire   [0:0] icmp_ln233_fu_1481_p2;
reg   [0:0] icmp_ln233_reg_1779;
wire   [0:0] icmp_ln226_fu_1487_p2;
reg   [0:0] icmp_ln226_reg_1784;
wire   [7:0] select_ln247_fu_1512_p3;
wire   [7:0] select_ln240_fu_1525_p3;
wire   [7:0] select_ln233_fu_1543_p3;
wire   [7:0] select_ln226_fu_1561_p3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_subdone;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_CS_fsm_state19;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter3;
reg    ap_condition_pp1_exit_iter2_state22;
reg    ap_enable_reg_pp1_iter4;
reg   [8:0] line_buf_0_address0;
reg    line_buf_0_ce0;
reg   [2:0] line_buf_0_we0;
wire   [23:0] line_buf_0_q0;
reg   [8:0] line_buf_0_address1;
reg    line_buf_0_ce1;
reg   [2:0] line_buf_0_we1;
reg   [23:0] line_buf_0_d1;
reg   [8:0] line_buf_1_address0;
reg    line_buf_1_ce0;
reg   [2:0] line_buf_1_we0;
wire   [23:0] line_buf_1_q0;
reg   [8:0] line_buf_1_address1;
reg    line_buf_1_ce1;
reg   [2:0] line_buf_1_we1;
reg   [23:0] line_buf_1_d1;
reg   [5:0] ap_phi_mux_empty_phi_fu_637_p4;
wire    ap_block_pp0_stage0;
reg   [9:0] ap_phi_mux_yi_phi_fu_659_p4;
wire    ap_block_pp1_stage0;
reg   [7:0] ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4;
reg   [7:0] ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4;
reg   [7:0] ap_phi_mux_value_nms_phi_fu_717_p4;
reg   [7:0] ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4;
reg   [7:0] ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_value_nms_1_reg_761;
reg   [7:0] ap_phi_reg_pp1_iter1_value_nms_1_reg_761;
reg   [7:0] ap_phi_reg_pp1_iter2_value_nms_1_reg_761;
reg   [7:0] ap_phi_reg_pp1_iter3_value_nms_1_reg_761;
reg   [7:0] ap_phi_reg_pp1_iter4_value_nms_1_reg_761;
wire   [63:0] p_cast4_fu_897_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] p_cast7_fu_922_p1;
wire   [63:0] p_cast8_fu_933_p1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire   [63:0] p_cast9_fu_944_p1;
wire   [63:0] p_cast10_fu_955_p1;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire   [63:0] p_cast11_fu_966_p1;
wire   [63:0] p_cast12_fu_977_p1;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire   [63:0] p_cast13_fu_988_p1;
wire   [63:0] p_cast14_fu_999_p1;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire   [63:0] p_cast15_fu_1010_p1;
wire   [63:0] p_cast16_fu_1021_p1;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire   [63:0] p_cast17_fu_1032_p1;
wire   [63:0] p_cast18_fu_1043_p1;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire   [63:0] p_cast19_fu_1054_p1;
wire   [63:0] p_cast20_fu_1065_p1;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire   [63:0] p_cast21_fu_1076_p1;
wire   [63:0] p_cast22_fu_1087_p1;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire   [63:0] p_cast23_fu_1098_p1;
wire   [63:0] p_cast24_fu_1109_p1;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire   [63:0] p_cast25_fu_1120_p1;
wire   [63:0] p_cast26_fu_1131_p1;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire   [63:0] p_cast27_fu_1142_p1;
wire   [63:0] p_cast28_fu_1153_p1;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire   [63:0] p_cast29_fu_1164_p1;
wire   [63:0] p_cast30_fu_1175_p1;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire   [63:0] p_cast31_fu_1186_p1;
wire   [63:0] p_cast32_fu_1197_p1;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire   [63:0] p_cast33_fu_1208_p1;
wire   [63:0] p_cast34_fu_1219_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] p_cast35_fu_1230_p1;
wire   [63:0] p_cast36_fu_1241_p1;
wire   [63:0] p_cast37_fu_1252_p1;
wire   [63:0] zext_ln196_fu_1379_p1;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_pp0_stage15_11001;
wire   [23:0] tmp_13_fu_1493_p3;
wire   [23:0] tmp_16_fu_1500_p3;
wire   [4:0] tmp_8_fu_808_p3;
wire   [4:0] empty_109_fu_816_p2;
wire   [0:0] empty_110_fu_822_p2;
wire   [4:0] empty_113_fu_844_p1;
wire   [4:0] empty_112_fu_836_p3;
wire   [4:0] empty_113_fu_844_p2;
wire   [23:0] empty_114_fu_850_p1;
wire   [23:0] empty_115_fu_854_p1;
wire   [23:0] empty_117_fu_866_p2;
wire   [23:0] empty_118_fu_872_p2;
wire   [23:0] empty_116_fu_858_p3;
wire   [23:0] p_demorgan_fu_878_p2;
wire   [2:0] empty_120_fu_903_p1;
wire   [8:0] empty_121_fu_916_p2;
wire   [8:0] empty_122_fu_928_p2;
wire   [8:0] empty_123_fu_939_p2;
wire   [8:0] empty_124_fu_950_p2;
wire   [8:0] empty_125_fu_961_p2;
wire   [8:0] empty_126_fu_972_p2;
wire   [8:0] empty_127_fu_983_p2;
wire   [8:0] empty_128_fu_994_p2;
wire   [8:0] empty_129_fu_1005_p2;
wire   [8:0] empty_130_fu_1016_p2;
wire   [8:0] empty_131_fu_1027_p2;
wire   [8:0] empty_132_fu_1038_p2;
wire   [8:0] empty_133_fu_1049_p2;
wire   [8:0] empty_134_fu_1060_p2;
wire   [8:0] empty_135_fu_1071_p2;
wire   [8:0] empty_136_fu_1082_p2;
wire   [8:0] empty_137_fu_1093_p2;
wire   [8:0] empty_138_fu_1104_p2;
wire   [8:0] empty_139_fu_1115_p2;
wire   [8:0] empty_140_fu_1126_p2;
wire   [8:0] empty_141_fu_1137_p2;
wire   [8:0] empty_142_fu_1148_p2;
wire   [8:0] empty_143_fu_1159_p2;
wire   [8:0] empty_144_fu_1170_p2;
wire   [8:0] empty_145_fu_1181_p2;
wire   [8:0] empty_146_fu_1192_p2;
wire   [8:0] empty_147_fu_1203_p2;
wire   [8:0] empty_148_fu_1214_p2;
wire   [8:0] empty_149_fu_1225_p2;
wire   [8:0] empty_150_fu_1236_p2;
wire   [8:0] empty_151_fu_1247_p2;
wire   [7:0] tmp_fu_1258_p4;
wire   [0:0] icmp_fu_1268_p2;
wire   [0:0] cmp100_fu_1274_p2;
wire   [0:0] icmp_ln196_fu_1298_p2;
wire   [9:0] add_ln195_1_fu_1312_p2;
wire   [7:0] tmp_15_fu_1330_p4;
wire   [0:0] icmp265_fu_1340_p2;
wire   [0:0] cmp100_mid1_fu_1346_p2;
wire   [0:0] and_ln254_3_fu_1352_p2;
wire   [0:0] and_ln254_1_fu_1280_p2;
wire   [9:0] add_ln196_fu_1366_p0;
wire   [17:0] add_ln209_fu_1387_p0;
wire   [17:0] add_ln209_fu_1387_p1;
wire   [17:0] add_ln209_fu_1387_p2;
wire   [7:0] tmp_17_fu_1399_p4;
wire   [0:0] grp_fu_777_p2;
wire   [0:0] or_ln247_fu_1507_p2;
wire   [0:0] or_ln240_fu_1520_p2;
wire   [0:0] icmp_ln234_fu_1533_p2;
wire   [0:0] or_ln233_fu_1538_p2;
wire   [0:0] icmp_ln227_fu_1551_p2;
wire   [0:0] or_ln226_fu_1556_p2;
wire   [0:0] and_ln254_fu_1569_p2;
wire   [0:0] and_ln254_2_fu_1573_p2;
wire    ap_CS_fsm_state25;
reg   [19:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_387;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
end

gsnh_sobel_line_buf #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
line_buf_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buf_0_address0),
    .ce0(line_buf_0_ce0),
    .we0(line_buf_0_we0),
    .d0(empty_119_reg_1606),
    .q0(line_buf_0_q0),
    .address1(line_buf_0_address1),
    .ce1(line_buf_0_ce1),
    .we1(line_buf_0_we1),
    .d1(line_buf_0_d1)
);

gsnh_sobel_line_buf #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
line_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buf_1_address0),
    .ce0(line_buf_1_ce0),
    .we0(line_buf_1_we0),
    .d0(empty_119_reg_1606),
    .q0(line_buf_1_q0),
    .address1(line_buf_1_address1),
    .ce1(line_buf_1_ce1),
    .we1(line_buf_1_we1),
    .d1(line_buf_1_d1)
);

gsnh_gsnh_add_6ns_6ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
gsnh_add_6ns_6ns_6_1_1_U49(
    .din0(ap_phi_mux_empty_phi_fu_637_p4),
    .din1(6'd1),
    .dout(empty_107_fu_788_p2)
);

gsnh_gsnh_sub_5s_5ns_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
gsnh_sub_5s_5ns_5_1_1_U50(
    .din0(5'd23),
    .din1(empty_113_fu_844_p1),
    .dout(empty_113_fu_844_p2)
);

gsnh_gsnh_add_19ns_19ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
gsnh_add_19ns_19ns_19_1_1_U51(
    .din0(indvar_flatten_reg_644),
    .din1(19'd1),
    .dout(add_ln195_fu_1292_p2)
);

gsnh_gsnh_add_10ns_10ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
gsnh_add_10ns_10ns_10_1_1_U52(
    .din0(10'd1),
    .din1(ap_phi_mux_yi_phi_fu_659_p4),
    .dout(add_ln195_1_fu_1312_p2)
);

gsnh_gsnh_add_10ns_10ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
gsnh_add_10ns_10ns_10_1_1_U53(
    .din0(add_ln196_fu_1366_p0),
    .din1(10'd1),
    .dout(add_ln196_fu_1366_p2)
);

gsnh_gsnh_add_18ns_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
gsnh_add_18ns_18ns_18_1_1_U54(
    .din0(add_ln209_fu_1387_p0),
    .din1(add_ln209_fu_1387_p1),
    .dout(add_ln209_fu_1387_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter2_state22)) begin
                ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_387)) begin
            ap_phi_reg_pp1_iter3_value_nms_1_reg_761 <= ap_phi_mux_value_nms_phi_fu_717_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_value_nms_1_reg_761 <= ap_phi_reg_pp1_iter2_value_nms_1_reg_761;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        if (((grad_nms_reg_701 == 8'd135) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= select_ln247_fu_1512_p3;
        end else if (((grad_nms_reg_701 == 8'd45) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= select_ln233_fu_1543_p3;
        end else if (((grad_nms_reg_701 == 8'd0) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= select_ln226_fu_1561_p3;
        end else if (((grad_nms_reg_701 == 8'd90) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= select_ln240_fu_1525_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter4_value_nms_1_reg_761 <= ap_phi_reg_pp1_iter3_value_nms_1_reg_761;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_reg_633 <= empty_107_reg_1591;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_reg_633 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grad_nms_reg_701 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        grad_nms_reg_701 <= tmp_11_reg_1742;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        indvar_flatten_reg_644 <= 19'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln195_fu_1286_p2 == 1'd0))) begin
        indvar_flatten_reg_644 <= add_ln195_fu_1292_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        value_nms_reg_713 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        value_nms_reg_713 <= tmp_10_reg_1736;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buf_0_1_0_1_reg_749 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        window_buf_0_1_0_1_reg_749 <= window_buf_0_2_0_1_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buf_0_2_0_1_reg_737 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        window_buf_0_2_0_1_reg_737 <= tmp_9_reg_1730;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buf_1_1_0_1_reg_725 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        window_buf_1_1_0_1_reg_725 <= value_nms_reg_713;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buf_2_1_0_1_reg_689 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        window_buf_2_1_0_1_reg_689 <= window_buf_2_2_0_1_reg_677;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        window_buf_2_2_0_1_reg_677 <= 8'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        window_buf_2_2_0_1_reg_677 <= data_value_load_reg_1747;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        xi_reg_666 <= 10'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln195_fu_1286_p2 == 1'd0))) begin
        xi_reg_666 <= add_ln196_fu_1366_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        yi_reg_655 <= 10'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln195_reg_1656 == 1'd0))) begin
        yi_reg_655 <= select_ln195_1_reg_1673;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_value_nms_1_reg_761 <= ap_phi_reg_pp1_iter0_value_nms_1_reg_761;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter2_value_nms_1_reg_761 <= ap_phi_reg_pp1_iter1_value_nms_1_reg_761;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln195_reg_1656_pp1_iter1_reg == 1'd0))) begin
        data_grad_load_reg_1754 <= data_grad_q0;
        tmp_12_reg_1759 <= {{line_buf_0_q0[23:8]}};
        tmp_14_reg_1764 <= {{line_buf_1_q0[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter1_reg == 1'd0))) begin
        data_value_load_reg_1747 <= data_value_q0;
        tmp_10_reg_1736 <= {{line_buf_0_q0[23:16]}};
        tmp_11_reg_1742 <= {{line_buf_1_q0[23:16]}};
        tmp_9_reg_1730 <= {{line_buf_0_q0[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_107_reg_1591 <= empty_107_fu_788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond838_fu_782_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_108_reg_1596 <= empty_108_fu_794_p1;
        tmp_7_reg_1601 <= {{ap_phi_mux_empty_phi_fu_637_p4[5:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond838_reg_1587 <= exitcond838_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln195_reg_1656 <= icmp_ln195_fu_1286_p2;
        icmp_ln195_reg_1656_pp1_iter1_reg <= icmp_ln195_reg_1656;
        select_ln195_2_reg_1683_pp1_iter1_reg <= select_ln195_2_reg_1683;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln195_reg_1656_pp1_iter2_reg <= icmp_ln195_reg_1656_pp1_iter1_reg;
        icmp_ln195_reg_1656_pp1_iter3_reg <= icmp_ln195_reg_1656_pp1_iter2_reg;
        icmp_ln254_1_reg_1725_pp1_iter2_reg <= icmp_ln254_1_reg_1725;
        icmp_ln254_1_reg_1725_pp1_iter3_reg <= icmp_ln254_1_reg_1725_pp1_iter2_reg;
        icmp_ln254_reg_1720_pp1_iter2_reg <= icmp_ln254_reg_1720;
        icmp_ln254_reg_1720_pp1_iter3_reg <= icmp_ln254_reg_1720_pp1_iter2_reg;
        line_buf_0_addr_32_reg_1693_pp1_iter2_reg <= line_buf_0_addr_32_reg_1693;
        line_buf_1_addr_32_reg_1699_pp1_iter2_reg <= line_buf_1_addr_32_reg_1699;
        select_ln195_2_reg_1683_pp1_iter2_reg <= select_ln195_2_reg_1683_pp1_iter1_reg;
        select_ln195_2_reg_1683_pp1_iter3_reg <= select_ln195_2_reg_1683_pp1_iter2_reg;
        zext_ln209_reg_1705_pp1_iter2_reg[17 : 0] <= zext_ln209_reg_1705[17 : 0];
        zext_ln209_reg_1705_pp1_iter3_reg[17 : 0] <= zext_ln209_reg_1705_pp1_iter2_reg[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_grad_nms_phi_fu_705_p4 == 8'd0) & (icmp_ln195_reg_1656_pp1_iter1_reg == 1'd0))) begin
        icmp_ln226_reg_1784 <= icmp_ln226_fu_1487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_grad_nms_phi_fu_705_p4 == 8'd45) & (icmp_ln195_reg_1656_pp1_iter1_reg == 1'd0))) begin
        icmp_ln233_reg_1779 <= icmp_ln233_fu_1481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_grad_nms_phi_fu_705_p4 == 8'd90) & (icmp_ln195_reg_1656_pp1_iter1_reg == 1'd0))) begin
        icmp_ln241_reg_1774 <= icmp_ln241_fu_1475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_phi_mux_grad_nms_phi_fu_705_p4 == 8'd135) & (icmp_ln195_reg_1656_pp1_iter1_reg == 1'd0))) begin
        icmp_ln247_reg_1769 <= icmp_ln247_fu_1469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln195_reg_1656 == 1'd0))) begin
        icmp_ln254_1_reg_1725 <= icmp_ln254_1_fu_1414_p2;
        icmp_ln254_reg_1720 <= icmp_ln254_fu_1408_p2;
        line_buf_0_addr_32_reg_1693 <= zext_ln196_fu_1379_p1;
        line_buf_1_addr_32_reg_1699 <= zext_ln196_fu_1379_p1;
        zext_ln209_reg_1705[17 : 0] <= zext_ln209_fu_1393_p1[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mask_reg_1648 <= mask_fu_906_p2;
        tmp_s_reg_1614[8 : 5] <= tmp_s_fu_890_p3[8 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln195_fu_1286_p2 == 1'd0))) begin
        select_ln195_1_reg_1673 <= select_ln195_1_fu_1318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln195_fu_1286_p2 == 1'd0))) begin
        select_ln195_2_reg_1683 <= select_ln195_2_fu_1358_p3;
        select_ln195_reg_1665 <= select_ln195_fu_1304_p3;
        trunc_ln195_reg_1678 <= trunc_ln195_fu_1326_p1;
    end
end

always @ (*) begin
    if ((exitcond838_fu_782_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_condition_pp1_exit_iter2_state22 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter2_state22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln195_fu_1286_p2 == 1'd1))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_empty_phi_fu_637_p4 = empty_107_reg_1591;
    end else begin
        ap_phi_mux_empty_phi_fu_637_p4 = empty_reg_633;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_grad_nms_phi_fu_705_p4 = tmp_11_reg_1742;
    end else begin
        ap_phi_mux_grad_nms_phi_fu_705_p4 = grad_nms_reg_701;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_value_nms_phi_fu_717_p4 = tmp_10_reg_1736;
    end else begin
        ap_phi_mux_value_nms_phi_fu_717_p4 = value_nms_reg_713;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4 = window_buf_0_2_0_1_reg_737;
    end else begin
        ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4 = window_buf_0_1_0_1_reg_749;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4 = value_nms_reg_713;
    end else begin
        ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4 = window_buf_1_1_0_1_reg_725;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4 = window_buf_2_2_0_1_reg_677;
    end else begin
        ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4 = window_buf_2_1_0_1_reg_689;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4 = data_value_load_reg_1747;
    end else begin
        ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4 = window_buf_2_2_0_1_reg_677;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln195_reg_1656 == 1'd0))) begin
        ap_phi_mux_yi_phi_fu_659_p4 = select_ln195_1_reg_1673;
    end else begin
        ap_phi_mux_yi_phi_fu_659_p4 = yi_reg_655;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_grad_ce0 = 1'b1;
    end else begin
        data_grad_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_value_ce0 = 1'b1;
    end else begin
        data_value_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        line_buf_0_address0 = zext_ln196_fu_1379_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        line_buf_0_address0 = p_cast36_fu_1241_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast34_fu_1219_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast32_fu_1197_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast30_fu_1175_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast28_fu_1153_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast26_fu_1131_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast24_fu_1109_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast22_fu_1087_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast20_fu_1065_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast18_fu_1043_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast16_fu_1021_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast14_fu_999_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast12_fu_977_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast10_fu_955_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast8_fu_933_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address0 = p_cast4_fu_897_p1;
    end else begin
        line_buf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        line_buf_0_address1 = line_buf_0_addr_32_reg_1693_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        line_buf_0_address1 = p_cast37_fu_1252_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast35_fu_1230_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast33_fu_1208_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast31_fu_1186_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast29_fu_1164_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast27_fu_1142_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast25_fu_1120_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast23_fu_1098_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast21_fu_1076_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast19_fu_1054_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast17_fu_1032_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast15_fu_1010_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast13_fu_988_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast11_fu_966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast9_fu_944_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_0_address1 = p_cast7_fu_922_p1;
    end else begin
        line_buf_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buf_0_ce0 = 1'b1;
    end else begin
        line_buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buf_0_ce1 = 1'b1;
    end else begin
        line_buf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        line_buf_0_d1 = tmp_13_fu_1493_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buf_0_d1 = empty_119_reg_1606;
    end else begin
        line_buf_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buf_0_we0 = mask_reg_1648;
    end else if (((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        line_buf_0_we0 = mask_fu_906_p2;
    end else begin
        line_buf_0_we0 = 3'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        line_buf_0_we1 = 3'd7;
    end else if ((((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buf_0_we1 = mask_reg_1648;
    end else if (((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        line_buf_0_we1 = mask_fu_906_p2;
    end else begin
        line_buf_0_we1 = 3'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        line_buf_1_address0 = zext_ln196_fu_1379_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        line_buf_1_address0 = p_cast36_fu_1241_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast34_fu_1219_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast32_fu_1197_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast30_fu_1175_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast28_fu_1153_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast26_fu_1131_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast24_fu_1109_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast22_fu_1087_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast20_fu_1065_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast18_fu_1043_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast16_fu_1021_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast14_fu_999_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast12_fu_977_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast10_fu_955_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast8_fu_933_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address0 = p_cast4_fu_897_p1;
    end else begin
        line_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        line_buf_1_address1 = line_buf_1_addr_32_reg_1699_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        line_buf_1_address1 = p_cast37_fu_1252_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast35_fu_1230_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast33_fu_1208_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast31_fu_1186_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast29_fu_1164_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast27_fu_1142_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast25_fu_1120_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast23_fu_1098_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast21_fu_1076_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast19_fu_1054_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast17_fu_1032_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast15_fu_1010_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast13_fu_988_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast11_fu_966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast9_fu_944_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buf_1_address1 = p_cast7_fu_922_p1;
    end else begin
        line_buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buf_1_ce0 = 1'b1;
    end else begin
        line_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buf_1_ce1 = 1'b1;
    end else begin
        line_buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        line_buf_1_d1 = tmp_16_fu_1500_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buf_1_d1 = empty_119_reg_1606;
    end else begin
        line_buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buf_1_we0 = mask_reg_1648;
    end else if (((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        line_buf_1_we0 = mask_fu_906_p2;
    end else begin
        line_buf_1_we0 = 3'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter2_reg == 1'd0))) begin
        line_buf_1_we1 = 3'd7;
    end else if ((((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond838_reg_1587 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buf_1_we1 = mask_reg_1648;
    end else if (((exitcond838_reg_1587 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        line_buf_1_we1 = mask_fu_906_p2;
    end else begin
        line_buf_1_we1 = 3'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        out_r_ce0 = 1'b1;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (icmp_ln195_reg_1656_pp1_iter3_reg == 1'd0))) begin
        out_r_we0 = 1'b1;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond838_fu_782_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((exitcond838_fu_782_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)) & ~((ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln196_fu_1366_p0 = ((icmp_ln196_fu_1298_p2[0:0] === 1'b1) ? 10'd0 : xi_reg_666);

assign add_ln209_fu_1387_p0 = {{trunc_ln195_reg_1678}, {9'd0}};

assign add_ln209_fu_1387_p1 = select_ln195_reg_1665;

assign and_ln254_1_fu_1280_p2 = (icmp_fu_1268_p2 & cmp100_fu_1274_p2);

assign and_ln254_2_fu_1573_p2 = (select_ln195_2_reg_1683_pp1_iter3_reg & and_ln254_fu_1569_p2);

assign and_ln254_3_fu_1352_p2 = (icmp265_fu_1340_p2 & cmp100_mid1_fu_1346_p2);

assign and_ln254_fu_1569_p2 = (icmp_ln254_reg_1720_pp1_iter3_reg & icmp_ln254_1_reg_1725_pp1_iter3_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd19];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_387 = (~(ap_phi_mux_grad_nms_phi_fu_705_p4 == 8'd0) & ~(ap_phi_mux_grad_nms_phi_fu_705_p4 == 8'd45) & ~(ap_phi_mux_grad_nms_phi_fu_705_p4 == 8'd90) & ~(ap_phi_mux_grad_nms_phi_fu_705_p4 == 8'd135) & (icmp_ln195_reg_1656_pp1_iter1_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_value_nms_1_reg_761 = 'bx;

assign cmp100_fu_1274_p2 = ((ap_phi_mux_yi_phi_fu_659_p4 < 10'd509) ? 1'b1 : 1'b0);

assign cmp100_mid1_fu_1346_p2 = ((add_ln195_1_fu_1312_p2 < 10'd509) ? 1'b1 : 1'b0);

assign data_grad_address0 = zext_ln209_fu_1393_p1;

assign data_value_address0 = zext_ln209_fu_1393_p1;

assign empty_108_fu_794_p1 = ap_phi_mux_empty_phi_fu_637_p4[3:0];

assign empty_109_fu_816_p2 = (tmp_8_fu_808_p3 | 5'd7);

assign empty_110_fu_822_p2 = ((tmp_8_fu_808_p3 > empty_109_fu_816_p2) ? 1'b1 : 1'b0);

assign empty_112_fu_836_p3 = ((empty_110_fu_822_p2[0:0] === 1'b1) ? empty_109_fu_816_p2 : tmp_8_fu_808_p3);

assign empty_113_fu_844_p1 = ((empty_110_fu_822_p2[0:0] === 1'b1) ? tmp_8_fu_808_p3 : empty_109_fu_816_p2);

assign empty_114_fu_850_p1 = empty_112_fu_836_p3;

assign empty_115_fu_854_p1 = empty_113_fu_844_p2;

assign empty_116_fu_858_p3 = ((empty_110_fu_822_p2[0:0] === 1'b1) ? 24'd0 : 24'd0);

assign empty_117_fu_866_p2 = 24'd16777215 << empty_114_fu_850_p1;

assign empty_118_fu_872_p2 = 24'd16777215 >> empty_115_fu_854_p1;

assign empty_119_fu_884_p2 = (p_demorgan_fu_878_p2 & empty_116_fu_858_p3);

assign empty_120_fu_903_p1 = tmp_7_reg_1601;

assign empty_121_fu_916_p2 = (tmp_s_fu_890_p3 | 9'd1);

assign empty_122_fu_928_p2 = (tmp_s_reg_1614 | 9'd2);

assign empty_123_fu_939_p2 = (tmp_s_reg_1614 | 9'd3);

assign empty_124_fu_950_p2 = (tmp_s_reg_1614 | 9'd4);

assign empty_125_fu_961_p2 = (tmp_s_reg_1614 | 9'd5);

assign empty_126_fu_972_p2 = (tmp_s_reg_1614 | 9'd6);

assign empty_127_fu_983_p2 = (tmp_s_reg_1614 | 9'd7);

assign empty_128_fu_994_p2 = (tmp_s_reg_1614 | 9'd8);

assign empty_129_fu_1005_p2 = (tmp_s_reg_1614 | 9'd9);

assign empty_130_fu_1016_p2 = (tmp_s_reg_1614 | 9'd10);

assign empty_131_fu_1027_p2 = (tmp_s_reg_1614 | 9'd11);

assign empty_132_fu_1038_p2 = (tmp_s_reg_1614 | 9'd12);

assign empty_133_fu_1049_p2 = (tmp_s_reg_1614 | 9'd13);

assign empty_134_fu_1060_p2 = (tmp_s_reg_1614 | 9'd14);

assign empty_135_fu_1071_p2 = (tmp_s_reg_1614 | 9'd15);

assign empty_136_fu_1082_p2 = (tmp_s_reg_1614 | 9'd16);

assign empty_137_fu_1093_p2 = (tmp_s_reg_1614 | 9'd17);

assign empty_138_fu_1104_p2 = (tmp_s_reg_1614 | 9'd18);

assign empty_139_fu_1115_p2 = (tmp_s_reg_1614 | 9'd19);

assign empty_140_fu_1126_p2 = (tmp_s_reg_1614 | 9'd20);

assign empty_141_fu_1137_p2 = (tmp_s_reg_1614 | 9'd21);

assign empty_142_fu_1148_p2 = (tmp_s_reg_1614 | 9'd22);

assign empty_143_fu_1159_p2 = (tmp_s_reg_1614 | 9'd23);

assign empty_144_fu_1170_p2 = (tmp_s_reg_1614 | 9'd24);

assign empty_145_fu_1181_p2 = (tmp_s_reg_1614 | 9'd25);

assign empty_146_fu_1192_p2 = (tmp_s_reg_1614 | 9'd26);

assign empty_147_fu_1203_p2 = (tmp_s_reg_1614 | 9'd27);

assign empty_148_fu_1214_p2 = (tmp_s_reg_1614 | 9'd28);

assign empty_149_fu_1225_p2 = (tmp_s_reg_1614 | 9'd29);

assign empty_150_fu_1236_p2 = (tmp_s_reg_1614 | 9'd30);

assign empty_151_fu_1247_p2 = (tmp_s_reg_1614 | 9'd31);

assign exitcond838_fu_782_p2 = ((ap_phi_mux_empty_phi_fu_637_p4 == 6'd48) ? 1'b1 : 1'b0);

assign grp_fu_777_p2 = ((value_nms_reg_713 < tmp_9_reg_1730) ? 1'b1 : 1'b0);

assign icmp265_fu_1340_p2 = ((tmp_15_fu_1330_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1268_p2 = ((tmp_fu_1258_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln195_fu_1286_p2 = ((indvar_flatten_reg_644 == 19'd262144) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_1298_p2 = ((xi_reg_666 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln226_fu_1487_p2 = ((ap_phi_mux_value_nms_phi_fu_717_p4 < ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_1551_p2 = ((value_nms_reg_713 < tmp_10_reg_1736) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_1481_p2 = ((ap_phi_mux_value_nms_phi_fu_717_p4 < ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4) ? 1'b1 : 1'b0);

assign icmp_ln234_fu_1533_p2 = ((value_nms_reg_713 < data_value_load_reg_1747) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_1475_p2 = ((ap_phi_mux_value_nms_phi_fu_717_p4 < ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_1469_p2 = ((ap_phi_mux_value_nms_phi_fu_717_p4 < ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4) ? 1'b1 : 1'b0);

assign icmp_ln254_1_fu_1414_p2 = ((select_ln195_reg_1665 < 10'd509) ? 1'b1 : 1'b0);

assign icmp_ln254_fu_1408_p2 = ((tmp_17_fu_1399_p4 != 8'd0) ? 1'b1 : 1'b0);

assign mask_fu_906_p2 = 3'd1 << empty_120_fu_903_p1;

assign or_ln226_fu_1556_p2 = (icmp_ln227_fu_1551_p2 | icmp_ln226_reg_1784);

assign or_ln233_fu_1538_p2 = (icmp_ln234_fu_1533_p2 | icmp_ln233_reg_1779);

assign or_ln240_fu_1520_p2 = (icmp_ln241_reg_1774 | grp_fu_777_p2);

assign or_ln247_fu_1507_p2 = (icmp_ln247_reg_1769 | grp_fu_777_p2);

assign out_r_address0 = zext_ln209_reg_1705_pp1_iter3_reg;

assign out_r_d0 = ((and_ln254_2_fu_1573_p2[0:0] === 1'b1) ? ap_phi_reg_pp1_iter4_value_nms_1_reg_761 : 8'd0);

assign p_cast10_fu_955_p1 = empty_124_fu_950_p2;

assign p_cast11_fu_966_p1 = empty_125_fu_961_p2;

assign p_cast12_fu_977_p1 = empty_126_fu_972_p2;

assign p_cast13_fu_988_p1 = empty_127_fu_983_p2;

assign p_cast14_fu_999_p1 = empty_128_fu_994_p2;

assign p_cast15_fu_1010_p1 = empty_129_fu_1005_p2;

assign p_cast16_fu_1021_p1 = empty_130_fu_1016_p2;

assign p_cast17_fu_1032_p1 = empty_131_fu_1027_p2;

assign p_cast18_fu_1043_p1 = empty_132_fu_1038_p2;

assign p_cast19_fu_1054_p1 = empty_133_fu_1049_p2;

assign p_cast20_fu_1065_p1 = empty_134_fu_1060_p2;

assign p_cast21_fu_1076_p1 = empty_135_fu_1071_p2;

assign p_cast22_fu_1087_p1 = empty_136_fu_1082_p2;

assign p_cast23_fu_1098_p1 = empty_137_fu_1093_p2;

assign p_cast24_fu_1109_p1 = empty_138_fu_1104_p2;

assign p_cast25_fu_1120_p1 = empty_139_fu_1115_p2;

assign p_cast26_fu_1131_p1 = empty_140_fu_1126_p2;

assign p_cast27_fu_1142_p1 = empty_141_fu_1137_p2;

assign p_cast28_fu_1153_p1 = empty_142_fu_1148_p2;

assign p_cast29_fu_1164_p1 = empty_143_fu_1159_p2;

assign p_cast30_fu_1175_p1 = empty_144_fu_1170_p2;

assign p_cast31_fu_1186_p1 = empty_145_fu_1181_p2;

assign p_cast32_fu_1197_p1 = empty_146_fu_1192_p2;

assign p_cast33_fu_1208_p1 = empty_147_fu_1203_p2;

assign p_cast34_fu_1219_p1 = empty_148_fu_1214_p2;

assign p_cast35_fu_1230_p1 = empty_149_fu_1225_p2;

assign p_cast36_fu_1241_p1 = empty_150_fu_1236_p2;

assign p_cast37_fu_1252_p1 = empty_151_fu_1247_p2;

assign p_cast4_fu_897_p1 = tmp_s_fu_890_p3;

assign p_cast7_fu_922_p1 = empty_121_fu_916_p2;

assign p_cast8_fu_933_p1 = empty_122_fu_928_p2;

assign p_cast9_fu_944_p1 = empty_123_fu_939_p2;

assign p_demorgan_fu_878_p2 = (empty_118_fu_872_p2 & empty_117_fu_866_p2);

assign select_ln195_1_fu_1318_p3 = ((icmp_ln196_fu_1298_p2[0:0] === 1'b1) ? add_ln195_1_fu_1312_p2 : ap_phi_mux_yi_phi_fu_659_p4);

assign select_ln195_2_fu_1358_p3 = ((icmp_ln196_fu_1298_p2[0:0] === 1'b1) ? and_ln254_3_fu_1352_p2 : and_ln254_1_fu_1280_p2);

assign select_ln195_fu_1304_p3 = ((icmp_ln196_fu_1298_p2[0:0] === 1'b1) ? 10'd0 : xi_reg_666);

assign select_ln226_fu_1561_p3 = ((or_ln226_fu_1556_p2[0:0] === 1'b1) ? 8'd0 : value_nms_reg_713);

assign select_ln233_fu_1543_p3 = ((or_ln233_fu_1538_p2[0:0] === 1'b1) ? 8'd0 : value_nms_reg_713);

assign select_ln240_fu_1525_p3 = ((or_ln240_fu_1520_p2[0:0] === 1'b1) ? 8'd0 : value_nms_reg_713);

assign select_ln247_fu_1512_p3 = ((or_ln247_fu_1507_p2[0:0] === 1'b1) ? 8'd0 : value_nms_reg_713);

assign tmp_13_fu_1493_p3 = {{data_value_load_reg_1747}, {tmp_12_reg_1759}};

assign tmp_15_fu_1330_p4 = {{add_ln195_1_fu_1312_p2[9:2]}};

assign tmp_16_fu_1500_p3 = {{data_grad_load_reg_1754}, {tmp_14_reg_1764}};

assign tmp_17_fu_1399_p4 = {{select_ln195_reg_1665[9:2]}};

assign tmp_7_fu_798_p4 = {{ap_phi_mux_empty_phi_fu_637_p4[5:4]}};

assign tmp_8_fu_808_p3 = {{tmp_7_fu_798_p4}, {3'd0}};

assign tmp_fu_1258_p4 = {{ap_phi_mux_yi_phi_fu_659_p4[9:2]}};

assign tmp_s_fu_890_p3 = {{empty_108_reg_1596}, {5'd0}};

assign trunc_ln195_fu_1326_p1 = select_ln195_1_fu_1318_p3[8:0];

assign zext_ln196_fu_1379_p1 = select_ln195_reg_1665;

assign zext_ln209_fu_1393_p1 = add_ln209_fu_1387_p2;

always @ (posedge ap_clk) begin
    empty_119_reg_1606[23:0] <= 24'b000000000000000000000000;
    tmp_s_reg_1614[4:0] <= 5'b00000;
    zext_ln209_reg_1705[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln209_reg_1705_pp1_iter2_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    zext_ln209_reg_1705_pp1_iter3_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
end

endmodule //gsnh_nms
