# compile vhdl design source files
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/lab4/RAT-Microprocessor/ALU.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/lab4/RAT-Microprocessor/ControlUnit.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/new/FlagReg.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/new/Flags.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/new/PC.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/new/PC_Mux.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/new/RAT_Wrapper_W17.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/lab4/RAT-Microprocessor/RegisterFile.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/new/SCR.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/new/SP.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/Assignment 1 Support Files/counter8b.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/new/counter_for_one_shot.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/lab4/prog_rom.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sources_1/imports/new/univ_sseg_dec.vhd"
vhdl xil_defaultlib  "../../../CPE_233_HW_5B_Int_Test_int_2-23-18.srcs/sim_1/new/exp4_testbench.vhd"

# Do not sort compile order
nosort
