
---------- Begin Simulation Statistics ----------
final_tick                               1346235355000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 831733                       # Simulator instruction rate (inst/s)
host_mem_usage                                4615808                       # Number of bytes of host memory used
host_op_rate                                  1441130                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1563.00                       # Real time elapsed on the host
host_tick_rate                               77952663                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2252488614                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.121840                       # Number of seconds simulated
sim_ticks                                121840144000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       933658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1865978                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2752                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted       322076                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       318288                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       318618                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          330                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups        322248                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         1590259                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9615553                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2752                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           316130                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     28540519                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       359409                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    396157622                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    243630943                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.626056                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.820690                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    164095471     67.35%     67.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     14079301      5.78%     73.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7819138      3.21%     76.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      6996022      2.87%     79.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6800240      2.79%     82.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6208721      2.55%     84.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4757455      1.95%     86.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4334076      1.78%     88.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     28540519     11.71%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    243630943                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        362997072                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       152683001                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107764674                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         1342      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     85398673     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           77      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     44959348     11.35%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      4853134      1.23%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     71723816     18.10%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       151211      0.04%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     52823112     13.33%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     14045376      3.55%     69.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      2677740      0.68%     69.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     93719298     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     25804495      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    396157622                       # Class of committed instruction
system.switch_cpus_1.commit.refs            136246909                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           396157622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.974721                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.974721                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    165149619                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    396594648                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       21128909                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        50426695                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         7934                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      6967065                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107879197                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               14870                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          28520906                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                9698                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches            322248                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        25389445                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           218279688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250428622                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         15868                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001322                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     25392666                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       318288                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.027693                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    243680288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.628354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.047991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      181924424     74.66%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        5127958      2.10%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3647215      1.50%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        1942055      0.80%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2068686      0.85%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3500218      1.44%     81.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3440911      1.41%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4102624      1.68%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       37926197     15.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    243680288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       547738815                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      337351717                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         2779                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         318579                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.658672                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          144145812                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         28520906                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      19003897                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107891237                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     28537729                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    396514126                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    115624906                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        16074                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    404185580                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       580759                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     34549578                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         7934                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     35541200                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1208706                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6805811                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3574                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       126552                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        55494                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3574                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         2624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       442513318                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           396415777                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628605                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       278166277                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.626786                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            396425445                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      301480603                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      30232988                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.025934                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.025934                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1354      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     85443832     21.14%     21.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          107      0.00%     21.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     44999662     11.13%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      4858714      1.20%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     71746233     17.75%     51.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       151211      0.04%     51.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     52844117     13.07%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     16255865      4.02%     68.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      2679473      0.66%     69.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     99376884     24.59%     93.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     25844209      6.39%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    404201661                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     372426547                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    741227157                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    363186101                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    363539271                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           4955391                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.012260                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           611      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       108851      2.20%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      2.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       127301      2.57%      4.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      4.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      4.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      4.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      4.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      4.78% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       111215      2.24%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      7.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1183517     23.88%     30.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       144748      2.92%     33.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      3212772     64.83%     98.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        66376      1.34%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     36729151                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    315814142                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     33229676                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     33334866                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        396514126                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       404201661                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       356449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2305                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       289204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    243680288                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.658738                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.407227                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    141326417     58.00%     58.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     17082290      7.01%     65.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     16887931      6.93%     71.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     12750874      5.23%     77.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     14062864      5.77%     82.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12652807      5.19%     88.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     13768694      5.65%     93.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      8224056      3.37%     97.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6924355      2.84%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    243680288                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.658738                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          25389445                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      2432624                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1017862                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107891237                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     28537729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     150995447                       # number of misc regfile reads
system.switch_cpus_1.numCycles              243680288                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      58541919                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    376956018                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      7673175                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       24182844                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     49103908                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        20884                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    978878900                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    396550778                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    377306142                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        54067143                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     50245864                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         7934                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    106880383                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         350057                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    547882579                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    286099690                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        41386932                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          611583301                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         793083499                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3763261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       101538                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7495732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         101538                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3352517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       159407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6704959                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         159407                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             689772                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357060                       # Transaction distribution
system.membus.trans_dist::CleanEvict           576598                       # Transaction distribution
system.membus.trans_dist::ReadExReq            242548                       # Transaction distribution
system.membus.trans_dist::ReadExResp           242548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        689772                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2798298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2798298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2798298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     82520320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     82520320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82520320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            932320                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  932320    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              932320                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3486525500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5129049250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1346235355000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1346235355000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3079038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1057338                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3207657                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           30790                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           653433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          653433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3079038                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11258975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11258993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    282667904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              282668672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          532530                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23879488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4295791                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023637                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.151914                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4194253     97.64%     97.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 101538      2.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4295791                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4432093000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5614092500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       380029                       # number of demand (read+write) hits
system.l2.demand_hits::total                   380029                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       380029                       # number of overall hits
system.l2.overall_hits::total                  380029                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3352436                       # number of demand (read+write) misses
system.l2.demand_misses::total                3352442                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3352436                       # number of overall misses
system.l2.overall_misses::total               3352442                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 181923727500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     181924359000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       631500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 181923727500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    181924359000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3732465                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3732471                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3732465                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3732471                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.898183                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898183                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.898183                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898183                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst       105250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 54266.129913                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54266.221161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst       105250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 54266.129913                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54266.221161                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              373117                       # number of writebacks
system.l2.writebacks::total                    373117                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3352436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3352442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3352436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3352442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 148399367500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 148399939000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 148399367500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 148399939000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.898183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.898183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.898183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.898183                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        95250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 44266.129913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 44266.221161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        95250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 44266.129913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 44266.221161                       # average overall mshr miss latency
system.l2.replacements                         373123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       684221                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           684221                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       684221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       684221                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2979312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2979312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        30708                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                30708                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 82                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        30790                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            30790                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002663                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002663                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1355500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1355500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002663                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002663                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16530.487805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16530.487805                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       280387                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                280387                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       373046                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              373046                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  30155560000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30155560000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       653433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            653433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.570902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.570902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80836.036307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80836.036307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       373046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         373046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  26425100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26425100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.570902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.570902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70836.036307                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70836.036307                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        99642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              99642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2979390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2979396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 151768167500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 151768799000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3079032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3079038                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.967639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst       105250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 50939.342449                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 50939.451822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2979390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2979396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       571500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 121974267500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 121974839000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.967639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        95250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 40939.342449                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 40939.451822                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4078.013954                       # Cycle average of tags in use
system.l2.tags.total_refs                     1168505                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    688301                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.697666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4078.013954                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995609                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1031                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60650083                       # Number of tag accesses
system.l2.tags.data_accesses                 60650083                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2420122                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2420122                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2420122                       # number of overall hits
system.l3.overall_hits::total                 2420122                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       932314                       # number of demand (read+write) misses
system.l3.demand_misses::total                 932320                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            6                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       932314                       # number of overall misses
system.l3.overall_misses::total                932320                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       535500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  97690560500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      97691096000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       535500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  97690560500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     97691096000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            6                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3352436                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3352442                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            6                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3352436                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3352442                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.278100                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.278102                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.278100                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.278102                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        89250                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 104782.895570                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 104782.795607                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        89250                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 104782.895570                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 104782.795607                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              357060                       # number of writebacks
system.l3.writebacks::total                    357060                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       932314                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            932320                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            6                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       932314                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           932320                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       475500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  88367420500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  88367896000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       475500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  88367420500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  88367896000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.278100                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.278102                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.278100                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.278102                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        79250                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 94782.895570                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 94782.795607                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        79250                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 94782.895570                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 94782.795607                       # average overall mshr miss latency
system.l3.replacements                        1090937                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       373117                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           373117                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       373117                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       373117                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         2128                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2128                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           82                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   82                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       130498                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                130498                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       242548                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              242548                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  22554540000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   22554540000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       373046                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            373046                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.650183                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.650183                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92990.006102                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92990.006102                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       242548                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         242548                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  20129060000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  20129060000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.650183                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.650183                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 82990.006102                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 82990.006102                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2289624                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2289624                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       689766                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           689772                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       535500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  75136020500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  75136556000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2979390                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2979396                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.231512                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.231514                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        89250                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 108929.724718                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 108929.553534                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       689766                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       689772                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       475500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  68238360500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  68238836000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.231512                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.231514                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        79250                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 98929.724718                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 98929.553534                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                     7543780                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1156473                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.523092                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1378.755935                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      2742.877362                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4162.632542                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.029233                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 57251.704927                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.021038                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.041853                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.063517                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.873592                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         5993                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        42419                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16639                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 108370281                       # Number of tag accesses
system.l3.tags.data_accesses                108370281                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2979396                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       730177                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3713195                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              82                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             82                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           373046                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          373046                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2979396                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     10057483                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    238435776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1090937                       # Total snoops (count)
system.tol3bus.snoopTraffic                  22851840                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4443461                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.035875                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.185977                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4284054     96.41%     96.41% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 159407      3.59%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4443461                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3725596500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5028704000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     59668096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59668480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22851840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22851840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       932314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              932320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       357060                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             357060                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    489724438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             489727589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187555918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187555918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187555918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    489724438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            677283507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    357060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    932188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000182422500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21447                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21447                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2041635                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             336220                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      932320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     357060                       # Number of write requests accepted
system.mem_ctrls.readBursts                    932320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   357060                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             54131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             55975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             57533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             57498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             57060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             57041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            55883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            59492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             21470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            21501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22660                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32443004500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4660970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49921642000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34802.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53552.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   171348                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  222856                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                932320                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               357060                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  541726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  238071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  107844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   44553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       895017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     92.188354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.976016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.897621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       714980     79.88%     79.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124775     13.94%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36941      4.13%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11577      1.29%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3727      0.42%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1772      0.20%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          977      0.11%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          211      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       895017                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.462256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.481305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.807709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             59      0.28%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5063     23.61%     23.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          9206     42.92%     66.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          4983     23.23%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1387      6.47%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           456      2.13%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          154      0.72%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           58      0.27%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           33      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           19      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           12      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21447                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.647084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.615214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15171     70.74%     70.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              229      1.07%     71.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4772     22.25%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1066      4.97%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              155      0.72%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               38      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21447                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59660416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22849920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59668480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22851840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       489.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    489.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  121857051500                       # Total gap between requests
system.mem_ctrls.avgGap                      94508.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     59660032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22849920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3151.670602096465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 489658252.537849903107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187540159.177750140429                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       932314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       357060                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       227500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  49921414500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2958502845250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     53545.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8285730.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    30.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3240681780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1722455625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3373043100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          947691000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9617886720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52740977100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2373160800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        74015896125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        607.483656                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5088364500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4068480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 112683299500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3149761020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1674133890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3282822060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          916005600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9617886720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52440387600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2626288800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        73707285690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.950743                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5714916750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4068480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 112056747250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380405718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     25389437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489448955                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380405718                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653800                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     25389437                       # number of overall hits
system.cpu.icache.overall_hits::total      1489448955                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        27243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            8                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          27251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        27243                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            8                       # number of overall misses
system.cpu.icache.overall_misses::total         27251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       850000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       850000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       850000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       850000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380432961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     25389445                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489476206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380432961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     25389445                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489476206                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst       106250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    31.191516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst       106250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    31.191516                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        26737                       # number of writebacks
system.cpu.icache.writebacks::total             26737                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            6                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       641500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       641500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       641500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       641500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 106916.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106916.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 106916.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106916.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                  26737                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380405718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     25389437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489448955                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        27243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            8                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         27251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       850000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       850000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380432961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     25389445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489476206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst       106250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    31.191516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       641500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       641500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 106916.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106916.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.972911                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489476204                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             27249                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54661.683144                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.430302                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.542609                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998887                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2978979661                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2978979661                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391721922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26489924                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    125015630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        543227476                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391721922                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26489924                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    125015630                       # number of overall hits
system.cpu.dcache.overall_hits::total       543227476                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22221517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       713678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4538996                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       27474191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22221517                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       713678                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4538996                       # number of overall misses
system.cpu.dcache.overall_misses::total      27474191                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  35482880500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 213267558524                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 248750439024                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  35482880500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 213267558524                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 248750439024                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413943439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129554626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    570701667                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413943439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129554626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    570701667                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.026235                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.035035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.026235                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.035035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048141                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49718.333058                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 46985.623808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9053.967741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49718.333058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 46985.623808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9053.967741                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     48876617                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1234149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.603498                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16183785                       # number of writebacks
system.cpu.dcache.writebacks::total          16183785                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       776158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       776158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       776158                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       776158                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       713678                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3762838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4476516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       713678                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3762838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4476516                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  34769202500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 192651842540                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 227421045040                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  34769202500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 192651842540                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 227421045040                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.026235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.029044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.026235                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.029044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007844                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 48718.333058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 51198.548154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50803.134634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 48718.333058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 51198.548154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50803.134634                       # average overall mshr miss latency
system.cpu.dcache.replacements               26632337                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284873007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20944812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97217618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       403035437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6850984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       584614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3854773                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11290371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  28946162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 177519217000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 206465379000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291723991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    101072391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    414325808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.038139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49513.289110                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 46051.795268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18286.855144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       775707                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       775707                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       584614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3079066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3663680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  28361548000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 157588445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 185949993000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.027154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.030464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48513.289110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 51180.599896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50754.976690                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106848915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5545112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     27798012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      140192039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15370533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       129064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       684223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16183820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6536718500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  35748341524                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42285060024                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122219448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     28482235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156375859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.022746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.024023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.103493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50647.109186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 52246.623577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2612.798463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       129064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       683772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       812836                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6407654500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  35063397540                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41471052040                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.022746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.024007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49647.109186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 51279.370229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51020.196005                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.989643                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           569944938                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26632849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.400074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   410.369785                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    55.298130                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    46.321729                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801503                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.108004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.090472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1168036183                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1168036183                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1346235355000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753131000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 267482224000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
