	component cx_system is
		port (
			altpll_0_locked_conduit_export : out std_logic;                                        -- export
			bme_input_data                 : in  std_logic_vector(63 downto 0) := (others => 'X'); -- data
			bme_input_error                : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- error
			bme_input_valid                : in  std_logic                     := 'X';             -- valid
			cfg_output_data                : out std_logic_vector(63 downto 0);                    -- data
			cfg_output_error               : out std_logic_vector(1 downto 0);                     -- error
			cfg_output_valid               : out std_logic;                                        -- valid
			clk_clk                        : in  std_logic                     := 'X';             -- clk
			control_conduit_busy_out       : out std_logic;                                        -- busy_out
			i2c_clk_clk                    : out std_logic;                                        -- clk
			led_output_led_sd              : out std_logic;                                        -- led_sd
			led_output_led_ws              : out std_logic;                                        -- led_ws
			mic_input_data                 : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data
			mic_input_channel              : in  std_logic_vector(4 downto 0)  := (others => 'X'); -- channel
			mic_input_error                : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- error
			mic_input_valid                : in  std_logic                     := 'X';             -- valid
			pll_mclk_clk                   : out std_logic;                                        -- clk
			reset_reset_n                  : in  std_logic                     := 'X';             -- reset_n
			rgb_output_data                : out std_logic_vector(15 downto 0);                    -- data
			rgb_output_error               : out std_logic_vector(1 downto 0);                     -- error
			rgb_output_valid               : out std_logic;                                        -- valid
			rj45_interface_serial_data_in  : in  std_logic                     := 'X';             -- serial_data_in
			rj45_interface_serial_data_out : out std_logic;                                        -- serial_data_out
			serial_clk_clk                 : in  std_logic                     := 'X'              -- clk
		);
	end component cx_system;

