Mohammad Abdullah Al Faruque , Thomas Ebi , Jörg Henkel, Run-time adaptive on-chip communication scheme, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Asanovic, K., Bodik, R., Catanzaro, B. C., Gebis, J. J., Husbands, P., Keutzer, K., Patterson, D. A., Plishker, W. L., Shalf, J., Williams, S. W., and Yelick, K. A.2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. UCB/EECS-2006-183, EECS Department, University of California, Berkeley.
Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi, Multi-objective mapping for mesh-based NoC architectures, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016765]
Arnab Banerjee , Robert Mullins , Simon Moore, A Power and Energy Exploration of Network-on-Chip Architectures, Proceedings of the First International Symposium on Networks-on-Chip, p.163-172, May 07-09, 2007[doi>10.1109/NOCS.2007.6]
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Tobias Bjerregaard , Jens Sparso, A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.1226-1231, March 07-11, 2005[doi>10.1109/DATE.2005.36]
Tobias Bjerregaard , Jens Sparso, A Scheduling Discipline for Latency and Bandwidth Guarantees in Asynchronous Network-on-Chip, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.34-43, March 14-16, 2005[doi>10.1109/ASYNC.2005.7]
Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Coping with Latency in SOC Design, IEEE Micro, v.22 n.5, p.24-35, September 2002[doi>10.1109/MM.2002.1044297]
Josep Carmona , Jordi Cortadella , Mike Kishinevsky , Alexander Taubin, Elastic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.10, p.1437-1455, October 2009[doi>10.1109/TCAD.2009.2030436]
Jeremy Chan , Sri Parameswaran, NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Matteo Dall'Osso , Gianluca Biccari , Luca Giovannini , Davide Bertozzi , Luca Benini, xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs, Proceedings of the 21st International Conference on Computer Design, p.536, October 13-15, 2003
Bill Dally, Enabling Technology for On-Chip Interconnection Networks, Proceedings of the First International Symposium on Networks-on-Chip, p.3, May 07-09, 2007[doi>10.1109/NOCS.2007.17]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
José Duato, A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.4 n.12, p.1320-1331, December 1993[doi>10.1109/71.250114]
Duato, J.2008. Managing heterogeneity in future NoCs. InProceedings of the 1st International Workshop on Network on Chip Architectures. 2--4.
Lance Hammond , Basem A. Nayfeh , Kunle Olukotun, A Single-Chip Multiprocessor, Computer, v.30 n.9, p.79-85, September 1997[doi>10.1109/2.612253]
Andreas Hansson , Kees Goossens, Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases, Proceedings of the First International Symposium on Networks-on-Chip, p.233-242, May 07-09, 2007[doi>10.1109/NOCS.2007.45]
Andreas Hansson , Kees Goossens , Andrei Rǎdulescu, A unified approach to constrained mapping and routing on network-on-chip architectures, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084857]
Andreas Hansson , Martijn Coenen , Kees Goossens, Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Jingcao Hu , R. Marculescu, Energy- and performance-aware mapping for regular NoC architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.4, p.551-562, November 2006[doi>10.1109/TCAD.2005.844106]
Se-Joong Lee , Kangmin Lee , Hoi-Jun Yoo, Analysis and Implementation of Practical, Cost-Effective Networks on Chips, IEEE Design & Test, v.22 n.5, p.422-433, September 2005[doi>10.1109/MDT.2005.103]
Philippe Magarshack , Pierre G. Paulin, System-on-chip beyond the nanometer wall, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775943]
Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
Mehdi Modarressi , Hamid Sarbazi-Azad , Arash Tavakkol, Performance and power efficient on-chip communication using adaptive virtual point-to-point connections, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.203-212, May 10-13, 2009[doi>10.1109/NOCS.2009.5071468]
Srinivasan Murali , Luca Benini , Giovanni De Micheli, Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120737]
Srinivasan Murali , Paolo Meloni , Federico Angiolini , David Atienza , Salvatore Carta , Luca Benini , Giovanni De Micheli , Luigi Raffo, Designing application-specific networks on chips with floorplan information, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233573]
Umit Y. Ogras , Radu Marculescu, "It's a small world after all": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, ACM SIGPLAN Notices, v.31 n.9, p.2-11, Sept. 1996[doi>10.1145/248209.237140]
Maurizio Palesi , Rickard Holsmark , Shashi Kumar , Vincenzo Catania, A methodology for design of application specific deadlock-free routing algorithms for NoC systems, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176289]
Rijpkema, E., Goossens, K., and Wielage, P.2001. A router architecture for networks on silicon. InProceedings of the 2nd Workshop on Embedded Systems (Progress’01).
Salminen, E., Grecu, C., Hämäläinen, T. D., and Ivanov, A.2008. Network-on-Chip benchmark specification part 1: Application modelling and hardware description version 1.0. Tech. rep., OCP (http://www.ocpip.org).
Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010
David Starobinski , Mark Karpovsky , Lev A. Zakrevski, Application of network calculus to general topologies using turn-prohibition, IEEE/ACM Transactions on Networking (TON), v.11 n.3, p.411-421, June 2003[doi>10.1109/TNET.2003.813040]
Mikkel Bystrup Stensgaard , Jens Sparsø, ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.55-64, April 07-10, 2008
Stuart, M. B. and Sparsø, J.2007. Custom topology generation for network-on-chip. InProceedings of the Norchip Conference. 1--4.
Matthias Bo Stuart , Mikkel Bystrup Stensgaard , Jens Sparsø, Synthesis of topology configurations and deadlock free routing algorithms for ReNoC-based systems-on-chip, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629500]
Pascal T. Wolkotte , Gerard J. M. Smit , Gerard K. Rauwerda , Lodewijk T. Smit, An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.155.1, April 04-08, 2005[doi>10.1109/IPDPS.2005.95]
