// Seed: 3222901801
module module_0 ();
  initial begin
    if (id_1) id_1 = id_1;
    else begin
      id_1 <= 1'b0;
      id_1 = id_1;
    end
  end
  always force id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3, id_4;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  xnor (id_1, id_2, id_5, id_6, id_7);
  module_0();
endmodule
