
<html><head><title>Power Intent Verification Requirements</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-09-08" />
<meta name="CreateTime" content="1694169241" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Power Manager that specifies the power intent information of the designs" />
<meta name="DocTitle" content="Virtuoso Power Manager User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Power Intent Verification Requirements" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vpm" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-08" />
<meta name="ModifiedTime" content="1694169241" />
<meta name="NextFile" content="VPM_envVars.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="chap4_ct_check_des_hier.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager User Guide -- Power Intent Verification Requirements" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Power Manager" />
<meta name="prod_subfeature" content="CPF Import" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vpmIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpmTOC.html">Contents</a></li><li><a class="prev" href="chap4_ct_check_des_hier.html" title="Checking Design Hierarchy">Checking Design Hierarchy</a></li><li style="float: right;"><a class="viewPrint" href="vpm.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="VPM_envVars.html" title="Virtuoso Power Manager Environment Variables">Virtuoso Power Manager Environ ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Power Manager User Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_power_intent_ver" title="Power Intent Verification Requirements"></a><h2>
<a id="pgfId-941647"></a><a id="43310"></a>Power Intent Verification Requirements</h2>

<p>
<a id="pgfId-941585"></a>The accurate power intent verification using CLP has the following mandatory requirements before proceeding for preparing and subsequently running CLP. </p>
<ul><li>
<a id="pgfId-941586"></a><code>cmos_sch</code>, <code>schematic</code>, or <code>Verilog_PG</code> (Non-text) required as stop views for PDK cells (Standard/Special cells).<ul><li>
<a id="pgfId-941587"></a>If <code>cmos_sch</code>, <code>schematic</code>, or <code>Verilog_PG</code> (symbol) exists with power and ground pins, they can be consumed as it is.</li></ul><br />
<a id="pgfId-941591"></a>A Verilog symbol view with the PG information is illustrated below.<br />
<a id="pgfId-941592"></a><div class="webflare-div-image">
<img width="668" height="182" src="images/chap4-7.gif" /></div></li><li>
<a id="pgfId-941595"></a>A netlist control file having flags for specific netlist customizations. <br />
<a id="pgfId-941596"></a>If you explicitly specify a netlist control file during preparation for running CLP, set the following flags appropriately:<ul><li>
<a id="pgfId-941597"></a>To ensure that the power and ground information is correctly captured in the netlist. This is required for correct power intent verification of the design. <ul><li>
<a id="pgfId-941598"></a><code>hnlInhConnUseDefSigName=&#39;t</code></li><li>
<a id="pgfId-941599"></a><code>vlogifDeclareGlobalNetLocal=&#39;t</code></li><li>
<a id="pgfId-941600"></a><code>hnlPrintInhConAtTop=&#39;t</code></li><li>
<a id="pgfId-941601"></a><code>hnlHonorInhConnEscapeName=&#39;t</code></li><li>
<a id="pgfId-941602"></a><code>hnlVerilogDeclareScalarSig=&#39;t</code></li><li>
<a id="pgfId-941603"></a><code>simVerilogEnableEscapeNameMapping= &#39;t</code></li><li>
<a id="pgfId-941604"></a><code>hnlMapNetInName</code></li><li>
<a id="pgfId-941605"></a><code>hnlMapTermInName</code></li></ul></li><li>
<a id="pgfId-941606"></a>To ensure that redundant information does not show at the module or instance level in the netlist. For example, information of primitive devices (mos/resistor/capacitors and diodes).<br />
<a id="pgfId-941607"></a><code>hnlUserIgnoreCVList</code></li><li>
<a id="pgfId-941609"></a>For creating the stub view (no module definition) for macro Liberty blocks, just an instance line with power/ground nets that is identified by traversing the schematic.<br />
<a id="pgfId-941610"></a><code>hnlUserStubCVList</code></li></ul></li></ul>
























<h4><em>
<a id="pgfId-944892"></a>Related Topics</em></h4>

<p>
<a id="pgfId-944894"></a><h-hot><a actuate="user" class="URL" href="../ncveruser/ncveruserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso NC Verilog Environment User Guide</a> </h-hot></p>
<p>
<a id="pgfId-944952"></a><h-hot><a actuate="user" class="URL" href="../ossref/ossrefTOC.html#firstpage" show="replace" xml:link="simple">Open Simulation System Reference</a></h-hot></p>
<p>
<a id="pgfId-944898"></a><a href="chap4.html#57685">Verifying Power Intent of a Design</a></p>
<p>
<a id="pgfId-944902"></a><a href="chap4_ct_check_des_hier.html#49409">Checking Design Hierarchy</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap4_ct_check_des_hier.html" id="prev" title="Checking Design Hierarchy">Checking Design Hierarchy</a></em></b><b><em><a href="VPM_envVars.html" id="nex" title="Virtuoso Power Manager Environment Variables">Virtuoso Power Manager Environ ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>