//FS1600 Hardware configuration
{
	skus: {
	    SKU_FS1600: {
		BoardInfo : { 	
		    Boardname: "FS1600",
		    numphyports: 10,   	//10 - QSFP-28 ports
		},

		AsicInfo: {		
			info: {
				asicname: "F1_ASIC",
			},
		},

		/////////////////
		// TBD configs //
		/////////////////

		// HuInterface: 
		// DDRInterface:
		// NORFlashInterface:
		// eMMCInterface:
		// UARTInterface:
		// GPIOInterace:
		// I2cInterface:
		// JTAGInterface:

		NuInterface: {				// NU + HNU + Mgmt intf

			MgmtPort: [			//Management ports
			    {
				media_type: "SFP+",
			    },
			],

			PhyPort: [			//Frontpanel ports
			    {
				portnum : ["0-9"],
				media_type: "QSFP28",
			    },
			],

			phytological_map : [		//Logical to physical port mapping
				// 2 - UPlink ports (NU)
				// 4 - MESH ports (NU)
				// 4 - HNU ports (HNU)
				// NU logical ports  [0  - 23]
				// HNU logical ports [64 - 79]
				{
					logicalport:0,	 
					phyport: 0,
				},
				{
					logicalport:1,
					phyport: 0,
				},
				{
					logicalport:2,
					phyport: 0,
				},
				{
					logicalport:3,
					phyport: 0,
				},
				{
					logicalport:4,
					phyport: 1,
				},
				{
					logicalport:5,
					phyport: 1,
				},
				{
					logicalport:6,
					phyport: 1,
				},
				{
					logicalport:7,
					phyport: 1,
				},
				{
					logicalport:8,
					phyport: 2,
				},
				{
					logicalport:9,
					phyport: 2,
				},
				{
					logicalport:10,
					phyport: 2,
				},
				{
					logicalport:11,
					phyport: 2,
				},
				{
					logicalport:12,
					phyport: 3,
				},
				{
					logicalport:13,
					phyport: 3,
				},
				{
					logicalport:14,
					phyport: 3,
				},
				{
					logicalport:15,
					phyport: 3,
				},
				{
					logicalport:16,
					phyport: 4,
				},
				{
					logicalport:17,
					phyport: 4,
				},
				{
					logicalport:18,
					phyport: 4,
				},
				{
					logicalport:19,
					phyport: 4,
				},
				{
					logicalport:20,
					phyport: 5,
				},
				{
					logicalport:21,
					phyport: 5,
				},
				{
					logicalport:22,
					phyport: 5,
				},
				{
					logicalport:23,
					phyport: 5,
				},
				{
					logicalport:64,
					phyport: 6,
				},
				{
					logicalport:65,
					phyport: 6,
				},
				{
					logicalport:66,
					phyport: 6,
				},
				{
					logicalport:67,
					phyport: 6,
				},
				{
					logicalport:68,
					phyport: 7,
				},
				{
					logicalport:69,
					phyport: 7,
				},
				{
					logicalport:70,
					phyport: 7,
				},
				{
					logicalport:71,
					phyport: 7,
				},
				{
					logicalport:72,
					phyport: 8,
				},
				{
					logicalport:73,
					phyport: 8,
				},
				{
					logicalport:74,
					phyport: 8,
				},
				{
					logicalport:75,
					phyport: 8,
				},
				{
					logicalport:76,
					phyport: 9,
				},
				{
					logicalport:77,
					phyport: 9,
				},
				{
					logicalport:78,
					phyport: 9,
				},
				{
					logicalport:79,
					phyport: 9,
				},
			],

			// SERDES info 
			// TBD for all ports
			SerdesInfo: [
			  {
			    "link_id": 1,
			    "chipid": 0,
			    "ringid": 0,
			    "phyport": 0,
			    "lanenum": 0,
			    "speed": 25,
			    "optics": "copper",
			    "Address": 6,
			    "sdrev": "AAPL_SDREV_16",
			    "upload": 1,
			    "rev": 4231,
			    "build": 9293,
			    "firmware-file": "serdes.0x1087_244D.rom",
			    "Ref_clk (MHz)": 156.25,
			    "reset": 1,
			    "elb": 0,
			    "burst-mode": 0,
			    "spico_clk_src": 0,
			    "init_mode": "AVAGO_PRBS31_ILB",
			    "init_tx": 1,
			    "tx_divider": 165,
			    "tx_encoding": "AVAGO_SERDES_NRZ",
			    "tx_polarity_invert": 0,
			    "tx_gray_enable": 0,
			    "tx_precode_enable": 0,
			    "tx_swizzle_enable": 0,
			    "tx_output_en": 0,
			    "tx_width": 40,
			    "tx_phase_cal": 0,
			    "pre": 2,
			    "atten": 0,
			    "post": 4,
			    "slew": 0,
			    "pre2": "NA",
			    "pre3": "NA",
			    "tx_pll_clk_src": 0,
			    "init_rx": 1,
			    "refclk_sync_master": 1,
			    "rx_divider": 165,
			    "rate_sel": 1,
			    "rx_encoding": "AVAGO_SERDES_NRZ",
			    "rx_polarity_invert": 0,
			    "rx_gray_enable": 0,
			    "rx_precode_enable": 0,
			    "rx_swizzle_enable": 0,
			    "rx_output_en": 0,
			    "rx_width": 40,
			    "signal_ok_en": 1,
			    "signal_ok_threshold": 0,
			    "rx_term": 2,
			    "rx_invert": 0,
			    "rx_dc": 56,
			    "LF": 12,
			    "hf": 0,
			    "bw": 15,
			    "fixed_dc": 1,
			    "fixed_lf": 0,
			    "fixed_hf": 0,
			    "fixed_bw": 0,
			    "tune_mode": "AVAGO_DFE_ICAL_ONLY"
			  },
			  {
			    "link_id": 2,
			    "chipid": 0,
			    "ringid": 0,
			    "phyport": 0,
			    "lanenum": 1,
			    "speed": 25,
			    "optics": "copper",
			    "Address": 7,
			    "sdrev": "AAPL_SDREV_16",
			    "upload": 1,
			    "rev": 4231,
			    "build": 9293,
			    "firmware-file": "serdes.0x1087_244D.rom",
			    "Ref_clk (MHz)": 156.25,
			    "reset": 1,
			    "elb": 0,
			    "burst-mode": 0,
			    "spico_clk_src": 0,
			    "init_mode": "AVAGO_PRBS31_ILB",
			    "init_tx": 1,
			    "tx_divider": 165,
			    "tx_encoding": "AVAGO_SERDES_NRZ",
			    "tx_polarity_invert": 0,
			    "tx_gray_enable": 0,
			    "tx_precode_enable": 0,
			    "tx_swizzle_enable": 0,
			    "tx_output_en": 0,
			    "tx_width": 40,
			    "tx_phase_cal": 0,
			    "pre": 2,
			    "atten": 0,
			    "post": 4,
			    "slew": 0,
			    "pre2": "NA",
			    "pre3": "NA",
			    "tx_pll_clk_src": 0,
			    "init_rx": 1,
			    "refclk_sync_master": 1,
			    "rx_divider": 165,
			    "rate_sel": 1,
			    "rx_encoding": "AVAGO_SERDES_NRZ",
			    "rx_polarity_invert": 0,
			    "rx_gray_enable": 0,
			    "rx_precode_enable": 0,
			    "rx_swizzle_enable": 0,
			    "rx_output_en": 0,
			    "rx_width": 40,
			    "signal_ok_en": 1,
			    "signal_ok_threshold": 0,
			    "rx_term": 2,
			    "rx_invert": 0,
			    "rx_dc": 56,
			    "LF": 12,
			    "hf": 0,
			    "bw": 15,
			    "fixed_dc": 1,
			    "fixed_lf": 0,
			    "fixed_hf": 0,
			    "fixed_bw": 0,
			    "tune_mode": "AVAGO_DFE_ICAL_ONLY"
			  },
			  {
			    "link_id": 3,
			    "chipid": 0,
			    "ringid": 0,
			    "phyport": 0,
			    "lanenum": 2,
			    "speed": 25,
			    "optics": "copper",
			    "Address": 8,
			    "sdrev": "AAPL_SDREV_16",
			    "upload": 1,
			    "rev": 4231,
			    "build": 9293,
			    "firmware-file": "serdes.0x1087_244D.rom",
			    "Ref_clk (MHz)": 156.25,
			    "reset": 1,
			    "elb": 0,
			    "burst-mode": 0,
			    "spico_clk_src": 0,
			    "init_mode": "AVAGO_PRBS31_ILB",
			    "init_tx": 1,
			    "tx_divider": 165,
			    "tx_encoding": "AVAGO_SERDES_NRZ",
			    "tx_polarity_invert": 0,
			    "tx_gray_enable": 0,
			    "tx_precode_enable": 0,
			    "tx_swizzle_enable": 0,
			    "tx_output_en": 0,
			    "tx_width": 40,
			    "tx_phase_cal": 0,
			    "pre": 2,
			    "atten": 0,
			    "post": 4,
			    "slew": 0,
			    "pre2": "NA",
			    "pre3": "NA",
			    "tx_pll_clk_src": 0,
			    "init_rx": 1,
			    "refclk_sync_master": 1,
			    "rx_divider": 165,
			    "rate_sel": 1,
			    "rx_encoding": "AVAGO_SERDES_NRZ",
			    "rx_polarity_invert": 0,
			    "rx_gray_enable": 0,
			    "rx_precode_enable": 0,
			    "rx_swizzle_enable": 0,
			    "rx_output_en": 0,
			    "rx_width": 40,
			    "signal_ok_en": 1,
			    "signal_ok_threshold": 0,
			    "rx_term": 2,
			    "rx_invert": 0,
			    "rx_dc": 56,
			    "LF": 12,
			    "hf": 0,
			    "bw": 15,
			    "fixed_dc": 1,
			    "fixed_lf": 0,
			    "fixed_hf": 0,
			    "fixed_bw": 0,
			    "tune_mode": "AVAGO_DFE_ICAL_ONLY"
			  },
			  {
			    "link_id": 4,
			    "chipid": 0,
			    "ringid": 0,
			    "phyport": 0,
			    "lanenum": 3,
			    "speed": 25,
			    "optics": "copper",
			    "Address": 9,
			    "sdrev": "AAPL_SDREV_16",
			    "upload": 1,
			    "rev": 4231,
			    "build": 9293,
			    "firmware-file": "serdes.0x1087_244D.rom",
			    "Ref_clk (MHz)": 156.25,
			    "reset": 1,
			    "elb": 0,
			    "burst-mode": 0,
			    "spico_clk_src": 0,
			    "init_mode": "AVAGO_PRBS31_ILB",
			    "init_tx": 1,
			    "tx_divider": 165,
			    "tx_encoding": "AVAGO_SERDES_NRZ",
			    "tx_polarity_invert": 0,
			    "tx_gray_enable": 0,
			    "tx_precode_enable": 0,
			    "tx_swizzle_enable": 0,
			    "tx_output_en": 0,
			    "tx_width": 40,
			    "tx_phase_cal": 0,
			    "pre": 2,
			    "atten": 0,
			    "post": 4,
			    "slew": 0,
			    "pre2": "NA",
			    "pre3": "NA",
			    "tx_pll_clk_src": 0,
			    "init_rx": 1,
			    "refclk_sync_master": 1,
			    "rx_divider": 165,
			    "rate_sel": 1,
			    "rx_encoding": "AVAGO_SERDES_NRZ",
			    "rx_polarity_invert": 0,
			    "rx_gray_enable": 0,
			    "rx_precode_enable": 0,
			    "rx_swizzle_enable": 0,
			    "rx_output_en": 0,
			    "rx_width": 40,
			    "signal_ok_en": 1,
			    "signal_ok_threshold": 0,
			    "rx_term": 2,
			    "rx_invert": 0,
			    "rx_dc": 56,
			    "LF": 12,
			    "hf": 0,
			    "bw": 15,
			    "fixed_dc": 1,
			    "fixed_lf": 0,
			    "fixed_hf": 0,
			    "fixed_bw": 0,
			    "tune_mode": "AVAGO_DFE_ICAL_ONLY"
			  },
			],
		     },
		},
    	},
}
