library ieee;
	use ieee.std_logic_1164.all;
	
entity lab6_top_level is 
port (


);

end entity lab6_top_level;

architecture rtl of lab6_top_level is 


end architecture rtl;