#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 22 11:49:38 2023
# Process ID: 28740
# Current directory: /home/ICer/ic_prjs/parallel_prefix_round_robin_arbiter/fpga/scripts
# Command line: vivado -mode batch -source ./run_prj.tcl
# Log file: /home/ICer/ic_prjs/parallel_prefix_round_robin_arbiter/fpga/scripts/vivado.log
# Journal file: /home/ICer/ic_prjs/parallel_prefix_round_robin_arbiter/fpga/scripts/vivado.jou
#-----------------------------------------------------------
source ./run_prj.tcl
# set DATE         [clock format [clock seconds] -format {%m%d%H}]
# set DEVICE       xc7z020
# set PACKAGE      clg400 
# set SPEED        -1
# set PART         $DEVICE$PACKAGE$SPEED
# set PRJ_NAME     [file tail [file dirname [file dirname [pwd]]]]
# set top           breath_led
# set SCRIPT_DIR    [file dirname [file normalize [info script]]]
# set COMMON_DIR    [file dirname $SCRIPT_DIR]
# set FPGA_DIR      [file dirname $COMMON_DIR]
# set CONSTRS_DIR   [file join $COMMON_DIR constrs]
# set IP_LIB        [file join $COMMON_DIR ip_lib]
# set SOURCE_DIR    [file join $COMMON_DIR rtl   ]
# set SIMULATE_DIR  [file join $COMMON_DIR testbench]
# set WORK_FILE     [file join $FPGA_DIR work]
# if {[glob -nocomplain $WORK_FILE/* ] != ""} {
#     file delete -force {*}[glob -nocomplain $WORK_FILE/*]
# }
# create_project -force $PRJ_NAME $WORK_FILE -part $PART 
# set_property verilog_define {FPGA_SYN=1} [get_filesets sources_1]
# set_param general.maxThreads 8
# add_files         [glob $SOURCE_DIR/*.v]
# launch_runs synth_1
[Wed Nov 22 11:49:45 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix_round_robin_arbiter/work/parallel_prefix_round_robin_arbiter.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Nov 22 11:49:45 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log pprr_arbiter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pprr_arbiter.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pprr_arbiter.tcl -notrace
Command: synth_design -top pprr_arbiter -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29049 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1588.344 ; gain = 111.602 ; free physical = 437 ; free virtual = 13238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pprr_arbiter' [/home/ICer/ic_prjs/parallel_prefix_round_robin_arbiter/fpga/rtl/pprr_arbiter.v:1]
	Parameter arbiter_width bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pp_rtl' [/home/ICer/ic_prjs/parallel_prefix_round_robin_arbiter/fpga/rtl/pp_rtl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pp_rtl' (1#1) [/home/ICer/ic_prjs/parallel_prefix_round_robin_arbiter/fpga/rtl/pp_rtl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pprr_arbiter' (2#1) [/home/ICer/ic_prjs/parallel_prefix_round_robin_arbiter/fpga/rtl/pprr_arbiter.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.098 ; gain = 165.355 ; free physical = 463 ; free virtual = 13265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1648.031 ; gain = 171.289 ; free physical = 460 ; free virtual = 13262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1656.039 ; gain = 179.297 ; free physical = 460 ; free virtual = 13262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1664.949 ; gain = 188.207 ; free physical = 458 ; free virtual = 13260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 253 ; free virtual = 13057
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 253 ; free virtual = 13056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 252 ; free virtual = 13056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 253 ; free virtual = 13056
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 253 ; free virtual = 13056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 253 ; free virtual = 13056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 253 ; free virtual = 13056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 253 ; free virtual = 13056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 253 ; free virtual = 13056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     8|
|2     |LUT4 |     8|
|3     |LUT5 |     9|
|4     |LUT6 |     8|
|5     |IBUF |    16|
|6     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    58|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 253 ; free virtual = 13056
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 254 ; free virtual = 13057
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1799.273 ; gain = 322.531 ; free physical = 254 ; free virtual = 13057
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.984 ; gain = 0.000 ; free physical = 170 ; free virtual = 12974
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1933.984 ; gain = 457.359 ; free physical = 262 ; free virtual = 13066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.984 ; gain = 0.000 ; free physical = 262 ; free virtual = 13066
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ICer/ic_prjs/parallel_prefix_round_robin_arbiter/work/parallel_prefix_round_robin_arbiter.runs/synth_1/pprr_arbiter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pprr_arbiter_utilization_synth.rpt -pb pprr_arbiter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 11:50:11 2023...
[Wed Nov 22 11:50:11 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1509.910 ; gain = 0.000 ; free physical = 806 ; free virtual = 13607
# start_gui  
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6854.031 ; gain = 0.000 ; free physical = 139 ; free virtual = 12906
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7024.223 ; gain = 458.562 ; free physical = 135 ; free virtual = 12759
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 12:27:50 2023...
