#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jul 24 18:57:19 2024
# Process ID: 1061
# Current directory: /n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/test_state_buffer/xsim_script.tcl}
# Log file: /n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/xsim.log
# Journal file: /n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/xsim.jou
# Running On: i1z, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 32, Host memory: 541002 MB
#-----------------------------------------------------------
source xsim.dir/test_state_buffer/xsim_script.tcl
# xsim {test_state_buffer} -autoloadwcfg -tclbatch {test_state_buffer.tcl}
Time resolution is 1 ps
source test_state_buffer.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "113000"
// RTL Simulation : 1 / 1 [n/a] @ "3953000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3982500 ps : File "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer.autotb.v" Line 350
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 24 18:58:05 2024...
