`timescale 1ns/10ps
module DP_AND_TB;

reg PCounr, Zlowout, MDRout, R2out, R3out, MARin, Zin, PCin, MDRin, IRin, Yin;
reg incPC, Read, AND, R1in, R2in, R3in, clk;
reg [31:0] MdataIn;

parameter Default = 4'b0000, Reg_loadla = 4'b0001, Reg_loadlb = 4'b0010, Reg_load2a = 4'b0011, 
			 Reg_load2b = 4'b0100, Reg_load3a = 4'b0101, Reg_load3b = 4'b0110, TO = 4'b0111, 
			 Tl = 4'b1000, T2 = 4'b1001, T3 = 4'b1010, T4 = 4'b1011, T5 = 4'b1100; 
reg [3:0] Present_state = Default;

Datapath DUT(PCout, Zlowout, MDRout, R20ut, R40ut, MARin, Zin, PCin, MDRin, IRin, Yin, Incpc, Read, AND, Rlin, R2in, R3in, Clock, Mdatain); 
