Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40000000,0x40000000,14.4.1TIM1 and TIM8 control register 1 (TIMx_CR1)   ,CR,DR,0,1,NO,
0x40000000,0x40000004,TIM1 and TIM8 control register 2 (TIMx_CR2)   ,CR,DR,0,1,NO,
0x40000000,0x4000000c,14.4.4TIM1 and TIM8 DMA/interrupt enable register (TIMx_DIER)   ,CR,DR,1,1,NO,
0x40000000,0x40000010,TIM1 and TIM8 status register (TIMx_SR)   ,SR,DR,1,1,NO,
0x40000000,0x40000014,14.4.5TIM1 and TIM8 event generation register (TIMx_EGR) ,CR,DR,0,1,NO,
0x40000000,0x40000018,TIMx capture/compare mode register 1 (TIMx_CCMR1),CR,DR,0,1,NO,
0x40000000,0x40000024,14.4.10 TIM1 and TIM8 counter (TIMx_CNT) ,DR,DR,1,0,Yes,
0x40000000,0x40000028,14.4.11 TIM1 and TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,
0x40000000,0x4000002c,14.4.12 TIM1 and TIM8 auto-reload register (TIMx_ARR)  ,CR,DR,0,1,NO,
0x40000000,0x40000034,14.4.14 TIM1 and TIM8 capture/compare register 1 (TIMx_CCR1)  ,DR,DR,0,1,Yes,
0x40003800,0x40003800,SPI control register 1 (SPI_CR1) (not used in I2S mode)  ,CR,CR,1,1,Yes,
0x40003800,0x40003804,SPI control register 2 (SPI_CR2) ,CR,DR,0,1,NO,
0x40007000,0x40007000,Power control register (PWR_CR)  ,CR,CR,1,1,Yes,
0x40007000,0x40007004,5.4.2Power control/status register (PWR_CSR)   ,SR,SR,1,0,Yes,
0x40010400,0x40010400,Interrupt mask register (EXTI_IMR) ,CR,CR,1,0,Yes,
0x40010400,0x40010414,Pending register (EXTI_PR)   ,SR,DR,1,1,NO,
0x40020000,0x40020000,DMA interrupt status register (DMA_ISR)  ,SR,DR,0,1,NO,
0x40020000,0x40020004,DMA interrupt flag clear register (DMA_IFCR)   ,CR,DR,0,1,NO,
0x40020000,0x40020008,DMA channel x configuration register (DMA_CCRx),CR,DR,0,1,NO,
0x40020000,0x4002000c,DMA channel x number of data register (DMA_CNDTRx),CR,DR,0,1,NO,
0x40020000,0x40020014,DMA channel x memory address register (DMA_CMARx),CR,DR,0,1,NO,
0x40020000,0x40020020,,,DR,0,1,NO,
0x40020000,0x40020024,,,DR,0,1,NO,
0x40020400,0x40020400,DMA interrupt status register (DMA_ISR)  ,SR,CR,1,1,NO,
0x40020400,0x40020404,DMA interrupt flag clear register (DMA_IFCR)   ,CR,CR,1,1,Yes,
0x40020400,0x40020408,,,CR,1,1,NO,
0x40020400,0x4002040c,,,CR,1,1,NO,
0x40020400,0x40020414,,,DR,0,1,NO,
0x40020400,0x40020420,,,DR,0,1,NO,
0x40020400,0x40020424,,,CR,1,1,NO,
0x40021000,0x40021000,Control register (RCC_CR)  ,C&SR,DR,0,1,NO,
0x40021000,0x40021004,Clock configuration register (RCC_CFGR)   ,C&SR,DR,0,1,NO,
0x40021000,0x40021008,7.3.2Clock interrupt register (RCC_CIR)  ,CR,DR,0,1,NO,
0x40021000,0x4002100c,7.3.4APB2 peripheral reset register (RCC_APB2RSTR)   ,CR,DR,0,1,NO,
0x40021000,0x40021014,7.3.5AHB peripheral clock enable register (RCC_AHBENR)   ,CR,DR,0,1,NO,
0x40021000,0x40021020,7.3.9Backup domain control register (RCC_BDCR)   ,CR,DR,0,1,NO,
0x40021000,0x40021024,Control/status register (RCC_CSR) ,SR,DR,0,1,NO,
