
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003681                       # Number of seconds simulated
sim_ticks                                  3680778000                       # Number of ticks simulated
final_tick                                 3680778000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294982                       # Simulator instruction rate (inst/s)
host_op_rate                                   294982                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              217152592                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637024                       # Number of bytes of host memory used
host_seconds                                    16.95                       # Real time elapsed on the host
sim_insts                                     5000002                       # Number of instructions simulated
sim_ops                                       5000002                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          249920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             348800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        96896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           96896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1514                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           26863886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67898689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              94762575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      26863886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26863886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26324869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26324869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26324869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          26863886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67898689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121087444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5450                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1514                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5450                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1514                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 348672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   95552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  348800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                96896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               68                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3679621500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1514                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.046735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.626960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.213774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          418     25.04%     25.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          549     32.89%     57.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          403     24.15%     82.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           79      4.73%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      2.88%     89.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      1.74%     91.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.08%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      1.14%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          106      6.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1669                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           88                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.636364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.595055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.164368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             79     89.77%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            5      5.68%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      3.41%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      1.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            88                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           88                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.965909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.930755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.108472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48     54.55%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.14%     55.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34     38.64%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      4.55%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            88                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     59080000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               161230000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10844.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29594.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        94.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     94.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1051                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     528377.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5503680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3003000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18735600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4555440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            240040320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            962601750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1360834500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2595274290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.125993                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2258478000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     122720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1294185750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7113960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3881625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23735400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5119200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            240040320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1566657540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            830952750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2677500795                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.501025                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1373462250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     122720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2179187750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  262261                       # Number of BP lookups
system.cpu.branchPred.condPredicted             46572                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2598                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               150178                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  143709                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.692445                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106442                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       472491                       # DTB read hits
system.cpu.dtb.read_misses                        169                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   472660                       # DTB read accesses
system.cpu.dtb.write_hits                       57353                       # DTB write hits
system.cpu.dtb.write_misses                       199                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   57552                       # DTB write accesses
system.cpu.dtb.data_hits                       529844                       # DTB hits
system.cpu.dtb.data_misses                        368                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   530212                       # DTB accesses
system.cpu.itb.fetch_hits                      616981                       # ITB hits
system.cpu.itb.fetch_misses                       125                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  617106                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7361557                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             739969                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5062066                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      262261                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             250151                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6460558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5650                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5002                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    616981                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2121                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7208472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.702238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.905231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6141231     85.19%     85.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4136      0.06%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   290720      4.03%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3122      0.04%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363083      5.04%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2757      0.04%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112036      1.55%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2305      0.03%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   289082      4.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7208472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.035626                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.687635                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   325467                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6238435                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35485                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607111                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1974                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               108003                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   864                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5048968                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3385                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1974                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   429226                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3096172                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          18639                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    417828                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3244633                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5045684                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   972                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067118                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    300                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  55401                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4816128                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7281106                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1043220                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237805                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794249                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    21778                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                496                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            390                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4149094                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               469148                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               58837                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2169                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              756                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5024982                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 699                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5024547                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               200                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           25585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        11020                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7208472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.697034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.804879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3374283     46.81%     46.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2928641     40.63%     87.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              676275      9.38%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202163      2.80%     99.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8706      0.12%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12101      0.17%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3507      0.05%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1872      0.03%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 924      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7208472                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     256      1.04%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19102     77.49%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3232     13.11%     91.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2060      8.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                522214     10.39%     10.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  143      0.00%     10.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647416     52.69%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.34%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               473411      9.42%     98.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57811      1.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5024547                       # Type of FU issued
system.cpu.iq.rate                           0.682539                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       24650                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004906                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8403945                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            619454                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       586683                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878470                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431919                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429625                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 600378                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448819                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1770                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4532                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3314                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5126                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1974                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  752160                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                233710                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5040740                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               726                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                469148                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                58837                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                378                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95468                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17274                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            119                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            481                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1565                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2046                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5022527                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                472661                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2019                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15059                       # number of nop insts executed
system.cpu.iew.exec_refs                       530214                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258059                       # Number of branches executed
system.cpu.iew.exec_stores                      57553                       # Number of stores executed
system.cpu.iew.exec_rate                     0.682264                       # Inst execution rate
system.cpu.iew.wb_sent                        5016978                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5016308                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4236898                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5233712                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.681419                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809540                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           26407                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1747                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7204054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.695928                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.315580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4406227     61.16%     61.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1719460     23.87%     85.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       722796     10.03%     95.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       158190      2.20%     97.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3725      0.05%     97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53274      0.74%     98.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1956      0.03%     98.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26535      0.37%     98.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       111891      1.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7204054                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013501                       # Number of instructions committed
system.cpu.commit.committedOps                5013501                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520131                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254984                       # Number of branches committed
system.cpu.commit.fp_insts                    4428921                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105675                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647019     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55523      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013501                       # Class of committed instruction
system.cpu.commit.bw_lim_events                111891                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12130342                       # The number of ROB reads
system.cpu.rob.rob_writes                    10084353                       # The number of ROB writes
system.cpu.timesIdled                            4484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          153085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000002                       # Number of Instructions Simulated
system.cpu.committedOps                       5000002                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.472311                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.472311                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.679204                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.679204                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1032181                       # number of integer regfile reads
system.cpu.int_regfile_writes                  403036                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236437                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403522                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     661                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    582                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3568                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.616506                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              512928                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4080                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.717647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         145035500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.616506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2090620                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2090620                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       464637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          464637                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47716                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          285                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          290                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          290                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        512353                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           512353                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       512353                       # number of overall hits
system.cpu.dcache.overall_hits::total          512353                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1178                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7517                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7517                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8695                       # number of overall misses
system.cpu.dcache.overall_misses::total          8695                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     76451749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     76451749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    529943560                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    529943560                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       394250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       394250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    606395309                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    606395309                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    606395309                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    606395309                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       465815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       465815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521048                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521048                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521048                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521048                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002529                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.136096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.136096                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.040404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016688                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64899.617148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64899.617148                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70499.342823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70499.342823                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 32854.166667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32854.166667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69740.691087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69740.691087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69740.691087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69740.691087                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34334                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               709                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.425952                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3253                       # number of writebacks
system.cpu.dcache.writebacks::total              3253                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          392                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4231                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4623                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          786                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          786                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3286                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4072                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     53795501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53795501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    244823658                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    244823658                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    298619159                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    298619159                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    298619159                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    298619159                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.026936                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026936                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007815                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007815                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68442.113232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68442.113232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74505.069385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74505.069385                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        28375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        28375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73334.763998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73334.763998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73334.763998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73334.763998                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              6227                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.745551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              609790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             95.954367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          23389750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.745551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1240317                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1240317                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       609790                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          609790                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        609790                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           609790                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       609790                       # number of overall hits
system.cpu.icache.overall_hits::total          609790                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7191                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7191                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7191                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7191                       # number of overall misses
system.cpu.icache.overall_misses::total          7191                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    218770998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    218770998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    218770998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    218770998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    218770998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    218770998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       616981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       616981                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       616981                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       616981                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       616981                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       616981                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011655                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011655                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011655                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011655                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011655                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011655                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 30422.889445                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30422.889445                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 30422.889445                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30422.889445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 30422.889445                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30422.889445                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          836                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          836                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          836                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          836                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          836                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          836                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    172937752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    172937752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    172937752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    172937752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    172937752                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    172937752                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010300                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010300                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010300                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010300                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27212.864201                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27212.864201                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27212.864201                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27212.864201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27212.864201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27212.864201                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2948                       # number of replacements
system.l2.tags.tagsinuse                  1842.276559                       # Cycle average of tags in use
system.l2.tags.total_refs                        5415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.086041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      960.225751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        694.728165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        187.322643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.468860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.339223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.091466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.899549                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1578                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     63025                       # Number of tag accesses
system.l2.tags.data_accesses                    63025                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                 4810                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  135                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4945                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3253                       # number of Writeback hits
system.l2.Writeback_hits::total                  3253                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    40                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  4810                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   175                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4985                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 4810                       # number of overall hits
system.l2.overall_hits::cpu.data                  175                       # number of overall hits
system.l2.overall_hits::total                    4985                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1545                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                658                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2203                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3247                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1545                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3905                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5450                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1545                       # number of overall misses
system.l2.overall_misses::cpu.data               3905                       # number of overall misses
system.l2.overall_misses::total                  5450                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    116019500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     51674000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       167693500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    241057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     241057500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     116019500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     292731500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        408751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    116019500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    292731500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       408751000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             6355                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              793                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7148                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3253                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3253                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3287                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4080                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10435                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4080                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10435                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.243116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.829760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.308198                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.987831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987831                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.243116                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.957108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.522281                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.243116                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.957108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.522281                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 75093.527508                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 78531.914894                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76120.517476                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74240.067755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74240.067755                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75093.527508                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74963.252241                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75000.183486                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75093.527508                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74963.252241                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75000.183486                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1514                       # number of writebacks
system.l2.writebacks::total                      1514                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1545                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2203                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3247                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3247                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5450                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     98336500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     44157000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    142493500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    204052500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    204052500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     98336500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    248209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    346546000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     98336500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    248209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    346546000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.243116                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.829760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.308198                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.987831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987831                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.243116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.957108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.522281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.243116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.957108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.522281                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 63648.220065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 67107.902736                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64681.570586                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62843.393902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62843.393902                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63648.220065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63561.971831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63586.422018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63648.220065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63561.971831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63586.422018                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2203                       # Transaction distribution
system.membus.trans_dist::ReadResp               2203                       # Transaction distribution
system.membus.trans_dist::Writeback              1514                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3247                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       445696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  445696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6964                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6510000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14752500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               7148                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              7148                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3287                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 24123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       406720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       469312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 876032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            13688                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13688    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13688                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10097000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9875248                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6903999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
