{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523591711609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523591711610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 23:55:11 2018 " "Processing started: Thu Apr 12 23:55:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523591711610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591711610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591711610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523591711753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523591711753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/pwm.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../led_controller/pwm.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719411 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "../led_controller/pwm.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/pwm.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led_array.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_array " "Found entity 1: led_array" {  } { { "../led_controller/led_array.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../led_controller/led.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/led_controller/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random32.v 1 1 " "Found 1 design units, including 1 entities, in source file random32.v" { { "Info" "ISGN_ENTITY_NAME" "1 random32 " "Found entity 1: random32" {  } { { "random32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/random32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719413 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" skeleton_ta.v(33) " "Verilog HDL syntax error at skeleton_ta.v(33) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "skeleton_ta.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1523591719413 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "skeleton_ta.v(68) " "Verilog HDL Module Instantiation warning at skeleton_ta.v(68): ignored dangling comma in List of Port Connections" {  } { { "skeleton_ta.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1523591719414 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "skeleton_ta.v(94) " "Verilog HDL Module Instantiation warning at skeleton_ta.v(94): ignored dangling comma in List of Port Connections" {  } { { "skeleton_ta.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1523591719414 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "skeleton_ta skeleton_ta.v(12) " "Ignored design unit \"skeleton_ta\" at skeleton_ta.v(12) due to previous errors" {  } { { "skeleton_ta.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v" 12 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1523591719414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_ta.v 0 0 " "Found 0 design units, including 0 entities, in source file skeleton_ta.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_complement32.v 1 1 " "Found 1 design units, including 1 entities, in source file twos_complement32.v" { { "Info" "ISGN_ENTITY_NAME" "1 twos_complement32 " "Found entity 1: twos_complement32" {  } { { "twos_complement32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/twos_complement32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_write.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_write " "Found entity 1: stage_write" {  } { { "stage_write.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719415 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_controls " "Found entity 2: write_controls" {  } { { "stage_write.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_write.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_memory " "Found entity 1: stage_memory" {  } { { "stage_memory.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_fetch " "Found entity 1: stage_fetch" {  } { { "stage_fetch.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_execute.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_execute " "Found entity 1: stage_execute" {  } { { "stage_execute.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_decode.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_decode " "Found entity 1: stage_decode" {  } { { "stage_decode.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719417 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_controls " "Found entity 2: decode_controls" {  } { { "stage_decode.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/stage_decode.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/sr_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender_16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextender_16to32 " "Found entity 1: signextender_16to32" {  } { { "signextender_16to32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/signextender_16to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectors.v 6 6 " "Found 6 design units, including 6 entities, in source file selectors.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719419 ""} { "Info" "ISGN_ENTITY_NAME" "2 tristate_buffer32 " "Found entity 2: tristate_buffer32" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719419 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux32_tristate " "Found entity 3: mux32_tristate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719419 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1_32 " "Found entity 4: mux2to1_32" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719419 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1_33 " "Found entity 5: mux2to1_33" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719419 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux8_tristate " "Found entity 6: mux8_tristate" {  } { { "selectors.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/selectors.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 6 6 " "Found 6 design units, including 6 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg64_sl1 " "Found entity 1: reg64_sl1" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719420 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg6 " "Found entity 2: reg6" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719420 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg65_sr2 " "Found entity 3: reg65_sr2" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719420 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg5 " "Found entity 4: reg5" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719420 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg32 " "Found entity 5: reg32" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719420 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg32_neg " "Found entity 6: reg32_neg" {  } { { "registers.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/registers.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb_auto.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb_auto.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb_auto " "Found entity 1: processor_tb_auto" {  } { { "processor_tb_auto.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor_tb_auto.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719422 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "processor processor.v(73) " "Verilog Module Declaration warning at processor.v(73): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"processor\"" {  } { { "processor.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 73 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523591719423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.v 2 2 " "Found 2 design units, including 2 entities, in source file pc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_module " "Found entity 1: pc_module" {  } { { "pc_module.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/pc_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719424 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "pc_module.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/pc_module.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32 " "Found entity 1: mult32" {  } { { "mult32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/mult32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches.v 5 5 " "Found 5 design units, including 5 entities, in source file latches.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_PC " "Found entity 1: latch_PC" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719427 ""} { "Info" "ISGN_ENTITY_NAME" "2 latch_FD " "Found entity 2: latch_FD" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719427 ""} { "Info" "ISGN_ENTITY_NAME" "3 latch_DX " "Found entity 3: latch_DX" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719427 ""} { "Info" "ISGN_ENTITY_NAME" "4 latch_XM " "Found entity 4: latch_XM" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719427 ""} { "Info" "ISGN_ENTITY_NAME" "5 latch_MW " "Found entity 5: latch_MW" {  } { { "latches.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/latches.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_ext_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_ext_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_ext_tb " "Found entity 1: immediate_ext_tb" {  } { { "immediate_ext_tb.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/immediate_ext_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazards.v 1 1 " "Found 1 design units, including 1 entities, in source file hazards.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_hazard_control " "Found entity 1: data_hazard_control" {  } { { "hazards.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/hazards.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.v 1 1 " "Found 1 design units, including 1 entities, in source file div32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/div32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop_neg " "Found entity 1: dflipflop_neg" {  } { { "dflipflop_neg.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/dflipflop_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoder5to32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/decoder5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.v 2 2 " "Found 2 design units, including 2 entities, in source file counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_counter16 " "Found entity 1: adder_counter16" {  } { { "counters.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/counters.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719433 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_counter32 " "Found entity 2: adder_counter32" {  } { { "counters.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/counters.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.v 1 1 " "Found 1 design units, including 1 entities, in source file controls.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/controls.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_operations.v 14 14 " "Found 14 design units, including 14 entities, in source file ALU_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "2 sll16 " "Found entity 2: sll16" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "3 sll8 " "Found entity 3: sll8" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "4 sll4 " "Found entity 4: sll4" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "5 sll2 " "Found entity 5: sll2" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "6 sll1 " "Found entity 6: sll1" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "7 sra " "Found entity 7: sra" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "8 sra16 " "Found entity 8: sra16" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "9 sra8 " "Found entity 9: sra8" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "10 sra4 " "Found entity 10: sra4" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "11 sra2 " "Found entity 11: sra2" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "12 sra1 " "Found entity 12: sra1" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "13 and32 " "Found entity 13: and32" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""} { "Info" "ISGN_ENTITY_NAME" "14 or32 " "Found entity 14: or32" {  } { { "ALU_operations.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.v 4 4 " "Found 4 design units, including 4 entities, in source file adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Found entity 1: adder1" {  } { { "adders.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adders.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719438 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder5 " "Found entity 2: adder5" {  } { { "adders.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adders.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719438 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder6 " "Found entity 3: adder6" {  } { { "adders.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adders.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719438 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder8 " "Found entity 4: adder8" {  } { { "adders.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adders.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass " "Found entity 1: bypass" {  } { { "bypass.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/bypass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_stall.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_stall.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_stall " "Found entity 1: bypass_stall" {  } { { "bypass_stall.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/bypass_stall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719440 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "OPTIMIZE GARO.v(3) " "Unrecognized synthesis attribute \"OPTIMIZE\" at GARO.v(3)" {  } { { "GARO.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/GARO.v" 3 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GARO.v 1 1 " "Found 1 design units, including 1 entities, in source file GARO.v" { { "Info" "ISGN_ENTITY_NAME" "1 GARO " "Found entity 1: GARO" {  } { { "GARO.v" "" { Text "/home/dhruv/ECE350/final-project-s18-trusttheprocessor-1/processor/GARO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523591719440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "881 " "Peak virtual memory: 881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523591719482 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 12 23:55:19 2018 " "Processing ended: Thu Apr 12 23:55:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523591719482 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523591719482 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523591719482 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719482 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523591719561 ""}
