# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do main_controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller {D:/Developer/Concepcao/mips/control_unit/main_controller/main_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:51 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller" D:/Developer/Concepcao/mips/control_unit/main_controller/main_controller.sv 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 01:52:52 on Feb 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:52:52 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 01:52:52 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" main_controller_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 01:52:52 on Feb 26,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# 0_1_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_1_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_1_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_1_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_100011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_100011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_100011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_100011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_100011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 1_0_100011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_100011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 0_0_100011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_100011_0011_0_0_1_00_00_0_0_0_0_0_0_0_00
# 1_0_100011_0011_0_0_1_00_00_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_100011_0011_0_0_1_00_00_0_0_0_0_0_0_0_00
# 0_0_100011_0011_0_0_1_00_00_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_100011_0100_1_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_100011_0100_1_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_100011_0100_1_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_100011_0100_1_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_101011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_101011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_101011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_101011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_101011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_101011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_101011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 1_0_101011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_101011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 0_0_101011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_101011_0101_0_0_1_00_00_0_0_1_0_0_0_0_00
# 1_0_101011_0101_0_0_1_00_00_0_0_1_0_0_0_0_00
# 
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_101011_0101_0_0_1_00_00_0_0_1_0_0_0_0_00
# 0_0_101011_0101_0_0_1_00_00_0_0_1_0_0_0_0_00
# 
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_101011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_101011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_000000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_000000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_000000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_000000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_000000_0110_0_0_0_00_00_1_0_0_0_0_0_0_10
# 1_0_000000_0110_0_0_0_00_00_1_0_0_0_0_0_0_10
# 
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# 0_0_000000_0110_0_0_0_00_00_1_0_0_0_0_0_0_10
# 0_0_000000_0110_0_0_0_00_00_1_0_0_0_0_0_0_10
# 
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# 1_0_000000_0111_0_1_0_00_00_0_0_0_0_0_0_1_00
# 1_0_000000_0111_0_1_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_000000_0111_0_1_0_00_00_0_0_0_0_0_0_1_00
# 0_0_000000_0111_0_1_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_000000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_000000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000100_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_000100_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000100_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_000100_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_000100_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_000100_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_000100_1000_0_0_0_01_00_1_0_0_0_1_0_0_01
# 1_0_000100_1000_0_0_0_01_00_1_0_0_0_1_0_0_01
# 
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# 0_0_000100_1000_0_0_0_01_00_1_0_0_0_1_0_0_01
# 0_0_000100_1000_0_0_0_01_00_1_0_0_0_1_0_0_01
# 
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# 1_0_000100_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_000100_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_000101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_000101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_000101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_000101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_000101_1100_0_0_0_01_00_1_0_0_0_0_1_0_01
# 1_0_000101_1100_0_0_0_01_00_1_0_0_0_0_1_0_01
# 
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# 0_0_000101_1100_0_0_0_01_00_1_0_0_0_0_1_0_01
# 0_0_000101_1100_0_0_0_01_00_1_0_0_0_0_1_0_01
# 
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# 1_0_000101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_000101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_000010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_000010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_000010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_000010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_000010_1011_0_0_0_10_00_0_0_0_1_0_0_0_00
# 1_0_000010_1011_0_0_0_10_00_0_0_0_1_0_0_0_00
# 
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000010_1011_0_0_0_10_00_0_0_0_1_0_0_0_00
# 0_0_000010_1011_0_0_0_10_00_0_0_0_1_0_0_0_00
# 
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_000010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_001000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_001000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_001000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_001000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_001000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_001000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_001000_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 1_0_001000_1001_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# ** Error: Erro ALUOp na linha          50 bit           0, saida = 0, (1 esperado)
#    Time: 709 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# ** Error: Erro ALUOp na linha          50 bit           1, saida = 0, (1 esperado)
#    Time: 709 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# 0_0_001000_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 0_0_001000_1001_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# ** Error: Erro ALUOp na linha          51 bit           0, saida = 0, (1 esperado)
#    Time: 723 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# ** Error: Erro ALUOp na linha          51 bit           1, saida = 0, (1 esperado)
#    Time: 723 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# 1_0_001000_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_001000_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_001000_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_001000_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_001000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_001000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_001101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_001101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_001101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_001101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_001101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_001101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_001101_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 1_0_001101_1001_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# ** Error: Erro ALUOp na linha          58 bit           0, saida = 0, (1 esperado)
#    Time: 821 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# ** Error: Erro ALUOp na linha          58 bit           1, saida = 0, (1 esperado)
#    Time: 821 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# 0_0_001101_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 0_0_001101_1001_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# ** Error: Erro ALUOp na linha          59 bit           0, saida = 0, (1 esperado)
#    Time: 835 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# ** Error: Erro ALUOp na linha          59 bit           1, saida = 0, (1 esperado)
#    Time: 835 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# 1_0_001101_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_001101_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_001101_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_001101_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_001101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_001101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_001110_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_001110_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_001110_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_001110_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_001110_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_001110_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_001110_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 1_0_001110_1001_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# ** Error: Erro ALUOp na linha          66 bit           0, saida = 0, (1 esperado)
#    Time: 933 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# ** Error: Erro ALUOp na linha          66 bit           1, saida = 0, (1 esperado)
#    Time: 933 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# 0_0_001110_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 0_0_001110_1001_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# ** Error: Erro ALUOp na linha          67 bit           0, saida = 0, (1 esperado)
#    Time: 947 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# ** Error: Erro ALUOp na linha          67 bit           1, saida = 0, (1 esperado)
#    Time: 947 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# 1_0_001110_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_001110_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_001110_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_001110_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_001110_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_001110_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_001010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_001010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_001010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_001010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_001010_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 1_0_001010_1001_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# ** Error: Erro ALUOp na linha          74 bit           0, saida = 0, (1 esperado)
#    Time: 1045 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# ** Error: Erro ALUOp na linha          74 bit           1, saida = 0, (1 esperado)
#    Time: 1045 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# 0_0_001010_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 0_0_001010_1001_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# ** Error: Erro ALUOp na linha          75 bit           0, saida = 0, (1 esperado)
#    Time: 1059 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# ** Error: Erro ALUOp na linha          75 bit           1, saida = 0, (1 esperado)
#    Time: 1059 ns  Scope: main_controller_tb File: D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv Line: 138
# 1_0_001010_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_001010_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_001010_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_001010_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 16
# 1_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(158)
#    Time: 1111 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 158
do main_controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Developer/Concepcao/mips/control_unit/main_controller/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller {D:/Developer/Concepcao/mips/control_unit/main_controller/main_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:14 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller" D:/Developer/Concepcao/mips/control_unit/main_controller/main_controller.sv 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 01:54:14 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:14 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 01:54:14 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" main_controller_tb
# End time: 01:54:17 on Feb 26,2020, Elapsed time: 0:01:25
# Errors: 16, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 01:54:17 on Feb 26,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# 0_1_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_1_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_1_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_1_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_100011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_100011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_100011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_100011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_100011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 1_0_100011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_100011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 0_0_100011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_100011_0011_0_0_1_00_00_0_0_0_0_0_0_0_00
# 1_0_100011_0011_0_0_1_00_00_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_100011_0011_0_0_1_00_00_0_0_0_0_0_0_0_00
# 0_0_100011_0011_0_0_1_00_00_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_100011_0100_1_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_100011_0100_1_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_100011_0100_1_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_100011_0100_1_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_100011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_101011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_101011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_101011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_101011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_101011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_101011_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_101011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 1_0_101011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_101011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 0_0_101011_0010_0_0_0_00_10_1_0_0_0_0_0_0_00
# 
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_101011_0101_0_0_1_00_00_0_0_1_0_0_0_0_00
# 1_0_101011_0101_0_0_1_00_00_0_0_1_0_0_0_0_00
# 
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_101011_0101_0_0_1_00_00_0_0_1_0_0_0_0_00
# 0_0_101011_0101_0_0_1_00_00_0_0_1_0_0_0_0_00
# 
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_101011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_101011_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_000000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_000000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_000000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_000000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_000000_0110_0_0_0_00_00_1_0_0_0_0_0_0_10
# 1_0_000000_0110_0_0_0_00_00_1_0_0_0_0_0_0_10
# 
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# 0_0_000000_0110_0_0_0_00_00_1_0_0_0_0_0_0_10
# 0_0_000000_0110_0_0_0_00_00_1_0_0_0_0_0_0_10
# 
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# 1_0_000000_0111_0_1_0_00_00_0_0_0_0_0_0_1_00
# 1_0_000000_0111_0_1_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_000000_0111_0_1_0_00_00_0_0_0_0_0_0_1_00
# 0_0_000000_0111_0_1_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_000000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_000000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000100_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_000100_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000100_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_000100_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_000100_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_000100_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_000100_1000_0_0_0_01_00_1_0_0_0_1_0_0_01
# 1_0_000100_1000_0_0_0_01_00_1_0_0_0_1_0_0_01
# 
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# 0_0_000100_1000_0_0_0_01_00_1_0_0_0_1_0_0_01
# 0_0_000100_1000_0_0_0_01_00_1_0_0_0_1_0_0_01
# 
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# 1_0_000100_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_000100_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_000101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_000101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_000101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_000101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_000101_1100_0_0_0_01_00_1_0_0_0_0_1_0_01
# 1_0_000101_1100_0_0_0_01_00_1_0_0_0_0_1_0_01
# 
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# 0_0_000101_1100_0_0_0_01_00_1_0_0_0_0_1_0_01
# 0_0_000101_1100_0_0_0_01_00_1_0_0_0_0_1_0_01
# 
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# 1_0_000101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_000101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_000010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_000010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_000010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_000010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_000010_1011_0_0_0_10_00_0_0_0_1_0_0_0_00
# 1_0_000010_1011_0_0_0_10_00_0_0_0_1_0_0_0_00
# 
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_000010_1011_0_0_0_10_00_0_0_0_1_0_0_0_00
# 0_0_000010_1011_0_0_0_10_00_0_0_0_1_0_0_0_00
# 
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_000010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_000010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_001000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_001000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_001000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_001000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_001000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_001000_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_001000_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 1_0_001000_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 
# |  1  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# 0_0_001000_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 0_0_001000_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 
# |  0  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# 1_0_001000_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_001000_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_001000_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_001000_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_001000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_001000_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_001101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_001101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_001101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_001101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_001101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_001101_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_001101_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 1_0_001101_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 
# |  1  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# 0_0_001101_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 0_0_001101_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 
# |  0  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# 1_0_001101_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_001101_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_001101_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_001101_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_001101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_001101_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_001110_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_001110_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_001110_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_001110_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_001110_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_001110_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_001110_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 1_0_001110_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 
# |  1  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# 0_0_001110_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 0_0_001110_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 
# |  0  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# 1_0_001110_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_001110_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_001110_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_001110_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_001110_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_001110_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 0_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 0_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# 1_0_001010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 1_0_001010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 0_0_001010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 0_0_001010_0001_0_0_0_00_11_0_0_0_0_0_0_0_00
# 
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# 1_0_001010_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 1_0_001010_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 
# |  1  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# 0_0_001010_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 0_0_001010_1001_0_0_0_00_10_1_0_0_0_0_0_0_11
# 
# |  0  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# 1_0_001010_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 1_0_001010_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 0_0_001010_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 0_0_001010_1010_0_0_0_00_00_0_0_0_0_0_0_1_00
# 
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# 1_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 1_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# 
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 0
# 1_0_001010_0000_0_0_0_00_01_0_1_0_1_0_0_0_00
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(158)
#    Time: 1111 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 158
do main_controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller {D:/Developer/Concepcao/mips/control_unit/main_controller/main_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:55:11 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller" D:/Developer/Concepcao/mips/control_unit/main_controller/main_controller.sv 
# -- Compiling module main_controller
# 
# Top level modules:
# 	main_controller
# End time: 01:55:11 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench {D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:55:12 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/mips/control_unit/main_controller/testbench" D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv 
# -- Compiling module main_controller_tb
# 
# Top level modules:
# 	main_controller_tb
# End time: 01:55:12 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" main_controller_tb
# End time: 01:55:18 on Feb 26,2020, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" main_controller_tb 
# Start time: 01:55:19 on Feb 26,2020
# Loading sv_std.std
# Loading work.main_controller_tb
# Loading work.main_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | clk | rst | opcode | state | MemtoReg | RegDst | IorD | PCSrc | ALUSrcB | ALUSrcA | IRWrite | MemWrite | PCWrite | BranchEQ | BranchNE | RegWrite | ALUOp |
# |  0  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  1  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 100011 | 0011  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 100011 | 0100  | 1 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 100011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0010  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 101011 | 0101  | 0 | 0 | 1 | 00 | 00 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 101011 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  0  |  0  | 000000 | 0110  | 0 | 0 | 0 | 00 | 00 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | OK
# |  1  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 000000 | 0111  | 0 | 1 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 000000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000100 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  0  |  0  | 000100 | 1000  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 01 | OK
# |  1  |  0  | 000100 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  0  |  0  | 000101 | 1100  | 0 | 0 | 0 | 01 | 00 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 01 | OK
# |  1  |  0  | 000101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 000010 | 1011  | 0 | 0 | 0 | 10 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 000010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001000 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001000 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001000 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001000 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001101 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001101 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001101 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001101 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001110 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001110 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001110 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001110 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  0  |  0  | 001010 | 0001  | 0 | 0 | 0 | 00 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | OK
# |  1  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  0  |  0  | 001010 | 1001  | 0 | 0 | 0 | 00 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | OK
# |  1  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  0  |  0  | 001010 | 1010  | 0 | 0 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00 | OK
# |  1  |  0  | 001010 | 0000  | 0 | 0 | 0 | 00 | 01 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 00 | OK
# Testes Efetuados  = 78
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv(151)
#    Time: 1111 ns  Iteration: 0  Instance: /main_controller_tb
# Break in Module main_controller_tb at D:/Developer/Concepcao/mips/control_unit/main_controller/testbench/main_controller_tb.sv line 151
