// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        A_8_address0,
        A_8_ce0,
        A_8_q0,
        A_9_address0,
        A_9_ce0,
        A_9_q0,
        A_10_address0,
        A_10_ce0,
        A_10_q0,
        A_11_address0,
        A_11_ce0,
        A_11_q0,
        A_12_address0,
        A_12_ce0,
        A_12_q0,
        A_13_address0,
        A_13_ce0,
        A_13_q0,
        A_14_address0,
        A_14_ce0,
        A_14_q0,
        A_15_address0,
        A_15_ce0,
        A_15_q0,
        A_16_address0,
        A_16_ce0,
        A_16_q0,
        A_17_address0,
        A_17_ce0,
        A_17_q0,
        A_18_address0,
        A_18_ce0,
        A_18_q0,
        A_19_address0,
        A_19_ce0,
        A_19_q0,
        A_20_address0,
        A_20_ce0,
        A_20_q0,
        A_21_address0,
        A_21_ce0,
        A_21_q0,
        A_22_address0,
        A_22_ce0,
        A_22_q0,
        A_23_address0,
        A_23_ce0,
        A_23_q0,
        A_24_address0,
        A_24_ce0,
        A_24_q0,
        A_25_address0,
        A_25_ce0,
        A_25_q0,
        A_26_address0,
        A_26_ce0,
        A_26_q0,
        A_27_address0,
        A_27_ce0,
        A_27_q0,
        A_28_address0,
        A_28_ce0,
        A_28_q0,
        A_29_address0,
        A_29_ce0,
        A_29_q0,
        A_30_address0,
        A_30_ce0,
        A_30_q0,
        A_31_address0,
        A_31_ce0,
        A_31_q0,
        A_32_address0,
        A_32_ce0,
        A_32_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [6:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [6:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [6:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [6:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [6:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [6:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [6:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [6:0] A_8_address0;
output   A_8_ce0;
input  [23:0] A_8_q0;
output  [6:0] A_9_address0;
output   A_9_ce0;
input  [23:0] A_9_q0;
output  [6:0] A_10_address0;
output   A_10_ce0;
input  [23:0] A_10_q0;
output  [6:0] A_11_address0;
output   A_11_ce0;
input  [23:0] A_11_q0;
output  [6:0] A_12_address0;
output   A_12_ce0;
input  [23:0] A_12_q0;
output  [6:0] A_13_address0;
output   A_13_ce0;
input  [23:0] A_13_q0;
output  [6:0] A_14_address0;
output   A_14_ce0;
input  [23:0] A_14_q0;
output  [6:0] A_15_address0;
output   A_15_ce0;
input  [23:0] A_15_q0;
output  [6:0] A_16_address0;
output   A_16_ce0;
input  [23:0] A_16_q0;
output  [6:0] A_17_address0;
output   A_17_ce0;
input  [23:0] A_17_q0;
output  [6:0] A_18_address0;
output   A_18_ce0;
input  [23:0] A_18_q0;
output  [6:0] A_19_address0;
output   A_19_ce0;
input  [23:0] A_19_q0;
output  [6:0] A_20_address0;
output   A_20_ce0;
input  [23:0] A_20_q0;
output  [6:0] A_21_address0;
output   A_21_ce0;
input  [23:0] A_21_q0;
output  [6:0] A_22_address0;
output   A_22_ce0;
input  [23:0] A_22_q0;
output  [6:0] A_23_address0;
output   A_23_ce0;
input  [23:0] A_23_q0;
output  [6:0] A_24_address0;
output   A_24_ce0;
input  [23:0] A_24_q0;
output  [6:0] A_25_address0;
output   A_25_ce0;
input  [23:0] A_25_q0;
output  [6:0] A_26_address0;
output   A_26_ce0;
input  [23:0] A_26_q0;
output  [6:0] A_27_address0;
output   A_27_ce0;
input  [23:0] A_27_q0;
output  [6:0] A_28_address0;
output   A_28_ce0;
input  [23:0] A_28_q0;
output  [6:0] A_29_address0;
output   A_29_ce0;
input  [23:0] A_29_q0;
output  [6:0] A_30_address0;
output   A_30_ce0;
input  [23:0] A_30_q0;
output  [6:0] A_31_address0;
output   A_31_ce0;
input  [23:0] A_31_q0;
output  [6:0] A_32_address0;
output   A_32_ce0;
input  [23:0] A_32_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_574_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_2889;
wire   [63:0] zext_ln124_fu_608_p1;
reg   [63:0] zext_ln124_reg_2893;
reg  signed [23:0] A_1_load_reg_3088;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_124;
wire   [23:0] select_ln124_127_fu_2857_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_2_fu_128;
wire   [6:0] add_ln121_fu_613_p2;
reg   [6:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage0_01001;
reg    A_1_ce0_local;
reg    A_2_ce0_local;
reg    A_3_ce0_local;
reg    A_4_ce0_local;
reg    A_5_ce0_local;
reg    A_6_ce0_local;
reg    A_7_ce0_local;
reg    A_8_ce0_local;
reg    A_9_ce0_local;
reg    A_10_ce0_local;
reg    A_11_ce0_local;
reg    A_12_ce0_local;
reg    A_13_ce0_local;
reg    A_14_ce0_local;
reg    A_15_ce0_local;
reg    A_16_ce0_local;
reg    A_17_ce0_local;
reg    A_18_ce0_local;
reg    A_19_ce0_local;
reg    A_20_ce0_local;
reg    A_21_ce0_local;
reg    A_22_ce0_local;
reg    A_23_ce0_local;
reg    A_24_ce0_local;
reg    A_25_ce0_local;
reg    A_26_ce0_local;
reg    A_27_ce0_local;
reg    A_28_ce0_local;
reg    A_29_ce0_local;
reg    A_30_ce0_local;
reg    A_31_ce0_local;
reg    A_32_ce0_local;
wire   [5:0] tmp_1600_fu_590_p4;
wire   [0:0] tmp_1599_fu_582_p3;
wire   [6:0] tmp_713_fu_600_p3;
wire  signed [23:0] sext_ln124_fu_627_p0;
wire  signed [23:0] add_ln124_fu_634_p1;
wire  signed [24:0] sext_ln124_1_fu_631_p1;
wire  signed [24:0] sext_ln124_fu_627_p1;
wire   [24:0] add_ln124_1_fu_639_p2;
wire   [23:0] add_ln124_fu_634_p2;
wire   [0:0] tmp_1601_fu_645_p3;
wire   [0:0] tmp_1602_fu_653_p3;
wire   [0:0] xor_ln124_fu_661_p2;
wire   [0:0] and_ln124_fu_667_p2;
wire   [0:0] xor_ln124_1_fu_673_p2;
wire   [23:0] select_ln124_fu_679_p3;
wire  signed [23:0] select_ln124_1_fu_687_p3;
wire  signed [23:0] sext_ln124_3_fu_699_p0;
wire  signed [23:0] add_ln124_2_fu_703_p0;
wire  signed [24:0] sext_ln124_2_fu_695_p1;
wire  signed [24:0] sext_ln124_3_fu_699_p1;
wire   [24:0] add_ln124_3_fu_709_p2;
wire   [23:0] add_ln124_2_fu_703_p2;
wire   [0:0] tmp_1603_fu_715_p3;
wire   [0:0] tmp_1604_fu_723_p3;
wire   [0:0] xor_ln124_2_fu_731_p2;
wire   [0:0] and_ln124_1_fu_737_p2;
wire   [0:0] xor_ln124_3_fu_743_p2;
wire   [23:0] select_ln124_2_fu_749_p3;
wire  signed [23:0] select_ln124_3_fu_757_p3;
wire  signed [23:0] sext_ln124_5_fu_769_p0;
wire  signed [23:0] add_ln124_4_fu_773_p0;
wire  signed [24:0] sext_ln124_4_fu_765_p1;
wire  signed [24:0] sext_ln124_5_fu_769_p1;
wire   [24:0] add_ln124_5_fu_779_p2;
wire   [23:0] add_ln124_4_fu_773_p2;
wire   [0:0] tmp_1605_fu_785_p3;
wire   [0:0] tmp_1606_fu_793_p3;
wire   [0:0] xor_ln124_4_fu_801_p2;
wire   [0:0] and_ln124_2_fu_807_p2;
wire   [0:0] xor_ln124_5_fu_813_p2;
wire   [23:0] select_ln124_4_fu_819_p3;
wire  signed [23:0] select_ln124_5_fu_827_p3;
wire  signed [23:0] sext_ln124_7_fu_839_p0;
wire  signed [23:0] add_ln124_6_fu_843_p0;
wire  signed [24:0] sext_ln124_6_fu_835_p1;
wire  signed [24:0] sext_ln124_7_fu_839_p1;
wire   [24:0] add_ln124_7_fu_849_p2;
wire   [23:0] add_ln124_6_fu_843_p2;
wire   [0:0] tmp_1607_fu_855_p3;
wire   [0:0] tmp_1608_fu_863_p3;
wire   [0:0] xor_ln124_6_fu_871_p2;
wire   [0:0] and_ln124_3_fu_877_p2;
wire   [0:0] xor_ln124_7_fu_883_p2;
wire   [23:0] select_ln124_6_fu_889_p3;
wire  signed [23:0] select_ln124_7_fu_897_p3;
wire  signed [23:0] sext_ln124_9_fu_909_p0;
wire  signed [23:0] add_ln124_8_fu_913_p0;
wire  signed [24:0] sext_ln124_8_fu_905_p1;
wire  signed [24:0] sext_ln124_9_fu_909_p1;
wire   [24:0] add_ln124_9_fu_919_p2;
wire   [23:0] add_ln124_8_fu_913_p2;
wire   [0:0] tmp_1609_fu_925_p3;
wire   [0:0] tmp_1610_fu_933_p3;
wire   [0:0] xor_ln124_8_fu_941_p2;
wire   [0:0] and_ln124_4_fu_947_p2;
wire   [0:0] xor_ln124_9_fu_953_p2;
wire   [23:0] select_ln124_8_fu_959_p3;
wire  signed [23:0] select_ln124_9_fu_967_p3;
wire  signed [23:0] sext_ln124_11_fu_979_p0;
wire  signed [23:0] add_ln124_10_fu_983_p0;
wire  signed [24:0] sext_ln124_10_fu_975_p1;
wire  signed [24:0] sext_ln124_11_fu_979_p1;
wire   [24:0] add_ln124_11_fu_989_p2;
wire   [23:0] add_ln124_10_fu_983_p2;
wire   [0:0] tmp_1611_fu_995_p3;
wire   [0:0] tmp_1612_fu_1003_p3;
wire   [0:0] xor_ln124_10_fu_1011_p2;
wire   [0:0] and_ln124_5_fu_1017_p2;
wire   [0:0] xor_ln124_11_fu_1023_p2;
wire   [23:0] select_ln124_10_fu_1029_p3;
wire  signed [23:0] select_ln124_11_fu_1037_p3;
wire  signed [23:0] sext_ln124_13_fu_1049_p0;
wire  signed [23:0] add_ln124_12_fu_1053_p0;
wire  signed [24:0] sext_ln124_12_fu_1045_p1;
wire  signed [24:0] sext_ln124_13_fu_1049_p1;
wire   [24:0] add_ln124_13_fu_1059_p2;
wire   [23:0] add_ln124_12_fu_1053_p2;
wire   [0:0] tmp_1613_fu_1065_p3;
wire   [0:0] tmp_1614_fu_1073_p3;
wire   [0:0] xor_ln124_12_fu_1081_p2;
wire   [0:0] and_ln124_6_fu_1087_p2;
wire   [0:0] xor_ln124_13_fu_1093_p2;
wire   [23:0] select_ln124_12_fu_1099_p3;
wire  signed [23:0] select_ln124_13_fu_1107_p3;
wire  signed [23:0] sext_ln124_15_fu_1119_p0;
wire  signed [23:0] add_ln124_14_fu_1123_p0;
wire  signed [24:0] sext_ln124_14_fu_1115_p1;
wire  signed [24:0] sext_ln124_15_fu_1119_p1;
wire   [24:0] add_ln124_15_fu_1129_p2;
wire   [23:0] add_ln124_14_fu_1123_p2;
wire   [0:0] tmp_1615_fu_1135_p3;
wire   [0:0] tmp_1616_fu_1143_p3;
wire   [0:0] xor_ln124_14_fu_1151_p2;
wire   [0:0] and_ln124_7_fu_1157_p2;
wire   [0:0] xor_ln124_15_fu_1163_p2;
wire   [23:0] select_ln124_14_fu_1169_p3;
wire  signed [23:0] select_ln124_15_fu_1177_p3;
wire  signed [23:0] sext_ln124_17_fu_1189_p0;
wire  signed [23:0] add_ln124_16_fu_1193_p0;
wire  signed [24:0] sext_ln124_16_fu_1185_p1;
wire  signed [24:0] sext_ln124_17_fu_1189_p1;
wire   [24:0] add_ln124_17_fu_1199_p2;
wire   [23:0] add_ln124_16_fu_1193_p2;
wire   [0:0] tmp_1617_fu_1205_p3;
wire   [0:0] tmp_1618_fu_1213_p3;
wire   [0:0] xor_ln124_16_fu_1221_p2;
wire   [0:0] and_ln124_8_fu_1227_p2;
wire   [0:0] xor_ln124_17_fu_1233_p2;
wire   [23:0] select_ln124_16_fu_1239_p3;
wire  signed [23:0] select_ln124_17_fu_1247_p3;
wire  signed [23:0] sext_ln124_19_fu_1259_p0;
wire  signed [23:0] add_ln124_18_fu_1263_p0;
wire  signed [24:0] sext_ln124_18_fu_1255_p1;
wire  signed [24:0] sext_ln124_19_fu_1259_p1;
wire   [24:0] add_ln124_19_fu_1269_p2;
wire   [23:0] add_ln124_18_fu_1263_p2;
wire   [0:0] tmp_1619_fu_1275_p3;
wire   [0:0] tmp_1620_fu_1283_p3;
wire   [0:0] xor_ln124_18_fu_1291_p2;
wire   [0:0] and_ln124_9_fu_1297_p2;
wire   [0:0] xor_ln124_19_fu_1303_p2;
wire   [23:0] select_ln124_18_fu_1309_p3;
wire  signed [23:0] select_ln124_19_fu_1317_p3;
wire  signed [23:0] sext_ln124_21_fu_1329_p0;
wire  signed [23:0] add_ln124_20_fu_1333_p0;
wire  signed [24:0] sext_ln124_20_fu_1325_p1;
wire  signed [24:0] sext_ln124_21_fu_1329_p1;
wire   [24:0] add_ln124_21_fu_1339_p2;
wire   [23:0] add_ln124_20_fu_1333_p2;
wire   [0:0] tmp_1621_fu_1345_p3;
wire   [0:0] tmp_1622_fu_1353_p3;
wire   [0:0] xor_ln124_20_fu_1361_p2;
wire   [0:0] and_ln124_10_fu_1367_p2;
wire   [0:0] xor_ln124_21_fu_1373_p2;
wire   [23:0] select_ln124_20_fu_1379_p3;
wire  signed [23:0] select_ln124_21_fu_1387_p3;
wire  signed [23:0] sext_ln124_23_fu_1399_p0;
wire  signed [23:0] add_ln124_22_fu_1403_p0;
wire  signed [24:0] sext_ln124_22_fu_1395_p1;
wire  signed [24:0] sext_ln124_23_fu_1399_p1;
wire   [24:0] add_ln124_23_fu_1409_p2;
wire   [23:0] add_ln124_22_fu_1403_p2;
wire   [0:0] tmp_1623_fu_1415_p3;
wire   [0:0] tmp_1624_fu_1423_p3;
wire   [0:0] xor_ln124_22_fu_1431_p2;
wire   [0:0] and_ln124_11_fu_1437_p2;
wire   [0:0] xor_ln124_23_fu_1443_p2;
wire   [23:0] select_ln124_22_fu_1449_p3;
wire  signed [23:0] select_ln124_23_fu_1457_p3;
wire  signed [23:0] sext_ln124_25_fu_1469_p0;
wire  signed [23:0] add_ln124_24_fu_1473_p0;
wire  signed [24:0] sext_ln124_24_fu_1465_p1;
wire  signed [24:0] sext_ln124_25_fu_1469_p1;
wire   [24:0] add_ln124_25_fu_1479_p2;
wire   [23:0] add_ln124_24_fu_1473_p2;
wire   [0:0] tmp_1625_fu_1485_p3;
wire   [0:0] tmp_1626_fu_1493_p3;
wire   [0:0] xor_ln124_24_fu_1501_p2;
wire   [0:0] and_ln124_12_fu_1507_p2;
wire   [0:0] xor_ln124_25_fu_1513_p2;
wire   [23:0] select_ln124_24_fu_1519_p3;
wire  signed [23:0] select_ln124_25_fu_1527_p3;
wire  signed [23:0] sext_ln124_27_fu_1539_p0;
wire  signed [23:0] add_ln124_26_fu_1543_p0;
wire  signed [24:0] sext_ln124_26_fu_1535_p1;
wire  signed [24:0] sext_ln124_27_fu_1539_p1;
wire   [24:0] add_ln124_27_fu_1549_p2;
wire   [23:0] add_ln124_26_fu_1543_p2;
wire   [0:0] tmp_1627_fu_1555_p3;
wire   [0:0] tmp_1628_fu_1563_p3;
wire   [0:0] xor_ln124_26_fu_1571_p2;
wire   [0:0] and_ln124_13_fu_1577_p2;
wire   [0:0] xor_ln124_27_fu_1583_p2;
wire   [23:0] select_ln124_26_fu_1589_p3;
wire  signed [23:0] select_ln124_27_fu_1597_p3;
wire  signed [23:0] sext_ln124_29_fu_1609_p0;
wire  signed [23:0] add_ln124_28_fu_1613_p0;
wire  signed [24:0] sext_ln124_28_fu_1605_p1;
wire  signed [24:0] sext_ln124_29_fu_1609_p1;
wire   [24:0] add_ln124_29_fu_1619_p2;
wire   [23:0] add_ln124_28_fu_1613_p2;
wire   [0:0] tmp_1629_fu_1625_p3;
wire   [0:0] tmp_1630_fu_1633_p3;
wire   [0:0] xor_ln124_28_fu_1641_p2;
wire   [0:0] and_ln124_14_fu_1647_p2;
wire   [0:0] xor_ln124_29_fu_1653_p2;
wire   [23:0] select_ln124_28_fu_1659_p3;
wire  signed [23:0] select_ln124_29_fu_1667_p3;
wire  signed [23:0] sext_ln124_31_fu_1679_p0;
wire  signed [23:0] add_ln124_30_fu_1683_p0;
wire  signed [24:0] sext_ln124_30_fu_1675_p1;
wire  signed [24:0] sext_ln124_31_fu_1679_p1;
wire   [24:0] add_ln124_31_fu_1689_p2;
wire   [23:0] add_ln124_30_fu_1683_p2;
wire   [0:0] tmp_1631_fu_1695_p3;
wire   [0:0] tmp_1632_fu_1703_p3;
wire   [0:0] xor_ln124_30_fu_1711_p2;
wire   [0:0] and_ln124_15_fu_1717_p2;
wire   [0:0] xor_ln124_31_fu_1723_p2;
wire   [23:0] select_ln124_30_fu_1729_p3;
wire  signed [23:0] select_ln124_31_fu_1737_p3;
wire  signed [23:0] sext_ln124_33_fu_1749_p0;
wire  signed [23:0] add_ln124_32_fu_1753_p0;
wire  signed [24:0] sext_ln124_32_fu_1745_p1;
wire  signed [24:0] sext_ln124_33_fu_1749_p1;
wire   [24:0] add_ln124_33_fu_1759_p2;
wire   [23:0] add_ln124_32_fu_1753_p2;
wire   [0:0] tmp_1633_fu_1765_p3;
wire   [0:0] tmp_1634_fu_1773_p3;
wire   [0:0] xor_ln124_32_fu_1781_p2;
wire   [0:0] and_ln124_16_fu_1787_p2;
wire   [0:0] xor_ln124_33_fu_1793_p2;
wire   [23:0] select_ln124_32_fu_1799_p3;
wire  signed [23:0] select_ln124_33_fu_1807_p3;
wire  signed [23:0] sext_ln124_35_fu_1819_p0;
wire  signed [23:0] add_ln124_34_fu_1823_p0;
wire  signed [24:0] sext_ln124_34_fu_1815_p1;
wire  signed [24:0] sext_ln124_35_fu_1819_p1;
wire   [24:0] add_ln124_35_fu_1829_p2;
wire   [23:0] add_ln124_34_fu_1823_p2;
wire   [0:0] tmp_1635_fu_1835_p3;
wire   [0:0] tmp_1636_fu_1843_p3;
wire   [0:0] xor_ln124_34_fu_1851_p2;
wire   [0:0] and_ln124_17_fu_1857_p2;
wire   [0:0] xor_ln124_35_fu_1863_p2;
wire   [23:0] select_ln124_34_fu_1869_p3;
wire  signed [23:0] select_ln124_35_fu_1877_p3;
wire  signed [23:0] sext_ln124_37_fu_1889_p0;
wire  signed [23:0] add_ln124_36_fu_1893_p0;
wire  signed [24:0] sext_ln124_36_fu_1885_p1;
wire  signed [24:0] sext_ln124_37_fu_1889_p1;
wire   [24:0] add_ln124_37_fu_1899_p2;
wire   [23:0] add_ln124_36_fu_1893_p2;
wire   [0:0] tmp_1637_fu_1905_p3;
wire   [0:0] tmp_1638_fu_1913_p3;
wire   [0:0] xor_ln124_36_fu_1921_p2;
wire   [0:0] and_ln124_18_fu_1927_p2;
wire   [0:0] xor_ln124_37_fu_1933_p2;
wire   [23:0] select_ln124_36_fu_1939_p3;
wire  signed [23:0] select_ln124_37_fu_1947_p3;
wire  signed [23:0] sext_ln124_39_fu_1959_p0;
wire  signed [23:0] add_ln124_38_fu_1963_p0;
wire  signed [24:0] sext_ln124_38_fu_1955_p1;
wire  signed [24:0] sext_ln124_39_fu_1959_p1;
wire   [24:0] add_ln124_39_fu_1969_p2;
wire   [23:0] add_ln124_38_fu_1963_p2;
wire   [0:0] tmp_1639_fu_1975_p3;
wire   [0:0] tmp_1640_fu_1983_p3;
wire   [0:0] xor_ln124_38_fu_1991_p2;
wire   [0:0] and_ln124_19_fu_1997_p2;
wire   [0:0] xor_ln124_39_fu_2003_p2;
wire   [23:0] select_ln124_38_fu_2009_p3;
wire  signed [23:0] select_ln124_39_fu_2017_p3;
wire  signed [23:0] sext_ln124_41_fu_2029_p0;
wire  signed [23:0] add_ln124_40_fu_2033_p0;
wire  signed [24:0] sext_ln124_40_fu_2025_p1;
wire  signed [24:0] sext_ln124_41_fu_2029_p1;
wire   [24:0] add_ln124_41_fu_2039_p2;
wire   [23:0] add_ln124_40_fu_2033_p2;
wire   [0:0] tmp_1641_fu_2045_p3;
wire   [0:0] tmp_1642_fu_2053_p3;
wire   [0:0] xor_ln124_40_fu_2061_p2;
wire   [0:0] and_ln124_20_fu_2067_p2;
wire   [0:0] xor_ln124_41_fu_2073_p2;
wire   [23:0] select_ln124_40_fu_2079_p3;
wire  signed [23:0] select_ln124_41_fu_2087_p3;
wire  signed [23:0] sext_ln124_43_fu_2099_p0;
wire  signed [23:0] add_ln124_42_fu_2103_p0;
wire  signed [24:0] sext_ln124_42_fu_2095_p1;
wire  signed [24:0] sext_ln124_43_fu_2099_p1;
wire   [24:0] add_ln124_43_fu_2109_p2;
wire   [23:0] add_ln124_42_fu_2103_p2;
wire   [0:0] tmp_1643_fu_2115_p3;
wire   [0:0] tmp_1644_fu_2123_p3;
wire   [0:0] xor_ln124_42_fu_2131_p2;
wire   [0:0] and_ln124_21_fu_2137_p2;
wire   [0:0] xor_ln124_43_fu_2143_p2;
wire   [23:0] select_ln124_42_fu_2149_p3;
wire  signed [23:0] select_ln124_43_fu_2157_p3;
wire  signed [23:0] sext_ln124_45_fu_2169_p0;
wire  signed [23:0] add_ln124_44_fu_2173_p0;
wire  signed [24:0] sext_ln124_44_fu_2165_p1;
wire  signed [24:0] sext_ln124_45_fu_2169_p1;
wire   [24:0] add_ln124_45_fu_2179_p2;
wire   [23:0] add_ln124_44_fu_2173_p2;
wire   [0:0] tmp_1645_fu_2185_p3;
wire   [0:0] tmp_1646_fu_2193_p3;
wire   [0:0] xor_ln124_44_fu_2201_p2;
wire   [0:0] and_ln124_22_fu_2207_p2;
wire   [0:0] xor_ln124_45_fu_2213_p2;
wire   [23:0] select_ln124_44_fu_2219_p3;
wire  signed [23:0] select_ln124_45_fu_2227_p3;
wire  signed [23:0] sext_ln124_47_fu_2239_p0;
wire  signed [23:0] add_ln124_46_fu_2243_p0;
wire  signed [24:0] sext_ln124_46_fu_2235_p1;
wire  signed [24:0] sext_ln124_47_fu_2239_p1;
wire   [24:0] add_ln124_47_fu_2249_p2;
wire   [23:0] add_ln124_46_fu_2243_p2;
wire   [0:0] tmp_1647_fu_2255_p3;
wire   [0:0] tmp_1648_fu_2263_p3;
wire   [0:0] xor_ln124_46_fu_2271_p2;
wire   [0:0] and_ln124_23_fu_2277_p2;
wire   [0:0] xor_ln124_47_fu_2283_p2;
wire   [23:0] select_ln124_46_fu_2289_p3;
wire  signed [23:0] select_ln124_47_fu_2297_p3;
wire  signed [23:0] sext_ln124_49_fu_2309_p0;
wire  signed [23:0] add_ln124_48_fu_2313_p0;
wire  signed [24:0] sext_ln124_48_fu_2305_p1;
wire  signed [24:0] sext_ln124_49_fu_2309_p1;
wire   [24:0] add_ln124_49_fu_2319_p2;
wire   [23:0] add_ln124_48_fu_2313_p2;
wire   [0:0] tmp_1649_fu_2325_p3;
wire   [0:0] tmp_1650_fu_2333_p3;
wire   [0:0] xor_ln124_48_fu_2341_p2;
wire   [0:0] and_ln124_24_fu_2347_p2;
wire   [0:0] xor_ln124_49_fu_2353_p2;
wire   [23:0] select_ln124_48_fu_2359_p3;
wire  signed [23:0] select_ln124_49_fu_2367_p3;
wire  signed [23:0] sext_ln124_51_fu_2379_p0;
wire  signed [23:0] add_ln124_50_fu_2383_p0;
wire  signed [24:0] sext_ln124_50_fu_2375_p1;
wire  signed [24:0] sext_ln124_51_fu_2379_p1;
wire   [24:0] add_ln124_51_fu_2389_p2;
wire   [23:0] add_ln124_50_fu_2383_p2;
wire   [0:0] tmp_1651_fu_2395_p3;
wire   [0:0] tmp_1652_fu_2403_p3;
wire   [0:0] xor_ln124_50_fu_2411_p2;
wire   [0:0] and_ln124_25_fu_2417_p2;
wire   [0:0] xor_ln124_51_fu_2423_p2;
wire   [23:0] select_ln124_50_fu_2429_p3;
wire  signed [23:0] select_ln124_51_fu_2437_p3;
wire  signed [23:0] sext_ln124_53_fu_2449_p0;
wire  signed [23:0] add_ln124_52_fu_2453_p0;
wire  signed [24:0] sext_ln124_52_fu_2445_p1;
wire  signed [24:0] sext_ln124_53_fu_2449_p1;
wire   [24:0] add_ln124_53_fu_2459_p2;
wire   [23:0] add_ln124_52_fu_2453_p2;
wire   [0:0] tmp_1653_fu_2465_p3;
wire   [0:0] tmp_1654_fu_2473_p3;
wire   [0:0] xor_ln124_52_fu_2481_p2;
wire   [0:0] and_ln124_26_fu_2487_p2;
wire   [0:0] xor_ln124_53_fu_2493_p2;
wire   [23:0] select_ln124_52_fu_2499_p3;
wire  signed [23:0] select_ln124_53_fu_2507_p3;
wire  signed [23:0] sext_ln124_55_fu_2519_p0;
wire  signed [23:0] add_ln124_54_fu_2523_p0;
wire  signed [24:0] sext_ln124_54_fu_2515_p1;
wire  signed [24:0] sext_ln124_55_fu_2519_p1;
wire   [24:0] add_ln124_55_fu_2529_p2;
wire   [23:0] add_ln124_54_fu_2523_p2;
wire   [0:0] tmp_1655_fu_2535_p3;
wire   [0:0] tmp_1656_fu_2543_p3;
wire   [0:0] xor_ln124_54_fu_2551_p2;
wire   [0:0] and_ln124_27_fu_2557_p2;
wire   [0:0] xor_ln124_55_fu_2563_p2;
wire   [23:0] select_ln124_54_fu_2569_p3;
wire  signed [23:0] select_ln124_55_fu_2577_p3;
wire  signed [23:0] sext_ln124_57_fu_2589_p0;
wire  signed [23:0] add_ln124_56_fu_2593_p0;
wire  signed [24:0] sext_ln124_56_fu_2585_p1;
wire  signed [24:0] sext_ln124_57_fu_2589_p1;
wire   [24:0] add_ln124_57_fu_2599_p2;
wire   [23:0] add_ln124_56_fu_2593_p2;
wire   [0:0] tmp_1657_fu_2605_p3;
wire   [0:0] tmp_1658_fu_2613_p3;
wire   [0:0] xor_ln124_56_fu_2621_p2;
wire   [0:0] and_ln124_28_fu_2627_p2;
wire   [0:0] xor_ln124_57_fu_2633_p2;
wire   [23:0] select_ln124_56_fu_2639_p3;
wire  signed [23:0] select_ln124_57_fu_2647_p3;
wire  signed [23:0] sext_ln124_59_fu_2659_p0;
wire  signed [23:0] add_ln124_58_fu_2663_p0;
wire  signed [24:0] sext_ln124_58_fu_2655_p1;
wire  signed [24:0] sext_ln124_59_fu_2659_p1;
wire   [24:0] add_ln124_59_fu_2669_p2;
wire   [23:0] add_ln124_58_fu_2663_p2;
wire   [0:0] tmp_1659_fu_2675_p3;
wire   [0:0] tmp_1660_fu_2683_p3;
wire   [0:0] xor_ln124_58_fu_2691_p2;
wire   [0:0] and_ln124_29_fu_2697_p2;
wire   [0:0] xor_ln124_59_fu_2703_p2;
wire   [23:0] select_ln124_58_fu_2709_p3;
wire  signed [23:0] select_ln124_59_fu_2717_p3;
wire  signed [23:0] sext_ln124_61_fu_2729_p0;
wire  signed [23:0] add_ln124_60_fu_2733_p0;
wire  signed [24:0] sext_ln124_60_fu_2725_p1;
wire  signed [24:0] sext_ln124_61_fu_2729_p1;
wire   [24:0] add_ln124_61_fu_2739_p2;
wire   [23:0] add_ln124_60_fu_2733_p2;
wire   [0:0] tmp_1661_fu_2745_p3;
wire   [0:0] tmp_1662_fu_2753_p3;
wire   [0:0] xor_ln124_60_fu_2761_p2;
wire   [0:0] and_ln124_30_fu_2767_p2;
wire   [0:0] xor_ln124_61_fu_2773_p2;
wire   [23:0] select_ln124_60_fu_2779_p3;
wire  signed [23:0] select_ln124_61_fu_2787_p3;
wire  signed [23:0] sext_ln124_63_fu_2799_p0;
wire  signed [23:0] add_ln124_62_fu_2803_p0;
wire  signed [24:0] sext_ln124_62_fu_2795_p1;
wire  signed [24:0] sext_ln124_63_fu_2799_p1;
wire   [24:0] add_ln124_63_fu_2809_p2;
wire   [23:0] add_ln124_62_fu_2803_p2;
wire   [0:0] tmp_1663_fu_2815_p3;
wire   [0:0] tmp_1664_fu_2823_p3;
wire   [0:0] xor_ln124_62_fu_2831_p2;
wire   [0:0] and_ln124_31_fu_2837_p2;
wire   [0:0] xor_ln124_63_fu_2843_p2;
wire   [23:0] select_ln124_62_fu_2849_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_fu_124 = 24'd0;
#0 j_2_fu_128 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_124 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_124 <= select_ln124_127_fu_2857_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_574_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_2_fu_128 <= add_ln121_fu_613_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_2_fu_128 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_load_reg_3088 <= A_1_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_reg_2889 <= ap_sig_allocacmp_j[32'd6];
        zext_ln124_reg_2893[6 : 0] <= zext_ln124_fu_608_p1[6 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_10_ce0_local = 1'b1;
    end else begin
        A_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_11_ce0_local = 1'b1;
    end else begin
        A_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_12_ce0_local = 1'b1;
    end else begin
        A_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_13_ce0_local = 1'b1;
    end else begin
        A_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_14_ce0_local = 1'b1;
    end else begin
        A_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_15_ce0_local = 1'b1;
    end else begin
        A_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_16_ce0_local = 1'b1;
    end else begin
        A_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_17_ce0_local = 1'b1;
    end else begin
        A_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_18_ce0_local = 1'b1;
    end else begin
        A_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_19_ce0_local = 1'b1;
    end else begin
        A_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_20_ce0_local = 1'b1;
    end else begin
        A_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_21_ce0_local = 1'b1;
    end else begin
        A_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_22_ce0_local = 1'b1;
    end else begin
        A_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_23_ce0_local = 1'b1;
    end else begin
        A_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_24_ce0_local = 1'b1;
    end else begin
        A_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_25_ce0_local = 1'b1;
    end else begin
        A_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_26_ce0_local = 1'b1;
    end else begin
        A_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_27_ce0_local = 1'b1;
    end else begin
        A_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_28_ce0_local = 1'b1;
    end else begin
        A_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_29_ce0_local = 1'b1;
    end else begin
        A_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_30_ce0_local = 1'b1;
    end else begin
        A_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_31_ce0_local = 1'b1;
    end else begin
        A_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_32_ce0_local = 1'b1;
    end else begin
        A_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_8_ce0_local = 1'b1;
    end else begin
        A_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_9_ce0_local = 1'b1;
    end else begin
        A_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_574_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 7'd0;
    end else begin
        ap_sig_allocacmp_j = j_2_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (tmp_reg_2889 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_10_address0 = zext_ln124_reg_2893;

assign A_10_ce0 = A_10_ce0_local;

assign A_11_address0 = zext_ln124_reg_2893;

assign A_11_ce0 = A_11_ce0_local;

assign A_12_address0 = zext_ln124_reg_2893;

assign A_12_ce0 = A_12_ce0_local;

assign A_13_address0 = zext_ln124_reg_2893;

assign A_13_ce0 = A_13_ce0_local;

assign A_14_address0 = zext_ln124_reg_2893;

assign A_14_ce0 = A_14_ce0_local;

assign A_15_address0 = zext_ln124_reg_2893;

assign A_15_ce0 = A_15_ce0_local;

assign A_16_address0 = zext_ln124_reg_2893;

assign A_16_ce0 = A_16_ce0_local;

assign A_17_address0 = zext_ln124_reg_2893;

assign A_17_ce0 = A_17_ce0_local;

assign A_18_address0 = zext_ln124_reg_2893;

assign A_18_ce0 = A_18_ce0_local;

assign A_19_address0 = zext_ln124_reg_2893;

assign A_19_ce0 = A_19_ce0_local;

assign A_1_address0 = zext_ln124_fu_608_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_20_address0 = zext_ln124_reg_2893;

assign A_20_ce0 = A_20_ce0_local;

assign A_21_address0 = zext_ln124_reg_2893;

assign A_21_ce0 = A_21_ce0_local;

assign A_22_address0 = zext_ln124_reg_2893;

assign A_22_ce0 = A_22_ce0_local;

assign A_23_address0 = zext_ln124_reg_2893;

assign A_23_ce0 = A_23_ce0_local;

assign A_24_address0 = zext_ln124_reg_2893;

assign A_24_ce0 = A_24_ce0_local;

assign A_25_address0 = zext_ln124_reg_2893;

assign A_25_ce0 = A_25_ce0_local;

assign A_26_address0 = zext_ln124_reg_2893;

assign A_26_ce0 = A_26_ce0_local;

assign A_27_address0 = zext_ln124_reg_2893;

assign A_27_ce0 = A_27_ce0_local;

assign A_28_address0 = zext_ln124_reg_2893;

assign A_28_ce0 = A_28_ce0_local;

assign A_29_address0 = zext_ln124_reg_2893;

assign A_29_ce0 = A_29_ce0_local;

assign A_2_address0 = zext_ln124_reg_2893;

assign A_2_ce0 = A_2_ce0_local;

assign A_30_address0 = zext_ln124_reg_2893;

assign A_30_ce0 = A_30_ce0_local;

assign A_31_address0 = zext_ln124_reg_2893;

assign A_31_ce0 = A_31_ce0_local;

assign A_32_address0 = zext_ln124_reg_2893;

assign A_32_ce0 = A_32_ce0_local;

assign A_3_address0 = zext_ln124_reg_2893;

assign A_3_ce0 = A_3_ce0_local;

assign A_4_address0 = zext_ln124_reg_2893;

assign A_4_ce0 = A_4_ce0_local;

assign A_5_address0 = zext_ln124_reg_2893;

assign A_5_ce0 = A_5_ce0_local;

assign A_6_address0 = zext_ln124_reg_2893;

assign A_6_ce0 = A_6_ce0_local;

assign A_7_address0 = zext_ln124_reg_2893;

assign A_7_ce0 = A_7_ce0_local;

assign A_8_address0 = zext_ln124_reg_2893;

assign A_8_ce0 = A_8_ce0_local;

assign A_9_address0 = zext_ln124_reg_2893;

assign A_9_ce0 = A_9_ce0_local;

assign add_ln121_fu_613_p2 = (ap_sig_allocacmp_j + 7'd32);

assign add_ln124_10_fu_983_p0 = A_6_q0;

assign add_ln124_10_fu_983_p2 = ($signed(add_ln124_10_fu_983_p0) + $signed(select_ln124_9_fu_967_p3));

assign add_ln124_11_fu_989_p2 = ($signed(sext_ln124_10_fu_975_p1) + $signed(sext_ln124_11_fu_979_p1));

assign add_ln124_12_fu_1053_p0 = A_7_q0;

assign add_ln124_12_fu_1053_p2 = ($signed(add_ln124_12_fu_1053_p0) + $signed(select_ln124_11_fu_1037_p3));

assign add_ln124_13_fu_1059_p2 = ($signed(sext_ln124_12_fu_1045_p1) + $signed(sext_ln124_13_fu_1049_p1));

assign add_ln124_14_fu_1123_p0 = A_8_q0;

assign add_ln124_14_fu_1123_p2 = ($signed(add_ln124_14_fu_1123_p0) + $signed(select_ln124_13_fu_1107_p3));

assign add_ln124_15_fu_1129_p2 = ($signed(sext_ln124_14_fu_1115_p1) + $signed(sext_ln124_15_fu_1119_p1));

assign add_ln124_16_fu_1193_p0 = A_9_q0;

assign add_ln124_16_fu_1193_p2 = ($signed(add_ln124_16_fu_1193_p0) + $signed(select_ln124_15_fu_1177_p3));

assign add_ln124_17_fu_1199_p2 = ($signed(sext_ln124_16_fu_1185_p1) + $signed(sext_ln124_17_fu_1189_p1));

assign add_ln124_18_fu_1263_p0 = A_10_q0;

assign add_ln124_18_fu_1263_p2 = ($signed(add_ln124_18_fu_1263_p0) + $signed(select_ln124_17_fu_1247_p3));

assign add_ln124_19_fu_1269_p2 = ($signed(sext_ln124_18_fu_1255_p1) + $signed(sext_ln124_19_fu_1259_p1));

assign add_ln124_1_fu_639_p2 = ($signed(sext_ln124_1_fu_631_p1) + $signed(sext_ln124_fu_627_p1));

assign add_ln124_20_fu_1333_p0 = A_11_q0;

assign add_ln124_20_fu_1333_p2 = ($signed(add_ln124_20_fu_1333_p0) + $signed(select_ln124_19_fu_1317_p3));

assign add_ln124_21_fu_1339_p2 = ($signed(sext_ln124_20_fu_1325_p1) + $signed(sext_ln124_21_fu_1329_p1));

assign add_ln124_22_fu_1403_p0 = A_12_q0;

assign add_ln124_22_fu_1403_p2 = ($signed(add_ln124_22_fu_1403_p0) + $signed(select_ln124_21_fu_1387_p3));

assign add_ln124_23_fu_1409_p2 = ($signed(sext_ln124_22_fu_1395_p1) + $signed(sext_ln124_23_fu_1399_p1));

assign add_ln124_24_fu_1473_p0 = A_13_q0;

assign add_ln124_24_fu_1473_p2 = ($signed(add_ln124_24_fu_1473_p0) + $signed(select_ln124_23_fu_1457_p3));

assign add_ln124_25_fu_1479_p2 = ($signed(sext_ln124_24_fu_1465_p1) + $signed(sext_ln124_25_fu_1469_p1));

assign add_ln124_26_fu_1543_p0 = A_14_q0;

assign add_ln124_26_fu_1543_p2 = ($signed(add_ln124_26_fu_1543_p0) + $signed(select_ln124_25_fu_1527_p3));

assign add_ln124_27_fu_1549_p2 = ($signed(sext_ln124_26_fu_1535_p1) + $signed(sext_ln124_27_fu_1539_p1));

assign add_ln124_28_fu_1613_p0 = A_15_q0;

assign add_ln124_28_fu_1613_p2 = ($signed(add_ln124_28_fu_1613_p0) + $signed(select_ln124_27_fu_1597_p3));

assign add_ln124_29_fu_1619_p2 = ($signed(sext_ln124_28_fu_1605_p1) + $signed(sext_ln124_29_fu_1609_p1));

assign add_ln124_2_fu_703_p0 = A_2_q0;

assign add_ln124_2_fu_703_p2 = ($signed(add_ln124_2_fu_703_p0) + $signed(select_ln124_1_fu_687_p3));

assign add_ln124_30_fu_1683_p0 = A_16_q0;

assign add_ln124_30_fu_1683_p2 = ($signed(add_ln124_30_fu_1683_p0) + $signed(select_ln124_29_fu_1667_p3));

assign add_ln124_31_fu_1689_p2 = ($signed(sext_ln124_30_fu_1675_p1) + $signed(sext_ln124_31_fu_1679_p1));

assign add_ln124_32_fu_1753_p0 = A_17_q0;

assign add_ln124_32_fu_1753_p2 = ($signed(add_ln124_32_fu_1753_p0) + $signed(select_ln124_31_fu_1737_p3));

assign add_ln124_33_fu_1759_p2 = ($signed(sext_ln124_32_fu_1745_p1) + $signed(sext_ln124_33_fu_1749_p1));

assign add_ln124_34_fu_1823_p0 = A_18_q0;

assign add_ln124_34_fu_1823_p2 = ($signed(add_ln124_34_fu_1823_p0) + $signed(select_ln124_33_fu_1807_p3));

assign add_ln124_35_fu_1829_p2 = ($signed(sext_ln124_34_fu_1815_p1) + $signed(sext_ln124_35_fu_1819_p1));

assign add_ln124_36_fu_1893_p0 = A_19_q0;

assign add_ln124_36_fu_1893_p2 = ($signed(add_ln124_36_fu_1893_p0) + $signed(select_ln124_35_fu_1877_p3));

assign add_ln124_37_fu_1899_p2 = ($signed(sext_ln124_36_fu_1885_p1) + $signed(sext_ln124_37_fu_1889_p1));

assign add_ln124_38_fu_1963_p0 = A_20_q0;

assign add_ln124_38_fu_1963_p2 = ($signed(add_ln124_38_fu_1963_p0) + $signed(select_ln124_37_fu_1947_p3));

assign add_ln124_39_fu_1969_p2 = ($signed(sext_ln124_38_fu_1955_p1) + $signed(sext_ln124_39_fu_1959_p1));

assign add_ln124_3_fu_709_p2 = ($signed(sext_ln124_2_fu_695_p1) + $signed(sext_ln124_3_fu_699_p1));

assign add_ln124_40_fu_2033_p0 = A_21_q0;

assign add_ln124_40_fu_2033_p2 = ($signed(add_ln124_40_fu_2033_p0) + $signed(select_ln124_39_fu_2017_p3));

assign add_ln124_41_fu_2039_p2 = ($signed(sext_ln124_40_fu_2025_p1) + $signed(sext_ln124_41_fu_2029_p1));

assign add_ln124_42_fu_2103_p0 = A_22_q0;

assign add_ln124_42_fu_2103_p2 = ($signed(add_ln124_42_fu_2103_p0) + $signed(select_ln124_41_fu_2087_p3));

assign add_ln124_43_fu_2109_p2 = ($signed(sext_ln124_42_fu_2095_p1) + $signed(sext_ln124_43_fu_2099_p1));

assign add_ln124_44_fu_2173_p0 = A_23_q0;

assign add_ln124_44_fu_2173_p2 = ($signed(add_ln124_44_fu_2173_p0) + $signed(select_ln124_43_fu_2157_p3));

assign add_ln124_45_fu_2179_p2 = ($signed(sext_ln124_44_fu_2165_p1) + $signed(sext_ln124_45_fu_2169_p1));

assign add_ln124_46_fu_2243_p0 = A_24_q0;

assign add_ln124_46_fu_2243_p2 = ($signed(add_ln124_46_fu_2243_p0) + $signed(select_ln124_45_fu_2227_p3));

assign add_ln124_47_fu_2249_p2 = ($signed(sext_ln124_46_fu_2235_p1) + $signed(sext_ln124_47_fu_2239_p1));

assign add_ln124_48_fu_2313_p0 = A_25_q0;

assign add_ln124_48_fu_2313_p2 = ($signed(add_ln124_48_fu_2313_p0) + $signed(select_ln124_47_fu_2297_p3));

assign add_ln124_49_fu_2319_p2 = ($signed(sext_ln124_48_fu_2305_p1) + $signed(sext_ln124_49_fu_2309_p1));

assign add_ln124_4_fu_773_p0 = A_3_q0;

assign add_ln124_4_fu_773_p2 = ($signed(add_ln124_4_fu_773_p0) + $signed(select_ln124_3_fu_757_p3));

assign add_ln124_50_fu_2383_p0 = A_26_q0;

assign add_ln124_50_fu_2383_p2 = ($signed(add_ln124_50_fu_2383_p0) + $signed(select_ln124_49_fu_2367_p3));

assign add_ln124_51_fu_2389_p2 = ($signed(sext_ln124_50_fu_2375_p1) + $signed(sext_ln124_51_fu_2379_p1));

assign add_ln124_52_fu_2453_p0 = A_27_q0;

assign add_ln124_52_fu_2453_p2 = ($signed(add_ln124_52_fu_2453_p0) + $signed(select_ln124_51_fu_2437_p3));

assign add_ln124_53_fu_2459_p2 = ($signed(sext_ln124_52_fu_2445_p1) + $signed(sext_ln124_53_fu_2449_p1));

assign add_ln124_54_fu_2523_p0 = A_28_q0;

assign add_ln124_54_fu_2523_p2 = ($signed(add_ln124_54_fu_2523_p0) + $signed(select_ln124_53_fu_2507_p3));

assign add_ln124_55_fu_2529_p2 = ($signed(sext_ln124_54_fu_2515_p1) + $signed(sext_ln124_55_fu_2519_p1));

assign add_ln124_56_fu_2593_p0 = A_29_q0;

assign add_ln124_56_fu_2593_p2 = ($signed(add_ln124_56_fu_2593_p0) + $signed(select_ln124_55_fu_2577_p3));

assign add_ln124_57_fu_2599_p2 = ($signed(sext_ln124_56_fu_2585_p1) + $signed(sext_ln124_57_fu_2589_p1));

assign add_ln124_58_fu_2663_p0 = A_30_q0;

assign add_ln124_58_fu_2663_p2 = ($signed(add_ln124_58_fu_2663_p0) + $signed(select_ln124_57_fu_2647_p3));

assign add_ln124_59_fu_2669_p2 = ($signed(sext_ln124_58_fu_2655_p1) + $signed(sext_ln124_59_fu_2659_p1));

assign add_ln124_5_fu_779_p2 = ($signed(sext_ln124_4_fu_765_p1) + $signed(sext_ln124_5_fu_769_p1));

assign add_ln124_60_fu_2733_p0 = A_31_q0;

assign add_ln124_60_fu_2733_p2 = ($signed(add_ln124_60_fu_2733_p0) + $signed(select_ln124_59_fu_2717_p3));

assign add_ln124_61_fu_2739_p2 = ($signed(sext_ln124_60_fu_2725_p1) + $signed(sext_ln124_61_fu_2729_p1));

assign add_ln124_62_fu_2803_p0 = A_32_q0;

assign add_ln124_62_fu_2803_p2 = ($signed(add_ln124_62_fu_2803_p0) + $signed(select_ln124_61_fu_2787_p3));

assign add_ln124_63_fu_2809_p2 = ($signed(sext_ln124_62_fu_2795_p1) + $signed(sext_ln124_63_fu_2799_p1));

assign add_ln124_6_fu_843_p0 = A_4_q0;

assign add_ln124_6_fu_843_p2 = ($signed(add_ln124_6_fu_843_p0) + $signed(select_ln124_5_fu_827_p3));

assign add_ln124_7_fu_849_p2 = ($signed(sext_ln124_6_fu_835_p1) + $signed(sext_ln124_7_fu_839_p1));

assign add_ln124_8_fu_913_p0 = A_5_q0;

assign add_ln124_8_fu_913_p2 = ($signed(add_ln124_8_fu_913_p0) + $signed(select_ln124_7_fu_897_p3));

assign add_ln124_9_fu_919_p2 = ($signed(sext_ln124_8_fu_905_p1) + $signed(sext_ln124_9_fu_909_p1));

assign add_ln124_fu_634_p1 = empty_fu_124;

assign add_ln124_fu_634_p2 = ($signed(A_1_load_reg_3088) + $signed(add_ln124_fu_634_p1));

assign and_ln124_10_fu_1367_p2 = (xor_ln124_20_fu_1361_p2 & tmp_1622_fu_1353_p3);

assign and_ln124_11_fu_1437_p2 = (xor_ln124_22_fu_1431_p2 & tmp_1624_fu_1423_p3);

assign and_ln124_12_fu_1507_p2 = (xor_ln124_24_fu_1501_p2 & tmp_1626_fu_1493_p3);

assign and_ln124_13_fu_1577_p2 = (xor_ln124_26_fu_1571_p2 & tmp_1628_fu_1563_p3);

assign and_ln124_14_fu_1647_p2 = (xor_ln124_28_fu_1641_p2 & tmp_1630_fu_1633_p3);

assign and_ln124_15_fu_1717_p2 = (xor_ln124_30_fu_1711_p2 & tmp_1632_fu_1703_p3);

assign and_ln124_16_fu_1787_p2 = (xor_ln124_32_fu_1781_p2 & tmp_1634_fu_1773_p3);

assign and_ln124_17_fu_1857_p2 = (xor_ln124_34_fu_1851_p2 & tmp_1636_fu_1843_p3);

assign and_ln124_18_fu_1927_p2 = (xor_ln124_36_fu_1921_p2 & tmp_1638_fu_1913_p3);

assign and_ln124_19_fu_1997_p2 = (xor_ln124_38_fu_1991_p2 & tmp_1640_fu_1983_p3);

assign and_ln124_1_fu_737_p2 = (xor_ln124_2_fu_731_p2 & tmp_1604_fu_723_p3);

assign and_ln124_20_fu_2067_p2 = (xor_ln124_40_fu_2061_p2 & tmp_1642_fu_2053_p3);

assign and_ln124_21_fu_2137_p2 = (xor_ln124_42_fu_2131_p2 & tmp_1644_fu_2123_p3);

assign and_ln124_22_fu_2207_p2 = (xor_ln124_44_fu_2201_p2 & tmp_1646_fu_2193_p3);

assign and_ln124_23_fu_2277_p2 = (xor_ln124_46_fu_2271_p2 & tmp_1648_fu_2263_p3);

assign and_ln124_24_fu_2347_p2 = (xor_ln124_48_fu_2341_p2 & tmp_1650_fu_2333_p3);

assign and_ln124_25_fu_2417_p2 = (xor_ln124_50_fu_2411_p2 & tmp_1652_fu_2403_p3);

assign and_ln124_26_fu_2487_p2 = (xor_ln124_52_fu_2481_p2 & tmp_1654_fu_2473_p3);

assign and_ln124_27_fu_2557_p2 = (xor_ln124_54_fu_2551_p2 & tmp_1656_fu_2543_p3);

assign and_ln124_28_fu_2627_p2 = (xor_ln124_56_fu_2621_p2 & tmp_1658_fu_2613_p3);

assign and_ln124_29_fu_2697_p2 = (xor_ln124_58_fu_2691_p2 & tmp_1660_fu_2683_p3);

assign and_ln124_2_fu_807_p2 = (xor_ln124_4_fu_801_p2 & tmp_1606_fu_793_p3);

assign and_ln124_30_fu_2767_p2 = (xor_ln124_60_fu_2761_p2 & tmp_1662_fu_2753_p3);

assign and_ln124_31_fu_2837_p2 = (xor_ln124_62_fu_2831_p2 & tmp_1664_fu_2823_p3);

assign and_ln124_3_fu_877_p2 = (xor_ln124_6_fu_871_p2 & tmp_1608_fu_863_p3);

assign and_ln124_4_fu_947_p2 = (xor_ln124_8_fu_941_p2 & tmp_1610_fu_933_p3);

assign and_ln124_5_fu_1017_p2 = (xor_ln124_10_fu_1011_p2 & tmp_1612_fu_1003_p3);

assign and_ln124_6_fu_1087_p2 = (xor_ln124_12_fu_1081_p2 & tmp_1614_fu_1073_p3);

assign and_ln124_7_fu_1157_p2 = (xor_ln124_14_fu_1151_p2 & tmp_1616_fu_1143_p3);

assign and_ln124_8_fu_1227_p2 = (xor_ln124_16_fu_1221_p2 & tmp_1618_fu_1213_p3);

assign and_ln124_9_fu_1297_p2 = (xor_ln124_18_fu_1291_p2 & tmp_1620_fu_1283_p3);

assign and_ln124_fu_667_p2 = (xor_ln124_fu_661_p2 & tmp_1602_fu_653_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign p_out = empty_fu_124;

assign select_ln124_10_fu_1029_p3 = ((and_ln124_5_fu_1017_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_11_fu_1037_p3 = ((xor_ln124_11_fu_1023_p2[0:0] == 1'b1) ? select_ln124_10_fu_1029_p3 : add_ln124_10_fu_983_p2);

assign select_ln124_127_fu_2857_p3 = ((xor_ln124_63_fu_2843_p2[0:0] == 1'b1) ? select_ln124_62_fu_2849_p3 : add_ln124_62_fu_2803_p2);

assign select_ln124_12_fu_1099_p3 = ((and_ln124_6_fu_1087_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_13_fu_1107_p3 = ((xor_ln124_13_fu_1093_p2[0:0] == 1'b1) ? select_ln124_12_fu_1099_p3 : add_ln124_12_fu_1053_p2);

assign select_ln124_14_fu_1169_p3 = ((and_ln124_7_fu_1157_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_15_fu_1177_p3 = ((xor_ln124_15_fu_1163_p2[0:0] == 1'b1) ? select_ln124_14_fu_1169_p3 : add_ln124_14_fu_1123_p2);

assign select_ln124_16_fu_1239_p3 = ((and_ln124_8_fu_1227_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_17_fu_1247_p3 = ((xor_ln124_17_fu_1233_p2[0:0] == 1'b1) ? select_ln124_16_fu_1239_p3 : add_ln124_16_fu_1193_p2);

assign select_ln124_18_fu_1309_p3 = ((and_ln124_9_fu_1297_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_19_fu_1317_p3 = ((xor_ln124_19_fu_1303_p2[0:0] == 1'b1) ? select_ln124_18_fu_1309_p3 : add_ln124_18_fu_1263_p2);

assign select_ln124_1_fu_687_p3 = ((xor_ln124_1_fu_673_p2[0:0] == 1'b1) ? select_ln124_fu_679_p3 : add_ln124_fu_634_p2);

assign select_ln124_20_fu_1379_p3 = ((and_ln124_10_fu_1367_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_21_fu_1387_p3 = ((xor_ln124_21_fu_1373_p2[0:0] == 1'b1) ? select_ln124_20_fu_1379_p3 : add_ln124_20_fu_1333_p2);

assign select_ln124_22_fu_1449_p3 = ((and_ln124_11_fu_1437_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_23_fu_1457_p3 = ((xor_ln124_23_fu_1443_p2[0:0] == 1'b1) ? select_ln124_22_fu_1449_p3 : add_ln124_22_fu_1403_p2);

assign select_ln124_24_fu_1519_p3 = ((and_ln124_12_fu_1507_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_25_fu_1527_p3 = ((xor_ln124_25_fu_1513_p2[0:0] == 1'b1) ? select_ln124_24_fu_1519_p3 : add_ln124_24_fu_1473_p2);

assign select_ln124_26_fu_1589_p3 = ((and_ln124_13_fu_1577_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_27_fu_1597_p3 = ((xor_ln124_27_fu_1583_p2[0:0] == 1'b1) ? select_ln124_26_fu_1589_p3 : add_ln124_26_fu_1543_p2);

assign select_ln124_28_fu_1659_p3 = ((and_ln124_14_fu_1647_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_29_fu_1667_p3 = ((xor_ln124_29_fu_1653_p2[0:0] == 1'b1) ? select_ln124_28_fu_1659_p3 : add_ln124_28_fu_1613_p2);

assign select_ln124_2_fu_749_p3 = ((and_ln124_1_fu_737_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_30_fu_1729_p3 = ((and_ln124_15_fu_1717_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_31_fu_1737_p3 = ((xor_ln124_31_fu_1723_p2[0:0] == 1'b1) ? select_ln124_30_fu_1729_p3 : add_ln124_30_fu_1683_p2);

assign select_ln124_32_fu_1799_p3 = ((and_ln124_16_fu_1787_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_33_fu_1807_p3 = ((xor_ln124_33_fu_1793_p2[0:0] == 1'b1) ? select_ln124_32_fu_1799_p3 : add_ln124_32_fu_1753_p2);

assign select_ln124_34_fu_1869_p3 = ((and_ln124_17_fu_1857_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_35_fu_1877_p3 = ((xor_ln124_35_fu_1863_p2[0:0] == 1'b1) ? select_ln124_34_fu_1869_p3 : add_ln124_34_fu_1823_p2);

assign select_ln124_36_fu_1939_p3 = ((and_ln124_18_fu_1927_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_37_fu_1947_p3 = ((xor_ln124_37_fu_1933_p2[0:0] == 1'b1) ? select_ln124_36_fu_1939_p3 : add_ln124_36_fu_1893_p2);

assign select_ln124_38_fu_2009_p3 = ((and_ln124_19_fu_1997_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_39_fu_2017_p3 = ((xor_ln124_39_fu_2003_p2[0:0] == 1'b1) ? select_ln124_38_fu_2009_p3 : add_ln124_38_fu_1963_p2);

assign select_ln124_3_fu_757_p3 = ((xor_ln124_3_fu_743_p2[0:0] == 1'b1) ? select_ln124_2_fu_749_p3 : add_ln124_2_fu_703_p2);

assign select_ln124_40_fu_2079_p3 = ((and_ln124_20_fu_2067_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_41_fu_2087_p3 = ((xor_ln124_41_fu_2073_p2[0:0] == 1'b1) ? select_ln124_40_fu_2079_p3 : add_ln124_40_fu_2033_p2);

assign select_ln124_42_fu_2149_p3 = ((and_ln124_21_fu_2137_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_43_fu_2157_p3 = ((xor_ln124_43_fu_2143_p2[0:0] == 1'b1) ? select_ln124_42_fu_2149_p3 : add_ln124_42_fu_2103_p2);

assign select_ln124_44_fu_2219_p3 = ((and_ln124_22_fu_2207_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_45_fu_2227_p3 = ((xor_ln124_45_fu_2213_p2[0:0] == 1'b1) ? select_ln124_44_fu_2219_p3 : add_ln124_44_fu_2173_p2);

assign select_ln124_46_fu_2289_p3 = ((and_ln124_23_fu_2277_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_47_fu_2297_p3 = ((xor_ln124_47_fu_2283_p2[0:0] == 1'b1) ? select_ln124_46_fu_2289_p3 : add_ln124_46_fu_2243_p2);

assign select_ln124_48_fu_2359_p3 = ((and_ln124_24_fu_2347_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_49_fu_2367_p3 = ((xor_ln124_49_fu_2353_p2[0:0] == 1'b1) ? select_ln124_48_fu_2359_p3 : add_ln124_48_fu_2313_p2);

assign select_ln124_4_fu_819_p3 = ((and_ln124_2_fu_807_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_50_fu_2429_p3 = ((and_ln124_25_fu_2417_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_51_fu_2437_p3 = ((xor_ln124_51_fu_2423_p2[0:0] == 1'b1) ? select_ln124_50_fu_2429_p3 : add_ln124_50_fu_2383_p2);

assign select_ln124_52_fu_2499_p3 = ((and_ln124_26_fu_2487_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_53_fu_2507_p3 = ((xor_ln124_53_fu_2493_p2[0:0] == 1'b1) ? select_ln124_52_fu_2499_p3 : add_ln124_52_fu_2453_p2);

assign select_ln124_54_fu_2569_p3 = ((and_ln124_27_fu_2557_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_55_fu_2577_p3 = ((xor_ln124_55_fu_2563_p2[0:0] == 1'b1) ? select_ln124_54_fu_2569_p3 : add_ln124_54_fu_2523_p2);

assign select_ln124_56_fu_2639_p3 = ((and_ln124_28_fu_2627_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_57_fu_2647_p3 = ((xor_ln124_57_fu_2633_p2[0:0] == 1'b1) ? select_ln124_56_fu_2639_p3 : add_ln124_56_fu_2593_p2);

assign select_ln124_58_fu_2709_p3 = ((and_ln124_29_fu_2697_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_59_fu_2717_p3 = ((xor_ln124_59_fu_2703_p2[0:0] == 1'b1) ? select_ln124_58_fu_2709_p3 : add_ln124_58_fu_2663_p2);

assign select_ln124_5_fu_827_p3 = ((xor_ln124_5_fu_813_p2[0:0] == 1'b1) ? select_ln124_4_fu_819_p3 : add_ln124_4_fu_773_p2);

assign select_ln124_60_fu_2779_p3 = ((and_ln124_30_fu_2767_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_61_fu_2787_p3 = ((xor_ln124_61_fu_2773_p2[0:0] == 1'b1) ? select_ln124_60_fu_2779_p3 : add_ln124_60_fu_2733_p2);

assign select_ln124_62_fu_2849_p3 = ((and_ln124_31_fu_2837_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_6_fu_889_p3 = ((and_ln124_3_fu_877_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_7_fu_897_p3 = ((xor_ln124_7_fu_883_p2[0:0] == 1'b1) ? select_ln124_6_fu_889_p3 : add_ln124_6_fu_843_p2);

assign select_ln124_8_fu_959_p3 = ((and_ln124_4_fu_947_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_9_fu_967_p3 = ((xor_ln124_9_fu_953_p2[0:0] == 1'b1) ? select_ln124_8_fu_959_p3 : add_ln124_8_fu_913_p2);

assign select_ln124_fu_679_p3 = ((and_ln124_fu_667_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln124_10_fu_975_p1 = select_ln124_9_fu_967_p3;

assign sext_ln124_11_fu_979_p0 = A_6_q0;

assign sext_ln124_11_fu_979_p1 = sext_ln124_11_fu_979_p0;

assign sext_ln124_12_fu_1045_p1 = select_ln124_11_fu_1037_p3;

assign sext_ln124_13_fu_1049_p0 = A_7_q0;

assign sext_ln124_13_fu_1049_p1 = sext_ln124_13_fu_1049_p0;

assign sext_ln124_14_fu_1115_p1 = select_ln124_13_fu_1107_p3;

assign sext_ln124_15_fu_1119_p0 = A_8_q0;

assign sext_ln124_15_fu_1119_p1 = sext_ln124_15_fu_1119_p0;

assign sext_ln124_16_fu_1185_p1 = select_ln124_15_fu_1177_p3;

assign sext_ln124_17_fu_1189_p0 = A_9_q0;

assign sext_ln124_17_fu_1189_p1 = sext_ln124_17_fu_1189_p0;

assign sext_ln124_18_fu_1255_p1 = select_ln124_17_fu_1247_p3;

assign sext_ln124_19_fu_1259_p0 = A_10_q0;

assign sext_ln124_19_fu_1259_p1 = sext_ln124_19_fu_1259_p0;

assign sext_ln124_1_fu_631_p1 = A_1_load_reg_3088;

assign sext_ln124_20_fu_1325_p1 = select_ln124_19_fu_1317_p3;

assign sext_ln124_21_fu_1329_p0 = A_11_q0;

assign sext_ln124_21_fu_1329_p1 = sext_ln124_21_fu_1329_p0;

assign sext_ln124_22_fu_1395_p1 = select_ln124_21_fu_1387_p3;

assign sext_ln124_23_fu_1399_p0 = A_12_q0;

assign sext_ln124_23_fu_1399_p1 = sext_ln124_23_fu_1399_p0;

assign sext_ln124_24_fu_1465_p1 = select_ln124_23_fu_1457_p3;

assign sext_ln124_25_fu_1469_p0 = A_13_q0;

assign sext_ln124_25_fu_1469_p1 = sext_ln124_25_fu_1469_p0;

assign sext_ln124_26_fu_1535_p1 = select_ln124_25_fu_1527_p3;

assign sext_ln124_27_fu_1539_p0 = A_14_q0;

assign sext_ln124_27_fu_1539_p1 = sext_ln124_27_fu_1539_p0;

assign sext_ln124_28_fu_1605_p1 = select_ln124_27_fu_1597_p3;

assign sext_ln124_29_fu_1609_p0 = A_15_q0;

assign sext_ln124_29_fu_1609_p1 = sext_ln124_29_fu_1609_p0;

assign sext_ln124_2_fu_695_p1 = select_ln124_1_fu_687_p3;

assign sext_ln124_30_fu_1675_p1 = select_ln124_29_fu_1667_p3;

assign sext_ln124_31_fu_1679_p0 = A_16_q0;

assign sext_ln124_31_fu_1679_p1 = sext_ln124_31_fu_1679_p0;

assign sext_ln124_32_fu_1745_p1 = select_ln124_31_fu_1737_p3;

assign sext_ln124_33_fu_1749_p0 = A_17_q0;

assign sext_ln124_33_fu_1749_p1 = sext_ln124_33_fu_1749_p0;

assign sext_ln124_34_fu_1815_p1 = select_ln124_33_fu_1807_p3;

assign sext_ln124_35_fu_1819_p0 = A_18_q0;

assign sext_ln124_35_fu_1819_p1 = sext_ln124_35_fu_1819_p0;

assign sext_ln124_36_fu_1885_p1 = select_ln124_35_fu_1877_p3;

assign sext_ln124_37_fu_1889_p0 = A_19_q0;

assign sext_ln124_37_fu_1889_p1 = sext_ln124_37_fu_1889_p0;

assign sext_ln124_38_fu_1955_p1 = select_ln124_37_fu_1947_p3;

assign sext_ln124_39_fu_1959_p0 = A_20_q0;

assign sext_ln124_39_fu_1959_p1 = sext_ln124_39_fu_1959_p0;

assign sext_ln124_3_fu_699_p0 = A_2_q0;

assign sext_ln124_3_fu_699_p1 = sext_ln124_3_fu_699_p0;

assign sext_ln124_40_fu_2025_p1 = select_ln124_39_fu_2017_p3;

assign sext_ln124_41_fu_2029_p0 = A_21_q0;

assign sext_ln124_41_fu_2029_p1 = sext_ln124_41_fu_2029_p0;

assign sext_ln124_42_fu_2095_p1 = select_ln124_41_fu_2087_p3;

assign sext_ln124_43_fu_2099_p0 = A_22_q0;

assign sext_ln124_43_fu_2099_p1 = sext_ln124_43_fu_2099_p0;

assign sext_ln124_44_fu_2165_p1 = select_ln124_43_fu_2157_p3;

assign sext_ln124_45_fu_2169_p0 = A_23_q0;

assign sext_ln124_45_fu_2169_p1 = sext_ln124_45_fu_2169_p0;

assign sext_ln124_46_fu_2235_p1 = select_ln124_45_fu_2227_p3;

assign sext_ln124_47_fu_2239_p0 = A_24_q0;

assign sext_ln124_47_fu_2239_p1 = sext_ln124_47_fu_2239_p0;

assign sext_ln124_48_fu_2305_p1 = select_ln124_47_fu_2297_p3;

assign sext_ln124_49_fu_2309_p0 = A_25_q0;

assign sext_ln124_49_fu_2309_p1 = sext_ln124_49_fu_2309_p0;

assign sext_ln124_4_fu_765_p1 = select_ln124_3_fu_757_p3;

assign sext_ln124_50_fu_2375_p1 = select_ln124_49_fu_2367_p3;

assign sext_ln124_51_fu_2379_p0 = A_26_q0;

assign sext_ln124_51_fu_2379_p1 = sext_ln124_51_fu_2379_p0;

assign sext_ln124_52_fu_2445_p1 = select_ln124_51_fu_2437_p3;

assign sext_ln124_53_fu_2449_p0 = A_27_q0;

assign sext_ln124_53_fu_2449_p1 = sext_ln124_53_fu_2449_p0;

assign sext_ln124_54_fu_2515_p1 = select_ln124_53_fu_2507_p3;

assign sext_ln124_55_fu_2519_p0 = A_28_q0;

assign sext_ln124_55_fu_2519_p1 = sext_ln124_55_fu_2519_p0;

assign sext_ln124_56_fu_2585_p1 = select_ln124_55_fu_2577_p3;

assign sext_ln124_57_fu_2589_p0 = A_29_q0;

assign sext_ln124_57_fu_2589_p1 = sext_ln124_57_fu_2589_p0;

assign sext_ln124_58_fu_2655_p1 = select_ln124_57_fu_2647_p3;

assign sext_ln124_59_fu_2659_p0 = A_30_q0;

assign sext_ln124_59_fu_2659_p1 = sext_ln124_59_fu_2659_p0;

assign sext_ln124_5_fu_769_p0 = A_3_q0;

assign sext_ln124_5_fu_769_p1 = sext_ln124_5_fu_769_p0;

assign sext_ln124_60_fu_2725_p1 = select_ln124_59_fu_2717_p3;

assign sext_ln124_61_fu_2729_p0 = A_31_q0;

assign sext_ln124_61_fu_2729_p1 = sext_ln124_61_fu_2729_p0;

assign sext_ln124_62_fu_2795_p1 = select_ln124_61_fu_2787_p3;

assign sext_ln124_63_fu_2799_p0 = A_32_q0;

assign sext_ln124_63_fu_2799_p1 = sext_ln124_63_fu_2799_p0;

assign sext_ln124_6_fu_835_p1 = select_ln124_5_fu_827_p3;

assign sext_ln124_7_fu_839_p0 = A_4_q0;

assign sext_ln124_7_fu_839_p1 = sext_ln124_7_fu_839_p0;

assign sext_ln124_8_fu_905_p1 = select_ln124_7_fu_897_p3;

assign sext_ln124_9_fu_909_p0 = A_5_q0;

assign sext_ln124_9_fu_909_p1 = sext_ln124_9_fu_909_p0;

assign sext_ln124_fu_627_p0 = empty_fu_124;

assign sext_ln124_fu_627_p1 = sext_ln124_fu_627_p0;

assign tmp_1599_fu_582_p3 = ap_sig_allocacmp_j[32'd5];

assign tmp_1600_fu_590_p4 = {{i_1[7:2]}};

assign tmp_1601_fu_645_p3 = add_ln124_1_fu_639_p2[32'd24];

assign tmp_1602_fu_653_p3 = add_ln124_fu_634_p2[32'd23];

assign tmp_1603_fu_715_p3 = add_ln124_3_fu_709_p2[32'd24];

assign tmp_1604_fu_723_p3 = add_ln124_2_fu_703_p2[32'd23];

assign tmp_1605_fu_785_p3 = add_ln124_5_fu_779_p2[32'd24];

assign tmp_1606_fu_793_p3 = add_ln124_4_fu_773_p2[32'd23];

assign tmp_1607_fu_855_p3 = add_ln124_7_fu_849_p2[32'd24];

assign tmp_1608_fu_863_p3 = add_ln124_6_fu_843_p2[32'd23];

assign tmp_1609_fu_925_p3 = add_ln124_9_fu_919_p2[32'd24];

assign tmp_1610_fu_933_p3 = add_ln124_8_fu_913_p2[32'd23];

assign tmp_1611_fu_995_p3 = add_ln124_11_fu_989_p2[32'd24];

assign tmp_1612_fu_1003_p3 = add_ln124_10_fu_983_p2[32'd23];

assign tmp_1613_fu_1065_p3 = add_ln124_13_fu_1059_p2[32'd24];

assign tmp_1614_fu_1073_p3 = add_ln124_12_fu_1053_p2[32'd23];

assign tmp_1615_fu_1135_p3 = add_ln124_15_fu_1129_p2[32'd24];

assign tmp_1616_fu_1143_p3 = add_ln124_14_fu_1123_p2[32'd23];

assign tmp_1617_fu_1205_p3 = add_ln124_17_fu_1199_p2[32'd24];

assign tmp_1618_fu_1213_p3 = add_ln124_16_fu_1193_p2[32'd23];

assign tmp_1619_fu_1275_p3 = add_ln124_19_fu_1269_p2[32'd24];

assign tmp_1620_fu_1283_p3 = add_ln124_18_fu_1263_p2[32'd23];

assign tmp_1621_fu_1345_p3 = add_ln124_21_fu_1339_p2[32'd24];

assign tmp_1622_fu_1353_p3 = add_ln124_20_fu_1333_p2[32'd23];

assign tmp_1623_fu_1415_p3 = add_ln124_23_fu_1409_p2[32'd24];

assign tmp_1624_fu_1423_p3 = add_ln124_22_fu_1403_p2[32'd23];

assign tmp_1625_fu_1485_p3 = add_ln124_25_fu_1479_p2[32'd24];

assign tmp_1626_fu_1493_p3 = add_ln124_24_fu_1473_p2[32'd23];

assign tmp_1627_fu_1555_p3 = add_ln124_27_fu_1549_p2[32'd24];

assign tmp_1628_fu_1563_p3 = add_ln124_26_fu_1543_p2[32'd23];

assign tmp_1629_fu_1625_p3 = add_ln124_29_fu_1619_p2[32'd24];

assign tmp_1630_fu_1633_p3 = add_ln124_28_fu_1613_p2[32'd23];

assign tmp_1631_fu_1695_p3 = add_ln124_31_fu_1689_p2[32'd24];

assign tmp_1632_fu_1703_p3 = add_ln124_30_fu_1683_p2[32'd23];

assign tmp_1633_fu_1765_p3 = add_ln124_33_fu_1759_p2[32'd24];

assign tmp_1634_fu_1773_p3 = add_ln124_32_fu_1753_p2[32'd23];

assign tmp_1635_fu_1835_p3 = add_ln124_35_fu_1829_p2[32'd24];

assign tmp_1636_fu_1843_p3 = add_ln124_34_fu_1823_p2[32'd23];

assign tmp_1637_fu_1905_p3 = add_ln124_37_fu_1899_p2[32'd24];

assign tmp_1638_fu_1913_p3 = add_ln124_36_fu_1893_p2[32'd23];

assign tmp_1639_fu_1975_p3 = add_ln124_39_fu_1969_p2[32'd24];

assign tmp_1640_fu_1983_p3 = add_ln124_38_fu_1963_p2[32'd23];

assign tmp_1641_fu_2045_p3 = add_ln124_41_fu_2039_p2[32'd24];

assign tmp_1642_fu_2053_p3 = add_ln124_40_fu_2033_p2[32'd23];

assign tmp_1643_fu_2115_p3 = add_ln124_43_fu_2109_p2[32'd24];

assign tmp_1644_fu_2123_p3 = add_ln124_42_fu_2103_p2[32'd23];

assign tmp_1645_fu_2185_p3 = add_ln124_45_fu_2179_p2[32'd24];

assign tmp_1646_fu_2193_p3 = add_ln124_44_fu_2173_p2[32'd23];

assign tmp_1647_fu_2255_p3 = add_ln124_47_fu_2249_p2[32'd24];

assign tmp_1648_fu_2263_p3 = add_ln124_46_fu_2243_p2[32'd23];

assign tmp_1649_fu_2325_p3 = add_ln124_49_fu_2319_p2[32'd24];

assign tmp_1650_fu_2333_p3 = add_ln124_48_fu_2313_p2[32'd23];

assign tmp_1651_fu_2395_p3 = add_ln124_51_fu_2389_p2[32'd24];

assign tmp_1652_fu_2403_p3 = add_ln124_50_fu_2383_p2[32'd23];

assign tmp_1653_fu_2465_p3 = add_ln124_53_fu_2459_p2[32'd24];

assign tmp_1654_fu_2473_p3 = add_ln124_52_fu_2453_p2[32'd23];

assign tmp_1655_fu_2535_p3 = add_ln124_55_fu_2529_p2[32'd24];

assign tmp_1656_fu_2543_p3 = add_ln124_54_fu_2523_p2[32'd23];

assign tmp_1657_fu_2605_p3 = add_ln124_57_fu_2599_p2[32'd24];

assign tmp_1658_fu_2613_p3 = add_ln124_56_fu_2593_p2[32'd23];

assign tmp_1659_fu_2675_p3 = add_ln124_59_fu_2669_p2[32'd24];

assign tmp_1660_fu_2683_p3 = add_ln124_58_fu_2663_p2[32'd23];

assign tmp_1661_fu_2745_p3 = add_ln124_61_fu_2739_p2[32'd24];

assign tmp_1662_fu_2753_p3 = add_ln124_60_fu_2733_p2[32'd23];

assign tmp_1663_fu_2815_p3 = add_ln124_63_fu_2809_p2[32'd24];

assign tmp_1664_fu_2823_p3 = add_ln124_62_fu_2803_p2[32'd23];

assign tmp_713_fu_600_p3 = {{tmp_1600_fu_590_p4}, {tmp_1599_fu_582_p3}};

assign tmp_fu_574_p3 = ap_sig_allocacmp_j[32'd6];

assign xor_ln124_10_fu_1011_p2 = (tmp_1611_fu_995_p3 ^ 1'd1);

assign xor_ln124_11_fu_1023_p2 = (tmp_1612_fu_1003_p3 ^ tmp_1611_fu_995_p3);

assign xor_ln124_12_fu_1081_p2 = (tmp_1613_fu_1065_p3 ^ 1'd1);

assign xor_ln124_13_fu_1093_p2 = (tmp_1614_fu_1073_p3 ^ tmp_1613_fu_1065_p3);

assign xor_ln124_14_fu_1151_p2 = (tmp_1615_fu_1135_p3 ^ 1'd1);

assign xor_ln124_15_fu_1163_p2 = (tmp_1616_fu_1143_p3 ^ tmp_1615_fu_1135_p3);

assign xor_ln124_16_fu_1221_p2 = (tmp_1617_fu_1205_p3 ^ 1'd1);

assign xor_ln124_17_fu_1233_p2 = (tmp_1618_fu_1213_p3 ^ tmp_1617_fu_1205_p3);

assign xor_ln124_18_fu_1291_p2 = (tmp_1619_fu_1275_p3 ^ 1'd1);

assign xor_ln124_19_fu_1303_p2 = (tmp_1620_fu_1283_p3 ^ tmp_1619_fu_1275_p3);

assign xor_ln124_1_fu_673_p2 = (tmp_1602_fu_653_p3 ^ tmp_1601_fu_645_p3);

assign xor_ln124_20_fu_1361_p2 = (tmp_1621_fu_1345_p3 ^ 1'd1);

assign xor_ln124_21_fu_1373_p2 = (tmp_1622_fu_1353_p3 ^ tmp_1621_fu_1345_p3);

assign xor_ln124_22_fu_1431_p2 = (tmp_1623_fu_1415_p3 ^ 1'd1);

assign xor_ln124_23_fu_1443_p2 = (tmp_1624_fu_1423_p3 ^ tmp_1623_fu_1415_p3);

assign xor_ln124_24_fu_1501_p2 = (tmp_1625_fu_1485_p3 ^ 1'd1);

assign xor_ln124_25_fu_1513_p2 = (tmp_1626_fu_1493_p3 ^ tmp_1625_fu_1485_p3);

assign xor_ln124_26_fu_1571_p2 = (tmp_1627_fu_1555_p3 ^ 1'd1);

assign xor_ln124_27_fu_1583_p2 = (tmp_1628_fu_1563_p3 ^ tmp_1627_fu_1555_p3);

assign xor_ln124_28_fu_1641_p2 = (tmp_1629_fu_1625_p3 ^ 1'd1);

assign xor_ln124_29_fu_1653_p2 = (tmp_1630_fu_1633_p3 ^ tmp_1629_fu_1625_p3);

assign xor_ln124_2_fu_731_p2 = (tmp_1603_fu_715_p3 ^ 1'd1);

assign xor_ln124_30_fu_1711_p2 = (tmp_1631_fu_1695_p3 ^ 1'd1);

assign xor_ln124_31_fu_1723_p2 = (tmp_1632_fu_1703_p3 ^ tmp_1631_fu_1695_p3);

assign xor_ln124_32_fu_1781_p2 = (tmp_1633_fu_1765_p3 ^ 1'd1);

assign xor_ln124_33_fu_1793_p2 = (tmp_1634_fu_1773_p3 ^ tmp_1633_fu_1765_p3);

assign xor_ln124_34_fu_1851_p2 = (tmp_1635_fu_1835_p3 ^ 1'd1);

assign xor_ln124_35_fu_1863_p2 = (tmp_1636_fu_1843_p3 ^ tmp_1635_fu_1835_p3);

assign xor_ln124_36_fu_1921_p2 = (tmp_1637_fu_1905_p3 ^ 1'd1);

assign xor_ln124_37_fu_1933_p2 = (tmp_1638_fu_1913_p3 ^ tmp_1637_fu_1905_p3);

assign xor_ln124_38_fu_1991_p2 = (tmp_1639_fu_1975_p3 ^ 1'd1);

assign xor_ln124_39_fu_2003_p2 = (tmp_1640_fu_1983_p3 ^ tmp_1639_fu_1975_p3);

assign xor_ln124_3_fu_743_p2 = (tmp_1604_fu_723_p3 ^ tmp_1603_fu_715_p3);

assign xor_ln124_40_fu_2061_p2 = (tmp_1641_fu_2045_p3 ^ 1'd1);

assign xor_ln124_41_fu_2073_p2 = (tmp_1642_fu_2053_p3 ^ tmp_1641_fu_2045_p3);

assign xor_ln124_42_fu_2131_p2 = (tmp_1643_fu_2115_p3 ^ 1'd1);

assign xor_ln124_43_fu_2143_p2 = (tmp_1644_fu_2123_p3 ^ tmp_1643_fu_2115_p3);

assign xor_ln124_44_fu_2201_p2 = (tmp_1645_fu_2185_p3 ^ 1'd1);

assign xor_ln124_45_fu_2213_p2 = (tmp_1646_fu_2193_p3 ^ tmp_1645_fu_2185_p3);

assign xor_ln124_46_fu_2271_p2 = (tmp_1647_fu_2255_p3 ^ 1'd1);

assign xor_ln124_47_fu_2283_p2 = (tmp_1648_fu_2263_p3 ^ tmp_1647_fu_2255_p3);

assign xor_ln124_48_fu_2341_p2 = (tmp_1649_fu_2325_p3 ^ 1'd1);

assign xor_ln124_49_fu_2353_p2 = (tmp_1650_fu_2333_p3 ^ tmp_1649_fu_2325_p3);

assign xor_ln124_4_fu_801_p2 = (tmp_1605_fu_785_p3 ^ 1'd1);

assign xor_ln124_50_fu_2411_p2 = (tmp_1651_fu_2395_p3 ^ 1'd1);

assign xor_ln124_51_fu_2423_p2 = (tmp_1652_fu_2403_p3 ^ tmp_1651_fu_2395_p3);

assign xor_ln124_52_fu_2481_p2 = (tmp_1653_fu_2465_p3 ^ 1'd1);

assign xor_ln124_53_fu_2493_p2 = (tmp_1654_fu_2473_p3 ^ tmp_1653_fu_2465_p3);

assign xor_ln124_54_fu_2551_p2 = (tmp_1655_fu_2535_p3 ^ 1'd1);

assign xor_ln124_55_fu_2563_p2 = (tmp_1656_fu_2543_p3 ^ tmp_1655_fu_2535_p3);

assign xor_ln124_56_fu_2621_p2 = (tmp_1657_fu_2605_p3 ^ 1'd1);

assign xor_ln124_57_fu_2633_p2 = (tmp_1658_fu_2613_p3 ^ tmp_1657_fu_2605_p3);

assign xor_ln124_58_fu_2691_p2 = (tmp_1659_fu_2675_p3 ^ 1'd1);

assign xor_ln124_59_fu_2703_p2 = (tmp_1660_fu_2683_p3 ^ tmp_1659_fu_2675_p3);

assign xor_ln124_5_fu_813_p2 = (tmp_1606_fu_793_p3 ^ tmp_1605_fu_785_p3);

assign xor_ln124_60_fu_2761_p2 = (tmp_1661_fu_2745_p3 ^ 1'd1);

assign xor_ln124_61_fu_2773_p2 = (tmp_1662_fu_2753_p3 ^ tmp_1661_fu_2745_p3);

assign xor_ln124_62_fu_2831_p2 = (tmp_1663_fu_2815_p3 ^ 1'd1);

assign xor_ln124_63_fu_2843_p2 = (tmp_1664_fu_2823_p3 ^ tmp_1663_fu_2815_p3);

assign xor_ln124_6_fu_871_p2 = (tmp_1607_fu_855_p3 ^ 1'd1);

assign xor_ln124_7_fu_883_p2 = (tmp_1608_fu_863_p3 ^ tmp_1607_fu_855_p3);

assign xor_ln124_8_fu_941_p2 = (tmp_1609_fu_925_p3 ^ 1'd1);

assign xor_ln124_9_fu_953_p2 = (tmp_1610_fu_933_p3 ^ tmp_1609_fu_925_p3);

assign xor_ln124_fu_661_p2 = (tmp_1601_fu_645_p3 ^ 1'd1);

assign zext_ln124_fu_608_p1 = tmp_713_fu_600_p3;

always @ (posedge ap_clk) begin
    zext_ln124_reg_2893[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5
