

================================================================
== Vitis HLS Report for 'gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3'
================================================================
* Date:           Thu Apr 27 10:30:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gaussian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|      655|  0.235 us|  3.275 us|   47|  655|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_10_2_VITIS_LOOP_14_3  |       45|      653|        10|          2|          1|  19 ~ 323|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_load"   --->   Operation 16 'read' 'c_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_ln18_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln18"   --->   Operation 17 'read' 'add_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln10_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln10_1"   --->   Operation 19 'read' 'zext_ln10_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln10_1_cast = zext i5 %zext_ln10_1_read"   --->   Operation 20 'zext' 'zext_ln10_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 %zext_ln10_1_cast, i64 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%store_ln0 = store i5 1, i5 %k"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.25ns)   --->   "%icmp_ln10 = icmp_eq  i9 %indvar_flatten_load, i9 %bound_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 28 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.40ns)   --->   "%add_ln10 = add i9 %indvar_flatten_load, i9 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 29 'add' 'add_ln10' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc21, void %for.inc24.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 30 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.98ns)   --->   "%add_ln10_1 = add i64 %i_load, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 33 'add' 'add_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 1.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.11ns)   --->   "%icmp_ln14 = icmp_eq  i5 %k_load, i5 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 34 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%select_ln10 = select i1 %icmp_ln14, i5 1, i5 %k_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 35 'select' 'select_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %select_ln10" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 36 'zext' 'zext_ln18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.40ns)   --->   "%add_ln18_3 = add i9 %add_ln18_read, i9 %zext_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 37 'add' 'add_ln18_3' <Predicate = (!icmp_ln10)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.02ns)   --->   "%store_ln14 = store i9 %add_ln10, i9 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 38 'store' 'store_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 39 [1/1] (0.77ns)   --->   "%select_ln10_1 = select i1 %icmp_ln14, i64 %add_ln10_1, i64 %i_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 39 'select' 'select_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %select_ln10_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 40 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln18, i4 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 41 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i64 %select_ln10_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 42 'trunc' 'trunc_ln18_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln18_1, i2 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 43 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_1 = add i9 %p_shl2, i9 %p_shl3" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 44 'add' 'add_ln18_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.22> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (2.44ns) (root node of TernaryAdder)   --->   "%add_ln18_2 = add i9 %add_ln18_1, i9 %zext_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 45 'add' 'add_ln18_2' <Predicate = (!icmp_ln10)> <Delay = 2.44> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.22> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i9 %add_ln18_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 46 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 47 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.66ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 48 'load' 'A_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 49 [1/1] (1.33ns)   --->   "%add_ln14 = add i5 %select_ln10, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 49 'add' 'add_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.02ns)   --->   "%store_ln14 = store i64 %select_ln10_1, i64 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 50 'store' 'store_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.02>
ST_3 : Operation 51 [1/1] (1.02ns)   --->   "%store_ln14 = store i5 %add_ln14, i5 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 51 'store' 'store_ln14' <Predicate = (!icmp_ln10)> <Delay = 1.02>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 52 [1/2] (2.66ns)   --->   "%A_load_1 = load i9 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 52 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 53 [5/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 53 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 54 [4/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 54 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 55 [3/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 55 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i9 %add_ln18_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 56 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln18_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 57 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [2/2] (2.66ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 58 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 59 [2/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 59 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 60 [1/2] (2.66ns)   --->   "%A_load = load i9 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 60 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 61 [1/5] (3.34ns)   --->   "%mul_ln18 = mul i32 %A_load_1, i32 %c_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 61 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.78>
ST_10 : Operation 62 [1/1] (1.78ns)   --->   "%sub_ln18 = sub i32 %A_load, i32 %mul_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 62 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_14_3_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 323, i64 0"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 66 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (2.66ns)   --->   "%store_ln18 = store i32 %sub_ln18, i9 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 67 'store' 'store_ln18' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:14]   --->   Operation 68 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln10_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ add_ln18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                   (alloca           ) [ 011100000000]
i                   (alloca           ) [ 011100000000]
indvar_flatten      (alloca           ) [ 011000000000]
c_load_read         (read             ) [ 011111111100]
add_ln18_read       (read             ) [ 001000000000]
bound_read          (read             ) [ 001000000000]
zext_ln10_1_read    (read             ) [ 000000000000]
zext_ln10_1_cast    (zext             ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
store_ln0           (store            ) [ 000000000000]
store_ln0           (store            ) [ 000000000000]
store_ln0           (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
indvar_flatten_load (load             ) [ 000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000]
icmp_ln10           (icmp             ) [ 011111111100]
add_ln10            (add              ) [ 000000000000]
br_ln10             (br               ) [ 000000000000]
k_load              (load             ) [ 000000000000]
i_load              (load             ) [ 010100000000]
add_ln10_1          (add              ) [ 010100000000]
icmp_ln14           (icmp             ) [ 010100000000]
select_ln10         (select           ) [ 010100000000]
zext_ln18           (zext             ) [ 010100000000]
add_ln18_3          (add              ) [ 010100000000]
store_ln14          (store            ) [ 000000000000]
select_ln10_1       (select           ) [ 000000000000]
trunc_ln18          (trunc            ) [ 000000000000]
p_shl2              (bitconcatenate   ) [ 000000000000]
trunc_ln18_1        (trunc            ) [ 000000000000]
p_shl3              (bitconcatenate   ) [ 000000000000]
add_ln18_1          (add              ) [ 000000000000]
add_ln18_2          (add              ) [ 011011111000]
zext_ln18_2         (zext             ) [ 000000000000]
A_addr_1            (getelementptr    ) [ 001010000000]
add_ln14            (add              ) [ 000000000000]
store_ln14          (store            ) [ 000000000000]
store_ln14          (store            ) [ 000000000000]
A_load_1            (load             ) [ 011001111100]
zext_ln18_1         (zext             ) [ 000000000000]
A_addr              (getelementptr    ) [ 011000000111]
A_load              (load             ) [ 001000000010]
mul_ln18            (mul              ) [ 001000000010]
sub_ln18            (sub              ) [ 010000000001]
specloopname_ln0    (specloopname     ) [ 000000000000]
empty               (speclooptripcount) [ 000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000]
specloopname_ln14   (specloopname     ) [ 000000000000]
store_ln18          (store            ) [ 000000000000]
br_ln14             (br               ) [ 000000000000]
ret_ln0             (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln10_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln18">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln18"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_10_2_VITIS_LOOP_14_3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="k_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_load_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_load_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln18_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="9" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln18_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="bound_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln10_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln10_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
<pin id="115" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load_1/3 A_load/8 store_ln18/11 "/>
</bind>
</comp>

<comp id="117" class="1004" name="A_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln10_1_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1_cast/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="9" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="1"/>
<pin id="146" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln10_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="9" slack="1"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln10_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln10_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln14_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln10_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln18_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln18_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="1"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln14_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="9" slack="1"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln10_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="64" slack="1"/>
<pin id="201" dir="0" index="2" bw="64" slack="1"/>
<pin id="202" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln18_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_shl2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln18_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_1/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_shl3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln18_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="0" index="1" bw="9" slack="0"/>
<pin id="230" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln18_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="5" slack="1"/>
<pin id="236" dir="1" index="2" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln18_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln14_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="1"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln14_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="2"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln14_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="5" slack="2"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="32" slack="4"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln18_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="5"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sub_ln18_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="32" slack="1"/>
<pin id="268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/10 "/>
</bind>
</comp>

<comp id="269" class="1005" name="k_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar_flatten_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="290" class="1005" name="c_load_read_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="4"/>
<pin id="292" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="c_load_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="add_ln18_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="1"/>
<pin id="297" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="bound_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="1"/>
<pin id="302" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln10_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_load_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="314" class="1005" name="add_ln10_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln14_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="324" class="1005" name="select_ln10_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="1"/>
<pin id="326" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="329" class="1005" name="zext_ln18_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="1"/>
<pin id="331" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="334" class="1005" name="add_ln18_3_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="1"/>
<pin id="336" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18_3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="add_ln18_2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="5"/>
<pin id="341" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="add_ln18_2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="A_addr_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="1"/>
<pin id="346" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="A_load_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="A_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="1"/>
<pin id="356" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="A_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="mul_ln18_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="369" class="1005" name="sub_ln18_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="100" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="128"><net_src comp="94" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="158" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="152" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="206"><net_src comp="198" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="198" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="207" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="219" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="198" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="242" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="272"><net_src comp="64" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="279"><net_src comp="68" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="286"><net_src comp="72" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="293"><net_src comp="76" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="298"><net_src comp="82" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="303"><net_src comp="88" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="308"><net_src comp="147" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="161" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="317"><net_src comp="164" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="322"><net_src comp="170" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="327"><net_src comp="176" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="332"><net_src comp="184" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="337"><net_src comp="188" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="342"><net_src comp="233" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="347"><net_src comp="100" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="352"><net_src comp="107" pin="7"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="357"><net_src comp="117" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="362"><net_src comp="107" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="367"><net_src comp="257" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="372"><net_src comp="265" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="107" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {11 }
 - Input state : 
	Port: gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3 : zext_ln10_1 | {1 }
	Port: gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3 : bound | {1 }
	Port: gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3 : A | {3 4 8 9 }
	Port: gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3 : add_ln18 | {1 }
	Port: gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3 : c_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		add_ln10_1 : 1
		icmp_ln14 : 1
		select_ln10 : 2
		zext_ln18 : 3
		add_ln18_3 : 4
		store_ln14 : 2
	State 3
		trunc_ln18 : 1
		p_shl2 : 2
		trunc_ln18_1 : 1
		p_shl3 : 2
		add_ln18_1 : 3
		add_ln18_2 : 4
		A_addr_1 : 1
		A_load_1 : 2
		store_ln14 : 1
		store_ln14 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		A_addr : 1
		A_load : 2
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_257         |    3    |   215   |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln10_fu_152       |    0    |    0    |    16   |
|          |      add_ln10_1_fu_164      |    0    |    0    |    71   |
|    add   |      add_ln18_3_fu_188      |    0    |    0    |    16   |
|          |      add_ln18_1_fu_227      |    0    |    0    |    9    |
|          |      add_ln18_2_fu_233      |    0    |    0    |    9    |
|          |       add_ln14_fu_242       |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln10_fu_176     |    0    |    0    |    5    |
|          |     select_ln10_1_fu_198    |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln18_fu_265       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln10_fu_147      |    0    |    0    |    11   |
|          |       icmp_ln14_fu_170      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |    c_load_read_read_fu_76   |    0    |    0    |    0    |
|   read   |   add_ln18_read_read_fu_82  |    0    |    0    |    0    |
|          |    bound_read_read_fu_88    |    0    |    0    |    0    |
|          | zext_ln10_1_read_read_fu_94 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln10_1_cast_fu_125   |    0    |    0    |    0    |
|   zext   |       zext_ln18_fu_184      |    0    |    0    |    0    |
|          |      zext_ln18_2_fu_238     |    0    |    0    |    0    |
|          |      zext_ln18_1_fu_261     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln18_fu_203      |    0    |    0    |    0    |
|          |     trunc_ln18_1_fu_215     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        p_shl2_fu_207        |    0    |    0    |    0    |
|          |        p_shl3_fu_219        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |   215   |   263   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_344   |    9   |
|    A_addr_reg_354    |    9   |
|   A_load_1_reg_349   |   32   |
|    A_load_reg_359    |   32   |
|  add_ln10_1_reg_314  |   64   |
|  add_ln18_2_reg_339  |    9   |
|  add_ln18_3_reg_334  |    9   |
| add_ln18_read_reg_295|    9   |
|  bound_read_reg_300  |    9   |
|  c_load_read_reg_290 |   32   |
|    i_load_reg_309    |   64   |
|       i_reg_276      |   64   |
|   icmp_ln10_reg_305  |    1   |
|   icmp_ln14_reg_319  |    1   |
|indvar_flatten_reg_283|    9   |
|       k_reg_269      |    5   |
|   mul_ln18_reg_364   |   32   |
|  select_ln10_reg_324 |    5   |
|   sub_ln18_reg_369   |   32   |
|   zext_ln18_reg_329  |    9   |
+----------------------+--------+
|         Total        |   436  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  2.058  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   215  |   263  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   436  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   651  |   281  |
+-----------+--------+--------+--------+--------+
