
robot_chat_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb40  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007cc  0800fc80  0800fc80  0001fc80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801044c  0801044c  0002044c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010454  08010454  00020454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08010458  08010458  00020458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000340  20000008  0801045c  00030008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005650  20000348  0801079c  00030348  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20005998  0801079c  00035998  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030348  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00030378  2**0
                  CONTENTS, READONLY
 11 .debug_info   00030b35  00000000  00000000  000303bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000654e  00000000  00000000  00060ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002b80  00000000  00000000  00067440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000216f  00000000  00000000  00069fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00029bed  00000000  00000000  0006c12f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002fea7  00000000  00000000  00095d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000f71a2  00000000  00000000  000c5bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000be84  00000000  00000000  001bcd68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000073  00000000  00000000  001c8bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000348 	.word	0x20000348
 800015c:	00000000 	.word	0x00000000
 8000160:	0800fc68 	.word	0x0800fc68

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000034c 	.word	0x2000034c
 800017c:	0800fc68 	.word	0x0800fc68

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b970 	b.w	8000518 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9e08      	ldr	r6, [sp, #32]
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	460f      	mov	r7, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4694      	mov	ip, r2
 8000264:	d965      	bls.n	8000332 <__udivmoddi4+0xe2>
 8000266:	fab2 f382 	clz	r3, r2
 800026a:	b143      	cbz	r3, 800027e <__udivmoddi4+0x2e>
 800026c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000270:	f1c3 0220 	rsb	r2, r3, #32
 8000274:	409f      	lsls	r7, r3
 8000276:	fa20 f202 	lsr.w	r2, r0, r2
 800027a:	4317      	orrs	r7, r2
 800027c:	409c      	lsls	r4, r3
 800027e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000282:	fa1f f58c 	uxth.w	r5, ip
 8000286:	fbb7 f1fe 	udiv	r1, r7, lr
 800028a:	0c22      	lsrs	r2, r4, #16
 800028c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000290:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000294:	fb01 f005 	mul.w	r0, r1, r5
 8000298:	4290      	cmp	r0, r2
 800029a:	d90a      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029c:	eb1c 0202 	adds.w	r2, ip, r2
 80002a0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002a4:	f080 811c 	bcs.w	80004e0 <__udivmoddi4+0x290>
 80002a8:	4290      	cmp	r0, r2
 80002aa:	f240 8119 	bls.w	80004e0 <__udivmoddi4+0x290>
 80002ae:	3902      	subs	r1, #2
 80002b0:	4462      	add	r2, ip
 80002b2:	1a12      	subs	r2, r2, r0
 80002b4:	b2a4      	uxth	r4, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002c2:	fb00 f505 	mul.w	r5, r0, r5
 80002c6:	42a5      	cmp	r5, r4
 80002c8:	d90a      	bls.n	80002e0 <__udivmoddi4+0x90>
 80002ca:	eb1c 0404 	adds.w	r4, ip, r4
 80002ce:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d2:	f080 8107 	bcs.w	80004e4 <__udivmoddi4+0x294>
 80002d6:	42a5      	cmp	r5, r4
 80002d8:	f240 8104 	bls.w	80004e4 <__udivmoddi4+0x294>
 80002dc:	4464      	add	r4, ip
 80002de:	3802      	subs	r0, #2
 80002e0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e4:	1b64      	subs	r4, r4, r5
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11e      	cbz	r6, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40dc      	lsrs	r4, r3
 80002ec:	2300      	movs	r3, #0
 80002ee:	e9c6 4300 	strd	r4, r3, [r6]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d908      	bls.n	800030c <__udivmoddi4+0xbc>
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	f000 80ed 	beq.w	80004da <__udivmoddi4+0x28a>
 8000300:	2100      	movs	r1, #0
 8000302:	e9c6 0500 	strd	r0, r5, [r6]
 8000306:	4608      	mov	r0, r1
 8000308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030c:	fab3 f183 	clz	r1, r3
 8000310:	2900      	cmp	r1, #0
 8000312:	d149      	bne.n	80003a8 <__udivmoddi4+0x158>
 8000314:	42ab      	cmp	r3, r5
 8000316:	d302      	bcc.n	800031e <__udivmoddi4+0xce>
 8000318:	4282      	cmp	r2, r0
 800031a:	f200 80f8 	bhi.w	800050e <__udivmoddi4+0x2be>
 800031e:	1a84      	subs	r4, r0, r2
 8000320:	eb65 0203 	sbc.w	r2, r5, r3
 8000324:	2001      	movs	r0, #1
 8000326:	4617      	mov	r7, r2
 8000328:	2e00      	cmp	r6, #0
 800032a:	d0e2      	beq.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	e9c6 4700 	strd	r4, r7, [r6]
 8000330:	e7df      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000332:	b902      	cbnz	r2, 8000336 <__udivmoddi4+0xe6>
 8000334:	deff      	udf	#255	; 0xff
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	2b00      	cmp	r3, #0
 800033c:	f040 8090 	bne.w	8000460 <__udivmoddi4+0x210>
 8000340:	1a8a      	subs	r2, r1, r2
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2101      	movs	r1, #1
 800034c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000350:	fb07 2015 	mls	r0, r7, r5, r2
 8000354:	0c22      	lsrs	r2, r4, #16
 8000356:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800035a:	fb0e f005 	mul.w	r0, lr, r5
 800035e:	4290      	cmp	r0, r2
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x124>
 8000362:	eb1c 0202 	adds.w	r2, ip, r2
 8000366:	f105 38ff 	add.w	r8, r5, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x122>
 800036c:	4290      	cmp	r0, r2
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2b8>
 8000372:	4645      	mov	r5, r8
 8000374:	1a12      	subs	r2, r2, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb2 f0f7 	udiv	r0, r2, r7
 800037c:	fb07 2210 	mls	r2, r7, r0, r2
 8000380:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x14e>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 32ff 	add.w	r2, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x14c>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2c2>
 800039c:	4610      	mov	r0, r2
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003a6:	e79f      	b.n	80002e8 <__udivmoddi4+0x98>
 80003a8:	f1c1 0720 	rsb	r7, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa05 f401 	lsl.w	r4, r5, r1
 80003ba:	fa20 f307 	lsr.w	r3, r0, r7
 80003be:	40fd      	lsrs	r5, r7
 80003c0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ca:	fa1f fe8c 	uxth.w	lr, ip
 80003ce:	fb09 5518 	mls	r5, r9, r8, r5
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d8:	fb08 f50e 	mul.w	r5, r8, lr
 80003dc:	42a5      	cmp	r5, r4
 80003de:	fa02 f201 	lsl.w	r2, r2, r1
 80003e2:	fa00 f001 	lsl.w	r0, r0, r1
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b0>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2b4>
 80003f4:	42a5      	cmp	r5, r4
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2b4>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4464      	add	r4, ip
 8000400:	1b64      	subs	r4, r4, r5
 8000402:	b29d      	uxth	r5, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000410:	fb03 fe0e 	mul.w	lr, r3, lr
 8000414:	45a6      	cmp	lr, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1da>
 8000418:	eb1c 0404 	adds.w	r4, ip, r4
 800041c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2ac>
 8000422:	45a6      	cmp	lr, r4
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2ac>
 8000426:	3b02      	subs	r3, #2
 8000428:	4464      	add	r4, ip
 800042a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800042e:	fba3 9502 	umull	r9, r5, r3, r2
 8000432:	eba4 040e 	sub.w	r4, r4, lr
 8000436:	42ac      	cmp	r4, r5
 8000438:	46c8      	mov	r8, r9
 800043a:	46ae      	mov	lr, r5
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x29c>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x298>
 8000440:	b156      	cbz	r6, 8000458 <__udivmoddi4+0x208>
 8000442:	ebb0 0208 	subs.w	r2, r0, r8
 8000446:	eb64 040e 	sbc.w	r4, r4, lr
 800044a:	fa04 f707 	lsl.w	r7, r4, r7
 800044e:	40ca      	lsrs	r2, r1
 8000450:	40cc      	lsrs	r4, r1
 8000452:	4317      	orrs	r7, r2
 8000454:	e9c6 7400 	strd	r7, r4, [r6]
 8000458:	4618      	mov	r0, r3
 800045a:	2100      	movs	r1, #0
 800045c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000460:	f1c3 0120 	rsb	r1, r3, #32
 8000464:	fa02 fc03 	lsl.w	ip, r2, r3
 8000468:	fa20 f201 	lsr.w	r2, r0, r1
 800046c:	fa25 f101 	lsr.w	r1, r5, r1
 8000470:	409d      	lsls	r5, r3
 8000472:	432a      	orrs	r2, r5
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000480:	fb07 1510 	mls	r5, r7, r0, r1
 8000484:	0c11      	lsrs	r1, r2, #16
 8000486:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800048a:	fb00 f50e 	mul.w	r5, r0, lr
 800048e:	428d      	cmp	r5, r1
 8000490:	fa04 f403 	lsl.w	r4, r4, r3
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x258>
 8000496:	eb1c 0101 	adds.w	r1, ip, r1
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004a0:	428d      	cmp	r5, r1
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1b49      	subs	r1, r1, r5
 80004aa:	b292      	uxth	r2, r2
 80004ac:	fbb1 f5f7 	udiv	r5, r1, r7
 80004b0:	fb07 1115 	mls	r1, r7, r5, r1
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	fb05 f10e 	mul.w	r1, r5, lr
 80004bc:	4291      	cmp	r1, r2
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x282>
 80004c0:	eb1c 0202 	adds.w	r2, ip, r2
 80004c4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2a8>
 80004ca:	4291      	cmp	r1, r2
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2a8>
 80004ce:	3d02      	subs	r5, #2
 80004d0:	4462      	add	r2, ip
 80004d2:	1a52      	subs	r2, r2, r1
 80004d4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0xfc>
 80004da:	4631      	mov	r1, r6
 80004dc:	4630      	mov	r0, r6
 80004de:	e708      	b.n	80002f2 <__udivmoddi4+0xa2>
 80004e0:	4639      	mov	r1, r7
 80004e2:	e6e6      	b.n	80002b2 <__udivmoddi4+0x62>
 80004e4:	4610      	mov	r0, r2
 80004e6:	e6fb      	b.n	80002e0 <__udivmoddi4+0x90>
 80004e8:	4548      	cmp	r0, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f0>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004f4:	3b01      	subs	r3, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f0>
 80004f8:	4645      	mov	r5, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x282>
 80004fc:	462b      	mov	r3, r5
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1da>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x258>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b0>
 8000508:	3d02      	subs	r5, #2
 800050a:	4462      	add	r2, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x124>
 800050e:	4608      	mov	r0, r1
 8000510:	e70a      	b.n	8000328 <__udivmoddi4+0xd8>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x14e>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <ADXL_getAccel>:
						and so on...
*/


void ADXL_getAccel(void *Data , uint8_t outputType)
	{
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	460b      	mov	r3, r1
 8000526:	70fb      	strb	r3, [r7, #3]
	uint8_t data[6]={0,0,0,0,0,0};
 8000528:	4a40      	ldr	r2, [pc, #256]	; (800062c <ADXL_getAccel+0x110>)
 800052a:	f107 0308 	add.w	r3, r7, #8
 800052e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000532:	6018      	str	r0, [r3, #0]
 8000534:	3304      	adds	r3, #4
 8000536:	8019      	strh	r1, [r3, #0]
	readRegister(DATA0,data,6);
 8000538:	f107 0308 	add.w	r3, r7, #8
 800053c:	2206      	movs	r2, #6
 800053e:	4619      	mov	r1, r3
 8000540:	2032      	movs	r0, #50	; 0x32
 8000542:	f000 f89d 	bl	8000680 <readRegister>


	if (outputType == OUTPUT_SIGNED)
 8000546:	78fb      	ldrb	r3, [r7, #3]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d125      	bne.n	8000598 <ADXL_getAccel+0x7c>
		{
		int16_t * acc = Data;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	613b      	str	r3, [r7, #16]
	  // Two's Complement
	  acc[0] = (int16_t) ((data[1]*256+data[0]));
 8000550:	7a7b      	ldrb	r3, [r7, #9]
 8000552:	b29b      	uxth	r3, r3
 8000554:	021b      	lsls	r3, r3, #8
 8000556:	b29a      	uxth	r2, r3
 8000558:	7a3b      	ldrb	r3, [r7, #8]
 800055a:	b29b      	uxth	r3, r3
 800055c:	4413      	add	r3, r2
 800055e:	b29b      	uxth	r3, r3
 8000560:	b21a      	sxth	r2, r3
 8000562:	693b      	ldr	r3, [r7, #16]
 8000564:	801a      	strh	r2, [r3, #0]
	  acc[1] = (int16_t) ((data[3]*256+data[2]));
 8000566:	7afb      	ldrb	r3, [r7, #11]
 8000568:	b29b      	uxth	r3, r3
 800056a:	021b      	lsls	r3, r3, #8
 800056c:	b29a      	uxth	r2, r3
 800056e:	7abb      	ldrb	r3, [r7, #10]
 8000570:	b29b      	uxth	r3, r3
 8000572:	4413      	add	r3, r2
 8000574:	b29a      	uxth	r2, r3
 8000576:	693b      	ldr	r3, [r7, #16]
 8000578:	3302      	adds	r3, #2
 800057a:	b212      	sxth	r2, r2
 800057c:	801a      	strh	r2, [r3, #0]
	  acc[2] = (int16_t) ((data[5]*256+data[4]));
 800057e:	7b7b      	ldrb	r3, [r7, #13]
 8000580:	b29b      	uxth	r3, r3
 8000582:	021b      	lsls	r3, r3, #8
 8000584:	b29a      	uxth	r2, r3
 8000586:	7b3b      	ldrb	r3, [r7, #12]
 8000588:	b29b      	uxth	r3, r3
 800058a:	4413      	add	r3, r2
 800058c:	b29a      	uxth	r2, r3
 800058e:	693b      	ldr	r3, [r7, #16]
 8000590:	3304      	adds	r3, #4
 8000592:	b212      	sxth	r2, r2
 8000594:	801a      	strh	r2, [r3, #0]
						fdata[0] = ( (int16_t) ((data[1]*256+data[0])))*GAINX;
						fdata[1] = ( (int16_t) ((data[3]*256+data[2])))*GAINY;
						fdata[2] = ( (int16_t) ((data[5]*256+data[4])))*GAINZ;

						}
	}
 8000596:	e045      	b.n	8000624 <ADXL_getAccel+0x108>
	else if (outputType == OUTPUT_FLOAT)
 8000598:	78fb      	ldrb	r3, [r7, #3]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d142      	bne.n	8000624 <ADXL_getAccel+0x108>
						float * fdata = Data;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	617b      	str	r3, [r7, #20]
						fdata[0] = ( (int16_t) ((data[1]*256+data[0])))*GAINX;
 80005a2:	7a7b      	ldrb	r3, [r7, #9]
 80005a4:	b29b      	uxth	r3, r3
 80005a6:	021b      	lsls	r3, r3, #8
 80005a8:	b29a      	uxth	r2, r3
 80005aa:	7a3b      	ldrb	r3, [r7, #8]
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	4413      	add	r3, r2
 80005b0:	b29b      	uxth	r3, r3
 80005b2:	b21b      	sxth	r3, r3
 80005b4:	ee07 3a90 	vmov	s15, r3
 80005b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80005bc:	4b1c      	ldr	r3, [pc, #112]	; (8000630 <ADXL_getAccel+0x114>)
 80005be:	edd3 7a00 	vldr	s15, [r3]
 80005c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	edc3 7a00 	vstr	s15, [r3]
						fdata[1] = ( (int16_t) ((data[3]*256+data[2])))*GAINY;
 80005cc:	7afb      	ldrb	r3, [r7, #11]
 80005ce:	b29b      	uxth	r3, r3
 80005d0:	021b      	lsls	r3, r3, #8
 80005d2:	b29a      	uxth	r2, r3
 80005d4:	7abb      	ldrb	r3, [r7, #10]
 80005d6:	b29b      	uxth	r3, r3
 80005d8:	4413      	add	r3, r2
 80005da:	b29b      	uxth	r3, r3
 80005dc:	b21b      	sxth	r3, r3
 80005de:	ee07 3a90 	vmov	s15, r3
 80005e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80005e6:	4b13      	ldr	r3, [pc, #76]	; (8000634 <ADXL_getAccel+0x118>)
 80005e8:	edd3 7a00 	vldr	s15, [r3]
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	3304      	adds	r3, #4
 80005f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005f4:	edc3 7a00 	vstr	s15, [r3]
						fdata[2] = ( (int16_t) ((data[5]*256+data[4])))*GAINZ;
 80005f8:	7b7b      	ldrb	r3, [r7, #13]
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	021b      	lsls	r3, r3, #8
 80005fe:	b29a      	uxth	r2, r3
 8000600:	7b3b      	ldrb	r3, [r7, #12]
 8000602:	b29b      	uxth	r3, r3
 8000604:	4413      	add	r3, r2
 8000606:	b29b      	uxth	r3, r3
 8000608:	b21b      	sxth	r3, r3
 800060a:	ee07 3a90 	vmov	s15, r3
 800060e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000612:	4b09      	ldr	r3, [pc, #36]	; (8000638 <ADXL_getAccel+0x11c>)
 8000614:	edd3 7a00 	vldr	s15, [r3]
 8000618:	697b      	ldr	r3, [r7, #20]
 800061a:	3308      	adds	r3, #8
 800061c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000620:	edc3 7a00 	vstr	s15, [r3]
	}
 8000624:	bf00      	nop
 8000626:	3718      	adds	r7, #24
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	0800fc80 	.word	0x0800fc80
 8000630:	20000364 	.word	0x20000364
 8000634:	20000368 	.word	0x20000368
 8000638:	2000036c 	.word	0x2000036c

0800063c <writeRegister>:



static void writeRegister(uint8_t address,uint8_t value){
 800063c:	b580      	push	{r7, lr}
 800063e:	b086      	sub	sp, #24
 8000640:	af04      	add	r7, sp, #16
 8000642:	4603      	mov	r3, r0
 8000644:	460a      	mov	r2, r1
 8000646:	71fb      	strb	r3, [r7, #7]
 8000648:	4613      	mov	r3, r2
 800064a:	71bb      	strb	r3, [r7, #6]
		if (address > 63)
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	2b3f      	cmp	r3, #63	; 0x3f
 8000650:	d901      	bls.n	8000656 <writeRegister+0x1a>
			address = 63;
 8000652:	233f      	movs	r3, #63	; 0x3f
 8000654:	71fb      	strb	r3, [r7, #7]

		HAL_I2C_Mem_Write(&hi2c1, adxl_address,address,I2C_MEMADD_SIZE_8BIT,&value,1,HAL_MAX_DELAY);
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	b29a      	uxth	r2, r3
 800065a:	f04f 33ff 	mov.w	r3, #4294967295
 800065e:	9302      	str	r3, [sp, #8]
 8000660:	2301      	movs	r3, #1
 8000662:	9301      	str	r3, [sp, #4]
 8000664:	1dbb      	adds	r3, r7, #6
 8000666:	9300      	str	r3, [sp, #0]
 8000668:	2301      	movs	r3, #1
 800066a:	21a6      	movs	r1, #166	; 0xa6
 800066c:	4803      	ldr	r0, [pc, #12]	; (800067c <writeRegister+0x40>)
 800066e:	f002 fdad 	bl	80031cc <HAL_I2C_Mem_Write>

}
 8000672:	bf00      	nop
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	20000584 	.word	0x20000584

08000680 <readRegister>:

static void readRegister(uint8_t address,uint8_t * value, uint8_t num)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b086      	sub	sp, #24
 8000684:	af04      	add	r7, sp, #16
 8000686:	4603      	mov	r3, r0
 8000688:	6039      	str	r1, [r7, #0]
 800068a:	71fb      	strb	r3, [r7, #7]
 800068c:	4613      	mov	r3, r2
 800068e:	71bb      	strb	r3, [r7, #6]
		if (address > 63)
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	2b3f      	cmp	r3, #63	; 0x3f
 8000694:	d901      	bls.n	800069a <readRegister+0x1a>
		address = 63;
 8000696:	233f      	movs	r3, #63	; 0x3f
 8000698:	71fb      	strb	r3, [r7, #7]

		HAL_I2C_Mem_Read(&hi2c1, adxl_address,address,I2C_MEMADD_SIZE_8BIT,value,num,HAL_MAX_DELAY);
 800069a:	79fb      	ldrb	r3, [r7, #7]
 800069c:	b29a      	uxth	r2, r3
 800069e:	79bb      	ldrb	r3, [r7, #6]
 80006a0:	b29b      	uxth	r3, r3
 80006a2:	f04f 31ff 	mov.w	r1, #4294967295
 80006a6:	9102      	str	r1, [sp, #8]
 80006a8:	9301      	str	r3, [sp, #4]
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	2301      	movs	r3, #1
 80006b0:	21a6      	movs	r1, #166	; 0xa6
 80006b2:	4803      	ldr	r0, [pc, #12]	; (80006c0 <readRegister+0x40>)
 80006b4:	f002 fe9e 	bl	80033f4 <HAL_I2C_Mem_Read>
}
 80006b8:	bf00      	nop
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000584 	.word	0x20000584

080006c4 <ADXL_Init>:

adxlStatus ADXL_Init(ADXL_InitTypeDef * adxl)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
	uint8_t testval = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	73fb      	strb	r3, [r7, #15]
	readRegister(DEVID,&testval,1);
 80006d0:	f107 030f 	add.w	r3, r7, #15
 80006d4:	2201      	movs	r2, #1
 80006d6:	4619      	mov	r1, r3
 80006d8:	2000      	movs	r0, #0
 80006da:	f7ff ffd1 	bl	8000680 <readRegister>
	if (testval != 0xE5) return ADXL_ERR;
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	2be5      	cmp	r3, #229	; 0xe5
 80006e2:	d001      	beq.n	80006e8 <ADXL_Init+0x24>
 80006e4:	2301      	movs	r3, #1
 80006e6:	e07f      	b.n	80007e8 <ADXL_Init+0x124>
	// Init. of BW_RATE and DATAFORMAT registers
	adxlBW(adxl);
 80006e8:	6878      	ldr	r0, [r7, #4]
 80006ea:	f000 f88f 	bl	800080c <adxlBW>
	adxlFormat(adxl);
 80006ee:	6878      	ldr	r0, [r7, #4]
 80006f0:	f000 f8d0 	bl	8000894 <adxlFormat>

	// Settings gains
	if (adxl->Resolution == RESOLUTION_10BIT)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	795b      	ldrb	r3, [r3, #5]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d13f      	bne.n	800077c <ADXL_Init+0xb8>
			{
			switch (adxl->Range) {
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	791b      	ldrb	r3, [r3, #4]
 8000700:	2b03      	cmp	r3, #3
 8000702:	d846      	bhi.n	8000792 <ADXL_Init+0xce>
 8000704:	a201      	add	r2, pc, #4	; (adr r2, 800070c <ADXL_Init+0x48>)
 8000706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800070a:	bf00      	nop
 800070c:	0800071d 	.word	0x0800071d
 8000710:	08000735 	.word	0x08000735
 8000714:	0800074d 	.word	0x0800074d
 8000718:	08000765 	.word	0x08000765
							case RANGE_2G:
								GAINX = GAINY = GAINZ = 1/255.0f;
 800071c:	4b34      	ldr	r3, [pc, #208]	; (80007f0 <ADXL_Init+0x12c>)
 800071e:	4a35      	ldr	r2, [pc, #212]	; (80007f4 <ADXL_Init+0x130>)
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	4b33      	ldr	r3, [pc, #204]	; (80007f0 <ADXL_Init+0x12c>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a34      	ldr	r2, [pc, #208]	; (80007f8 <ADXL_Init+0x134>)
 8000728:	6013      	str	r3, [r2, #0]
 800072a:	4b33      	ldr	r3, [pc, #204]	; (80007f8 <ADXL_Init+0x134>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4a33      	ldr	r2, [pc, #204]	; (80007fc <ADXL_Init+0x138>)
 8000730:	6013      	str	r3, [r2, #0]
								break;
 8000732:	e02e      	b.n	8000792 <ADXL_Init+0xce>
							case RANGE_4G:
								GAINX = GAINY = GAINZ = 1/127.0f;
 8000734:	4b2e      	ldr	r3, [pc, #184]	; (80007f0 <ADXL_Init+0x12c>)
 8000736:	4a32      	ldr	r2, [pc, #200]	; (8000800 <ADXL_Init+0x13c>)
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	4b2d      	ldr	r3, [pc, #180]	; (80007f0 <ADXL_Init+0x12c>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4a2e      	ldr	r2, [pc, #184]	; (80007f8 <ADXL_Init+0x134>)
 8000740:	6013      	str	r3, [r2, #0]
 8000742:	4b2d      	ldr	r3, [pc, #180]	; (80007f8 <ADXL_Init+0x134>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a2d      	ldr	r2, [pc, #180]	; (80007fc <ADXL_Init+0x138>)
 8000748:	6013      	str	r3, [r2, #0]
								break;
 800074a:	e022      	b.n	8000792 <ADXL_Init+0xce>
							case RANGE_8G:
								GAINX = GAINY = GAINZ = 1/63.0f;
 800074c:	4b28      	ldr	r3, [pc, #160]	; (80007f0 <ADXL_Init+0x12c>)
 800074e:	4a2d      	ldr	r2, [pc, #180]	; (8000804 <ADXL_Init+0x140>)
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	4b27      	ldr	r3, [pc, #156]	; (80007f0 <ADXL_Init+0x12c>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a28      	ldr	r2, [pc, #160]	; (80007f8 <ADXL_Init+0x134>)
 8000758:	6013      	str	r3, [r2, #0]
 800075a:	4b27      	ldr	r3, [pc, #156]	; (80007f8 <ADXL_Init+0x134>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4a27      	ldr	r2, [pc, #156]	; (80007fc <ADXL_Init+0x138>)
 8000760:	6013      	str	r3, [r2, #0]
								break;
 8000762:	e016      	b.n	8000792 <ADXL_Init+0xce>
							case RANGE_16G:
								GAINX = GAINY = GAINZ = 1/31.0f;
 8000764:	4b22      	ldr	r3, [pc, #136]	; (80007f0 <ADXL_Init+0x12c>)
 8000766:	4a28      	ldr	r2, [pc, #160]	; (8000808 <ADXL_Init+0x144>)
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	4b21      	ldr	r3, [pc, #132]	; (80007f0 <ADXL_Init+0x12c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4a22      	ldr	r2, [pc, #136]	; (80007f8 <ADXL_Init+0x134>)
 8000770:	6013      	str	r3, [r2, #0]
 8000772:	4b21      	ldr	r3, [pc, #132]	; (80007f8 <ADXL_Init+0x134>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a21      	ldr	r2, [pc, #132]	; (80007fc <ADXL_Init+0x138>)
 8000778:	6013      	str	r3, [r2, #0]
								break;
 800077a:	e00a      	b.n	8000792 <ADXL_Init+0xce>
								}
			} else
			{
			GAINX = GAINY = GAINZ = 1/255.0f;
 800077c:	4b1c      	ldr	r3, [pc, #112]	; (80007f0 <ADXL_Init+0x12c>)
 800077e:	4a1d      	ldr	r2, [pc, #116]	; (80007f4 <ADXL_Init+0x130>)
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	4b1b      	ldr	r3, [pc, #108]	; (80007f0 <ADXL_Init+0x12c>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a1c      	ldr	r2, [pc, #112]	; (80007f8 <ADXL_Init+0x134>)
 8000788:	6013      	str	r3, [r2, #0]
 800078a:	4b1b      	ldr	r3, [pc, #108]	; (80007f8 <ADXL_Init+0x134>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a1b      	ldr	r2, [pc, #108]	; (80007fc <ADXL_Init+0x138>)
 8000790:	6013      	str	r3, [r2, #0]
			}
	// Setting AutoSleep and Link bits
			uint8_t reg;
			readRegister(POWER_CTL,&reg,1);
 8000792:	f107 030e 	add.w	r3, r7, #14
 8000796:	2201      	movs	r2, #1
 8000798:	4619      	mov	r1, r3
 800079a:	202d      	movs	r0, #45	; 0x2d
 800079c:	f7ff ff70 	bl	8000680 <readRegister>
			if ( (adxl->AutoSleep) == AUTOSLEEPON) reg |= (1 << 4); else reg &= ~(1 << 4);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	79db      	ldrb	r3, [r3, #7]
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d105      	bne.n	80007b4 <ADXL_Init+0xf0>
 80007a8:	7bbb      	ldrb	r3, [r7, #14]
 80007aa:	f043 0310 	orr.w	r3, r3, #16
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	73bb      	strb	r3, [r7, #14]
 80007b2:	e004      	b.n	80007be <ADXL_Init+0xfa>
 80007b4:	7bbb      	ldrb	r3, [r7, #14]
 80007b6:	f023 0310 	bic.w	r3, r3, #16
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	73bb      	strb	r3, [r7, #14]
			if ( (adxl->LinkMode) == LINKMODEON) reg |= (1 << 5); else reg &= ~(1 << 5);
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	7a1b      	ldrb	r3, [r3, #8]
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d105      	bne.n	80007d2 <ADXL_Init+0x10e>
 80007c6:	7bbb      	ldrb	r3, [r7, #14]
 80007c8:	f043 0320 	orr.w	r3, r3, #32
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	73bb      	strb	r3, [r7, #14]
 80007d0:	e004      	b.n	80007dc <ADXL_Init+0x118>
 80007d2:	7bbb      	ldrb	r3, [r7, #14]
 80007d4:	f023 0320 	bic.w	r3, r3, #32
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	73bb      	strb	r3, [r7, #14]
			writeRegister(POWER_CTL,reg);
 80007dc:	7bbb      	ldrb	r3, [r7, #14]
 80007de:	4619      	mov	r1, r3
 80007e0:	202d      	movs	r0, #45	; 0x2d
 80007e2:	f7ff ff2b 	bl	800063c <writeRegister>

	return ADXL_OK;
 80007e6:	2300      	movs	r3, #0

}
 80007e8:	4618      	mov	r0, r3
 80007ea:	3710      	adds	r7, #16
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	2000036c 	.word	0x2000036c
 80007f4:	3b808081 	.word	0x3b808081
 80007f8:	20000368 	.word	0x20000368
 80007fc:	20000364 	.word	0x20000364
 8000800:	3c010204 	.word	0x3c010204
 8000804:	3c820821 	.word	0x3c820821
 8000808:	3d042108 	.word	0x3d042108

0800080c <adxlBW>:
						10 		|  				100
						11 		|  				200
						12 		|  				400
			*/
static void adxlBW(ADXL_InitTypeDef * adxl)
		{
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
		uint8_t bwreg=0;
 8000814:	2300      	movs	r3, #0
 8000816:	73fb      	strb	r3, [r7, #15]
		writeRegister(BW_RATE,bwreg);
 8000818:	7bfb      	ldrb	r3, [r7, #15]
 800081a:	4619      	mov	r1, r3
 800081c:	202c      	movs	r0, #44	; 0x2c
 800081e:	f7ff ff0d 	bl	800063c <writeRegister>
		if (adxl->LPMode == LPMODE_LOWPOWER)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	789b      	ldrb	r3, [r3, #2]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d11a      	bne.n	8000860 <adxlBW+0x54>
						{
						// Low power mode
						bwreg |= (1 << 4);
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	f043 0310 	orr.w	r3, r3, #16
 8000830:	73fb      	strb	r3, [r7, #15]
						if ( ((adxl->Rate) <7) && ((adxl->Rate)>12) ) bwreg += 7;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	78db      	ldrb	r3, [r3, #3]
 8000836:	2b06      	cmp	r3, #6
 8000838:	d807      	bhi.n	800084a <adxlBW+0x3e>
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	78db      	ldrb	r3, [r3, #3]
 800083e:	2b0c      	cmp	r3, #12
 8000840:	d903      	bls.n	800084a <adxlBW+0x3e>
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	3307      	adds	r3, #7
 8000846:	73fb      	strb	r3, [r7, #15]
 8000848:	e004      	b.n	8000854 <adxlBW+0x48>
								else bwreg +=(adxl->Rate);
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	78da      	ldrb	r2, [r3, #3]
 800084e:	7bfb      	ldrb	r3, [r7, #15]
 8000850:	4413      	add	r3, r2
 8000852:	73fb      	strb	r3, [r7, #15]
						writeRegister(BW_RATE,bwreg);
 8000854:	7bfb      	ldrb	r3, [r7, #15]
 8000856:	4619      	mov	r1, r3
 8000858:	202c      	movs	r0, #44	; 0x2c
 800085a:	f7ff feef 	bl	800063c <writeRegister>

				if ( ((adxl->Rate) <6) && ((adxl->Rate)>15) ) bwreg += 6;
						else bwreg +=(adxl->Rate);
				writeRegister(BW_RATE,bwreg);
				}
		}
 800085e:	e015      	b.n	800088c <adxlBW+0x80>
				if ( ((adxl->Rate) <6) && ((adxl->Rate)>15) ) bwreg += 6;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	78db      	ldrb	r3, [r3, #3]
 8000864:	2b05      	cmp	r3, #5
 8000866:	d807      	bhi.n	8000878 <adxlBW+0x6c>
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	78db      	ldrb	r3, [r3, #3]
 800086c:	2b0f      	cmp	r3, #15
 800086e:	d903      	bls.n	8000878 <adxlBW+0x6c>
 8000870:	7bfb      	ldrb	r3, [r7, #15]
 8000872:	3306      	adds	r3, #6
 8000874:	73fb      	strb	r3, [r7, #15]
 8000876:	e004      	b.n	8000882 <adxlBW+0x76>
						else bwreg +=(adxl->Rate);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	78da      	ldrb	r2, [r3, #3]
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	4413      	add	r3, r2
 8000880:	73fb      	strb	r3, [r7, #15]
				writeRegister(BW_RATE,bwreg);
 8000882:	7bfb      	ldrb	r3, [r7, #15]
 8000884:	4619      	mov	r1, r3
 8000886:	202c      	movs	r0, #44	; 0x2c
 8000888:	f7ff fed8 	bl	800063c <writeRegister>
		}
 800088c:	bf00      	nop
 800088e:	3710      	adds	r7, #16
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <adxlFormat>:
						3 		|  				+-16g

		*/

static void adxlFormat(ADXL_InitTypeDef * adxl)
			{
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
			uint8_t formatreg=0;
 800089c:	2300      	movs	r3, #0
 800089e:	73fb      	strb	r3, [r7, #15]
			writeRegister(DATA_FORMAT,formatreg);
 80008a0:	7bfb      	ldrb	r3, [r7, #15]
 80008a2:	4619      	mov	r1, r3
 80008a4:	2031      	movs	r0, #49	; 0x31
 80008a6:	f7ff fec9 	bl	800063c <writeRegister>
			formatreg = (adxl->SPIMode << 6) | (adxl->IntMode << 5) | (adxl->Justify << 2) | (adxl->Resolution << 3);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	019b      	lsls	r3, r3, #6
 80008b0:	b25a      	sxtb	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	785b      	ldrb	r3, [r3, #1]
 80008b6:	015b      	lsls	r3, r3, #5
 80008b8:	b25b      	sxtb	r3, r3
 80008ba:	4313      	orrs	r3, r2
 80008bc:	b25a      	sxtb	r2, r3
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	799b      	ldrb	r3, [r3, #6]
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	b25b      	sxtb	r3, r3
 80008c6:	4313      	orrs	r3, r2
 80008c8:	b25a      	sxtb	r2, r3
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	795b      	ldrb	r3, [r3, #5]
 80008ce:	00db      	lsls	r3, r3, #3
 80008d0:	b25b      	sxtb	r3, r3
 80008d2:	4313      	orrs	r3, r2
 80008d4:	b25b      	sxtb	r3, r3
 80008d6:	73fb      	strb	r3, [r7, #15]
			formatreg += (adxl -> Range);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	791a      	ldrb	r2, [r3, #4]
 80008dc:	7bfb      	ldrb	r3, [r7, #15]
 80008de:	4413      	add	r3, r2
 80008e0:	73fb      	strb	r3, [r7, #15]
			writeRegister(DATA_FORMAT,formatreg);
 80008e2:	7bfb      	ldrb	r3, [r7, #15]
 80008e4:	4619      	mov	r1, r3
 80008e6:	2031      	movs	r0, #49	; 0x31
 80008e8:	f7ff fea8 	bl	800063c <writeRegister>
			}
 80008ec:	bf00      	nop
 80008ee:	3710      	adds	r7, #16
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <ADXL_Measure>:
/** Starts Measure Mode
* @param: s = ON or OFF

*/
void ADXL_Measure(Switch s)
		{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	4603      	mov	r3, r0
 80008fc:	71fb      	strb	r3, [r7, #7]
			uint8_t reg;
			readRegister(POWER_CTL,&reg,1);
 80008fe:	f107 030f 	add.w	r3, r7, #15
 8000902:	2201      	movs	r2, #1
 8000904:	4619      	mov	r1, r3
 8000906:	202d      	movs	r0, #45	; 0x2d
 8000908:	f7ff feba 	bl	8000680 <readRegister>
			switch (s) {
 800090c:	79fb      	ldrb	r3, [r7, #7]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d002      	beq.n	8000918 <ADXL_Measure+0x24>
 8000912:	2b01      	cmp	r3, #1
 8000914:	d010      	beq.n	8000938 <ADXL_Measure+0x44>
				case OFF:
				reg &= ~(1<<3);
				writeRegister(POWER_CTL,reg);
				break;
				}
		}
 8000916:	e01a      	b.n	800094e <ADXL_Measure+0x5a>
				reg &= ~(1<<2);
 8000918:	7bfb      	ldrb	r3, [r7, #15]
 800091a:	f023 0304 	bic.w	r3, r3, #4
 800091e:	b2db      	uxtb	r3, r3
 8000920:	73fb      	strb	r3, [r7, #15]
				reg |= (1<<3);
 8000922:	7bfb      	ldrb	r3, [r7, #15]
 8000924:	f043 0308 	orr.w	r3, r3, #8
 8000928:	b2db      	uxtb	r3, r3
 800092a:	73fb      	strb	r3, [r7, #15]
				writeRegister(POWER_CTL,reg);
 800092c:	7bfb      	ldrb	r3, [r7, #15]
 800092e:	4619      	mov	r1, r3
 8000930:	202d      	movs	r0, #45	; 0x2d
 8000932:	f7ff fe83 	bl	800063c <writeRegister>
				break;
 8000936:	e00a      	b.n	800094e <ADXL_Measure+0x5a>
				reg &= ~(1<<3);
 8000938:	7bfb      	ldrb	r3, [r7, #15]
 800093a:	f023 0308 	bic.w	r3, r3, #8
 800093e:	b2db      	uxtb	r3, r3
 8000940:	73fb      	strb	r3, [r7, #15]
				writeRegister(POWER_CTL,reg);
 8000942:	7bfb      	ldrb	r3, [r7, #15]
 8000944:	4619      	mov	r1, r3
 8000946:	202d      	movs	r0, #45	; 0x2d
 8000948:	f7ff fe78 	bl	800063c <writeRegister>
				break;
 800094c:	bf00      	nop
		}
 800094e:	bf00      	nop
 8000950:	3710      	adds	r7, #16
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <ADXL_SetOffset>:
* @param 	user-set offset adjustments in twos complement format
					with a scale factor of 15.6 mg/LSB (that is, 0x7F = +2 g).

*/
void ADXL_SetOffset(int8_t off_x,int8_t off_y,int8_t off_z)
			{
 8000956:	b580      	push	{r7, lr}
 8000958:	b082      	sub	sp, #8
 800095a:	af00      	add	r7, sp, #0
 800095c:	4603      	mov	r3, r0
 800095e:	71fb      	strb	r3, [r7, #7]
 8000960:	460b      	mov	r3, r1
 8000962:	71bb      	strb	r3, [r7, #6]
 8000964:	4613      	mov	r3, r2
 8000966:	717b      	strb	r3, [r7, #5]
			writeRegister(OFFX,(uint8_t) off_x );
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	4619      	mov	r1, r3
 800096c:	201e      	movs	r0, #30
 800096e:	f7ff fe65 	bl	800063c <writeRegister>
			writeRegister(OFFY,(uint8_t) off_y );
 8000972:	79bb      	ldrb	r3, [r7, #6]
 8000974:	4619      	mov	r1, r3
 8000976:	201f      	movs	r0, #31
 8000978:	f7ff fe60 	bl	800063c <writeRegister>
			writeRegister(OFFZ,(uint8_t) off_z );
 800097c:	797b      	ldrb	r3, [r7, #5]
 800097e:	4619      	mov	r1, r3
 8000980:	2020      	movs	r0, #32
 8000982:	f7ff fe5b 	bl	800063c <writeRegister>
			}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <ADXL_enableSingleTap>:
* @param Threshold: The threshold value for tap interrupt. The scale factor is 62.5 mg/LSB. Should not be 0!
*/

void ADXL_enableSingleTap(ADXL_IntOutput out, uint8_t axes, uint8_t Duration, uint8_t Threshold)

{
 800098e:	b590      	push	{r4, r7, lr}
 8000990:	b085      	sub	sp, #20
 8000992:	af00      	add	r7, sp, #0
 8000994:	4604      	mov	r4, r0
 8000996:	4608      	mov	r0, r1
 8000998:	4611      	mov	r1, r2
 800099a:	461a      	mov	r2, r3
 800099c:	4623      	mov	r3, r4
 800099e:	71fb      	strb	r3, [r7, #7]
 80009a0:	4603      	mov	r3, r0
 80009a2:	71bb      	strb	r3, [r7, #6]
 80009a4:	460b      	mov	r3, r1
 80009a6:	717b      	strb	r3, [r7, #5]
 80009a8:	4613      	mov	r3, r2
 80009aa:	713b      	strb	r3, [r7, #4]
	uint8_t reg=0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	73fb      	strb	r3, [r7, #15]

	writeRegister(DUR,Duration);
 80009b0:	797b      	ldrb	r3, [r7, #5]
 80009b2:	4619      	mov	r1, r3
 80009b4:	2021      	movs	r0, #33	; 0x21
 80009b6:	f7ff fe41 	bl	800063c <writeRegister>
	writeRegister(THRESH_TAP,Threshold);
 80009ba:	793b      	ldrb	r3, [r7, #4]
 80009bc:	4619      	mov	r1, r3
 80009be:	201d      	movs	r0, #29
 80009c0:	f7ff fe3c 	bl	800063c <writeRegister>

	//Setting the Axes
	reg = axes & 0x07;
 80009c4:	79bb      	ldrb	r3, [r7, #6]
 80009c6:	f003 0307 	and.w	r3, r3, #7
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	73fb      	strb	r3, [r7, #15]
	writeRegister(TAP_AXES, reg);
 80009ce:	7bfb      	ldrb	r3, [r7, #15]
 80009d0:	4619      	mov	r1, r3
 80009d2:	202a      	movs	r0, #42	; 0x2a
 80009d4:	f7ff fe32 	bl	800063c <writeRegister>

	// Settings Int output
	readRegister(INT_MAP,&reg,1);
 80009d8:	f107 030f 	add.w	r3, r7, #15
 80009dc:	2201      	movs	r2, #1
 80009de:	4619      	mov	r1, r3
 80009e0:	202f      	movs	r0, #47	; 0x2f
 80009e2:	f7ff fe4d 	bl	8000680 <readRegister>
	if (out == INT1) reg &= ~(1<<6); else reg |= (1<<6);
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d105      	bne.n	80009f8 <ADXL_enableSingleTap+0x6a>
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	73fb      	strb	r3, [r7, #15]
 80009f6:	e004      	b.n	8000a02 <ADXL_enableSingleTap+0x74>
 80009f8:	7bfb      	ldrb	r3, [r7, #15]
 80009fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	73fb      	strb	r3, [r7, #15]
	writeRegister(INT_MAP,reg);
 8000a02:	7bfb      	ldrb	r3, [r7, #15]
 8000a04:	4619      	mov	r1, r3
 8000a06:	202f      	movs	r0, #47	; 0x2f
 8000a08:	f7ff fe18 	bl	800063c <writeRegister>

	// Enabling the TAP interrupt
	readRegister(INT_ENABLE,&reg,1);
 8000a0c:	f107 030f 	add.w	r3, r7, #15
 8000a10:	2201      	movs	r2, #1
 8000a12:	4619      	mov	r1, r3
 8000a14:	202e      	movs	r0, #46	; 0x2e
 8000a16:	f7ff fe33 	bl	8000680 <readRegister>
	reg |= (1<<6);
 8000a1a:	7bfb      	ldrb	r3, [r7, #15]
 8000a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	73fb      	strb	r3, [r7, #15]
	writeRegister(INT_ENABLE,reg);
 8000a24:	7bfb      	ldrb	r3, [r7, #15]
 8000a26:	4619      	mov	r1, r3
 8000a28:	202e      	movs	r0, #46	; 0x2e
 8000a2a:	f7ff fe07 	bl	800063c <writeRegister>

}
 8000a2e:	bf00      	nop
 8000a30:	3714      	adds	r7, #20
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd90      	pop	{r4, r7, pc}

08000a36 <ADXL_disableSingleTap>:

*/

void ADXL_disableSingleTap(void)

{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
	uint8_t reg=0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	71fb      	strb	r3, [r7, #7]
	// Disabling the TAP interrupt
	readRegister(INT_ENABLE,&reg,1);
 8000a40:	1dfb      	adds	r3, r7, #7
 8000a42:	2201      	movs	r2, #1
 8000a44:	4619      	mov	r1, r3
 8000a46:	202e      	movs	r0, #46	; 0x2e
 8000a48:	f7ff fe1a 	bl	8000680 <readRegister>
	reg &= ~(1<<6);
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	71fb      	strb	r3, [r7, #7]
	writeRegister(INT_ENABLE,reg);
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	202e      	movs	r0, #46	; 0x2e
 8000a5c:	f7ff fdee 	bl	800063c <writeRegister>


}
 8000a60:	bf00      	nop
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <ADXL_IntProto>:
* Put this function wherever you want to implement interrupt routines, e.g. EXTI_Callback
*/

void ADXL_IntProto(void)

{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
			uint8_t reg=0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	71fb      	strb	r3, [r7, #7]
			readRegister(INT_SOURCE,&reg,1);
 8000a72:	1dfb      	adds	r3, r7, #7
 8000a74:	2201      	movs	r2, #1
 8000a76:	4619      	mov	r1, r3
 8000a78:	2030      	movs	r0, #48	; 0x30
 8000a7a:	f7ff fe01 	bl	8000680 <readRegister>

}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
	...

08000a88 <configure_TOF>:
	.rst_port = NULL,
	.rst_pin = 0,
	.addr_offset = 0
};

void configure_TOF(uint8_t addr){
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
    VL53L0X_Error status;

    // Attendre que le capteur ait fini de booter
    status = VL53L0X_WaitDeviceBooted(&dev);
 8000a92:	4834      	ldr	r0, [pc, #208]	; (8000b64 <configure_TOF+0xdc>)
 8000a94:	f009 fda6 	bl	800a5e4 <VL53L0X_WaitDeviceBooted>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE)
 8000a9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d002      	beq.n	8000aaa <configure_TOF+0x22>
    	printf("Error booting\r\n");
 8000aa4:	4830      	ldr	r0, [pc, #192]	; (8000b68 <configure_TOF+0xe0>)
 8000aa6:	f00e fa09 	bl	800eebc <puts>

    status = VL53L0X_DataInit(&dev);
 8000aaa:	482e      	ldr	r0, [pc, #184]	; (8000b64 <configure_TOF+0xdc>)
 8000aac:	f009 fab4 	bl	800a018 <VL53L0X_DataInit>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE)
 8000ab4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d002      	beq.n	8000ac2 <configure_TOF+0x3a>
    	printf("Error DataInit\r\n");
 8000abc:	482b      	ldr	r0, [pc, #172]	; (8000b6c <configure_TOF+0xe4>)
 8000abe:	f00e f9fd 	bl	800eebc <puts>

    status = VL53L0X_StaticInit(&dev);
 8000ac2:	4828      	ldr	r0, [pc, #160]	; (8000b64 <configure_TOF+0xdc>)
 8000ac4:	f009 fc0c 	bl	800a2e0 <VL53L0X_StaticInit>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE)
 8000acc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d002      	beq.n	8000ada <configure_TOF+0x52>
    	printf("Error StaticInit\r\n");
 8000ad4:	4826      	ldr	r0, [pc, #152]	; (8000b70 <configure_TOF+0xe8>)
 8000ad6:	f00e f9f1 	bl	800eebc <puts>

    status = VL53L0X_SetDeviceMode(&dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8000ada:	2101      	movs	r1, #1
 8000adc:	4821      	ldr	r0, [pc, #132]	; (8000b64 <configure_TOF+0xdc>)
 8000ade:	f009 fe1f 	bl	800a720 <VL53L0X_SetDeviceMode>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE)
 8000ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d002      	beq.n	8000af4 <configure_TOF+0x6c>
    	printf("Error setting Device\r\n");
 8000aee:	4821      	ldr	r0, [pc, #132]	; (8000b74 <configure_TOF+0xec>)
 8000af0:	f00e f9e4 	bl	800eebc <puts>

    // ⚠️ Minimum ~20 ms
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(&dev, 200000);
 8000af4:	4920      	ldr	r1, [pc, #128]	; (8000b78 <configure_TOF+0xf0>)
 8000af6:	481b      	ldr	r0, [pc, #108]	; (8000b64 <configure_TOF+0xdc>)
 8000af8:	f009 fe70 	bl	800a7dc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8000afc:	4603      	mov	r3, r0
 8000afe:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE)
 8000b00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d002      	beq.n	8000b0e <configure_TOF+0x86>
    	printf("Error Timing Budget\r\n");
 8000b08:	481c      	ldr	r0, [pc, #112]	; (8000b7c <configure_TOF+0xf4>)
 8000b0a:	f00e f9d7 	bl	800eebc <puts>

    status = VL53L0X_SetInterMeasurementPeriodMilliSeconds(&dev, 200);
 8000b0e:	21c8      	movs	r1, #200	; 0xc8
 8000b10:	4814      	ldr	r0, [pc, #80]	; (8000b64 <configure_TOF+0xdc>)
 8000b12:	f009 ffeb 	bl	800aaec <VL53L0X_SetInterMeasurementPeriodMilliSeconds>
 8000b16:	4603      	mov	r3, r0
 8000b18:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE)
 8000b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d002      	beq.n	8000b28 <configure_TOF+0xa0>
    	printf("Error Inter Measurement\r\n");
 8000b22:	4817      	ldr	r0, [pc, #92]	; (8000b80 <configure_TOF+0xf8>)
 8000b24:	f00e f9ca 	bl	800eebc <puts>
	VL53L0X_SetLimitCheckEnable(&dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	480d      	ldr	r0, [pc, #52]	; (8000b64 <configure_TOF+0xdc>)
 8000b2e:	f00a f88d 	bl	800ac4c <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(&dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8000b32:	2201      	movs	r2, #1
 8000b34:	2101      	movs	r1, #1
 8000b36:	480b      	ldr	r0, [pc, #44]	; (8000b64 <configure_TOF+0xdc>)
 8000b38:	f00a f888 	bl	800ac4c <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(&dev,
 8000b3c:	f641 1299 	movw	r2, #6553	; 0x1999
 8000b40:	2101      	movs	r1, #1
 8000b42:	4808      	ldr	r0, [pc, #32]	; (8000b64 <configure_TOF+0xdc>)
 8000b44:	f00a f932 	bl	800adac <VL53L0X_SetLimitCheckValue>
	    VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
	    (FixPoint1616_t)(0.1 * 65536)); // 0.1 Mcps
	VL53L0X_SetLimitCheckValue(&dev,
 8000b48:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4805      	ldr	r0, [pc, #20]	; (8000b64 <configure_TOF+0xdc>)
 8000b50:	f00a f92c 	bl	800adac <VL53L0X_SetLimitCheckValue>
	    VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
	    (FixPoint1616_t)(60 * 65536)); // sigma 60 mm
	VL53L0X_StartMeasurement(&dev);          // Start ranging
 8000b54:	4803      	ldr	r0, [pc, #12]	; (8000b64 <configure_TOF+0xdc>)
 8000b56:	f00a fae5 	bl	800b124 <VL53L0X_StartMeasurement>

}
 8000b5a:	bf00      	nop
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	20000370 	.word	0x20000370
 8000b68:	0800fc88 	.word	0x0800fc88
 8000b6c:	0800fc98 	.word	0x0800fc98
 8000b70:	0800fca8 	.word	0x0800fca8
 8000b74:	0800fcbc 	.word	0x0800fcbc
 8000b78:	00030d40 	.word	0x00030d40
 8000b7c:	0800fcd4 	.word	0x0800fcd4
 8000b80:	0800fcec 	.word	0x0800fcec

08000b84 <TOF_Init>:


int TOF_Init(){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af04      	add	r7, sp, #16
    VL53L0X_Error status;
	dev.I2cHandle = &hi2c3;                       // ton handle I2C
 8000b8a:	4b92      	ldr	r3, [pc, #584]	; (8000dd4 <TOF_Init+0x250>)
 8000b8c:	4a92      	ldr	r2, [pc, #584]	; (8000dd8 <TOF_Init+0x254>)
 8000b8e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	dev.I2cDevAddr = (uint8_t)(VL53L0X_DEFAULT_ADDRESS << 1); // HAL wants 8-bit addr
 8000b92:	4b90      	ldr	r3, [pc, #576]	; (8000dd4 <TOF_Init+0x250>)
 8000b94:	2252      	movs	r2, #82	; 0x52
 8000b96:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	dev.comms_type = 1;
 8000b9a:	4b8e      	ldr	r3, [pc, #568]	; (8000dd4 <TOF_Init+0x250>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
	dev.comms_speed_khz = 400;
 8000ba2:	4b8c      	ldr	r3, [pc, #560]	; (8000dd4 <TOF_Init+0x250>)
 8000ba4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000ba8:	f8a3 2176 	strh.w	r2, [r3, #374]	; 0x176

	i2c_mux_select_multi(&mux,CHANNEL_0);
 8000bac:	2101      	movs	r1, #1
 8000bae:	488b      	ldr	r0, [pc, #556]	; (8000ddc <TOF_Init+0x258>)
 8000bb0:	f000 f9f4 	bl	8000f9c <i2c_mux_select_multi>
	HAL_Delay(5);
 8000bb4:	2005      	movs	r0, #5
 8000bb6:	f001 fb59 	bl	800226c <HAL_Delay>
    uint8_t dummy;
    HAL_I2C_Mem_Read(&hi2c3,
 8000bba:	230a      	movs	r3, #10
 8000bbc:	9302      	str	r3, [sp, #8]
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	9301      	str	r3, [sp, #4]
 8000bc2:	1dbb      	adds	r3, r7, #6
 8000bc4:	9300      	str	r3, [sp, #0]
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	22c0      	movs	r2, #192	; 0xc0
 8000bca:	2152      	movs	r1, #82	; 0x52
 8000bcc:	4882      	ldr	r0, [pc, #520]	; (8000dd8 <TOF_Init+0x254>)
 8000bce:	f002 fc11 	bl	80033f4 <HAL_I2C_Mem_Read>
                     VL53L0X_DEFAULT_ADDRESS << 1,
                     0xC0,
                     I2C_MEMADD_SIZE_8BIT,
                     &dummy, 1, 10);

	status = VL53L0X_WaitDeviceBooted(&dev);
 8000bd2:	4880      	ldr	r0, [pc, #512]	; (8000dd4 <TOF_Init+0x250>)
 8000bd4:	f009 fd06 	bl	800a5e4 <VL53L0X_WaitDeviceBooted>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	71fb      	strb	r3, [r7, #7]
	if (status != VL53L0X_ERROR_NONE) {
 8000bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d00b      	beq.n	8000bfc <TOF_Init+0x78>
		printf("TOF ch 1 not booted: %d\r\n", status);
 8000be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be8:	4619      	mov	r1, r3
 8000bea:	487d      	ldr	r0, [pc, #500]	; (8000de0 <TOF_Init+0x25c>)
 8000bec:	f00e f900 	bl	800edf0 <iprintf>
		i2c_mux_select_multi(&mux, 0);
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	487a      	ldr	r0, [pc, #488]	; (8000ddc <TOF_Init+0x258>)
 8000bf4:	f000 f9d2 	bl	8000f9c <i2c_mux_select_multi>
		return 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	e0e6      	b.n	8000dca <TOF_Init+0x246>
	}
	status = VL53L0X_GetDeviceInfo(&dev, &DeviceInfo);
 8000bfc:	4979      	ldr	r1, [pc, #484]	; (8000de4 <TOF_Init+0x260>)
 8000bfe:	4875      	ldr	r0, [pc, #468]	; (8000dd4 <TOF_Init+0x250>)
 8000c00:	f009 f9e4 	bl	8009fcc <VL53L0X_GetDeviceInfo>
 8000c04:	4603      	mov	r3, r0
 8000c06:	71fb      	strb	r3, [r7, #7]
	if (status != VL53L0X_ERROR_NONE) {
 8000c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d00b      	beq.n	8000c28 <TOF_Init+0xa4>
	    printf("VL53L0X_GetDeviceInfo failed: %d\r\n", status);
 8000c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c14:	4619      	mov	r1, r3
 8000c16:	4874      	ldr	r0, [pc, #464]	; (8000de8 <TOF_Init+0x264>)
 8000c18:	f00e f8ea 	bl	800edf0 <iprintf>
	    i2c_mux_select_multi(&mux, 0);
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	486f      	ldr	r0, [pc, #444]	; (8000ddc <TOF_Init+0x258>)
 8000c20:	f000 f9bc 	bl	8000f9c <i2c_mux_select_multi>
	    return 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	e0d0      	b.n	8000dca <TOF_Init+0x246>
	}
	configure_TOF(VL53L0X_DEFAULT_ADDRESS);
 8000c28:	2029      	movs	r0, #41	; 0x29
 8000c2a:	f7ff ff2d 	bl	8000a88 <configure_TOF>

	i2c_mux_select_multi(&mux,CHANNEL_1);
 8000c2e:	2102      	movs	r1, #2
 8000c30:	486a      	ldr	r0, [pc, #424]	; (8000ddc <TOF_Init+0x258>)
 8000c32:	f000 f9b3 	bl	8000f9c <i2c_mux_select_multi>
	HAL_Delay(5);
 8000c36:	2005      	movs	r0, #5
 8000c38:	f001 fb18 	bl	800226c <HAL_Delay>

    HAL_I2C_Mem_Read(&hi2c3,
 8000c3c:	230a      	movs	r3, #10
 8000c3e:	9302      	str	r3, [sp, #8]
 8000c40:	2301      	movs	r3, #1
 8000c42:	9301      	str	r3, [sp, #4]
 8000c44:	1dbb      	adds	r3, r7, #6
 8000c46:	9300      	str	r3, [sp, #0]
 8000c48:	2301      	movs	r3, #1
 8000c4a:	22c0      	movs	r2, #192	; 0xc0
 8000c4c:	2152      	movs	r1, #82	; 0x52
 8000c4e:	4862      	ldr	r0, [pc, #392]	; (8000dd8 <TOF_Init+0x254>)
 8000c50:	f002 fbd0 	bl	80033f4 <HAL_I2C_Mem_Read>
                     VL53L0X_DEFAULT_ADDRESS << 1,
                     0xC0,
                     I2C_MEMADD_SIZE_8BIT,
                     &dummy, 1, 10);
	status = VL53L0X_WaitDeviceBooted(&dev);
 8000c54:	485f      	ldr	r0, [pc, #380]	; (8000dd4 <TOF_Init+0x250>)
 8000c56:	f009 fcc5 	bl	800a5e4 <VL53L0X_WaitDeviceBooted>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	71fb      	strb	r3, [r7, #7]
	if (status != VL53L0X_ERROR_NONE) {
 8000c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d00b      	beq.n	8000c7e <TOF_Init+0xfa>
		printf("TOF ch 2 not booted: %d\r\n", status);
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	485f      	ldr	r0, [pc, #380]	; (8000dec <TOF_Init+0x268>)
 8000c6e:	f00e f8bf 	bl	800edf0 <iprintf>
		i2c_mux_select_multi(&mux, 0);
 8000c72:	2100      	movs	r1, #0
 8000c74:	4859      	ldr	r0, [pc, #356]	; (8000ddc <TOF_Init+0x258>)
 8000c76:	f000 f991 	bl	8000f9c <i2c_mux_select_multi>
		return 0;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e0a5      	b.n	8000dca <TOF_Init+0x246>
	}

	status = VL53L0X_GetDeviceInfo(&dev, &DeviceInfo);
 8000c7e:	4959      	ldr	r1, [pc, #356]	; (8000de4 <TOF_Init+0x260>)
 8000c80:	4854      	ldr	r0, [pc, #336]	; (8000dd4 <TOF_Init+0x250>)
 8000c82:	f009 f9a3 	bl	8009fcc <VL53L0X_GetDeviceInfo>
 8000c86:	4603      	mov	r3, r0
 8000c88:	71fb      	strb	r3, [r7, #7]
	if (status != VL53L0X_ERROR_NONE) {
 8000c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d00b      	beq.n	8000caa <TOF_Init+0x126>
		printf("VL53L0X_GetDeviceInfo failed: %d\r\n", status);
 8000c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c96:	4619      	mov	r1, r3
 8000c98:	4853      	ldr	r0, [pc, #332]	; (8000de8 <TOF_Init+0x264>)
 8000c9a:	f00e f8a9 	bl	800edf0 <iprintf>
		i2c_mux_select_multi(&mux, 0);
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	484e      	ldr	r0, [pc, #312]	; (8000ddc <TOF_Init+0x258>)
 8000ca2:	f000 f97b 	bl	8000f9c <i2c_mux_select_multi>
		return 0;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e08f      	b.n	8000dca <TOF_Init+0x246>
	}
	configure_TOF(VL53L0X_DEFAULT_ADDRESS);
 8000caa:	2029      	movs	r0, #41	; 0x29
 8000cac:	f7ff feec 	bl	8000a88 <configure_TOF>

	i2c_mux_select_multi(&mux,CHANNEL_2);
 8000cb0:	2104      	movs	r1, #4
 8000cb2:	484a      	ldr	r0, [pc, #296]	; (8000ddc <TOF_Init+0x258>)
 8000cb4:	f000 f972 	bl	8000f9c <i2c_mux_select_multi>
	HAL_Delay(5);
 8000cb8:	2005      	movs	r0, #5
 8000cba:	f001 fad7 	bl	800226c <HAL_Delay>

    HAL_I2C_Mem_Read(&hi2c3,
 8000cbe:	230a      	movs	r3, #10
 8000cc0:	9302      	str	r3, [sp, #8]
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	9301      	str	r3, [sp, #4]
 8000cc6:	1dbb      	adds	r3, r7, #6
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	2301      	movs	r3, #1
 8000ccc:	22c0      	movs	r2, #192	; 0xc0
 8000cce:	2152      	movs	r1, #82	; 0x52
 8000cd0:	4841      	ldr	r0, [pc, #260]	; (8000dd8 <TOF_Init+0x254>)
 8000cd2:	f002 fb8f 	bl	80033f4 <HAL_I2C_Mem_Read>
                     VL53L0X_DEFAULT_ADDRESS << 1,
                     0xC0,
                     I2C_MEMADD_SIZE_8BIT,
                     &dummy, 1, 10);
	status = VL53L0X_WaitDeviceBooted(&dev);
 8000cd6:	483f      	ldr	r0, [pc, #252]	; (8000dd4 <TOF_Init+0x250>)
 8000cd8:	f009 fc84 	bl	800a5e4 <VL53L0X_WaitDeviceBooted>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	71fb      	strb	r3, [r7, #7]
	if (status != VL53L0X_ERROR_NONE) {
 8000ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d00b      	beq.n	8000d00 <TOF_Init+0x17c>
		printf("TOF ch 4 not booted: %d\r\n", status);
 8000ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cec:	4619      	mov	r1, r3
 8000cee:	4840      	ldr	r0, [pc, #256]	; (8000df0 <TOF_Init+0x26c>)
 8000cf0:	f00e f87e 	bl	800edf0 <iprintf>
		i2c_mux_select_multi(&mux, 0);
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4839      	ldr	r0, [pc, #228]	; (8000ddc <TOF_Init+0x258>)
 8000cf8:	f000 f950 	bl	8000f9c <i2c_mux_select_multi>
		return 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	e064      	b.n	8000dca <TOF_Init+0x246>
	}

	status = VL53L0X_GetDeviceInfo(&dev, &DeviceInfo);
 8000d00:	4938      	ldr	r1, [pc, #224]	; (8000de4 <TOF_Init+0x260>)
 8000d02:	4834      	ldr	r0, [pc, #208]	; (8000dd4 <TOF_Init+0x250>)
 8000d04:	f009 f962 	bl	8009fcc <VL53L0X_GetDeviceInfo>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	71fb      	strb	r3, [r7, #7]
	if (status != VL53L0X_ERROR_NONE) {
 8000d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d00b      	beq.n	8000d2c <TOF_Init+0x1a8>
		printf("VL53L0X_GetDeviceInfo failed: %d\r\n", status);
 8000d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4833      	ldr	r0, [pc, #204]	; (8000de8 <TOF_Init+0x264>)
 8000d1c:	f00e f868 	bl	800edf0 <iprintf>
		i2c_mux_select_multi(&mux, 0);
 8000d20:	2100      	movs	r1, #0
 8000d22:	482e      	ldr	r0, [pc, #184]	; (8000ddc <TOF_Init+0x258>)
 8000d24:	f000 f93a 	bl	8000f9c <i2c_mux_select_multi>
		return 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	e04e      	b.n	8000dca <TOF_Init+0x246>
	}
	configure_TOF(VL53L0X_DEFAULT_ADDRESS);
 8000d2c:	2029      	movs	r0, #41	; 0x29
 8000d2e:	f7ff feab 	bl	8000a88 <configure_TOF>

	i2c_mux_select_multi(&mux,CHANNEL_3);
 8000d32:	2108      	movs	r1, #8
 8000d34:	4829      	ldr	r0, [pc, #164]	; (8000ddc <TOF_Init+0x258>)
 8000d36:	f000 f931 	bl	8000f9c <i2c_mux_select_multi>
	HAL_Delay(5);
 8000d3a:	2005      	movs	r0, #5
 8000d3c:	f001 fa96 	bl	800226c <HAL_Delay>


    HAL_I2C_Mem_Read(&hi2c3,
 8000d40:	230a      	movs	r3, #10
 8000d42:	9302      	str	r3, [sp, #8]
 8000d44:	2301      	movs	r3, #1
 8000d46:	9301      	str	r3, [sp, #4]
 8000d48:	1dbb      	adds	r3, r7, #6
 8000d4a:	9300      	str	r3, [sp, #0]
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	22c0      	movs	r2, #192	; 0xc0
 8000d50:	2152      	movs	r1, #82	; 0x52
 8000d52:	4821      	ldr	r0, [pc, #132]	; (8000dd8 <TOF_Init+0x254>)
 8000d54:	f002 fb4e 	bl	80033f4 <HAL_I2C_Mem_Read>
                     VL53L0X_DEFAULT_ADDRESS << 1,
                     0xC0,
                     I2C_MEMADD_SIZE_8BIT,
                     &dummy, 1, 10);
	status = VL53L0X_WaitDeviceBooted(&dev);
 8000d58:	481e      	ldr	r0, [pc, #120]	; (8000dd4 <TOF_Init+0x250>)
 8000d5a:	f009 fc43 	bl	800a5e4 <VL53L0X_WaitDeviceBooted>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	71fb      	strb	r3, [r7, #7]
	if (status != VL53L0X_ERROR_NONE) {
 8000d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d00b      	beq.n	8000d82 <TOF_Init+0x1fe>
		printf("TOF ch 4 not booted: %d\r\n", status);
 8000d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6e:	4619      	mov	r1, r3
 8000d70:	481f      	ldr	r0, [pc, #124]	; (8000df0 <TOF_Init+0x26c>)
 8000d72:	f00e f83d 	bl	800edf0 <iprintf>
		i2c_mux_select_multi(&mux, 0);
 8000d76:	2100      	movs	r1, #0
 8000d78:	4818      	ldr	r0, [pc, #96]	; (8000ddc <TOF_Init+0x258>)
 8000d7a:	f000 f90f 	bl	8000f9c <i2c_mux_select_multi>
		return 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	e023      	b.n	8000dca <TOF_Init+0x246>
	}
	status = VL53L0X_GetDeviceInfo(&dev, &DeviceInfo);
 8000d82:	4918      	ldr	r1, [pc, #96]	; (8000de4 <TOF_Init+0x260>)
 8000d84:	4813      	ldr	r0, [pc, #76]	; (8000dd4 <TOF_Init+0x250>)
 8000d86:	f009 f921 	bl	8009fcc <VL53L0X_GetDeviceInfo>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
	if (status != VL53L0X_ERROR_NONE) {
 8000d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d00b      	beq.n	8000dae <TOF_Init+0x22a>
		printf("VL53L0X_GetDeviceInfo failed: %d\r\n", status);
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4812      	ldr	r0, [pc, #72]	; (8000de8 <TOF_Init+0x264>)
 8000d9e:	f00e f827 	bl	800edf0 <iprintf>
		i2c_mux_select_multi(&mux, 0);
 8000da2:	2100      	movs	r1, #0
 8000da4:	480d      	ldr	r0, [pc, #52]	; (8000ddc <TOF_Init+0x258>)
 8000da6:	f000 f8f9 	bl	8000f9c <i2c_mux_select_multi>
		return 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	e00d      	b.n	8000dca <TOF_Init+0x246>
	}
	configure_TOF(VL53L0X_DEFAULT_ADDRESS);
 8000dae:	2029      	movs	r0, #41	; 0x29
 8000db0:	f7ff fe6a 	bl	8000a88 <configure_TOF>


	printf("ModelID: %s, Name: %s, Type: %s\r\n",
 8000db4:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <TOF_Init+0x270>)
 8000db6:	4a0b      	ldr	r2, [pc, #44]	; (8000de4 <TOF_Init+0x260>)
 8000db8:	490f      	ldr	r1, [pc, #60]	; (8000df8 <TOF_Init+0x274>)
 8000dba:	4810      	ldr	r0, [pc, #64]	; (8000dfc <TOF_Init+0x278>)
 8000dbc:	f00e f818 	bl	800edf0 <iprintf>
	       DeviceInfo.ProductId, DeviceInfo.Name, DeviceInfo.Type);



	i2c_mux_select_multi(&mux, 0);
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4806      	ldr	r0, [pc, #24]	; (8000ddc <TOF_Init+0x258>)
 8000dc4:	f000 f8ea 	bl	8000f9c <i2c_mux_select_multi>
	return 1;
 8000dc8:	2301      	movs	r3, #1
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000370 	.word	0x20000370
 8000dd8:	200005d8 	.word	0x200005d8
 8000ddc:	20000008 	.word	0x20000008
 8000de0:	0800fd08 	.word	0x0800fd08
 8000de4:	20000500 	.word	0x20000500
 8000de8:	0800fd24 	.word	0x0800fd24
 8000dec:	0800fd48 	.word	0x0800fd48
 8000df0:	0800fd64 	.word	0x0800fd64
 8000df4:	20000520 	.word	0x20000520
 8000df8:	20000540 	.word	0x20000540
 8000dfc:	0800fd80 	.word	0x0800fd80

08000e00 <data_read_TOF>:



int data_read_TOF(uint8_t addr,int ch){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	6039      	str	r1, [r7, #0]
 8000e0a:	71fb      	strb	r3, [r7, #7]

	i2c_mux_select_multi(&mux, ch);
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	4619      	mov	r1, r3
 8000e12:	4812      	ldr	r0, [pc, #72]	; (8000e5c <data_read_TOF+0x5c>)
 8000e14:	f000 f8c2 	bl	8000f9c <i2c_mux_select_multi>
	HAL_Delay(10);
 8000e18:	200a      	movs	r0, #10
 8000e1a:	f001 fa27 	bl	800226c <HAL_Delay>

	VL53L0X_GetRangingMeasurementData(&dev, &RangingData);
 8000e1e:	4910      	ldr	r1, [pc, #64]	; (8000e60 <data_read_TOF+0x60>)
 8000e20:	4810      	ldr	r0, [pc, #64]	; (8000e64 <data_read_TOF+0x64>)
 8000e22:	f00a fa81 	bl	800b328 <VL53L0X_GetRangingMeasurementData>
	//printf("Distance = %u mm on channel %d\r\n", RangingData.RangeMilliMeter,ch);
	if (RangingData.RangeMilliMeter > 300 || RangingData.RangeStatus != 0 || RangingData.SignalRateRtnMegaCps < (0.5 * 65536)){
 8000e26:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <data_read_TOF+0x60>)
 8000e28:	891b      	ldrh	r3, [r3, #8]
 8000e2a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000e2e:	d808      	bhi.n	8000e42 <data_read_TOF+0x42>
 8000e30:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <data_read_TOF+0x60>)
 8000e32:	7e1b      	ldrb	r3, [r3, #24]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d104      	bne.n	8000e42 <data_read_TOF+0x42>
 8000e38:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <data_read_TOF+0x60>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e40:	d203      	bcs.n	8000e4a <data_read_TOF+0x4a>
		printf("Void detected on channel %d\r\n",ch);
 8000e42:	6839      	ldr	r1, [r7, #0]
 8000e44:	4808      	ldr	r0, [pc, #32]	; (8000e68 <data_read_TOF+0x68>)
 8000e46:	f00d ffd3 	bl	800edf0 <iprintf>
	}
	i2c_mux_select_multi(&mux, 0);
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4803      	ldr	r0, [pc, #12]	; (8000e5c <data_read_TOF+0x5c>)
 8000e4e:	f000 f8a5 	bl	8000f9c <i2c_mux_select_multi>
	return 1;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000008 	.word	0x20000008
 8000e60:	20000564 	.word	0x20000564
 8000e64:	20000370 	.word	0x20000370
 8000e68:	0800fda4 	.word	0x0800fda4

08000e6c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000e6c:	b5b0      	push	{r4, r5, r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <MX_FREERTOS_Init+0x2c>)
 8000e74:	1d3c      	adds	r4, r7, #4
 8000e76:	461d      	mov	r5, r3
 8000e78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e7c:	682b      	ldr	r3, [r5, #0]
 8000e7e:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f007 f9b0 	bl	80081ea <osThreadCreate>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	4a03      	ldr	r2, [pc, #12]	; (8000e9c <MX_FREERTOS_Init+0x30>)
 8000e8e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000e90:	bf00      	nop
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bdb0      	pop	{r4, r5, r7, pc}
 8000e98:	0800fdd0 	.word	0x0800fdd0
 8000e9c:	20000580 	.word	0x20000580

08000ea0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ea8:	2001      	movs	r0, #1
 8000eaa:	f007 f9c5 	bl	8008238 <osDelay>
 8000eae:	e7fb      	b.n	8000ea8 <StartDefaultTask+0x8>

08000eb0 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ebc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000ebe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ec8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ecc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
}
 8000ed6:	bf00      	nop
 8000ed8:	3714      	adds	r7, #20
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000ee6:	2004      	movs	r0, #4
 8000ee8:	f7ff ffe2 	bl	8000eb0 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eec:	2001      	movs	r0, #1
 8000eee:	f7ff ffdf 	bl	8000eb0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2105      	movs	r1, #5
 8000ef6:	200b      	movs	r0, #11
 8000ef8:	f001 fa94 	bl	8002424 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000efc:	200b      	movs	r0, #11
 8000efe:	f001 faab 	bl	8002458 <HAL_NVIC_EnableIRQ>

}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b085      	sub	sp, #20
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4013      	ands	r3, r2
 8000f28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
}
 8000f2c:	bf00      	nop
 8000f2e:	3714      	adds	r7, #20
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4c:	2002      	movs	r0, #2
 8000f4e:	f7ff ffda 	bl	8000f06 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f52:	2001      	movs	r0, #1
 8000f54:	f7ff ffd7 	bl	8000f06 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f5c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f60:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f62:	2302      	movs	r3, #2
 8000f64:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	4619      	mov	r1, r3
 8000f6a:	480b      	ldr	r0, [pc, #44]	; (8000f98 <MX_GPIO_Init+0x60>)
 8000f6c:	f001 fcfc 	bl	8002968 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2105      	movs	r1, #5
 8000f74:	2006      	movs	r0, #6
 8000f76:	f001 fa55 	bl	8002424 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000f7a:	2006      	movs	r0, #6
 8000f7c:	f001 fa6c 	bl	8002458 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2105      	movs	r1, #5
 8000f84:	2007      	movs	r0, #7
 8000f86:	f001 fa4d 	bl	8002424 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000f8a:	2007      	movs	r0, #7
 8000f8c:	f001 fa64 	bl	8002458 <HAL_NVIC_EnableIRQ>

}
 8000f90:	bf00      	nop
 8000f92:	3718      	adds	r7, #24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	48000400 	.word	0x48000400

08000f9c <i2c_mux_select_multi>:
	// If ch is in range 0-7 then one channel is enabled, else all are disabled
	uint8_t mask = 1 << ch;
	return i2c_mux_select_multi(mux, mask);
}

int i2c_mux_select_multi(i2c_mux_t* mux, uint8_t mask) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af02      	add	r7, sp, #8
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	70fb      	strb	r3, [r7, #3]
	if (mux->hi2c == NULL) return 1;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d101      	bne.n	8000fb4 <i2c_mux_select_multi+0x18>
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e01a      	b.n	8000fea <i2c_mux_select_multi+0x4e>

	// Transmit bitmask to multiplexer
	uint8_t addr = (I2C_MUX_BASE_ADDR + mux->addr_offset) << 1;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	7a9b      	ldrb	r3, [r3, #10]
 8000fb8:	3370      	adds	r3, #112	; 0x70
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_I2C_Master_Transmit(mux->hi2c, addr, &mask, 1, I2C_MUX_TIMEOUT);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6818      	ldr	r0, [r3, #0]
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	b299      	uxth	r1, r3
 8000fc8:	1cfa      	adds	r2, r7, #3
 8000fca:	230a      	movs	r3, #10
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f001 feee 	bl	8002db0 <HAL_I2C_Master_Transmit>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	73bb      	strb	r3, [r7, #14]
	if (res != HAL_OK) return 1;
 8000fd8:	7bbb      	ldrb	r3, [r7, #14]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <i2c_mux_select_multi+0x46>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e003      	b.n	8000fea <i2c_mux_select_multi+0x4e>

	// Read back bitmask from multiplexer to verify
	HAL_Delay(1);
 8000fe2:	2001      	movs	r0, #1
 8000fe4:	f001 f942 	bl	800226c <HAL_Delay>
	return 0;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <LL_AHB2_GRP1_EnableClock>:
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b085      	sub	sp, #20
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ffa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ffe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001000:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4313      	orrs	r3, r2
 8001008:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800100a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800100e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	4013      	ands	r3, r2
 8001014:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001016:	68fb      	ldr	r3, [r7, #12]
}
 8001018:	bf00      	nop
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800102c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001030:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001032:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4313      	orrs	r3, r2
 800103a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800103c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001040:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4013      	ands	r3, r2
 8001046:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001048:	68fb      	ldr	r3, [r7, #12]
}
 800104a:	bf00      	nop
 800104c:	3714      	adds	r7, #20
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
	...

08001058 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c3;
DMA_HandleTypeDef hdma_i2c3_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800105c:	4b1b      	ldr	r3, [pc, #108]	; (80010cc <MX_I2C1_Init+0x74>)
 800105e:	4a1c      	ldr	r2, [pc, #112]	; (80010d0 <MX_I2C1_Init+0x78>)
 8001060:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001062:	4b1a      	ldr	r3, [pc, #104]	; (80010cc <MX_I2C1_Init+0x74>)
 8001064:	f640 6214 	movw	r2, #3604	; 0xe14
 8001068:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800106a:	4b18      	ldr	r3, [pc, #96]	; (80010cc <MX_I2C1_Init+0x74>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001070:	4b16      	ldr	r3, [pc, #88]	; (80010cc <MX_I2C1_Init+0x74>)
 8001072:	2201      	movs	r2, #1
 8001074:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001076:	4b15      	ldr	r3, [pc, #84]	; (80010cc <MX_I2C1_Init+0x74>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800107c:	4b13      	ldr	r3, [pc, #76]	; (80010cc <MX_I2C1_Init+0x74>)
 800107e:	2200      	movs	r2, #0
 8001080:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001082:	4b12      	ldr	r3, [pc, #72]	; (80010cc <MX_I2C1_Init+0x74>)
 8001084:	2200      	movs	r2, #0
 8001086:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001088:	4b10      	ldr	r3, [pc, #64]	; (80010cc <MX_I2C1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800108e:	4b0f      	ldr	r3, [pc, #60]	; (80010cc <MX_I2C1_Init+0x74>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001094:	480d      	ldr	r0, [pc, #52]	; (80010cc <MX_I2C1_Init+0x74>)
 8001096:	f001 fdef 	bl	8002c78 <HAL_I2C_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010a0:	f000 fb94 	bl	80017cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010a4:	2100      	movs	r1, #0
 80010a6:	4809      	ldr	r0, [pc, #36]	; (80010cc <MX_I2C1_Init+0x74>)
 80010a8:	f002 fe12 	bl	8003cd0 <HAL_I2CEx_ConfigAnalogFilter>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80010b2:	f000 fb8b 	bl	80017cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010b6:	2100      	movs	r1, #0
 80010b8:	4804      	ldr	r0, [pc, #16]	; (80010cc <MX_I2C1_Init+0x74>)
 80010ba:	f002 fe54 	bl	8003d66 <HAL_I2CEx_ConfigDigitalFilter>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80010c4:	f000 fb82 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000584 	.word	0x20000584
 80010d0:	40005400 	.word	0x40005400

080010d4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	; (8001148 <MX_I2C3_Init+0x74>)
 80010da:	4a1c      	ldr	r2, [pc, #112]	; (800114c <MX_I2C3_Init+0x78>)
 80010dc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000E14;
 80010de:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <MX_I2C3_Init+0x74>)
 80010e0:	f640 6214 	movw	r2, #3604	; 0xe14
 80010e4:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80010e6:	4b18      	ldr	r3, [pc, #96]	; (8001148 <MX_I2C3_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ec:	4b16      	ldr	r3, [pc, #88]	; (8001148 <MX_I2C3_Init+0x74>)
 80010ee:	2201      	movs	r2, #1
 80010f0:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f2:	4b15      	ldr	r3, [pc, #84]	; (8001148 <MX_I2C3_Init+0x74>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80010f8:	4b13      	ldr	r3, [pc, #76]	; (8001148 <MX_I2C3_Init+0x74>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010fe:	4b12      	ldr	r3, [pc, #72]	; (8001148 <MX_I2C3_Init+0x74>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001104:	4b10      	ldr	r3, [pc, #64]	; (8001148 <MX_I2C3_Init+0x74>)
 8001106:	2200      	movs	r2, #0
 8001108:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800110a:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_I2C3_Init+0x74>)
 800110c:	2200      	movs	r2, #0
 800110e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001110:	480d      	ldr	r0, [pc, #52]	; (8001148 <MX_I2C3_Init+0x74>)
 8001112:	f001 fdb1 	bl	8002c78 <HAL_I2C_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800111c:	f000 fb56 	bl	80017cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001120:	2100      	movs	r1, #0
 8001122:	4809      	ldr	r0, [pc, #36]	; (8001148 <MX_I2C3_Init+0x74>)
 8001124:	f002 fdd4 	bl	8003cd0 <HAL_I2CEx_ConfigAnalogFilter>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800112e:	f000 fb4d 	bl	80017cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001132:	2100      	movs	r1, #0
 8001134:	4804      	ldr	r0, [pc, #16]	; (8001148 <MX_I2C3_Init+0x74>)
 8001136:	f002 fe16 	bl	8003d66 <HAL_I2CEx_ConfigDigitalFilter>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001140:	f000 fb44 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200005d8 	.word	0x200005d8
 800114c:	40005c00 	.word	0x40005c00

08001150 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b09c      	sub	sp, #112	; 0x70
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
 8001166:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	2250      	movs	r2, #80	; 0x50
 800116e:	2100      	movs	r1, #0
 8001170:	4618      	mov	r0, r3
 8001172:	f00d ff83 	bl	800f07c <memset>
  if(i2cHandle->Instance==I2C1)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a4f      	ldr	r2, [pc, #316]	; (80012b8 <HAL_I2C_MspInit+0x168>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d127      	bne.n	80011d0 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001180:	2304      	movs	r3, #4
 8001182:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001184:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001188:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	4618      	mov	r0, r3
 8001190:	f004 fa5d 	bl	800564e <HAL_RCCEx_PeriphCLKConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800119a:	f000 fb17 	bl	80017cc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800119e:	2002      	movs	r0, #2
 80011a0:	f7ff ff27 	bl	8000ff2 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011a4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011a8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011aa:	2312      	movs	r3, #18
 80011ac:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ae:	2300      	movs	r3, #0
 80011b0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b2:	2300      	movs	r3, #0
 80011b4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011b6:	2304      	movs	r3, #4
 80011b8:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ba:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80011be:	4619      	mov	r1, r3
 80011c0:	483e      	ldr	r0, [pc, #248]	; (80012bc <HAL_I2C_MspInit+0x16c>)
 80011c2:	f001 fbd1 	bl	8002968 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011c6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80011ca:	f7ff ff2b 	bl	8001024 <LL_APB1_GRP1_EnableClock>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80011ce:	e06f      	b.n	80012b0 <HAL_I2C_MspInit+0x160>
  else if(i2cHandle->Instance==I2C3)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a3a      	ldr	r2, [pc, #232]	; (80012c0 <HAL_I2C_MspInit+0x170>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d16a      	bne.n	80012b0 <HAL_I2C_MspInit+0x160>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80011da:	2308      	movs	r3, #8
 80011dc:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80011de:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 80011e2:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011e4:	f107 030c 	add.w	r3, r7, #12
 80011e8:	4618      	mov	r0, r3
 80011ea:	f004 fa30 	bl	800564e <HAL_RCCEx_PeriphCLKConfig>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 80011f4:	f000 faea 	bl	80017cc <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f8:	2001      	movs	r0, #1
 80011fa:	f7ff fefa 	bl	8000ff2 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fe:	2002      	movs	r0, #2
 8001200:	f7ff fef7 	bl	8000ff2 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001204:	2380      	movs	r3, #128	; 0x80
 8001206:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001208:	2312      	movs	r3, #18
 800120a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2300      	movs	r3, #0
 8001212:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001214:	2304      	movs	r3, #4
 8001216:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001218:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800121c:	4619      	mov	r1, r3
 800121e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001222:	f001 fba1 	bl	8002968 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001226:	2310      	movs	r3, #16
 8001228:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800122a:	2312      	movs	r3, #18
 800122c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001232:	2300      	movs	r3, #0
 8001234:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001236:	2304      	movs	r3, #4
 8001238:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800123e:	4619      	mov	r1, r3
 8001240:	481e      	ldr	r0, [pc, #120]	; (80012bc <HAL_I2C_MspInit+0x16c>)
 8001242:	f001 fb91 	bl	8002968 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001246:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800124a:	f7ff feeb 	bl	8001024 <LL_APB1_GRP1_EnableClock>
    hdma_i2c3_tx.Instance = DMA1_Channel1;
 800124e:	4b1d      	ldr	r3, [pc, #116]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 8001250:	4a1d      	ldr	r2, [pc, #116]	; (80012c8 <HAL_I2C_MspInit+0x178>)
 8001252:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Request = DMA_REQUEST_I2C3_TX;
 8001254:	4b1b      	ldr	r3, [pc, #108]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 8001256:	220d      	movs	r2, #13
 8001258:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800125a:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 800125c:	2210      	movs	r2, #16
 800125e:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001260:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001266:	4b17      	ldr	r3, [pc, #92]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 8001268:	2280      	movs	r2, #128	; 0x80
 800126a:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800126c:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 800126e:	2200      	movs	r2, #0
 8001270:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001272:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 8001278:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800127e:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 8001280:	2200      	movs	r2, #0
 8001282:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 8001284:	480f      	ldr	r0, [pc, #60]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 8001286:	f001 f8f5 	bl	8002474 <HAL_DMA_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <HAL_I2C_MspInit+0x144>
      Error_Handler();
 8001290:	f000 fa9c 	bl	80017cc <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c3_tx);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4a0b      	ldr	r2, [pc, #44]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 8001298:	639a      	str	r2, [r3, #56]	; 0x38
 800129a:	4a0a      	ldr	r2, [pc, #40]	; (80012c4 <HAL_I2C_MspInit+0x174>)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 80012a0:	2200      	movs	r2, #0
 80012a2:	2105      	movs	r1, #5
 80012a4:	2020      	movs	r0, #32
 80012a6:	f001 f8bd 	bl	8002424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80012aa:	2020      	movs	r0, #32
 80012ac:	f001 f8d4 	bl	8002458 <HAL_NVIC_EnableIRQ>
}
 80012b0:	bf00      	nop
 80012b2:	3770      	adds	r7, #112	; 0x70
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40005400 	.word	0x40005400
 80012bc:	48000400 	.word	0x48000400
 80012c0:	40005c00 	.word	0x40005c00
 80012c4:	2000062c 	.word	0x2000062c
 80012c8:	40020008 	.word	0x40020008

080012cc <LL_AHB2_GRP1_EnableClock>:
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80012d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80012e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4013      	ands	r3, r2
 80012ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012f0:	68fb      	ldr	r3, [r7, #12]
}
 80012f2:	bf00      	nop
 80012f4:	3714      	adds	r7, #20
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <LL_APB1_GRP1_EnableClock>:
{
 80012fe:	b480      	push	{r7}
 8001300:	b085      	sub	sp, #20
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001306:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800130a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800130c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4313      	orrs	r3, r2
 8001314:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001316:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800131a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4013      	ands	r3, r2
 8001320:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001322:	68fb      	ldr	r3, [r7, #12]
}
 8001324:	bf00      	nop
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001334:	4b16      	ldr	r3, [pc, #88]	; (8001390 <MX_LPTIM1_Init+0x60>)
 8001336:	4a17      	ldr	r2, [pc, #92]	; (8001394 <MX_LPTIM1_Init+0x64>)
 8001338:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800133a:	4b15      	ldr	r3, [pc, #84]	; (8001390 <MX_LPTIM1_Init+0x60>)
 800133c:	2200      	movs	r2, #0
 800133e:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <MX_LPTIM1_Init+0x60>)
 8001342:	2200      	movs	r2, #0
 8001344:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 8001346:	4b12      	ldr	r3, [pc, #72]	; (8001390 <MX_LPTIM1_Init+0x60>)
 8001348:	2200      	movs	r2, #0
 800134a:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 800134c:	4b10      	ldr	r3, [pc, #64]	; (8001390 <MX_LPTIM1_Init+0x60>)
 800134e:	2200      	movs	r2, #0
 8001350:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001352:	4b0f      	ldr	r3, [pc, #60]	; (8001390 <MX_LPTIM1_Init+0x60>)
 8001354:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001358:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800135a:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <MX_LPTIM1_Init+0x60>)
 800135c:	2200      	movs	r2, #0
 800135e:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001360:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <MX_LPTIM1_Init+0x60>)
 8001362:	2200      	movs	r2, #0
 8001364:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8001366:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <MX_LPTIM1_Init+0x60>)
 8001368:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800136c:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <MX_LPTIM1_Init+0x60>)
 8001370:	2200      	movs	r2, #0
 8001372:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001374:	4b06      	ldr	r3, [pc, #24]	; (8001390 <MX_LPTIM1_Init+0x60>)
 8001376:	2200      	movs	r2, #0
 8001378:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <MX_LPTIM1_Init+0x60>)
 800137c:	f002 fd40 	bl	8003e00 <HAL_LPTIM_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8001386:	f000 fa21 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	2000068c 	.word	0x2000068c
 8001394:	40007c00 	.word	0x40007c00

08001398 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b09c      	sub	sp, #112	; 0x70
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	2250      	movs	r2, #80	; 0x50
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f00d fe5f 	bl	800f07c <memset>
  if(lptimHandle->Instance==LPTIM1)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a16      	ldr	r2, [pc, #88]	; (800141c <HAL_LPTIM_MspInit+0x84>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d125      	bne.n	8001414 <HAL_LPTIM_MspInit+0x7c>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80013c8:	2310      	movs	r3, #16
 80013ca:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 80013cc:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80013d0:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013d2:	f107 030c 	add.w	r3, r7, #12
 80013d6:	4618      	mov	r0, r3
 80013d8:	f004 f939 	bl	800564e <HAL_RCCEx_PeriphCLKConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 80013e2:	f000 f9f3 	bl	80017cc <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80013e6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80013ea:	f7ff ff88 	bl	80012fe <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ee:	2002      	movs	r0, #2
 80013f0:	f7ff ff6c 	bl	80012cc <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB5     ------> LPTIM1_IN1
    PB7     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80013f4:	23a0      	movs	r3, #160	; 0xa0
 80013f6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001400:	2300      	movs	r3, #0
 8001402:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8001404:	2301      	movs	r3, #1
 8001406:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001408:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800140c:	4619      	mov	r1, r3
 800140e:	4804      	ldr	r0, [pc, #16]	; (8001420 <HAL_LPTIM_MspInit+0x88>)
 8001410:	f001 faaa 	bl	8002968 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8001414:	bf00      	nop
 8001416:	3770      	adds	r7, #112	; 0x70
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40007c00 	.word	0x40007c00
 8001420:	48000400 	.word	0x48000400

08001424 <__io_putchar>:
		.LinkMode = LINKMODEOFF
};



int __io_putchar(int chr){
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 800142c:	1d39      	adds	r1, r7, #4
 800142e:	f04f 33ff 	mov.w	r3, #4294967295
 8001432:	2201      	movs	r2, #1
 8001434:	4803      	ldr	r0, [pc, #12]	; (8001444 <__io_putchar+0x20>)
 8001436:	f005 fd43 	bl	8006ec0 <HAL_UART_Transmit>
	return chr;
 800143a:	687b      	ldr	r3, [r7, #4]
}
 800143c:	4618      	mov	r0, r3
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000800 	.word	0x20000800

08001448 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	80fb      	strh	r3, [r7, #6]
	//printf("glapitouADXL\r\n");
	if (GPIO_Pin == GPIO_PIN_0 || GPIO_Pin == GPIO_PIN_1){
 8001452:	88fb      	ldrh	r3, [r7, #6]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d002      	beq.n	800145e <HAL_GPIO_EXTI_Callback+0x16>
 8001458:	88fb      	ldrh	r3, [r7, #6]
 800145a:	2b02      	cmp	r3, #2
 800145c:	d12f      	bne.n	80014be <HAL_GPIO_EXTI_Callback+0x76>
			ADXL_IntProto();
 800145e:	f7ff fb03 	bl	8000a68 <ADXL_IntProto>
			int16_t acc[3] = {0,0,0};
 8001462:	2300      	movs	r3, #0
 8001464:	823b      	strh	r3, [r7, #16]
 8001466:	2300      	movs	r3, #0
 8001468:	827b      	strh	r3, [r7, #18]
 800146a:	2300      	movs	r3, #0
 800146c:	82bb      	strh	r3, [r7, #20]
			ADXL_getAccel(acc ,OUTPUT_SIGNED);
 800146e:	f107 0310 	add.w	r3, r7, #16
 8001472:	2101      	movs	r1, #1
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff f851 	bl	800051c <ADXL_getAccel>
			printf("x : %d, y : %d, z : %d\r\n",(int)acc[0],(int)acc[1],(int)acc[2]);
 800147a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800147e:	4619      	mov	r1, r3
 8001480:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001484:	461a      	mov	r2, r3
 8001486:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800148a:	480f      	ldr	r0, [pc, #60]	; (80014c8 <HAL_GPIO_EXTI_Callback+0x80>)
 800148c:	f00d fcb0 	bl	800edf0 <iprintf>
			ADXL_disableSingleTap();
 8001490:	f7ff fad1 	bl	8000a36 <ADXL_disableSingleTap>
	  		BaseType_t higher_priority_task_woken = pdFALSE;
 8001494:	2300      	movs	r3, #0
 8001496:	60fb      	str	r3, [r7, #12]
	  		xSemaphoreGiveFromISR(sem_ADXL, &higher_priority_task_woken);
 8001498:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <HAL_GPIO_EXTI_Callback+0x84>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f107 020c 	add.w	r2, r7, #12
 80014a0:	4611      	mov	r1, r2
 80014a2:	4618      	mov	r0, r3
 80014a4:	f007 f84d 	bl	8008542 <xQueueGiveFromISR>
	  		portYIELD_FROM_ISR(higher_priority_task_woken);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d007      	beq.n	80014be <HAL_GPIO_EXTI_Callback+0x76>
 80014ae:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <HAL_GPIO_EXTI_Callback+0x88>)
 80014b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	f3bf 8f4f 	dsb	sy
 80014ba:	f3bf 8f6f 	isb	sy
	  	}
}
 80014be:	bf00      	nop
 80014c0:	3718      	adds	r7, #24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	0800fde4 	.word	0x0800fde4
 80014cc:	200006c8 	.word	0x200006c8
 80014d0:	e000ed04 	.word	0xe000ed04

080014d4 <taskAccelDetection>:


void taskAccelDetection(void * unused){
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
	ADXL_Init(&adxl);
 80014dc:	4817      	ldr	r0, [pc, #92]	; (800153c <taskAccelDetection+0x68>)
 80014de:	f7ff f8f1 	bl	80006c4 <ADXL_Init>
	sem_ADXL = xSemaphoreCreateBinary();
 80014e2:	2203      	movs	r2, #3
 80014e4:	2100      	movs	r1, #0
 80014e6:	2001      	movs	r0, #1
 80014e8:	f006 ffd6 	bl	8008498 <xQueueGenericCreate>
 80014ec:	4603      	mov	r3, r0
 80014ee:	4a14      	ldr	r2, [pc, #80]	; (8001540 <taskAccelDetection+0x6c>)
 80014f0:	6013      	str	r3, [r2, #0]
	uint8_t mesured_axes = X_axes | Y_axes;
 80014f2:	2306      	movs	r3, #6
 80014f4:	73fb      	strb	r3, [r7, #15]
	uint8_t duration_choc = 0x1B;
 80014f6:	231b      	movs	r3, #27
 80014f8:	73bb      	strb	r3, [r7, #14]
	uint8_t threshold_choc = 0x21;
 80014fa:	2321      	movs	r3, #33	; 0x21
 80014fc:	737b      	strb	r3, [r7, #13]
	ADXL_SetOffset(2,0,-63);
 80014fe:	f06f 023e 	mvn.w	r2, #62	; 0x3e
 8001502:	2100      	movs	r1, #0
 8001504:	2002      	movs	r0, #2
 8001506:	f7ff fa26 	bl	8000956 <ADXL_SetOffset>
	ADXL_Measure(ON);
 800150a:	2000      	movs	r0, #0
 800150c:	f7ff f9f2 	bl	80008f4 <ADXL_Measure>
	for (;;){
		ADXL_enableSingleTap(INT2, mesured_axes,duration_choc, threshold_choc);
 8001510:	7b7b      	ldrb	r3, [r7, #13]
 8001512:	7bba      	ldrb	r2, [r7, #14]
 8001514:	7bf9      	ldrb	r1, [r7, #15]
 8001516:	2001      	movs	r0, #1
 8001518:	f7ff fa39 	bl	800098e <ADXL_enableSingleTap>
		xSemaphoreTake(sem_ADXL,portMAX_DELAY);
 800151c:	4b08      	ldr	r3, [pc, #32]	; (8001540 <taskAccelDetection+0x6c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f04f 31ff 	mov.w	r1, #4294967295
 8001524:	4618      	mov	r0, r3
 8001526:	f007 f899 	bl	800865c <xQueueSemaphoreTake>
		printf("Ouille\r\n");
 800152a:	4806      	ldr	r0, [pc, #24]	; (8001544 <taskAccelDetection+0x70>)
 800152c:	f00d fcc6 	bl	800eebc <puts>
		vTaskDelay(500);
 8001530:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001534:	f007 fb68 	bl	8008c08 <vTaskDelay>
		ADXL_enableSingleTap(INT2, mesured_axes,duration_choc, threshold_choc);
 8001538:	e7ea      	b.n	8001510 <taskAccelDetection+0x3c>
 800153a:	bf00      	nop
 800153c:	20000014 	.word	0x20000014
 8001540:	200006c8 	.word	0x200006c8
 8001544:	0800fe00 	.word	0x0800fe00

08001548 <taskTOFDetection>:
	}
}



void taskTOFDetection(void * unused){
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	//printf("AHHAHAHAHuuuuuuuuu\r\n");
	TOF_Init();
 8001550:	f7ff fb18 	bl	8000b84 <TOF_Init>
	sem_TOF = xSemaphoreCreateBinary();
 8001554:	2203      	movs	r2, #3
 8001556:	2100      	movs	r1, #0
 8001558:	2001      	movs	r0, #1
 800155a:	f006 ff9d 	bl	8008498 <xQueueGenericCreate>
 800155e:	4603      	mov	r3, r0
 8001560:	4a18      	ldr	r2, [pc, #96]	; (80015c4 <taskTOFDetection+0x7c>)
 8001562:	6013      	str	r3, [r2, #0]
	if(HAL_TIM_Base_Start_IT(&htim17) != HAL_OK){
 8001564:	4818      	ldr	r0, [pc, #96]	; (80015c8 <taskTOFDetection+0x80>)
 8001566:	f004 fb51 	bl	8005c0c <HAL_TIM_Base_Start_IT>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d002      	beq.n	8001576 <taskTOFDetection+0x2e>
		printf("ca marche pas\r\n");
 8001570:	4816      	ldr	r0, [pc, #88]	; (80015cc <taskTOFDetection+0x84>)
 8001572:	f00d fca3 	bl	800eebc <puts>
	}
	for(;;){
		//printf("glapitou\r\n");
		__HAL_TIM_GetCounter(&htim17);
 8001576:	4b14      	ldr	r3, [pc, #80]	; (80015c8 <taskTOFDetection+0x80>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		xSemaphoreTake(sem_TOF,portMAX_DELAY);
 800157c:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <taskTOFDetection+0x7c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f04f 31ff 	mov.w	r1, #4294967295
 8001584:	4618      	mov	r0, r3
 8001586:	f007 f869 	bl	800865c <xQueueSemaphoreTake>
		//printf("glapitou1\r\n");
		data_read_TOF(VL53L0X_DEFAULT_ADDRESS,CHANNEL_0);
 800158a:	2101      	movs	r1, #1
 800158c:	2029      	movs	r0, #41	; 0x29
 800158e:	f7ff fc37 	bl	8000e00 <data_read_TOF>
		vTaskDelay(100);
 8001592:	2064      	movs	r0, #100	; 0x64
 8001594:	f007 fb38 	bl	8008c08 <vTaskDelay>
		data_read_TOF(VL53L0X_DEFAULT_ADDRESS,CHANNEL_1);
 8001598:	2102      	movs	r1, #2
 800159a:	2029      	movs	r0, #41	; 0x29
 800159c:	f7ff fc30 	bl	8000e00 <data_read_TOF>
		vTaskDelay(100);
 80015a0:	2064      	movs	r0, #100	; 0x64
 80015a2:	f007 fb31 	bl	8008c08 <vTaskDelay>
		data_read_TOF(VL53L0X_DEFAULT_ADDRESS,CHANNEL_2);
 80015a6:	2104      	movs	r1, #4
 80015a8:	2029      	movs	r0, #41	; 0x29
 80015aa:	f7ff fc29 	bl	8000e00 <data_read_TOF>
		vTaskDelay(100);
 80015ae:	2064      	movs	r0, #100	; 0x64
 80015b0:	f007 fb2a 	bl	8008c08 <vTaskDelay>
		data_read_TOF(VL53L0X_DEFAULT_ADDRESS,CHANNEL_3);
 80015b4:	2108      	movs	r1, #8
 80015b6:	2029      	movs	r0, #41	; 0x29
 80015b8:	f7ff fc22 	bl	8000e00 <data_read_TOF>
		vTaskDelay(100);
 80015bc:	2064      	movs	r0, #100	; 0x64
 80015be:	f007 fb23 	bl	8008c08 <vTaskDelay>
		__HAL_TIM_GetCounter(&htim17);
 80015c2:	e7d8      	b.n	8001576 <taskTOFDetection+0x2e>
 80015c4:	200006c4 	.word	0x200006c4
 80015c8:	200007b4 	.word	0x200007b4
 80015cc:	0800fe08 	.word	0x0800fe08

080015d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015d6:	f000 fdfd 	bl	80021d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015da:	f000 f84f 	bl	800167c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80015de:	f000 f8a5 	bl	800172c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015e2:	f7ff fca9 	bl	8000f38 <MX_GPIO_Init>
  MX_DMA_Init();
 80015e6:	f7ff fc7c 	bl	8000ee2 <MX_DMA_Init>
  MX_I2C1_Init();
 80015ea:	f7ff fd35 	bl	8001058 <MX_I2C1_Init>
  MX_I2C3_Init();
 80015ee:	f7ff fd71 	bl	80010d4 <MX_I2C3_Init>
  MX_MEMORYMAP_Init();
 80015f2:	f000 f8f0 	bl	80017d6 <MX_MEMORYMAP_Init>
  MX_LPUART1_UART_Init();
 80015f6:	f000 fd19 	bl	800202c <MX_LPUART1_UART_Init>
  MX_TIM17_Init();
 80015fa:	f000 fc2f 	bl	8001e5c <MX_TIM17_Init>
  MX_LPTIM1_Init();
 80015fe:	f7ff fe97 	bl	8001330 <MX_LPTIM1_Init>
  MX_TIM1_Init();
 8001602:	f000 faff 	bl	8001c04 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001606:	f000 fbd5 	bl	8001db4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  if(xTaskCreate(taskTOFDetection,"Detection",512,NULL,2,NULL) != pdPASS){
 800160a:	2300      	movs	r3, #0
 800160c:	9301      	str	r3, [sp, #4]
 800160e:	2302      	movs	r3, #2
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2300      	movs	r3, #0
 8001614:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001618:	4912      	ldr	r1, [pc, #72]	; (8001664 <main+0x94>)
 800161a:	4813      	ldr	r0, [pc, #76]	; (8001668 <main+0x98>)
 800161c:	f007 f9aa 	bl	8008974 <xTaskCreate>
 8001620:	4603      	mov	r3, r0
 8001622:	2b01      	cmp	r3, #1
 8001624:	d004      	beq.n	8001630 <main+0x60>
	  printf("Error creating task detection\r\n");
 8001626:	4811      	ldr	r0, [pc, #68]	; (800166c <main+0x9c>)
 8001628:	f00d fc48 	bl	800eebc <puts>
	  Error_Handler();
 800162c:	f000 f8ce 	bl	80017cc <Error_Handler>
  }

  if(xTaskCreate(taskAccelDetection,"Detection Choc",512,NULL,1,NULL) != pdPASS){
 8001630:	2300      	movs	r3, #0
 8001632:	9301      	str	r3, [sp, #4]
 8001634:	2301      	movs	r3, #1
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2300      	movs	r3, #0
 800163a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800163e:	490c      	ldr	r1, [pc, #48]	; (8001670 <main+0xa0>)
 8001640:	480c      	ldr	r0, [pc, #48]	; (8001674 <main+0xa4>)
 8001642:	f007 f997 	bl	8008974 <xTaskCreate>
 8001646:	4603      	mov	r3, r0
 8001648:	2b01      	cmp	r3, #1
 800164a:	d004      	beq.n	8001656 <main+0x86>
  	  printf("Error creating task detection choc\r\n");
 800164c:	480a      	ldr	r0, [pc, #40]	; (8001678 <main+0xa8>)
 800164e:	f00d fc35 	bl	800eebc <puts>
  	  Error_Handler();
 8001652:	f000 f8bb 	bl	80017cc <Error_Handler>
//  	//	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, arr);   // M2 REV
//  	//	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);     // M2 FWD OFF
//  	//	printf("M2 REV 20%%\r\n");
//  	//	HAL_Delay(3000);

  vTaskStartScheduler();
 8001656:	f007 fb0b 	bl	8008c70 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800165a:	f7ff fc07 	bl	8000e6c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800165e:	f006 fdbd 	bl	80081dc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001662:	e7fe      	b.n	8001662 <main+0x92>
 8001664:	0800fe18 	.word	0x0800fe18
 8001668:	08001549 	.word	0x08001549
 800166c:	0800fe24 	.word	0x0800fe24
 8001670:	0800fe44 	.word	0x0800fe44
 8001674:	080014d5 	.word	0x080014d5
 8001678:	0800fe54 	.word	0x0800fe54

0800167c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b09a      	sub	sp, #104	; 0x68
 8001680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001682:	f107 0320 	add.w	r3, r7, #32
 8001686:	2248      	movs	r2, #72	; 0x48
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f00d fcf6 	bl	800f07c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
 800169c:	611a      	str	r2, [r3, #16]
 800169e:	615a      	str	r2, [r3, #20]
 80016a0:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a2:	4b21      	ldr	r3, [pc, #132]	; (8001728 <SystemClock_Config+0xac>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80016aa:	4a1f      	ldr	r2, [pc, #124]	; (8001728 <SystemClock_Config+0xac>)
 80016ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	4b1d      	ldr	r3, [pc, #116]	; (8001728 <SystemClock_Config+0xac>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80016be:	2322      	movs	r3, #34	; 0x22
 80016c0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016c8:	2301      	movs	r3, #1
 80016ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016cc:	2340      	movs	r3, #64	; 0x40
 80016ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80016d0:	2300      	movs	r3, #0
 80016d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80016d4:	2360      	movs	r3, #96	; 0x60
 80016d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016d8:	2300      	movs	r3, #0
 80016da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016dc:	f107 0320 	add.w	r3, r7, #32
 80016e0:	4618      	mov	r0, r3
 80016e2:	f002 ffcf 	bl	8004684 <HAL_RCC_OscConfig>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80016ec:	f000 f86e 	bl	80017cc <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80016f0:	236f      	movs	r3, #111	; 0x6f
 80016f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016f8:	2300      	movs	r3, #0
 80016fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016fc:	2300      	movs	r3, #0
 80016fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001700:	2300      	movs	r3, #0
 8001702:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001704:	2300      	movs	r3, #0
 8001706:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001708:	2300      	movs	r3, #0
 800170a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	2100      	movs	r1, #0
 8001710:	4618      	mov	r0, r3
 8001712:	f003 fb2b 	bl	8004d6c <HAL_RCC_ClockConfig>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800171c:	f000 f856 	bl	80017cc <Error_Handler>
  }
}
 8001720:	bf00      	nop
 8001722:	3768      	adds	r7, #104	; 0x68
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	58000400 	.word	0x58000400

0800172c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b094      	sub	sp, #80	; 0x50
 8001730:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001732:	463b      	mov	r3, r7
 8001734:	2250      	movs	r2, #80	; 0x50
 8001736:	2100      	movs	r1, #0
 8001738:	4618      	mov	r0, r3
 800173a:	f00d fc9f 	bl	800f07c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 800173e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001742:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001744:	2300      	movs	r3, #0
 8001746:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001748:	2310      	movs	r3, #16
 800174a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800174c:	463b      	mov	r3, r7
 800174e:	4618      	mov	r0, r3
 8001750:	f003 ff7d 	bl	800564e <HAL_RCCEx_PeriphCLKConfig>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 800175a:	f000 f837 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800175e:	bf00      	nop
 8001760:	3750      	adds	r7, #80	; 0x50
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a11      	ldr	r2, [pc, #68]	; (80017bc <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d101      	bne.n	800177e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800177a:	f000 fd4b 	bl	8002214 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM17){
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a0f      	ldr	r2, [pc, #60]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d114      	bne.n	80017b2 <HAL_TIM_PeriodElapsedCallback+0x4a>
	  	//printf("glapitousem\r\n");
  		BaseType_t higher_priority_task_woken = pdFALSE;
 8001788:	2300      	movs	r3, #0
 800178a:	60fb      	str	r3, [r7, #12]

  		xSemaphoreGiveFromISR(sem_TOF, &higher_priority_task_woken);
 800178c:	4b0d      	ldr	r3, [pc, #52]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f107 020c 	add.w	r2, r7, #12
 8001794:	4611      	mov	r1, r2
 8001796:	4618      	mov	r0, r3
 8001798:	f006 fed3 	bl	8008542 <xQueueGiveFromISR>

  		portYIELD_FROM_ISR(higher_priority_task_woken);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d007      	beq.n	80017b2 <HAL_TIM_PeriodElapsedCallback+0x4a>
 80017a2:	4b09      	ldr	r3, [pc, #36]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80017a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	f3bf 8f4f 	dsb	sy
 80017ae:	f3bf 8f6f 	isb	sy
  	}
  /* USER CODE END Callback 1 */
}
 80017b2:	bf00      	nop
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40014400 	.word	0x40014400
 80017c0:	40014800 	.word	0x40014800
 80017c4:	200006c4 	.word	0x200006c4
 80017c8:	e000ed04 	.word	0xe000ed04

080017cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d0:	b672      	cpsid	i
}
 80017d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <Error_Handler+0x8>

080017d6 <MX_MEMORYMAP_Init>:

/* USER CODE END 0 */

/* MEMORYMAP init function */
void MX_MEMORYMAP_Init(void)
{
 80017d6:	b480      	push	{r7}
 80017d8:	af00      	add	r7, sp, #0
  /* USER CODE END MEMORYMAP_Init 1 */
  /* USER CODE BEGIN MEMORYMAP_Init 2 */

  /* USER CODE END MEMORYMAP_Init 2 */

}
 80017da:	bf00      	nop
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017e8:	2200      	movs	r2, #0
 80017ea:	210f      	movs	r1, #15
 80017ec:	f06f 0001 	mvn.w	r0, #1
 80017f0:	f000 fe18 	bl	8002424 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001800:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001804:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001806:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4313      	orrs	r3, r2
 800180e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001810:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001814:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4013      	ands	r3, r2
 800181a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800181c:	68fb      	ldr	r3, [r7, #12]
}
 800181e:	bf00      	nop
 8001820:	3714      	adds	r7, #20
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
	...

0800182c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b08c      	sub	sp, #48	; 0x30
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 800183c:	2200      	movs	r2, #0
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	2019      	movs	r0, #25
 8001842:	f000 fdef 	bl	8002424 <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001846:	2019      	movs	r0, #25
 8001848:	f000 fe06 	bl	8002458 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 800184c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001850:	f7ff ffd2 	bl	80017f8 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001854:	f107 0208 	add.w	r2, r7, #8
 8001858:	f107 030c 	add.w	r3, r7, #12
 800185c:	4611      	mov	r1, r2
 800185e:	4618      	mov	r0, r3
 8001860:	f003 fc72 	bl	8005148 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001864:	f003 fc5a 	bl	800511c <HAL_RCC_GetPCLK2Freq>
 8001868:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800186a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800186c:	4a12      	ldr	r2, [pc, #72]	; (80018b8 <HAL_InitTick+0x8c>)
 800186e:	fba2 2303 	umull	r2, r3, r2, r3
 8001872:	0c9b      	lsrs	r3, r3, #18
 8001874:	3b01      	subs	r3, #1
 8001876:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8001878:	4b10      	ldr	r3, [pc, #64]	; (80018bc <HAL_InitTick+0x90>)
 800187a:	4a11      	ldr	r2, [pc, #68]	; (80018c0 <HAL_InitTick+0x94>)
 800187c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 800187e:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <HAL_InitTick+0x90>)
 8001880:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001884:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8001886:	4a0d      	ldr	r2, [pc, #52]	; (80018bc <HAL_InitTick+0x90>)
 8001888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800188a:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <HAL_InitTick+0x90>)
 800188e:	2200      	movs	r2, #0
 8001890:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001892:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <HAL_InitTick+0x90>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8001898:	4808      	ldr	r0, [pc, #32]	; (80018bc <HAL_InitTick+0x90>)
 800189a:	f004 f95f 	bl	8005b5c <HAL_TIM_Base_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d104      	bne.n	80018ae <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 80018a4:	4805      	ldr	r0, [pc, #20]	; (80018bc <HAL_InitTick+0x90>)
 80018a6:	f004 f9b1 	bl	8005c0c <HAL_TIM_Base_Start_IT>
 80018aa:	4603      	mov	r3, r0
 80018ac:	e000      	b.n	80018b0 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3730      	adds	r7, #48	; 0x30
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	431bde83 	.word	0x431bde83
 80018bc:	200006cc 	.word	0x200006cc
 80018c0:	40014400 	.word	0x40014400

080018c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018c8:	e7fe      	b.n	80018c8 <NMI_Handler+0x4>

080018ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ce:	e7fe      	b.n	80018ce <HardFault_Handler+0x4>

080018d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d4:	e7fe      	b.n	80018d4 <MemManage_Handler+0x4>

080018d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018d6:	b480      	push	{r7}
 80018d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018da:	e7fe      	b.n	80018da <BusFault_Handler+0x4>

080018dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e0:	e7fe      	b.n	80018e0 <UsageFault_Handler+0x4>

080018e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018e6:	bf00      	nop
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80018f4:	2001      	movs	r0, #1
 80018f6:	f001 f9a7 	bl	8002c48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}

080018fe <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001902:	2002      	movs	r0, #2
 8001904:	f001 f9a0 	bl	8002c48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}

0800190c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8001910:	4802      	ldr	r0, [pc, #8]	; (800191c <DMA1_Channel1_IRQHandler+0x10>)
 8001912:	f000 ff15 	bl	8002740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	2000062c 	.word	0x2000062c

08001920 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001924:	4803      	ldr	r0, [pc, #12]	; (8001934 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8001926:	f004 fac6 	bl	8005eb6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800192a:	4803      	ldr	r0, [pc, #12]	; (8001938 <TIM1_UP_TIM16_IRQHandler+0x18>)
 800192c:	f004 fac3 	bl	8005eb6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001930:	bf00      	nop
 8001932:	bd80      	pop	{r7, pc}
 8001934:	2000071c 	.word	0x2000071c
 8001938:	200006cc 	.word	0x200006cc

0800193c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
  //printf("glapitousem1\r\n");
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001940:	4803      	ldr	r0, [pc, #12]	; (8001950 <TIM1_TRG_COM_TIM17_IRQHandler+0x14>)
 8001942:	f004 fab8 	bl	8005eb6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8001946:	4803      	ldr	r0, [pc, #12]	; (8001954 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8001948:	f004 fab5 	bl	8005eb6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}
 8001950:	2000071c 	.word	0x2000071c
 8001954:	200007b4 	.word	0x200007b4

08001958 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 800195c:	4802      	ldr	r0, [pc, #8]	; (8001968 <I2C3_EV_IRQHandler+0x10>)
 800195e:	f001 fe63 	bl	8003628 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	200005d8 	.word	0x200005d8

0800196c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001970:	4802      	ldr	r0, [pc, #8]	; (800197c <LPUART1_IRQHandler+0x10>)
 8001972:	f005 fb33 	bl	8006fdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000800 	.word	0x20000800

08001980 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	e00a      	b.n	80019a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001992:	f3af 8000 	nop.w
 8001996:	4601      	mov	r1, r0
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	1c5a      	adds	r2, r3, #1
 800199c:	60ba      	str	r2, [r7, #8]
 800199e:	b2ca      	uxtb	r2, r1
 80019a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dbf0      	blt.n	8001992 <_read+0x12>
  }

  return len;
 80019b0:	687b      	ldr	r3, [r7, #4]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b086      	sub	sp, #24
 80019be:	af00      	add	r7, sp, #0
 80019c0:	60f8      	str	r0, [r7, #12]
 80019c2:	60b9      	str	r1, [r7, #8]
 80019c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	e009      	b.n	80019e0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	60ba      	str	r2, [r7, #8]
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff fd25 	bl	8001424 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	3301      	adds	r3, #1
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	dbf1      	blt.n	80019cc <_write+0x12>
  }
  return len;
 80019e8:	687b      	ldr	r3, [r7, #4]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_close>:

int _close(int file)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b083      	sub	sp, #12
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a1a:	605a      	str	r2, [r3, #4]
  return 0;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <_isatty>:

int _isatty(int file)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a32:	2301      	movs	r3, #1
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
	...

08001a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a64:	4a14      	ldr	r2, [pc, #80]	; (8001ab8 <_sbrk+0x5c>)
 8001a66:	4b15      	ldr	r3, [pc, #84]	; (8001abc <_sbrk+0x60>)
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a70:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d102      	bne.n	8001a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a78:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <_sbrk+0x64>)
 8001a7a:	4a12      	ldr	r2, [pc, #72]	; (8001ac4 <_sbrk+0x68>)
 8001a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a7e:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d207      	bcs.n	8001a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a8c:	f00d fb9a 	bl	800f1c4 <__errno>
 8001a90:	4603      	mov	r3, r0
 8001a92:	220c      	movs	r2, #12
 8001a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	e009      	b.n	8001ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aa2:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <_sbrk+0x64>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4a05      	ldr	r2, [pc, #20]	; (8001ac0 <_sbrk+0x64>)
 8001aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aae:	68fb      	ldr	r3, [r7, #12]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20010000 	.word	0x20010000
 8001abc:	00000400 	.word	0x00000400
 8001ac0:	20000718 	.word	0x20000718
 8001ac4:	20005998 	.word	0x20005998

08001ac8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001acc:	4b24      	ldr	r3, [pc, #144]	; (8001b60 <SystemInit+0x98>)
 8001ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ad2:	4a23      	ldr	r2, [pc, #140]	; (8001b60 <SystemInit+0x98>)
 8001ad4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ad8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001adc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ae6:	f043 0301 	orr.w	r3, r3, #1
 8001aea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001aec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001af0:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001af4:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001af6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b00:	4b18      	ldr	r3, [pc, #96]	; (8001b64 <SystemInit+0x9c>)
 8001b02:	4013      	ands	r3, r2
 8001b04:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001b06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b12:	f023 0305 	bic.w	r3, r3, #5
 8001b16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001b1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b26:	f023 0301 	bic.w	r3, r3, #1
 8001b2a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001b2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b32:	4a0d      	ldr	r2, [pc, #52]	; (8001b68 <SystemInit+0xa0>)
 8001b34:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001b36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b3a:	4a0b      	ldr	r2, [pc, #44]	; (8001b68 <SystemInit+0xa0>)
 8001b3c:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b4c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001b4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b52:	2200      	movs	r2, #0
 8001b54:	619a      	str	r2, [r3, #24]
}
 8001b56:	bf00      	nop
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000ed00 	.word	0xe000ed00
 8001b64:	faf6fefb 	.word	0xfaf6fefb
 8001b68:	22041000 	.word	0x22041000

08001b6c <LL_AHB2_GRP1_EnableClock>:
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b88:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b90:	68fb      	ldr	r3, [r7, #12]
}
 8001b92:	bf00      	nop
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr

08001b9e <LL_APB1_GRP1_EnableClock>:
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	b085      	sub	sp, #20
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ba6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001baa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
}
 8001bc4:	bf00      	nop
 8001bc6:	3714      	adds	r7, #20
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <LL_APB2_GRP1_EnableClock>:
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001bd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bdc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001be8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
}
 8001bf6:	bf00      	nop
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
	...

08001c04 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b09c      	sub	sp, #112	; 0x70
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c0a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	609a      	str	r2, [r3, #8]
 8001c16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c18:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c24:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
 8001c34:	615a      	str	r2, [r3, #20]
 8001c36:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c38:	1d3b      	adds	r3, r7, #4
 8001c3a:	2234      	movs	r2, #52	; 0x34
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f00d fa1c 	bl	800f07c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c44:	4b59      	ldr	r3, [pc, #356]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c46:	4a5a      	ldr	r2, [pc, #360]	; (8001db0 <MX_TIM1_Init+0x1ac>)
 8001c48:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c4a:	4b58      	ldr	r3, [pc, #352]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c50:	4b56      	ldr	r3, [pc, #344]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3200-1;
 8001c56:	4b55      	ldr	r3, [pc, #340]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c58:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001c5c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c5e:	4b53      	ldr	r3, [pc, #332]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c64:	4b51      	ldr	r3, [pc, #324]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6a:	4b50      	ldr	r3, [pc, #320]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c70:	484e      	ldr	r0, [pc, #312]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c72:	f003 ff73 	bl	8005b5c <HAL_TIM_Base_Init>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001c7c:	f7ff fda6 	bl	80017cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c84:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c86:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4847      	ldr	r0, [pc, #284]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c8e:	f004 fb29 	bl	80062e4 <HAL_TIM_ConfigClockSource>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001c98:	f7ff fd98 	bl	80017cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c9c:	4843      	ldr	r0, [pc, #268]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001c9e:	f004 f803 	bl	8005ca8 <HAL_TIM_PWM_Init>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001ca8:	f7ff fd90 	bl	80017cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cac:	2300      	movs	r3, #0
 8001cae:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cb8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	483b      	ldr	r0, [pc, #236]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001cc0:	f004 ff80 	bl	8006bc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001cca:	f7ff fd7f 	bl	80017cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cce:	2360      	movs	r3, #96	; 0x60
 8001cd0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 1600;
 8001cd2:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8001cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	482d      	ldr	r0, [pc, #180]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001cf6:	f004 f9e1 	bl	80060bc <HAL_TIM_PWM_ConfigChannel>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001d00:	f7ff fd64 	bl	80017cc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d08:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001d0c:	2204      	movs	r2, #4
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4826      	ldr	r0, [pc, #152]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001d12:	f004 f9d3 	bl	80060bc <HAL_TIM_PWM_ConfigChannel>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8001d1c:	f7ff fd56 	bl	80017cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d20:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001d24:	2208      	movs	r2, #8
 8001d26:	4619      	mov	r1, r3
 8001d28:	4820      	ldr	r0, [pc, #128]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001d2a:	f004 f9c7 	bl	80060bc <HAL_TIM_PWM_ConfigChannel>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8001d34:	f7ff fd4a 	bl	80017cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d38:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001d3c:	220c      	movs	r2, #12
 8001d3e:	4619      	mov	r1, r3
 8001d40:	481a      	ldr	r0, [pc, #104]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001d42:	f004 f9bb 	bl	80060bc <HAL_TIM_PWM_ConfigChannel>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8001d4c:	f7ff fd3e 	bl	80017cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d50:	2300      	movs	r3, #0
 8001d52:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d54:	2300      	movs	r3, #0
 8001d56:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d68:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d72:	2300      	movs	r3, #0
 8001d74:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001d80:	2300      	movs	r3, #0
 8001d82:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d84:	2300      	movs	r3, #0
 8001d86:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d88:	1d3b      	adds	r3, r7, #4
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4807      	ldr	r0, [pc, #28]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001d8e:	f004 ff79 	bl	8006c84 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 8001d98:	f7ff fd18 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d9c:	4803      	ldr	r0, [pc, #12]	; (8001dac <MX_TIM1_Init+0x1a8>)
 8001d9e:	f000 f8e7 	bl	8001f70 <HAL_TIM_MspPostInit>

}
 8001da2:	bf00      	nop
 8001da4:	3770      	adds	r7, #112	; 0x70
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	2000071c 	.word	0x2000071c
 8001db0:	40012c00 	.word	0x40012c00

08001db4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08c      	sub	sp, #48	; 0x30
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dba:	f107 030c 	add.w	r3, r7, #12
 8001dbe:	2224      	movs	r2, #36	; 0x24
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f00d f95a 	bl	800f07c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc8:	463b      	mov	r3, r7
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	605a      	str	r2, [r3, #4]
 8001dd0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dd2:	4b21      	ldr	r3, [pc, #132]	; (8001e58 <MX_TIM2_Init+0xa4>)
 8001dd4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001dd8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001dda:	4b1f      	ldr	r3, [pc, #124]	; (8001e58 <MX_TIM2_Init+0xa4>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de0:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <MX_TIM2_Init+0xa4>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001de6:	4b1c      	ldr	r3, [pc, #112]	; (8001e58 <MX_TIM2_Init+0xa4>)
 8001de8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dee:	4b1a      	ldr	r3, [pc, #104]	; (8001e58 <MX_TIM2_Init+0xa4>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df4:	4b18      	ldr	r3, [pc, #96]	; (8001e58 <MX_TIM2_Init+0xa4>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e02:	2301      	movs	r3, #1
 8001e04:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e06:	2300      	movs	r3, #0
 8001e08:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e12:	2301      	movs	r3, #1
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e16:	2300      	movs	r3, #0
 8001e18:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001e1e:	f107 030c 	add.w	r3, r7, #12
 8001e22:	4619      	mov	r1, r3
 8001e24:	480c      	ldr	r0, [pc, #48]	; (8001e58 <MX_TIM2_Init+0xa4>)
 8001e26:	f003 ffa0 	bl	8005d6a <HAL_TIM_Encoder_Init>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001e30:	f7ff fccc 	bl	80017cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e34:	2300      	movs	r3, #0
 8001e36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e3c:	463b      	mov	r3, r7
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4805      	ldr	r0, [pc, #20]	; (8001e58 <MX_TIM2_Init+0xa4>)
 8001e42:	f004 febf 	bl	8006bc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001e4c:	f7ff fcbe 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e50:	bf00      	nop
 8001e52:	3730      	adds	r7, #48	; 0x30
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000768 	.word	0x20000768

08001e5c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001e60:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <MX_TIM17_Init+0x44>)
 8001e62:	4a10      	ldr	r2, [pc, #64]	; (8001ea4 <MX_TIM17_Init+0x48>)
 8001e64:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 79;
 8001e66:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <MX_TIM17_Init+0x44>)
 8001e68:	224f      	movs	r2, #79	; 0x4f
 8001e6a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <MX_TIM17_Init+0x44>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <MX_TIM17_Init+0x44>)
 8001e74:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e78:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e7a:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <MX_TIM17_Init+0x44>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001e80:	4b07      	ldr	r3, [pc, #28]	; (8001ea0 <MX_TIM17_Init+0x44>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e86:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <MX_TIM17_Init+0x44>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001e8c:	4804      	ldr	r0, [pc, #16]	; (8001ea0 <MX_TIM17_Init+0x44>)
 8001e8e:	f003 fe65 	bl	8005b5c <HAL_TIM_Base_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8001e98:	f7ff fc98 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	200007b4 	.word	0x200007b4
 8001ea4:	40014800 	.word	0x40014800

08001ea8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a16      	ldr	r2, [pc, #88]	; (8001f10 <HAL_TIM_Base_MspInit+0x68>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d114      	bne.n	8001ee4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001eba:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ebe:	f7ff fe87 	bl	8001bd0 <LL_APB2_GRP1_EnableClock>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2105      	movs	r1, #5
 8001ec6:	2019      	movs	r0, #25
 8001ec8:	f000 faac 	bl	8002424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001ecc:	2019      	movs	r0, #25
 8001ece:	f000 fac3 	bl	8002458 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2105      	movs	r1, #5
 8001ed6:	201a      	movs	r0, #26
 8001ed8:	f000 faa4 	bl	8002424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001edc:	201a      	movs	r0, #26
 8001ede:	f000 fabb 	bl	8002458 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001ee2:	e010      	b.n	8001f06 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM17)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a0a      	ldr	r2, [pc, #40]	; (8001f14 <HAL_TIM_Base_MspInit+0x6c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d10b      	bne.n	8001f06 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001eee:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001ef2:	f7ff fe6d 	bl	8001bd0 <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2105      	movs	r1, #5
 8001efa:	201a      	movs	r0, #26
 8001efc:	f000 fa92 	bl	8002424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001f00:	201a      	movs	r0, #26
 8001f02:	f000 faa9 	bl	8002458 <HAL_NVIC_EnableIRQ>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40012c00 	.word	0x40012c00
 8001f14:	40014800 	.word	0x40014800

08001f18 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b088      	sub	sp, #32
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f20:	f107 030c 	add.w	r3, r7, #12
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
 8001f2e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f38:	d116      	bne.n	8001f68 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	f7ff fe2f 	bl	8001b9e <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f40:	2001      	movs	r0, #1
 8001f42:	f7ff fe13 	bl	8001b6c <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f46:	2303      	movs	r3, #3
 8001f48:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f56:	2301      	movs	r3, #1
 8001f58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f5a:	f107 030c 	add.w	r3, r7, #12
 8001f5e:	4619      	mov	r1, r3
 8001f60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f64:	f000 fd00 	bl	8002968 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001f68:	bf00      	nop
 8001f6a:	3720      	adds	r7, #32
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b088      	sub	sp, #32
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 030c 	add.w	r3, r7, #12
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a0d      	ldr	r2, [pc, #52]	; (8001fc4 <HAL_TIM_MspPostInit+0x54>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d114      	bne.n	8001fbc <HAL_TIM_MspPostInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f92:	2001      	movs	r0, #1
 8001f94:	f7ff fdea 	bl	8001b6c <LL_AHB2_GRP1_EnableClock>
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001f98:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001f9c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001faa:	2301      	movs	r3, #1
 8001fac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fae:	f107 030c 	add.w	r3, r7, #12
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fb8:	f000 fcd6 	bl	8002968 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001fbc:	bf00      	nop
 8001fbe:	3720      	adds	r7, #32
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40012c00 	.word	0x40012c00

08001fc8 <LL_AHB2_GRP1_EnableClock>:
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001fd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fd4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fe4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001fec:	68fb      	ldr	r3, [r7, #12]
}
 8001fee:	bf00      	nop
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <LL_APB1_GRP2_EnableClock>:
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b085      	sub	sp, #20
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002002:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002006:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002008:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4313      	orrs	r3, r2
 8002010:	65cb      	str	r3, [r1, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002012:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002016:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4013      	ands	r3, r2
 800201c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800201e:	68fb      	ldr	r3, [r7, #12]
}
 8002020:	bf00      	nop
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002030:	4b22      	ldr	r3, [pc, #136]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002032:	4a23      	ldr	r2, [pc, #140]	; (80020c0 <MX_LPUART1_UART_Init+0x94>)
 8002034:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8002036:	4b21      	ldr	r3, [pc, #132]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002038:	4a22      	ldr	r2, [pc, #136]	; (80020c4 <MX_LPUART1_UART_Init+0x98>)
 800203a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800203c:	4b1f      	ldr	r3, [pc, #124]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 800203e:	2200      	movs	r2, #0
 8002040:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002042:	4b1e      	ldr	r3, [pc, #120]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002044:	2200      	movs	r2, #0
 8002046:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002048:	4b1c      	ldr	r3, [pc, #112]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 800204a:	2200      	movs	r2, #0
 800204c:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800204e:	4b1b      	ldr	r3, [pc, #108]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002050:	220c      	movs	r2, #12
 8002052:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002054:	4b19      	ldr	r3, [pc, #100]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002056:	2200      	movs	r2, #0
 8002058:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800205a:	4b18      	ldr	r3, [pc, #96]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 800205c:	2200      	movs	r2, #0
 800205e:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002060:	4b16      	ldr	r3, [pc, #88]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002062:	2200      	movs	r2, #0
 8002064:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002066:	4b15      	ldr	r3, [pc, #84]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002068:	2200      	movs	r2, #0
 800206a:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800206c:	4b13      	ldr	r3, [pc, #76]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 800206e:	2200      	movs	r2, #0
 8002070:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002072:	4812      	ldr	r0, [pc, #72]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002074:	f004 fed4 	bl	8006e20 <HAL_UART_Init>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 800207e:	f7ff fba5 	bl	80017cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002082:	2100      	movs	r1, #0
 8002084:	480d      	ldr	r0, [pc, #52]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002086:	f005 ffc6 	bl	8008016 <HAL_UARTEx_SetTxFifoThreshold>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8002090:	f7ff fb9c 	bl	80017cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002094:	2100      	movs	r1, #0
 8002096:	4809      	ldr	r0, [pc, #36]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 8002098:	f005 fffb 	bl	8008092 <HAL_UARTEx_SetRxFifoThreshold>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 80020a2:	f7ff fb93 	bl	80017cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80020a6:	4805      	ldr	r0, [pc, #20]	; (80020bc <MX_LPUART1_UART_Init+0x90>)
 80020a8:	f005 ff7c 	bl	8007fa4 <HAL_UARTEx_DisableFifoMode>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 80020b2:	f7ff fb8b 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20000800 	.word	0x20000800
 80020c0:	40008000 	.word	0x40008000
 80020c4:	00033324 	.word	0x00033324

080020c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b09c      	sub	sp, #112	; 0x70
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020e0:	f107 030c 	add.w	r3, r7, #12
 80020e4:	2250      	movs	r2, #80	; 0x50
 80020e6:	2100      	movs	r1, #0
 80020e8:	4618      	mov	r0, r3
 80020ea:	f00c ffc7 	bl	800f07c <memset>
  if(uartHandle->Instance==LPUART1)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a1a      	ldr	r2, [pc, #104]	; (800215c <HAL_UART_MspInit+0x94>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d12c      	bne.n	8002152 <HAL_UART_MspInit+0x8a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80020f8:	2302      	movs	r3, #2
 80020fa:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80020fc:	2300      	movs	r3, #0
 80020fe:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002100:	f107 030c 	add.w	r3, r7, #12
 8002104:	4618      	mov	r0, r3
 8002106:	f003 faa2 	bl	800564e <HAL_RCCEx_PeriphCLKConfig>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002110:	f7ff fb5c 	bl	80017cc <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002114:	2001      	movs	r0, #1
 8002116:	f7ff ff70 	bl	8001ffa <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211a:	2001      	movs	r0, #1
 800211c:	f7ff ff54 	bl	8001fc8 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002120:	230c      	movs	r3, #12
 8002122:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002130:	2308      	movs	r3, #8
 8002132:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002134:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002138:	4619      	mov	r1, r3
 800213a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800213e:	f000 fc13 	bl	8002968 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8002142:	2200      	movs	r2, #0
 8002144:	2105      	movs	r1, #5
 8002146:	2025      	movs	r0, #37	; 0x25
 8002148:	f000 f96c 	bl	8002424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800214c:	2025      	movs	r0, #37	; 0x25
 800214e:	f000 f983 	bl	8002458 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8002152:	bf00      	nop
 8002154:	3770      	adds	r7, #112	; 0x70
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	40008000 	.word	0x40008000

08002160 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002160:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002162:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002164:	3304      	adds	r3, #4

08002166 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002166:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002168:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800216a:	d3f9      	bcc.n	8002160 <CopyDataInit>
  bx lr
 800216c:	4770      	bx	lr

0800216e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800216e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002170:	3004      	adds	r0, #4

08002172 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002172:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002174:	d3fb      	bcc.n	800216e <FillZerobss>
  bx lr
 8002176:	4770      	bx	lr

08002178 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002178:	480c      	ldr	r0, [pc, #48]	; (80021ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800217a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800217c:	f7ff fca4 	bl	8001ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002180:	480b      	ldr	r0, [pc, #44]	; (80021b0 <LoopForever+0x6>)
 8002182:	490c      	ldr	r1, [pc, #48]	; (80021b4 <LoopForever+0xa>)
 8002184:	4a0c      	ldr	r2, [pc, #48]	; (80021b8 <LoopForever+0xe>)
 8002186:	2300      	movs	r3, #0
 8002188:	f7ff ffed 	bl	8002166 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800218c:	480b      	ldr	r0, [pc, #44]	; (80021bc <LoopForever+0x12>)
 800218e:	490c      	ldr	r1, [pc, #48]	; (80021c0 <LoopForever+0x16>)
 8002190:	4a0c      	ldr	r2, [pc, #48]	; (80021c4 <LoopForever+0x1a>)
 8002192:	2300      	movs	r3, #0
 8002194:	f7ff ffe7 	bl	8002166 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002198:	480b      	ldr	r0, [pc, #44]	; (80021c8 <LoopForever+0x1e>)
 800219a:	490c      	ldr	r1, [pc, #48]	; (80021cc <LoopForever+0x22>)
 800219c:	2300      	movs	r3, #0
 800219e:	f7ff ffe8 	bl	8002172 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80021a2:	f00d f815 	bl	800f1d0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80021a6:	f7ff fa13 	bl	80015d0 <main>

080021aa <LoopForever>:

LoopForever:
  b LoopForever
 80021aa:	e7fe      	b.n	80021aa <LoopForever>
  ldr   r0, =_estack
 80021ac:	20010000 	.word	0x20010000
  INIT_DATA _sdata, _edata, _sidata
 80021b0:	20000008 	.word	0x20000008
 80021b4:	20000348 	.word	0x20000348
 80021b8:	0801045c 	.word	0x0801045c
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80021bc:	20030000 	.word	0x20030000
 80021c0:	20030000 	.word	0x20030000
 80021c4:	0801079c 	.word	0x0801079c
  INIT_BSS _sbss, _ebss
 80021c8:	20000348 	.word	0x20000348
 80021cc:	20005998 	.word	0x20005998

080021d0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021d0:	e7fe      	b.n	80021d0 <ADC1_IRQHandler>
	...

080021d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021da:	2300      	movs	r3, #0
 80021dc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021de:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <HAL_Init+0x3c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a0b      	ldr	r2, [pc, #44]	; (8002210 <HAL_Init+0x3c>)
 80021e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021e8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021ea:	2003      	movs	r0, #3
 80021ec:	f000 f90f 	bl	800240e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021f0:	2005      	movs	r0, #5
 80021f2:	f7ff fb1b 	bl	800182c <HAL_InitTick>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d002      	beq.n	8002202 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	71fb      	strb	r3, [r7, #7]
 8002200:	e001      	b.n	8002206 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002202:	f7ff faef 	bl	80017e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002206:	79fb      	ldrb	r3, [r7, #7]
}
 8002208:	4618      	mov	r0, r3
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	58004000 	.word	0x58004000

08002214 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002218:	4b06      	ldr	r3, [pc, #24]	; (8002234 <HAL_IncTick+0x20>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	461a      	mov	r2, r3
 800221e:	4b06      	ldr	r3, [pc, #24]	; (8002238 <HAL_IncTick+0x24>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4413      	add	r3, r2
 8002224:	4a04      	ldr	r2, [pc, #16]	; (8002238 <HAL_IncTick+0x24>)
 8002226:	6013      	str	r3, [r2, #0]
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	20000028 	.word	0x20000028
 8002238:	20000894 	.word	0x20000894

0800223c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  return uwTick;
 8002240:	4b03      	ldr	r3, [pc, #12]	; (8002250 <HAL_GetTick+0x14>)
 8002242:	681b      	ldr	r3, [r3, #0]
}
 8002244:	4618      	mov	r0, r3
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	20000894 	.word	0x20000894

08002254 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <HAL_GetTickPrio+0x14>)
 800225a:	681b      	ldr	r3, [r3, #0]
}
 800225c:	4618      	mov	r0, r3
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	20000024 	.word	0x20000024

0800226c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002274:	f7ff ffe2 	bl	800223c <HAL_GetTick>
 8002278:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002284:	d005      	beq.n	8002292 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002286:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <HAL_Delay+0x44>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	461a      	mov	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4413      	add	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002292:	bf00      	nop
 8002294:	f7ff ffd2 	bl	800223c <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d8f7      	bhi.n	8002294 <HAL_Delay+0x28>
  {
  }
}
 80022a4:	bf00      	nop
 80022a6:	bf00      	nop
 80022a8:	3710      	adds	r7, #16
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000028 	.word	0x20000028

080022b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022c4:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <__NVIC_SetPriorityGrouping+0x44>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022d0:	4013      	ands	r3, r2
 80022d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022e6:	4a04      	ldr	r2, [pc, #16]	; (80022f8 <__NVIC_SetPriorityGrouping+0x44>)
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	60d3      	str	r3, [r2, #12]
}
 80022ec:	bf00      	nop
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	e000ed00 	.word	0xe000ed00

080022fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002300:	4b04      	ldr	r3, [pc, #16]	; (8002314 <__NVIC_GetPriorityGrouping+0x18>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	0a1b      	lsrs	r3, r3, #8
 8002306:	f003 0307 	and.w	r3, r3, #7
}
 800230a:	4618      	mov	r0, r3
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002326:	2b00      	cmp	r3, #0
 8002328:	db0b      	blt.n	8002342 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800232a:	79fb      	ldrb	r3, [r7, #7]
 800232c:	f003 021f 	and.w	r2, r3, #31
 8002330:	4907      	ldr	r1, [pc, #28]	; (8002350 <__NVIC_EnableIRQ+0x38>)
 8002332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002336:	095b      	lsrs	r3, r3, #5
 8002338:	2001      	movs	r0, #1
 800233a:	fa00 f202 	lsl.w	r2, r0, r2
 800233e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002342:	bf00      	nop
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	e000e100 	.word	0xe000e100

08002354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	6039      	str	r1, [r7, #0]
 800235e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002364:	2b00      	cmp	r3, #0
 8002366:	db0a      	blt.n	800237e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	b2da      	uxtb	r2, r3
 800236c:	490c      	ldr	r1, [pc, #48]	; (80023a0 <__NVIC_SetPriority+0x4c>)
 800236e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002372:	0112      	lsls	r2, r2, #4
 8002374:	b2d2      	uxtb	r2, r2
 8002376:	440b      	add	r3, r1
 8002378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800237c:	e00a      	b.n	8002394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	b2da      	uxtb	r2, r3
 8002382:	4908      	ldr	r1, [pc, #32]	; (80023a4 <__NVIC_SetPriority+0x50>)
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	3b04      	subs	r3, #4
 800238c:	0112      	lsls	r2, r2, #4
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	440b      	add	r3, r1
 8002392:	761a      	strb	r2, [r3, #24]
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	e000e100 	.word	0xe000e100
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b089      	sub	sp, #36	; 0x24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f003 0307 	and.w	r3, r3, #7
 80023ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f1c3 0307 	rsb	r3, r3, #7
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	bf28      	it	cs
 80023c6:	2304      	movcs	r3, #4
 80023c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3304      	adds	r3, #4
 80023ce:	2b06      	cmp	r3, #6
 80023d0:	d902      	bls.n	80023d8 <NVIC_EncodePriority+0x30>
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	3b03      	subs	r3, #3
 80023d6:	e000      	b.n	80023da <NVIC_EncodePriority+0x32>
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023dc:	f04f 32ff 	mov.w	r2, #4294967295
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43da      	mvns	r2, r3
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	401a      	ands	r2, r3
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023f0:	f04f 31ff 	mov.w	r1, #4294967295
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	fa01 f303 	lsl.w	r3, r1, r3
 80023fa:	43d9      	mvns	r1, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002400:	4313      	orrs	r3, r2
         );
}
 8002402:	4618      	mov	r0, r3
 8002404:	3724      	adds	r7, #36	; 0x24
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff ff4c 	bl	80022b4 <__NVIC_SetPriorityGrouping>
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
 8002430:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002432:	f7ff ff63 	bl	80022fc <__NVIC_GetPriorityGrouping>
 8002436:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	68b9      	ldr	r1, [r7, #8]
 800243c:	6978      	ldr	r0, [r7, #20]
 800243e:	f7ff ffb3 	bl	80023a8 <NVIC_EncodePriority>
 8002442:	4602      	mov	r2, r0
 8002444:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002448:	4611      	mov	r1, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff ff82 	bl	8002354 <__NVIC_SetPriority>
}
 8002450:	bf00      	nop
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff ff56 	bl	8002318 <__NVIC_EnableIRQ>
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e08e      	b.n	80025a4 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	4b47      	ldr	r3, [pc, #284]	; (80025ac <HAL_DMA_Init+0x138>)
 800248e:	429a      	cmp	r2, r3
 8002490:	d80f      	bhi.n	80024b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	461a      	mov	r2, r3
 8002498:	4b45      	ldr	r3, [pc, #276]	; (80025b0 <HAL_DMA_Init+0x13c>)
 800249a:	4413      	add	r3, r2
 800249c:	4a45      	ldr	r2, [pc, #276]	; (80025b4 <HAL_DMA_Init+0x140>)
 800249e:	fba2 2303 	umull	r2, r3, r2, r3
 80024a2:	091b      	lsrs	r3, r3, #4
 80024a4:	009a      	lsls	r2, r3, #2
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a42      	ldr	r2, [pc, #264]	; (80025b8 <HAL_DMA_Init+0x144>)
 80024ae:	641a      	str	r2, [r3, #64]	; 0x40
 80024b0:	e00e      	b.n	80024d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	4b40      	ldr	r3, [pc, #256]	; (80025bc <HAL_DMA_Init+0x148>)
 80024ba:	4413      	add	r3, r2
 80024bc:	4a3d      	ldr	r2, [pc, #244]	; (80025b4 <HAL_DMA_Init+0x140>)
 80024be:	fba2 2303 	umull	r2, r3, r2, r3
 80024c2:	091b      	lsrs	r3, r3, #4
 80024c4:	009a      	lsls	r2, r3, #2
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a3c      	ldr	r2, [pc, #240]	; (80025c0 <HAL_DMA_Init+0x14c>)
 80024ce:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80024e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80024f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002500:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800250c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	4313      	orrs	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 f9bc 	bl	80028a0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002530:	d102      	bne.n	8002538 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002540:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002544:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800254e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d010      	beq.n	800257a <HAL_DMA_Init+0x106>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	2b04      	cmp	r3, #4
 800255e:	d80c      	bhi.n	800257a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f000 f9db 	bl	800291c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002576:	605a      	str	r2, [r3, #4]
 8002578:	e008      	b.n	800258c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40020407 	.word	0x40020407
 80025b0:	bffdfff8 	.word	0xbffdfff8
 80025b4:	cccccccd 	.word	0xcccccccd
 80025b8:	40020000 	.word	0x40020000
 80025bc:	bffdfbf8 	.word	0xbffdfbf8
 80025c0:	40020400 	.word	0x40020400

080025c4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e04f      	b.n	8002676 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d008      	beq.n	80025f4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2204      	movs	r2, #4
 80025e6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e040      	b.n	8002676 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 020e 	bic.w	r2, r2, #14
 8002602:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800260e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002612:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 0201 	bic.w	r2, r2, #1
 8002622:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002628:	f003 021c 	and.w	r2, r3, #28
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	2101      	movs	r1, #1
 8002632:	fa01 f202 	lsl.w	r2, r1, r2
 8002636:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002640:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00c      	beq.n	8002664 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002654:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002658:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002662:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b084      	sub	sp, #16
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800268a:	2300      	movs	r3, #0
 800268c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d005      	beq.n	80026a6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2204      	movs	r2, #4
 800269e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
 80026a4:	e047      	b.n	8002736 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f022 020e 	bic.w	r2, r2, #14
 80026b4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f022 0201 	bic.w	r2, r2, #1
 80026c4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	f003 021c 	and.w	r2, r3, #28
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	2101      	movs	r1, #1
 80026e4:	fa01 f202 	lsl.w	r2, r1, r2
 80026e8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80026f2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00c      	beq.n	8002716 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002706:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800270a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002714:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	4798      	blx	r3
    }
  }
  return status;
 8002736:	7bfb      	ldrb	r3, [r7, #15]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275c:	f003 031c 	and.w	r3, r3, #28
 8002760:	2204      	movs	r2, #4
 8002762:	409a      	lsls	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4013      	ands	r3, r2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d026      	beq.n	80027ba <HAL_DMA_IRQHandler+0x7a>
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	f003 0304 	and.w	r3, r3, #4
 8002772:	2b00      	cmp	r3, #0
 8002774:	d021      	beq.n	80027ba <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0320 	and.w	r3, r3, #32
 8002780:	2b00      	cmp	r3, #0
 8002782:	d107      	bne.n	8002794 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0204 	bic.w	r2, r2, #4
 8002792:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002798:	f003 021c 	and.w	r2, r3, #28
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a0:	2104      	movs	r1, #4
 80027a2:	fa01 f202 	lsl.w	r2, r1, r2
 80027a6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d071      	beq.n	8002894 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80027b8:	e06c      	b.n	8002894 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027be:	f003 031c 	and.w	r3, r3, #28
 80027c2:	2202      	movs	r2, #2
 80027c4:	409a      	lsls	r2, r3
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	4013      	ands	r3, r2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d02e      	beq.n	800282c <HAL_DMA_IRQHandler+0xec>
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d029      	beq.n	800282c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10b      	bne.n	80027fe <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 020a 	bic.w	r2, r2, #10
 80027f4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002802:	f003 021c 	and.w	r2, r3, #28
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	2102      	movs	r1, #2
 800280c:	fa01 f202 	lsl.w	r2, r1, r2
 8002810:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281e:	2b00      	cmp	r3, #0
 8002820:	d038      	beq.n	8002894 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800282a:	e033      	b.n	8002894 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002830:	f003 031c 	and.w	r3, r3, #28
 8002834:	2208      	movs	r2, #8
 8002836:	409a      	lsls	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4013      	ands	r3, r2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d02a      	beq.n	8002896 <HAL_DMA_IRQHandler+0x156>
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	f003 0308 	and.w	r3, r3, #8
 8002846:	2b00      	cmp	r3, #0
 8002848:	d025      	beq.n	8002896 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 020e 	bic.w	r2, r2, #14
 8002858:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285e:	f003 021c 	and.w	r2, r3, #28
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	2101      	movs	r1, #1
 8002868:	fa01 f202 	lsl.w	r2, r1, r2
 800286c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2201      	movs	r2, #1
 8002872:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002888:	2b00      	cmp	r3, #0
 800288a:	d004      	beq.n	8002896 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002894:	bf00      	nop
 8002896:	bf00      	nop
}
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	461a      	mov	r2, r3
 80028ae:	4b17      	ldr	r3, [pc, #92]	; (800290c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d80a      	bhi.n	80028ca <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b8:	089b      	lsrs	r3, r3, #2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80028c0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	6493      	str	r3, [r2, #72]	; 0x48
 80028c8:	e007      	b.n	80028da <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ce:	089b      	lsrs	r3, r3, #2
 80028d0:	009a      	lsls	r2, r3, #2
 80028d2:	4b0f      	ldr	r3, [pc, #60]	; (8002910 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80028d4:	4413      	add	r3, r2
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	3b08      	subs	r3, #8
 80028e2:	4a0c      	ldr	r2, [pc, #48]	; (8002914 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80028e4:	fba2 2303 	umull	r2, r3, r2, r3
 80028e8:	091b      	lsrs	r3, r3, #4
 80028ea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a0a      	ldr	r2, [pc, #40]	; (8002918 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80028f0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f003 031f 	and.w	r3, r3, #31
 80028f8:	2201      	movs	r2, #1
 80028fa:	409a      	lsls	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002900:	bf00      	nop
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	40020407 	.word	0x40020407
 8002910:	4002081c 	.word	0x4002081c
 8002914:	cccccccd 	.word	0xcccccccd
 8002918:	40020880 	.word	0x40020880

0800291c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800292c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002932:	4413      	add	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	461a      	mov	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a09      	ldr	r2, [pc, #36]	; (8002964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8002940:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	3b01      	subs	r3, #1
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	2201      	movs	r2, #1
 800294c:	409a      	lsls	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002952:	bf00      	nop
 8002954:	3714      	adds	r7, #20
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	1000823f 	.word	0x1000823f
 8002964:	40020940 	.word	0x40020940

08002968 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002968:	b480      	push	{r7}
 800296a:	b087      	sub	sp, #28
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002972:	2300      	movs	r3, #0
 8002974:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002976:	e14c      	b.n	8002c12 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	2101      	movs	r1, #1
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	fa01 f303 	lsl.w	r3, r1, r3
 8002984:	4013      	ands	r3, r2
 8002986:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 813e 	beq.w	8002c0c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	2b01      	cmp	r3, #1
 800299a:	d005      	beq.n	80029a8 <HAL_GPIO_Init+0x40>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d130      	bne.n	8002a0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	2203      	movs	r2, #3
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	4013      	ands	r3, r2
 80029be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	68da      	ldr	r2, [r3, #12]
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029de:	2201      	movs	r2, #1
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	4013      	ands	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	091b      	lsrs	r3, r3, #4
 80029f4:	f003 0201 	and.w	r2, r3, #1
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f003 0303 	and.w	r3, r3, #3
 8002a12:	2b03      	cmp	r3, #3
 8002a14:	d017      	beq.n	8002a46 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	2203      	movs	r2, #3
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43db      	mvns	r3, r3
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	689a      	ldr	r2, [r3, #8]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 0303 	and.w	r3, r3, #3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d123      	bne.n	8002a9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	08da      	lsrs	r2, r3, #3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3208      	adds	r2, #8
 8002a5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	f003 0307 	and.w	r3, r3, #7
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	220f      	movs	r2, #15
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43db      	mvns	r3, r3
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	4013      	ands	r3, r2
 8002a74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	691a      	ldr	r2, [r3, #16]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	08da      	lsrs	r2, r3, #3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3208      	adds	r2, #8
 8002a94:	6939      	ldr	r1, [r7, #16]
 8002a96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f003 0203 	and.w	r2, r3, #3
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 8098 	beq.w	8002c0c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002adc:	4a54      	ldr	r2, [pc, #336]	; (8002c30 <HAL_GPIO_Init+0x2c8>)
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	089b      	lsrs	r3, r3, #2
 8002ae2:	3302      	adds	r3, #2
 8002ae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	f003 0303 	and.w	r3, r3, #3
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	220f      	movs	r2, #15
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	43db      	mvns	r3, r3
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	4013      	ands	r3, r2
 8002afe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b06:	d019      	beq.n	8002b3c <HAL_GPIO_Init+0x1d4>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a4a      	ldr	r2, [pc, #296]	; (8002c34 <HAL_GPIO_Init+0x2cc>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d013      	beq.n	8002b38 <HAL_GPIO_Init+0x1d0>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a49      	ldr	r2, [pc, #292]	; (8002c38 <HAL_GPIO_Init+0x2d0>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d00d      	beq.n	8002b34 <HAL_GPIO_Init+0x1cc>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4a48      	ldr	r2, [pc, #288]	; (8002c3c <HAL_GPIO_Init+0x2d4>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d007      	beq.n	8002b30 <HAL_GPIO_Init+0x1c8>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4a47      	ldr	r2, [pc, #284]	; (8002c40 <HAL_GPIO_Init+0x2d8>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d101      	bne.n	8002b2c <HAL_GPIO_Init+0x1c4>
 8002b28:	2304      	movs	r3, #4
 8002b2a:	e008      	b.n	8002b3e <HAL_GPIO_Init+0x1d6>
 8002b2c:	2307      	movs	r3, #7
 8002b2e:	e006      	b.n	8002b3e <HAL_GPIO_Init+0x1d6>
 8002b30:	2303      	movs	r3, #3
 8002b32:	e004      	b.n	8002b3e <HAL_GPIO_Init+0x1d6>
 8002b34:	2302      	movs	r3, #2
 8002b36:	e002      	b.n	8002b3e <HAL_GPIO_Init+0x1d6>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <HAL_GPIO_Init+0x1d6>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	f002 0203 	and.w	r2, r2, #3
 8002b44:	0092      	lsls	r2, r2, #2
 8002b46:	4093      	lsls	r3, r2
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b4e:	4938      	ldr	r1, [pc, #224]	; (8002c30 <HAL_GPIO_Init+0x2c8>)
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	089b      	lsrs	r3, r3, #2
 8002b54:	3302      	adds	r3, #2
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b5c:	4b39      	ldr	r3, [pc, #228]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b80:	4a30      	ldr	r2, [pc, #192]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002b86:	4b2f      	ldr	r3, [pc, #188]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	4013      	ands	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002baa:	4a26      	ldr	r2, [pc, #152]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002bb0:	4b24      	ldr	r3, [pc, #144]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bd6:	4a1b      	ldr	r2, [pc, #108]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8002bde:	4b19      	ldr	r3, [pc, #100]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002be0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002be4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	43db      	mvns	r3, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4013      	ands	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d003      	beq.n	8002c04 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c04:	4a0f      	ldr	r2, [pc, #60]	; (8002c44 <HAL_GPIO_Init+0x2dc>)
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	fa22 f303 	lsr.w	r3, r2, r3
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f47f aeab 	bne.w	8002978 <HAL_GPIO_Init+0x10>
  }
}
 8002c22:	bf00      	nop
 8002c24:	bf00      	nop
 8002c26:	371c      	adds	r7, #28
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	40010000 	.word	0x40010000
 8002c34:	48000400 	.word	0x48000400
 8002c38:	48000800 	.word	0x48000800
 8002c3c:	48000c00 	.word	0x48000c00
 8002c40:	48001000 	.word	0x48001000
 8002c44:	58000800 	.word	0x58000800

08002c48 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c52:	4b08      	ldr	r3, [pc, #32]	; (8002c74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	88fb      	ldrh	r3, [r7, #6]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d006      	beq.n	8002c6c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c5e:	4a05      	ldr	r2, [pc, #20]	; (8002c74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c60:	88fb      	ldrh	r3, [r7, #6]
 8002c62:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c64:	88fb      	ldrh	r3, [r7, #6]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7fe fbee 	bl	8001448 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c6c:	bf00      	nop
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	58000800 	.word	0x58000800

08002c78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e08d      	b.n	8002da6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d106      	bne.n	8002ca4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7fe fa56 	bl	8001150 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2224      	movs	r2, #36	; 0x24
 8002ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0201 	bic.w	r2, r2, #1
 8002cba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002cc8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689a      	ldr	r2, [r3, #8]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002cd8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d107      	bne.n	8002cf2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cee:	609a      	str	r2, [r3, #8]
 8002cf0:	e006      	b.n	8002d00 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002cfe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d108      	bne.n	8002d1a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	e007      	b.n	8002d2a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d28:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6812      	ldr	r2, [r2, #0]
 8002d34:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d3c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68da      	ldr	r2, [r3, #12]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d4c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	691a      	ldr	r2, [r3, #16]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69d9      	ldr	r1, [r3, #28]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a1a      	ldr	r2, [r3, #32]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	430a      	orrs	r2, r1
 8002d76:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 0201 	orr.w	r2, r2, #1
 8002d86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2220      	movs	r2, #32
 8002d92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
	...

08002db0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b088      	sub	sp, #32
 8002db4:	af02      	add	r7, sp, #8
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	607a      	str	r2, [r7, #4]
 8002dba:	461a      	mov	r2, r3
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	817b      	strh	r3, [r7, #10]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b20      	cmp	r3, #32
 8002dce:	f040 80fd 	bne.w	8002fcc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d101      	bne.n	8002de0 <HAL_I2C_Master_Transmit+0x30>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	e0f6      	b.n	8002fce <HAL_I2C_Master_Transmit+0x21e>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002de8:	f7ff fa28 	bl	800223c <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	2319      	movs	r3, #25
 8002df4:	2201      	movs	r2, #1
 8002df6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f000 fcfa 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e0e1      	b.n	8002fce <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2221      	movs	r2, #33	; 0x21
 8002e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2210      	movs	r2, #16
 8002e16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	893a      	ldrh	r2, [r7, #8]
 8002e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	2bff      	cmp	r3, #255	; 0xff
 8002e3a:	d906      	bls.n	8002e4a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	22ff      	movs	r2, #255	; 0xff
 8002e40:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8002e42:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e46:	617b      	str	r3, [r7, #20]
 8002e48:	e007      	b.n	8002e5a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002e54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e58:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d024      	beq.n	8002eac <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e66:	781a      	ldrb	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e72:	1c5a      	adds	r2, r3, #1
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	b29a      	uxth	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	3301      	adds	r3, #1
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	8979      	ldrh	r1, [r7, #10]
 8002e9e:	4b4e      	ldr	r3, [pc, #312]	; (8002fd8 <HAL_I2C_Master_Transmit+0x228>)
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 fee1 	bl	8003c6c <I2C_TransferConfig>
 8002eaa:	e066      	b.n	8002f7a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eb0:	b2da      	uxtb	r2, r3
 8002eb2:	8979      	ldrh	r1, [r7, #10]
 8002eb4:	4b48      	ldr	r3, [pc, #288]	; (8002fd8 <HAL_I2C_Master_Transmit+0x228>)
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f000 fed6 	bl	8003c6c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002ec0:	e05b      	b.n	8002f7a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ec2:	693a      	ldr	r2, [r7, #16]
 8002ec4:	6a39      	ldr	r1, [r7, #32]
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f000 fce3 	bl	8003892 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e07b      	b.n	8002fce <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	781a      	ldrb	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee6:	1c5a      	adds	r2, r3, #1
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002efe:	3b01      	subs	r3, #1
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d034      	beq.n	8002f7a <HAL_I2C_Master_Transmit+0x1ca>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d130      	bne.n	8002f7a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	6a3b      	ldr	r3, [r7, #32]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	2180      	movs	r1, #128	; 0x80
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 fc66 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e04d      	b.n	8002fce <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	2bff      	cmp	r3, #255	; 0xff
 8002f3a:	d90e      	bls.n	8002f5a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	22ff      	movs	r2, #255	; 0xff
 8002f40:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f46:	b2da      	uxtb	r2, r3
 8002f48:	8979      	ldrh	r1, [r7, #10]
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	9300      	str	r3, [sp, #0]
 8002f4e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f000 fe8a 	bl	8003c6c <I2C_TransferConfig>
 8002f58:	e00f      	b.n	8002f7a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	8979      	ldrh	r1, [r7, #10]
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	9300      	str	r3, [sp, #0]
 8002f70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f000 fe79 	bl	8003c6c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d19e      	bne.n	8002ec2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	6a39      	ldr	r1, [r7, #32]
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f000 fcc9 	bl	8003920 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e01a      	b.n	8002fce <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6859      	ldr	r1, [r3, #4]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	4b0c      	ldr	r3, [pc, #48]	; (8002fdc <HAL_I2C_Master_Transmit+0x22c>)
 8002fac:	400b      	ands	r3, r1
 8002fae:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	e000      	b.n	8002fce <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002fcc:	2302      	movs	r3, #2
  }
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	80002000 	.word	0x80002000
 8002fdc:	fe00e800 	.word	0xfe00e800

08002fe0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b088      	sub	sp, #32
 8002fe4:	af02      	add	r7, sp, #8
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	607a      	str	r2, [r7, #4]
 8002fea:	461a      	mov	r2, r3
 8002fec:	460b      	mov	r3, r1
 8002fee:	817b      	strh	r3, [r7, #10]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b20      	cmp	r3, #32
 8002ffe:	f040 80db 	bne.w	80031b8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003008:	2b01      	cmp	r3, #1
 800300a:	d101      	bne.n	8003010 <HAL_I2C_Master_Receive+0x30>
 800300c:	2302      	movs	r3, #2
 800300e:	e0d4      	b.n	80031ba <HAL_I2C_Master_Receive+0x1da>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003018:	f7ff f910 	bl	800223c <HAL_GetTick>
 800301c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	2319      	movs	r3, #25
 8003024:	2201      	movs	r2, #1
 8003026:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 fbe2 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e0bf      	b.n	80031ba <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2222      	movs	r2, #34	; 0x22
 800303e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2210      	movs	r2, #16
 8003046:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	893a      	ldrh	r2, [r7, #8]
 800305a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2200      	movs	r2, #0
 8003060:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003066:	b29b      	uxth	r3, r3
 8003068:	2bff      	cmp	r3, #255	; 0xff
 800306a:	d90e      	bls.n	800308a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	22ff      	movs	r2, #255	; 0xff
 8003070:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003076:	b2da      	uxtb	r2, r3
 8003078:	8979      	ldrh	r1, [r7, #10]
 800307a:	4b52      	ldr	r3, [pc, #328]	; (80031c4 <HAL_I2C_Master_Receive+0x1e4>)
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003082:	68f8      	ldr	r0, [r7, #12]
 8003084:	f000 fdf2 	bl	8003c6c <I2C_TransferConfig>
 8003088:	e06d      	b.n	8003166 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003098:	b2da      	uxtb	r2, r3
 800309a:	8979      	ldrh	r1, [r7, #10]
 800309c:	4b49      	ldr	r3, [pc, #292]	; (80031c4 <HAL_I2C_Master_Receive+0x1e4>)
 800309e:	9300      	str	r3, [sp, #0]
 80030a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 fde1 	bl	8003c6c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80030aa:	e05c      	b.n	8003166 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	6a39      	ldr	r1, [r7, #32]
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 fc79 	bl	80039a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e07c      	b.n	80031ba <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030dc:	3b01      	subs	r3, #1
 80030de:	b29a      	uxth	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	3b01      	subs	r3, #1
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d034      	beq.n	8003166 <HAL_I2C_Master_Receive+0x186>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003100:	2b00      	cmp	r3, #0
 8003102:	d130      	bne.n	8003166 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	9300      	str	r3, [sp, #0]
 8003108:	6a3b      	ldr	r3, [r7, #32]
 800310a:	2200      	movs	r2, #0
 800310c:	2180      	movs	r1, #128	; 0x80
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f000 fb70 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e04d      	b.n	80031ba <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003122:	b29b      	uxth	r3, r3
 8003124:	2bff      	cmp	r3, #255	; 0xff
 8003126:	d90e      	bls.n	8003146 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	22ff      	movs	r2, #255	; 0xff
 800312c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003132:	b2da      	uxtb	r2, r3
 8003134:	8979      	ldrh	r1, [r7, #10]
 8003136:	2300      	movs	r3, #0
 8003138:	9300      	str	r3, [sp, #0]
 800313a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800313e:	68f8      	ldr	r0, [r7, #12]
 8003140:	f000 fd94 	bl	8003c6c <I2C_TransferConfig>
 8003144:	e00f      	b.n	8003166 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003154:	b2da      	uxtb	r2, r3
 8003156:	8979      	ldrh	r1, [r7, #10]
 8003158:	2300      	movs	r3, #0
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f000 fd83 	bl	8003c6c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800316a:	b29b      	uxth	r3, r3
 800316c:	2b00      	cmp	r3, #0
 800316e:	d19d      	bne.n	80030ac <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	6a39      	ldr	r1, [r7, #32]
 8003174:	68f8      	ldr	r0, [r7, #12]
 8003176:	f000 fbd3 	bl	8003920 <I2C_WaitOnSTOPFlagUntilTimeout>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e01a      	b.n	80031ba <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2220      	movs	r2, #32
 800318a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6859      	ldr	r1, [r3, #4]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	4b0c      	ldr	r3, [pc, #48]	; (80031c8 <HAL_I2C_Master_Receive+0x1e8>)
 8003198:	400b      	ands	r3, r1
 800319a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2220      	movs	r2, #32
 80031a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e000      	b.n	80031ba <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80031b8:	2302      	movs	r3, #2
  }
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3718      	adds	r7, #24
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	80002400 	.word	0x80002400
 80031c8:	fe00e800 	.word	0xfe00e800

080031cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b088      	sub	sp, #32
 80031d0:	af02      	add	r7, sp, #8
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	4608      	mov	r0, r1
 80031d6:	4611      	mov	r1, r2
 80031d8:	461a      	mov	r2, r3
 80031da:	4603      	mov	r3, r0
 80031dc:	817b      	strh	r3, [r7, #10]
 80031de:	460b      	mov	r3, r1
 80031e0:	813b      	strh	r3, [r7, #8]
 80031e2:	4613      	mov	r3, r2
 80031e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b20      	cmp	r3, #32
 80031f0:	f040 80f9 	bne.w	80033e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80031f4:	6a3b      	ldr	r3, [r7, #32]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d002      	beq.n	8003200 <HAL_I2C_Mem_Write+0x34>
 80031fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d105      	bne.n	800320c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003206:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e0ed      	b.n	80033e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003212:	2b01      	cmp	r3, #1
 8003214:	d101      	bne.n	800321a <HAL_I2C_Mem_Write+0x4e>
 8003216:	2302      	movs	r3, #2
 8003218:	e0e6      	b.n	80033e8 <HAL_I2C_Mem_Write+0x21c>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003222:	f7ff f80b 	bl	800223c <HAL_GetTick>
 8003226:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	2319      	movs	r3, #25
 800322e:	2201      	movs	r2, #1
 8003230:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003234:	68f8      	ldr	r0, [r7, #12]
 8003236:	f000 fadd 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e0d1      	b.n	80033e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2221      	movs	r2, #33	; 0x21
 8003248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2240      	movs	r2, #64	; 0x40
 8003250:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a3a      	ldr	r2, [r7, #32]
 800325e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003264:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800326c:	88f8      	ldrh	r0, [r7, #6]
 800326e:	893a      	ldrh	r2, [r7, #8]
 8003270:	8979      	ldrh	r1, [r7, #10]
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	9301      	str	r3, [sp, #4]
 8003276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	4603      	mov	r3, r0
 800327c:	68f8      	ldr	r0, [r7, #12]
 800327e:	f000 f9ed 	bl	800365c <I2C_RequestMemoryWrite>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d005      	beq.n	8003294 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e0a9      	b.n	80033e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003298:	b29b      	uxth	r3, r3
 800329a:	2bff      	cmp	r3, #255	; 0xff
 800329c:	d90e      	bls.n	80032bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	22ff      	movs	r2, #255	; 0xff
 80032a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	8979      	ldrh	r1, [r7, #10]
 80032ac:	2300      	movs	r3, #0
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 fcd9 	bl	8003c6c <I2C_TransferConfig>
 80032ba:	e00f      	b.n	80032dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	8979      	ldrh	r1, [r7, #10]
 80032ce:	2300      	movs	r3, #0
 80032d0:	9300      	str	r3, [sp, #0]
 80032d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 fcc8 	bl	8003c6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 fad6 	bl	8003892 <I2C_WaitOnTXISFlagUntilTimeout>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e07b      	b.n	80033e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f4:	781a      	ldrb	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003300:	1c5a      	adds	r2, r3, #1
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800330a:	b29b      	uxth	r3, r3
 800330c:	3b01      	subs	r3, #1
 800330e:	b29a      	uxth	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003318:	3b01      	subs	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003324:	b29b      	uxth	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d034      	beq.n	8003394 <HAL_I2C_Mem_Write+0x1c8>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332e:	2b00      	cmp	r3, #0
 8003330:	d130      	bne.n	8003394 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003338:	2200      	movs	r2, #0
 800333a:	2180      	movs	r1, #128	; 0x80
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f000 fa59 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d001      	beq.n	800334c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e04d      	b.n	80033e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003350:	b29b      	uxth	r3, r3
 8003352:	2bff      	cmp	r3, #255	; 0xff
 8003354:	d90e      	bls.n	8003374 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	22ff      	movs	r2, #255	; 0xff
 800335a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003360:	b2da      	uxtb	r2, r3
 8003362:	8979      	ldrh	r1, [r7, #10]
 8003364:	2300      	movs	r3, #0
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800336c:	68f8      	ldr	r0, [r7, #12]
 800336e:	f000 fc7d 	bl	8003c6c <I2C_TransferConfig>
 8003372:	e00f      	b.n	8003394 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003378:	b29a      	uxth	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003382:	b2da      	uxtb	r2, r3
 8003384:	8979      	ldrh	r1, [r7, #10]
 8003386:	2300      	movs	r3, #0
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 fc6c 	bl	8003c6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003398:	b29b      	uxth	r3, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d19e      	bne.n	80032dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 fabc 	bl	8003920 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e01a      	b.n	80033e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2220      	movs	r2, #32
 80033b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6859      	ldr	r1, [r3, #4]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	4b0a      	ldr	r3, [pc, #40]	; (80033f0 <HAL_I2C_Mem_Write+0x224>)
 80033c6:	400b      	ands	r3, r1
 80033c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2220      	movs	r2, #32
 80033ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033e2:	2300      	movs	r3, #0
 80033e4:	e000      	b.n	80033e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80033e6:	2302      	movs	r3, #2
  }
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	fe00e800 	.word	0xfe00e800

080033f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b088      	sub	sp, #32
 80033f8:	af02      	add	r7, sp, #8
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	4608      	mov	r0, r1
 80033fe:	4611      	mov	r1, r2
 8003400:	461a      	mov	r2, r3
 8003402:	4603      	mov	r3, r0
 8003404:	817b      	strh	r3, [r7, #10]
 8003406:	460b      	mov	r3, r1
 8003408:	813b      	strh	r3, [r7, #8]
 800340a:	4613      	mov	r3, r2
 800340c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b20      	cmp	r3, #32
 8003418:	f040 80fd 	bne.w	8003616 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800341c:	6a3b      	ldr	r3, [r7, #32]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d002      	beq.n	8003428 <HAL_I2C_Mem_Read+0x34>
 8003422:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003424:	2b00      	cmp	r3, #0
 8003426:	d105      	bne.n	8003434 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800342e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e0f1      	b.n	8003618 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800343a:	2b01      	cmp	r3, #1
 800343c:	d101      	bne.n	8003442 <HAL_I2C_Mem_Read+0x4e>
 800343e:	2302      	movs	r3, #2
 8003440:	e0ea      	b.n	8003618 <HAL_I2C_Mem_Read+0x224>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800344a:	f7fe fef7 	bl	800223c <HAL_GetTick>
 800344e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	2319      	movs	r3, #25
 8003456:	2201      	movs	r2, #1
 8003458:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f000 f9c9 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e0d5      	b.n	8003618 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2222      	movs	r2, #34	; 0x22
 8003470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2240      	movs	r2, #64	; 0x40
 8003478:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6a3a      	ldr	r2, [r7, #32]
 8003486:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800348c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003494:	88f8      	ldrh	r0, [r7, #6]
 8003496:	893a      	ldrh	r2, [r7, #8]
 8003498:	8979      	ldrh	r1, [r7, #10]
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	9301      	str	r3, [sp, #4]
 800349e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034a0:	9300      	str	r3, [sp, #0]
 80034a2:	4603      	mov	r3, r0
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f000 f92d 	bl	8003704 <I2C_RequestMemoryRead>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d005      	beq.n	80034bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0ad      	b.n	8003618 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	2bff      	cmp	r3, #255	; 0xff
 80034c4:	d90e      	bls.n	80034e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	22ff      	movs	r2, #255	; 0xff
 80034ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	8979      	ldrh	r1, [r7, #10]
 80034d4:	4b52      	ldr	r3, [pc, #328]	; (8003620 <HAL_I2C_Mem_Read+0x22c>)
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	f000 fbc5 	bl	8003c6c <I2C_TransferConfig>
 80034e2:	e00f      	b.n	8003504 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	8979      	ldrh	r1, [r7, #10]
 80034f6:	4b4a      	ldr	r3, [pc, #296]	; (8003620 <HAL_I2C_Mem_Read+0x22c>)
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f000 fbb4 	bl	8003c6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800350a:	2200      	movs	r2, #0
 800350c:	2104      	movs	r1, #4
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f970 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e07c      	b.n	8003618 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800353a:	3b01      	subs	r3, #1
 800353c:	b29a      	uxth	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003546:	b29b      	uxth	r3, r3
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003554:	b29b      	uxth	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d034      	beq.n	80035c4 <HAL_I2C_Mem_Read+0x1d0>
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800355e:	2b00      	cmp	r3, #0
 8003560:	d130      	bne.n	80035c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003568:	2200      	movs	r2, #0
 800356a:	2180      	movs	r1, #128	; 0x80
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 f941 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e04d      	b.n	8003618 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003580:	b29b      	uxth	r3, r3
 8003582:	2bff      	cmp	r3, #255	; 0xff
 8003584:	d90e      	bls.n	80035a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	22ff      	movs	r2, #255	; 0xff
 800358a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003590:	b2da      	uxtb	r2, r3
 8003592:	8979      	ldrh	r1, [r7, #10]
 8003594:	2300      	movs	r3, #0
 8003596:	9300      	str	r3, [sp, #0]
 8003598:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800359c:	68f8      	ldr	r0, [r7, #12]
 800359e:	f000 fb65 	bl	8003c6c <I2C_TransferConfig>
 80035a2:	e00f      	b.n	80035c4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	8979      	ldrh	r1, [r7, #10]
 80035b6:	2300      	movs	r3, #0
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f000 fb54 	bl	8003c6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d19a      	bne.n	8003504 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f000 f9a4 	bl	8003920 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e01a      	b.n	8003618 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2220      	movs	r2, #32
 80035e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6859      	ldr	r1, [r3, #4]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	4b0b      	ldr	r3, [pc, #44]	; (8003624 <HAL_I2C_Mem_Read+0x230>)
 80035f6:	400b      	ands	r3, r1
 80035f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2220      	movs	r2, #32
 80035fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003612:	2300      	movs	r3, #0
 8003614:	e000      	b.n	8003618 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003616:	2302      	movs	r3, #2
  }
}
 8003618:	4618      	mov	r0, r3
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	80002400 	.word	0x80002400
 8003624:	fe00e800 	.word	0xfe00e800

08003628 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003644:	2b00      	cmp	r3, #0
 8003646:	d005      	beq.n	8003654 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	68f9      	ldr	r1, [r7, #12]
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	4798      	blx	r3
  }
}
 8003654:	bf00      	nop
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af02      	add	r7, sp, #8
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	4608      	mov	r0, r1
 8003666:	4611      	mov	r1, r2
 8003668:	461a      	mov	r2, r3
 800366a:	4603      	mov	r3, r0
 800366c:	817b      	strh	r3, [r7, #10]
 800366e:	460b      	mov	r3, r1
 8003670:	813b      	strh	r3, [r7, #8]
 8003672:	4613      	mov	r3, r2
 8003674:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003676:	88fb      	ldrh	r3, [r7, #6]
 8003678:	b2da      	uxtb	r2, r3
 800367a:	8979      	ldrh	r1, [r7, #10]
 800367c:	4b20      	ldr	r3, [pc, #128]	; (8003700 <I2C_RequestMemoryWrite+0xa4>)
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f000 faf1 	bl	8003c6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800368a:	69fa      	ldr	r2, [r7, #28]
 800368c:	69b9      	ldr	r1, [r7, #24]
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 f8ff 	bl	8003892 <I2C_WaitOnTXISFlagUntilTimeout>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e02c      	b.n	80036f8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800369e:	88fb      	ldrh	r3, [r7, #6]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d105      	bne.n	80036b0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036a4:	893b      	ldrh	r3, [r7, #8]
 80036a6:	b2da      	uxtb	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	629a      	str	r2, [r3, #40]	; 0x28
 80036ae:	e015      	b.n	80036dc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036b0:	893b      	ldrh	r3, [r7, #8]
 80036b2:	0a1b      	lsrs	r3, r3, #8
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	b2da      	uxtb	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036be:	69fa      	ldr	r2, [r7, #28]
 80036c0:	69b9      	ldr	r1, [r7, #24]
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f000 f8e5 	bl	8003892 <I2C_WaitOnTXISFlagUntilTimeout>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e012      	b.n	80036f8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036d2:	893b      	ldrh	r3, [r7, #8]
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	2200      	movs	r2, #0
 80036e4:	2180      	movs	r1, #128	; 0x80
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 f884 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e000      	b.n	80036f8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	80002000 	.word	0x80002000

08003704 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af02      	add	r7, sp, #8
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	4608      	mov	r0, r1
 800370e:	4611      	mov	r1, r2
 8003710:	461a      	mov	r2, r3
 8003712:	4603      	mov	r3, r0
 8003714:	817b      	strh	r3, [r7, #10]
 8003716:	460b      	mov	r3, r1
 8003718:	813b      	strh	r3, [r7, #8]
 800371a:	4613      	mov	r3, r2
 800371c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800371e:	88fb      	ldrh	r3, [r7, #6]
 8003720:	b2da      	uxtb	r2, r3
 8003722:	8979      	ldrh	r1, [r7, #10]
 8003724:	4b20      	ldr	r3, [pc, #128]	; (80037a8 <I2C_RequestMemoryRead+0xa4>)
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	2300      	movs	r3, #0
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 fa9e 	bl	8003c6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003730:	69fa      	ldr	r2, [r7, #28]
 8003732:	69b9      	ldr	r1, [r7, #24]
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f000 f8ac 	bl	8003892 <I2C_WaitOnTXISFlagUntilTimeout>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e02c      	b.n	800379e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003744:	88fb      	ldrh	r3, [r7, #6]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d105      	bne.n	8003756 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800374a:	893b      	ldrh	r3, [r7, #8]
 800374c:	b2da      	uxtb	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	629a      	str	r2, [r3, #40]	; 0x28
 8003754:	e015      	b.n	8003782 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003756:	893b      	ldrh	r3, [r7, #8]
 8003758:	0a1b      	lsrs	r3, r3, #8
 800375a:	b29b      	uxth	r3, r3
 800375c:	b2da      	uxtb	r2, r3
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003764:	69fa      	ldr	r2, [r7, #28]
 8003766:	69b9      	ldr	r1, [r7, #24]
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 f892 	bl	8003892 <I2C_WaitOnTXISFlagUntilTimeout>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e012      	b.n	800379e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003778:	893b      	ldrh	r3, [r7, #8]
 800377a:	b2da      	uxtb	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	2200      	movs	r2, #0
 800378a:	2140      	movs	r1, #64	; 0x40
 800378c:	68f8      	ldr	r0, [r7, #12]
 800378e:	f000 f831 	bl	80037f4 <I2C_WaitOnFlagUntilTimeout>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e000      	b.n	800379e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	80002000 	.word	0x80002000

080037ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d103      	bne.n	80037ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2200      	movs	r2, #0
 80037c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d007      	beq.n	80037e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	699a      	ldr	r2, [r3, #24]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0201 	orr.w	r2, r2, #1
 80037e6:	619a      	str	r2, [r3, #24]
  }
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	603b      	str	r3, [r7, #0]
 8003800:	4613      	mov	r3, r2
 8003802:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003804:	e031      	b.n	800386a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380c:	d02d      	beq.n	800386a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800380e:	f7fe fd15 	bl	800223c <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d302      	bcc.n	8003824 <I2C_WaitOnFlagUntilTimeout+0x30>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d122      	bne.n	800386a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	4013      	ands	r3, r2
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	429a      	cmp	r2, r3
 8003832:	bf0c      	ite	eq
 8003834:	2301      	moveq	r3, #1
 8003836:	2300      	movne	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	461a      	mov	r2, r3
 800383c:	79fb      	ldrb	r3, [r7, #7]
 800383e:	429a      	cmp	r2, r3
 8003840:	d113      	bne.n	800386a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003846:	f043 0220 	orr.w	r2, r3, #32
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e00f      	b.n	800388a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	699a      	ldr	r2, [r3, #24]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4013      	ands	r3, r2
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	429a      	cmp	r2, r3
 8003878:	bf0c      	ite	eq
 800387a:	2301      	moveq	r3, #1
 800387c:	2300      	movne	r3, #0
 800387e:	b2db      	uxtb	r3, r3
 8003880:	461a      	mov	r2, r3
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	429a      	cmp	r2, r3
 8003886:	d0be      	beq.n	8003806 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003892:	b580      	push	{r7, lr}
 8003894:	b084      	sub	sp, #16
 8003896:	af00      	add	r7, sp, #0
 8003898:	60f8      	str	r0, [r7, #12]
 800389a:	60b9      	str	r1, [r7, #8]
 800389c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800389e:	e033      	b.n	8003908 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	68f8      	ldr	r0, [r7, #12]
 80038a6:	f000 f901 	bl	8003aac <I2C_IsErrorOccurred>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e031      	b.n	8003918 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ba:	d025      	beq.n	8003908 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038bc:	f7fe fcbe 	bl	800223c <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d302      	bcc.n	80038d2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d11a      	bne.n	8003908 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	699b      	ldr	r3, [r3, #24]
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d013      	beq.n	8003908 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e4:	f043 0220 	orr.w	r2, r3, #32
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e007      	b.n	8003918 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b02      	cmp	r3, #2
 8003914:	d1c4      	bne.n	80038a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800392c:	e02f      	b.n	800398e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	68b9      	ldr	r1, [r7, #8]
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 f8ba 	bl	8003aac <I2C_IsErrorOccurred>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e02d      	b.n	800399e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003942:	f7fe fc7b 	bl	800223c <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	429a      	cmp	r2, r3
 8003950:	d302      	bcc.n	8003958 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d11a      	bne.n	800398e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	f003 0320 	and.w	r3, r3, #32
 8003962:	2b20      	cmp	r3, #32
 8003964:	d013      	beq.n	800398e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396a:	f043 0220 	orr.w	r2, r3, #32
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2220      	movs	r2, #32
 8003976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e007      	b.n	800399e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	f003 0320 	and.w	r3, r3, #32
 8003998:	2b20      	cmp	r3, #32
 800399a:	d1c8      	bne.n	800392e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
	...

080039a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039b4:	e06b      	b.n	8003a8e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f876 	bl	8003aac <I2C_IsErrorOccurred>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e069      	b.n	8003a9e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	699b      	ldr	r3, [r3, #24]
 80039d0:	f003 0320 	and.w	r3, r3, #32
 80039d4:	2b20      	cmp	r3, #32
 80039d6:	d138      	bne.n	8003a4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d105      	bne.n	80039f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80039ee:	2300      	movs	r3, #0
 80039f0:	e055      	b.n	8003a9e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	f003 0310 	and.w	r3, r3, #16
 80039fc:	2b10      	cmp	r3, #16
 80039fe:	d107      	bne.n	8003a10 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2210      	movs	r2, #16
 8003a06:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	645a      	str	r2, [r3, #68]	; 0x44
 8003a0e:	e002      	b.n	8003a16 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2220      	movs	r2, #32
 8003a1c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6859      	ldr	r1, [r3, #4]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	4b1f      	ldr	r3, [pc, #124]	; (8003aa8 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8003a2a:	400b      	ands	r3, r1
 8003a2c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2220      	movs	r2, #32
 8003a32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e029      	b.n	8003a9e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4a:	f7fe fbf7 	bl	800223c <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d302      	bcc.n	8003a60 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d116      	bne.n	8003a8e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	f003 0304 	and.w	r3, r3, #4
 8003a6a:	2b04      	cmp	r3, #4
 8003a6c:	d00f      	beq.n	8003a8e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a72:	f043 0220 	orr.w	r2, r3, #32
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2220      	movs	r2, #32
 8003a7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e007      	b.n	8003a9e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	2b04      	cmp	r3, #4
 8003a9a:	d18c      	bne.n	80039b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	fe00e800 	.word	0xfe00e800

08003aac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08a      	sub	sp, #40	; 0x28
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	f003 0310 	and.w	r3, r3, #16
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d068      	beq.n	8003baa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2210      	movs	r2, #16
 8003ade:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ae0:	e049      	b.n	8003b76 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae8:	d045      	beq.n	8003b76 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003aea:	f7fe fba7 	bl	800223c <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d302      	bcc.n	8003b00 <I2C_IsErrorOccurred+0x54>
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d13a      	bne.n	8003b76 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b0a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b12:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b22:	d121      	bne.n	8003b68 <I2C_IsErrorOccurred+0xbc>
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b2a:	d01d      	beq.n	8003b68 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003b2c:	7cfb      	ldrb	r3, [r7, #19]
 8003b2e:	2b20      	cmp	r3, #32
 8003b30:	d01a      	beq.n	8003b68 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b40:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b42:	f7fe fb7b 	bl	800223c <HAL_GetTick>
 8003b46:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b48:	e00e      	b.n	8003b68 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b4a:	f7fe fb77 	bl	800223c <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b19      	cmp	r3, #25
 8003b56:	d907      	bls.n	8003b68 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b58:	6a3b      	ldr	r3, [r7, #32]
 8003b5a:	f043 0320 	orr.w	r3, r3, #32
 8003b5e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003b66:	e006      	b.n	8003b76 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	f003 0320 	and.w	r3, r3, #32
 8003b72:	2b20      	cmp	r3, #32
 8003b74:	d1e9      	bne.n	8003b4a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	699b      	ldr	r3, [r3, #24]
 8003b7c:	f003 0320 	and.w	r3, r3, #32
 8003b80:	2b20      	cmp	r3, #32
 8003b82:	d003      	beq.n	8003b8c <I2C_IsErrorOccurred+0xe0>
 8003b84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d0aa      	beq.n	8003ae2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d103      	bne.n	8003b9c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2220      	movs	r2, #32
 8003b9a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
 8003b9e:	f043 0304 	orr.w	r3, r3, #4
 8003ba2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00b      	beq.n	8003bd4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	f043 0301 	orr.w	r3, r3, #1
 8003bc2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003bcc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00b      	beq.n	8003bf6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	f043 0308 	orr.w	r3, r3, #8
 8003be4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003bee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00b      	beq.n	8003c18 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003c00:	6a3b      	ldr	r3, [r7, #32]
 8003c02:	f043 0302 	orr.w	r3, r3, #2
 8003c06:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003c18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d01c      	beq.n	8003c5a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f7ff fdc3 	bl	80037ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6859      	ldr	r1, [r3, #4]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	4b0d      	ldr	r3, [pc, #52]	; (8003c68 <I2C_IsErrorOccurred+0x1bc>)
 8003c32:	400b      	ands	r3, r1
 8003c34:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c3a:	6a3b      	ldr	r3, [r7, #32]
 8003c3c:	431a      	orrs	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003c5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3728      	adds	r7, #40	; 0x28
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	fe00e800 	.word	0xfe00e800

08003c6c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b087      	sub	sp, #28
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	607b      	str	r3, [r7, #4]
 8003c76:	460b      	mov	r3, r1
 8003c78:	817b      	strh	r3, [r7, #10]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c7e:	897b      	ldrh	r3, [r7, #10]
 8003c80:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c84:	7a7b      	ldrb	r3, [r7, #9]
 8003c86:	041b      	lsls	r3, r3, #16
 8003c88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c8c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c9a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	6a3b      	ldr	r3, [r7, #32]
 8003ca4:	0d5b      	lsrs	r3, r3, #21
 8003ca6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003caa:	4b08      	ldr	r3, [pc, #32]	; (8003ccc <I2C_TransferConfig+0x60>)
 8003cac:	430b      	orrs	r3, r1
 8003cae:	43db      	mvns	r3, r3
 8003cb0:	ea02 0103 	and.w	r1, r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003cbe:	bf00      	nop
 8003cc0:	371c      	adds	r7, #28
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	03ff63ff 	.word	0x03ff63ff

08003cd0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b20      	cmp	r3, #32
 8003ce4:	d138      	bne.n	8003d58 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d101      	bne.n	8003cf4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	e032      	b.n	8003d5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2224      	movs	r2, #36	; 0x24
 8003d00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0201 	bic.w	r2, r2, #1
 8003d12:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d22:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6819      	ldr	r1, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	430a      	orrs	r2, r1
 8003d32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f042 0201 	orr.w	r2, r2, #1
 8003d42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2220      	movs	r2, #32
 8003d48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d54:	2300      	movs	r3, #0
 8003d56:	e000      	b.n	8003d5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d58:	2302      	movs	r3, #2
  }
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b085      	sub	sp, #20
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
 8003d6e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	2b20      	cmp	r3, #32
 8003d7a:	d139      	bne.n	8003df0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d101      	bne.n	8003d8a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003d86:	2302      	movs	r3, #2
 8003d88:	e033      	b.n	8003df2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2224      	movs	r2, #36	; 0x24
 8003d96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0201 	bic.w	r2, r2, #1
 8003da8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003db8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	021b      	lsls	r3, r3, #8
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0201 	orr.w	r2, r2, #1
 8003dda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003dec:	2300      	movs	r3, #0
 8003dee:	e000      	b.n	8003df2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003df0:	2302      	movs	r3, #2
  }
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3714      	adds	r7, #20
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
	...

08003e00 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e08f      	b.n	8003f32 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d106      	bne.n	8003e32 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f7fd fab3 	bl	8001398 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2202      	movs	r2, #2
 8003e36:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d004      	beq.n	8003e54 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003e52:	d103      	bne.n	8003e5c <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f023 031e 	bic.w	r3, r3, #30
 8003e5a:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d005      	beq.n	8003e74 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003e6e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003e72:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	4b31      	ldr	r3, [pc, #196]	; (8003f3c <HAL_LPTIM_Init+0x13c>)
 8003e78:	4013      	ands	r3, r2
 8003e7a:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8003e84:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8003e8a:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8003e90:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8003e96:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d107      	bne.n	8003eb6 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d004      	beq.n	8003ec8 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ec6:	d107      	bne.n	8003ed8 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d00a      	beq.n	8003efa <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003eec:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8003ef2:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003ef4:	68fa      	ldr	r2, [r7, #12]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a0e      	ldr	r2, [pc, #56]	; (8003f40 <HAL_LPTIM_Init+0x140>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d108      	bne.n	8003f1e <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	621a      	str	r2, [r3, #32]
 8003f1c:	e004      	b.n	8003f28 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003f26:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	ff19f1fe 	.word	0xff19f1fe
 8003f40:	40007c00 	.word	0x40007c00

08003f44 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f48:	4b05      	ldr	r3, [pc, #20]	; (8003f60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a04      	ldr	r2, [pc, #16]	; (8003f60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f52:	6013      	str	r3, [r2, #0]
}
 8003f54:	bf00      	nop
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	58000400 	.word	0x58000400

08003f64 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003f68:	4b04      	ldr	r3, [pc, #16]	; (8003f7c <HAL_PWREx_GetVoltageRange+0x18>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	58000400 	.word	0x58000400

08003f80 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003f84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f92:	d101      	bne.n	8003f98 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003f94:	2301      	movs	r3, #1
 8003f96:	e000      	b.n	8003f9a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003fa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003fb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb6:	6013      	str	r3, [r2, #0]
}
 8003fb8:	bf00      	nop
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003fc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003fd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fd4:	6013      	str	r3, [r2, #0]
}
 8003fd6:	bf00      	nop
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003fe4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ff2:	d101      	bne.n	8003ff8 <LL_RCC_HSE_IsReady+0x18>
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e000      	b.n	8003ffa <LL_RCC_HSE_IsReady+0x1a>
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004012:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004016:	6013      	str	r3, [r2, #0]
}
 8004018:	bf00      	nop
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr

08004022 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8004022:	b480      	push	{r7}
 8004024:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004026:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004030:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004034:	6013      	str	r3, [r2, #0]
}
 8004036:	bf00      	nop
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004044:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800404e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004052:	d101      	bne.n	8004058 <LL_RCC_HSI_IsReady+0x18>
 8004054:	2301      	movs	r3, #1
 8004056:	e000      	b.n	800405a <LL_RCC_HSI_IsReady+0x1a>
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800406c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	061b      	lsls	r3, r3, #24
 800407a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800407e:	4313      	orrs	r3, r2
 8004080:	604b      	str	r3, [r1, #4]
}
 8004082:	bf00      	nop
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr

0800408e <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 800408e:	b480      	push	{r7}
 8004090:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004096:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800409a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800409e:	f043 0301 	orr.w	r3, r3, #1
 80040a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80040a6:	bf00      	nop
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80040b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80040c0:	f023 0301 	bic.w	r3, r3, #1
 80040c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80040c8:	bf00      	nop
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr

080040d2 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 80040d2:	b480      	push	{r7}
 80040d4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80040d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d101      	bne.n	80040ea <LL_RCC_HSI48_IsReady+0x18>
 80040e6:	2301      	movs	r3, #1
 80040e8:	e000      	b.n	80040ec <LL_RCC_HSI48_IsReady+0x1a>
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr

080040f6 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80040f6:	b480      	push	{r7}
 80040f8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80040fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004102:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004106:	f043 0301 	orr.w	r3, r3, #1
 800410a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800410e:	bf00      	nop
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800411c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004124:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004128:	f023 0301 	bic.w	r3, r3, #1
 800412c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004130:	bf00      	nop
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr

0800413a <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 800413a:	b480      	push	{r7}
 800413c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800413e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004146:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800414a:	f043 0304 	orr.w	r3, r3, #4
 800414e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004152:	bf00      	nop
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004160:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004168:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800416c:	f023 0304 	bic.w	r3, r3, #4
 8004170:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004174:	bf00      	nop
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr

0800417e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800417e:	b480      	push	{r7}
 8004180:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004182:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b02      	cmp	r3, #2
 8004190:	d101      	bne.n	8004196 <LL_RCC_LSE_IsReady+0x18>
 8004192:	2301      	movs	r3, #1
 8004194:	e000      	b.n	8004198 <LL_RCC_LSE_IsReady+0x1a>
 8004196:	2300      	movs	r3, #0
}
 8004198:	4618      	mov	r0, r3
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 80041a2:	b480      	push	{r7}
 80041a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80041a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80041b2:	f043 0301 	orr.w	r3, r3, #1
 80041b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80041ba:	bf00      	nop
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 80041c4:	b480      	push	{r7}
 80041c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80041c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80041d4:	f023 0301 	bic.w	r3, r3, #1
 80041d8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80041dc:	bf00      	nop
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 80041e6:	b480      	push	{r7}
 80041e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80041ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d101      	bne.n	80041fe <LL_RCC_LSI1_IsReady+0x18>
 80041fa:	2301      	movs	r3, #1
 80041fc:	e000      	b.n	8004200 <LL_RCC_LSI1_IsReady+0x1a>
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr

0800420a <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 800420a:	b480      	push	{r7}
 800420c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800420e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004212:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004216:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800421a:	f043 0304 	orr.w	r3, r3, #4
 800421e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004222:	bf00      	nop
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004230:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004234:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004238:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800423c:	f023 0304 	bic.w	r3, r3, #4
 8004240:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004244:	bf00      	nop
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr

0800424e <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 800424e:	b480      	push	{r7}
 8004250:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004252:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004256:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800425a:	f003 0308 	and.w	r3, r3, #8
 800425e:	2b08      	cmp	r3, #8
 8004260:	d101      	bne.n	8004266 <LL_RCC_LSI2_IsReady+0x18>
 8004262:	2301      	movs	r3, #1
 8004264:	e000      	b.n	8004268 <LL_RCC_LSI2_IsReady+0x1a>
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800427a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800427e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004282:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	021b      	lsls	r3, r3, #8
 800428a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800428e:	4313      	orrs	r3, r2
 8004290:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80042a0:	b480      	push	{r7}
 80042a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80042a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80042ae:	f043 0301 	orr.w	r3, r3, #1
 80042b2:	6013      	str	r3, [r2, #0]
}
 80042b4:	bf00      	nop
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80042be:	b480      	push	{r7}
 80042c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80042c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80042cc:	f023 0301 	bic.w	r3, r3, #1
 80042d0:	6013      	str	r3, [r2, #0]
}
 80042d2:	bf00      	nop
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80042e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0302 	and.w	r3, r3, #2
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d101      	bne.n	80042f2 <LL_RCC_MSI_IsReady+0x16>
 80042ee:	2301      	movs	r3, #1
 80042f0:	e000      	b.n	80042f4 <LL_RCC_MSI_IsReady+0x18>
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80042fe:	b480      	push	{r7}
 8004300:	b083      	sub	sp, #12
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004306:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004310:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4313      	orrs	r3, r2
 8004318:	600b      	str	r3, [r1, #0]
}
 800431a:	bf00      	nop
 800431c:	370c      	adds	r7, #12
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr

08004326 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8004326:	b480      	push	{r7}
 8004328:	b083      	sub	sp, #12
 800432a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800432c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004336:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2bb0      	cmp	r3, #176	; 0xb0
 800433c:	d901      	bls.n	8004342 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 800433e:	23b0      	movs	r3, #176	; 0xb0
 8004340:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8004342:	687b      	ldr	r3, [r7, #4]
}
 8004344:	4618      	mov	r0, r3
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004358:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	021b      	lsls	r3, r3, #8
 8004366:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800436a:	4313      	orrs	r3, r2
 800436c:	604b      	str	r3, [r1, #4]
}
 800436e:	bf00      	nop
 8004370:	370c      	adds	r7, #12
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr

0800437a <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004382:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f023 0203 	bic.w	r2, r3, #3
 800438c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4313      	orrs	r3, r2
 8004394:	608b      	str	r3, [r1, #8]
}
 8004396:	bf00      	nop
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80043a2:	b480      	push	{r7}
 80043a4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80043a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f003 030c 	and.w	r3, r3, #12
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80043c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	608b      	str	r3, [r1, #8]
}
 80043d6:	bf00      	nop
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b083      	sub	sp, #12
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80043ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043ee:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80043f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004416:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800441a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800441e:	f023 020f 	bic.w	r2, r3, #15
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	091b      	lsrs	r3, r3, #4
 8004426:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800444e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4313      	orrs	r3, r2
 8004456:	608b      	str	r3, [r1, #8]
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800446c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004476:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4313      	orrs	r3, r2
 800447e:	608b      	str	r3, [r1, #8]
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004490:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800449a:	4618      	mov	r0, r3
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80044a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044ac:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80044b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr

080044be <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80044be:	b480      	push	{r7}
 80044c0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80044c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044c6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80044ca:	011b      	lsls	r3, r3, #4
 80044cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr

080044da <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80044da:	b480      	push	{r7}
 80044dc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80044de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80044f2:	b480      	push	{r7}
 80044f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80044f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004500:	4618      	mov	r0, r3
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800450a:	b480      	push	{r7}
 800450c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800450e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004518:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800451c:	6013      	str	r3, [r2, #0]
}
 800451e:	bf00      	nop
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004528:	b480      	push	{r7}
 800452a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800452c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004536:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800453a:	6013      	str	r3, [r2, #0]
}
 800453c:	bf00      	nop
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004546:	b480      	push	{r7}
 8004548:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800454a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004554:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004558:	d101      	bne.n	800455e <LL_RCC_PLL_IsReady+0x18>
 800455a:	2301      	movs	r3, #1
 800455c:	e000      	b.n	8004560 <LL_RCC_PLL_IsReady+0x1a>
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800456a:	b480      	push	{r7}
 800456c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800456e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	0a1b      	lsrs	r3, r3, #8
 8004576:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800457a:	4618      	mov	r0, r3
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004584:	b480      	push	{r7}
 8004586:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004588:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8004592:	4618      	mov	r0, r3
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800459c:	b480      	push	{r7}
 800459e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80045a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80045b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f003 0303 	and.w	r3, r3, #3
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80045d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045de:	d101      	bne.n	80045e4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80045e0:	2301      	movs	r3, #1
 80045e2:	e000      	b.n	80045e6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80045f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045f8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80045fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004600:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004604:	d101      	bne.n	800460a <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004606:	2301      	movs	r3, #1
 8004608:	e000      	b.n	800460c <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr

08004616 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004616:	b480      	push	{r7}
 8004618:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800461a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800461e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004626:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800462a:	d101      	bne.n	8004630 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800462c:	2301      	movs	r3, #1
 800462e:	e000      	b.n	8004632 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004640:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800464a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800464e:	d101      	bne.n	8004654 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004664:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800466e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004672:	d101      	bne.n	8004678 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004674:	2301      	movs	r3, #1
 8004676:	e000      	b.n	800467a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004684:	b590      	push	{r4, r7, lr}
 8004686:	b08d      	sub	sp, #52	; 0x34
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e363      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0320 	and.w	r3, r3, #32
 800469e:	2b00      	cmp	r3, #0
 80046a0:	f000 808d 	beq.w	80047be <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046a4:	f7ff fe7d 	bl	80043a2 <LL_RCC_GetSysClkSource>
 80046a8:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046aa:	f7ff ff83 	bl	80045b4 <LL_RCC_PLL_GetMainSource>
 80046ae:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80046b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d005      	beq.n	80046c2 <HAL_RCC_OscConfig+0x3e>
 80046b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046b8:	2b0c      	cmp	r3, #12
 80046ba:	d147      	bne.n	800474c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80046bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d144      	bne.n	800474c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e347      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80046d2:	f7ff fe28 	bl	8004326 <LL_RCC_MSI_GetRange>
 80046d6:	4603      	mov	r3, r0
 80046d8:	429c      	cmp	r4, r3
 80046da:	d914      	bls.n	8004706 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e0:	4618      	mov	r0, r3
 80046e2:	f000 fd63 	bl	80051ac <RCC_SetFlashLatencyFromMSIRange>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d001      	beq.n	80046f0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e336      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7ff fe02 	bl	80042fe <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a1b      	ldr	r3, [r3, #32]
 80046fe:	4618      	mov	r0, r3
 8004700:	f7ff fe26 	bl	8004350 <LL_RCC_MSI_SetCalibTrimming>
 8004704:	e013      	b.n	800472e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470a:	4618      	mov	r0, r3
 800470c:	f7ff fdf7 	bl	80042fe <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	4618      	mov	r0, r3
 8004716:	f7ff fe1b 	bl	8004350 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471e:	4618      	mov	r0, r3
 8004720:	f000 fd44 	bl	80051ac <RCC_SetFlashLatencyFromMSIRange>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d001      	beq.n	800472e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e317      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800472e:	f000 fccb 	bl	80050c8 <HAL_RCC_GetHCLKFreq>
 8004732:	4603      	mov	r3, r0
 8004734:	4aa4      	ldr	r2, [pc, #656]	; (80049c8 <HAL_RCC_OscConfig+0x344>)
 8004736:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004738:	4ba4      	ldr	r3, [pc, #656]	; (80049cc <HAL_RCC_OscConfig+0x348>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4618      	mov	r0, r3
 800473e:	f7fd f875 	bl	800182c <HAL_InitTick>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d039      	beq.n	80047bc <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e308      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	69db      	ldr	r3, [r3, #28]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d01e      	beq.n	8004792 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004754:	f7ff fda4 	bl	80042a0 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004758:	f7fd fd70 	bl	800223c <HAL_GetTick>
 800475c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800475e:	e008      	b.n	8004772 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004760:	f7fd fd6c 	bl	800223c <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b02      	cmp	r3, #2
 800476c:	d901      	bls.n	8004772 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e2f5      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004772:	f7ff fdb3 	bl	80042dc <LL_RCC_MSI_IsReady>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d0f1      	beq.n	8004760 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	4618      	mov	r0, r3
 8004782:	f7ff fdbc 	bl	80042fe <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	4618      	mov	r0, r3
 800478c:	f7ff fde0 	bl	8004350 <LL_RCC_MSI_SetCalibTrimming>
 8004790:	e015      	b.n	80047be <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004792:	f7ff fd94 	bl	80042be <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004796:	f7fd fd51 	bl	800223c <HAL_GetTick>
 800479a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800479c:	e008      	b.n	80047b0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800479e:	f7fd fd4d 	bl	800223c <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e2d6      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80047b0:	f7ff fd94 	bl	80042dc <LL_RCC_MSI_IsReady>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1f1      	bne.n	800479e <HAL_RCC_OscConfig+0x11a>
 80047ba:	e000      	b.n	80047be <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80047bc:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d047      	beq.n	800485a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047ca:	f7ff fdea 	bl	80043a2 <LL_RCC_GetSysClkSource>
 80047ce:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047d0:	f7ff fef0 	bl	80045b4 <LL_RCC_PLL_GetMainSource>
 80047d4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80047d6:	6a3b      	ldr	r3, [r7, #32]
 80047d8:	2b08      	cmp	r3, #8
 80047da:	d005      	beq.n	80047e8 <HAL_RCC_OscConfig+0x164>
 80047dc:	6a3b      	ldr	r3, [r7, #32]
 80047de:	2b0c      	cmp	r3, #12
 80047e0:	d108      	bne.n	80047f4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	2b03      	cmp	r3, #3
 80047e6:	d105      	bne.n	80047f4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d134      	bne.n	800485a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e2b4      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047fc:	d102      	bne.n	8004804 <HAL_RCC_OscConfig+0x180>
 80047fe:	f7ff fbd1 	bl	8003fa4 <LL_RCC_HSE_Enable>
 8004802:	e001      	b.n	8004808 <HAL_RCC_OscConfig+0x184>
 8004804:	f7ff fbdd 	bl	8003fc2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d012      	beq.n	8004836 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004810:	f7fd fd14 	bl	800223c <HAL_GetTick>
 8004814:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004816:	e008      	b.n	800482a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004818:	f7fd fd10 	bl	800223c <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b64      	cmp	r3, #100	; 0x64
 8004824:	d901      	bls.n	800482a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e299      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800482a:	f7ff fbd9 	bl	8003fe0 <LL_RCC_HSE_IsReady>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0f1      	beq.n	8004818 <HAL_RCC_OscConfig+0x194>
 8004834:	e011      	b.n	800485a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004836:	f7fd fd01 	bl	800223c <HAL_GetTick>
 800483a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800483c:	e008      	b.n	8004850 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800483e:	f7fd fcfd 	bl	800223c <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b64      	cmp	r3, #100	; 0x64
 800484a:	d901      	bls.n	8004850 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e286      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8004850:	f7ff fbc6 	bl	8003fe0 <LL_RCC_HSE_IsReady>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1f1      	bne.n	800483e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d04c      	beq.n	8004900 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004866:	f7ff fd9c 	bl	80043a2 <LL_RCC_GetSysClkSource>
 800486a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800486c:	f7ff fea2 	bl	80045b4 <LL_RCC_PLL_GetMainSource>
 8004870:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	2b04      	cmp	r3, #4
 8004876:	d005      	beq.n	8004884 <HAL_RCC_OscConfig+0x200>
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	2b0c      	cmp	r3, #12
 800487c:	d10e      	bne.n	800489c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2b02      	cmp	r3, #2
 8004882:	d10b      	bne.n	800489c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e266      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	4618      	mov	r0, r3
 8004896:	f7ff fbe5 	bl	8004064 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800489a:	e031      	b.n	8004900 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d019      	beq.n	80048d8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048a4:	f7ff fbae 	bl	8004004 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a8:	f7fd fcc8 	bl	800223c <HAL_GetTick>
 80048ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80048ae:	e008      	b.n	80048c2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048b0:	f7fd fcc4 	bl	800223c <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e24d      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80048c2:	f7ff fbbd 	bl	8004040 <LL_RCC_HSI_IsReady>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d0f1      	beq.n	80048b0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff fbc7 	bl	8004064 <LL_RCC_HSI_SetCalibTrimming>
 80048d6:	e013      	b.n	8004900 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048d8:	f7ff fba3 	bl	8004022 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048dc:	f7fd fcae 	bl	800223c <HAL_GetTick>
 80048e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048e4:	f7fd fcaa 	bl	800223c <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e233      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80048f6:	f7ff fba3 	bl	8004040 <LL_RCC_HSI_IsReady>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d1f1      	bne.n	80048e4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d106      	bne.n	800491a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 80a3 	beq.w	8004a60 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d076      	beq.n	8004a10 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0310 	and.w	r3, r3, #16
 800492a:	2b00      	cmp	r3, #0
 800492c:	d046      	beq.n	80049bc <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800492e:	f7ff fc5a 	bl	80041e6 <LL_RCC_LSI1_IsReady>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d113      	bne.n	8004960 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8004938:	f7ff fc33 	bl	80041a2 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800493c:	f7fd fc7e 	bl	800223c <HAL_GetTick>
 8004940:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004944:	f7fd fc7a 	bl	800223c <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e203      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004956:	f7ff fc46 	bl	80041e6 <LL_RCC_LSI1_IsReady>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d0f1      	beq.n	8004944 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8004960:	f7ff fc53 	bl	800420a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004964:	f7fd fc6a 	bl	800223c <HAL_GetTick>
 8004968:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800496c:	f7fd fc66 	bl	800223c <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b03      	cmp	r3, #3
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e1ef      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800497e:	f7ff fc66 	bl	800424e <LL_RCC_LSI2_IsReady>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d0f1      	beq.n	800496c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	4618      	mov	r0, r3
 800498e:	f7ff fc70 	bl	8004272 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8004992:	f7ff fc17 	bl	80041c4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004996:	f7fd fc51 	bl	800223c <HAL_GetTick>
 800499a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800499c:	e008      	b.n	80049b0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800499e:	f7fd fc4d 	bl	800223c <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d901      	bls.n	80049b0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e1d6      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80049b0:	f7ff fc19 	bl	80041e6 <LL_RCC_LSI1_IsReady>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1f1      	bne.n	800499e <HAL_RCC_OscConfig+0x31a>
 80049ba:	e051      	b.n	8004a60 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80049bc:	f7ff fbf1 	bl	80041a2 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c0:	f7fd fc3c 	bl	800223c <HAL_GetTick>
 80049c4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80049c6:	e00c      	b.n	80049e2 <HAL_RCC_OscConfig+0x35e>
 80049c8:	20000020 	.word	0x20000020
 80049cc:	20000024 	.word	0x20000024
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80049d0:	f7fd fc34 	bl	800223c <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e1bd      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80049e2:	f7ff fc00 	bl	80041e6 <LL_RCC_LSI1_IsReady>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d0f1      	beq.n	80049d0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80049ec:	f7ff fc1e 	bl	800422c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80049f0:	e008      	b.n	8004a04 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80049f2:	f7fd fc23 	bl	800223c <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b03      	cmp	r3, #3
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e1ac      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004a04:	f7ff fc23 	bl	800424e <LL_RCC_LSI2_IsReady>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1f1      	bne.n	80049f2 <HAL_RCC_OscConfig+0x36e>
 8004a0e:	e027      	b.n	8004a60 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8004a10:	f7ff fc0c 	bl	800422c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a14:	f7fd fc12 	bl	800223c <HAL_GetTick>
 8004a18:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004a1a:	e008      	b.n	8004a2e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004a1c:	f7fd fc0e 	bl	800223c <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b03      	cmp	r3, #3
 8004a28:	d901      	bls.n	8004a2e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e197      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004a2e:	f7ff fc0e 	bl	800424e <LL_RCC_LSI2_IsReady>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1f1      	bne.n	8004a1c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8004a38:	f7ff fbc4 	bl	80041c4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a3c:	f7fd fbfe 	bl	800223c <HAL_GetTick>
 8004a40:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004a42:	e008      	b.n	8004a56 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004a44:	f7fd fbfa 	bl	800223c <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d901      	bls.n	8004a56 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e183      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004a56:	f7ff fbc6 	bl	80041e6 <LL_RCC_LSI1_IsReady>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1f1      	bne.n	8004a44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d05b      	beq.n	8004b24 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a6c:	4ba7      	ldr	r3, [pc, #668]	; (8004d0c <HAL_RCC_OscConfig+0x688>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d114      	bne.n	8004aa2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004a78:	f7ff fa64 	bl	8003f44 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a7c:	f7fd fbde 	bl	800223c <HAL_GetTick>
 8004a80:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a84:	f7fd fbda 	bl	800223c <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e163      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a96:	4b9d      	ldr	r3, [pc, #628]	; (8004d0c <HAL_RCC_OscConfig+0x688>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d0f0      	beq.n	8004a84 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d102      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x42c>
 8004aaa:	f7ff fb24 	bl	80040f6 <LL_RCC_LSE_Enable>
 8004aae:	e00c      	b.n	8004aca <HAL_RCC_OscConfig+0x446>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	2b05      	cmp	r3, #5
 8004ab6:	d104      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x43e>
 8004ab8:	f7ff fb3f 	bl	800413a <LL_RCC_LSE_EnableBypass>
 8004abc:	f7ff fb1b 	bl	80040f6 <LL_RCC_LSE_Enable>
 8004ac0:	e003      	b.n	8004aca <HAL_RCC_OscConfig+0x446>
 8004ac2:	f7ff fb29 	bl	8004118 <LL_RCC_LSE_Disable>
 8004ac6:	f7ff fb49 	bl	800415c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d014      	beq.n	8004afc <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad2:	f7fd fbb3 	bl	800223c <HAL_GetTick>
 8004ad6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8004ad8:	e00a      	b.n	8004af0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ada:	f7fd fbaf 	bl	800223c <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e136      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004af0:	f7ff fb45 	bl	800417e <LL_RCC_LSE_IsReady>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d0ef      	beq.n	8004ada <HAL_RCC_OscConfig+0x456>
 8004afa:	e013      	b.n	8004b24 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004afc:	f7fd fb9e 	bl	800223c <HAL_GetTick>
 8004b00:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004b02:	e00a      	b.n	8004b1a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b04:	f7fd fb9a 	bl	800223c <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e121      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8004b1a:	f7ff fb30 	bl	800417e <LL_RCC_LSE_IsReady>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1ef      	bne.n	8004b04 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d02c      	beq.n	8004b8a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d014      	beq.n	8004b62 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b38:	f7ff faa9 	bl	800408e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b3c:	f7fd fb7e 	bl	800223c <HAL_GetTick>
 8004b40:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b44:	f7fd fb7a 	bl	800223c <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e103      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004b56:	f7ff fabc 	bl	80040d2 <LL_RCC_HSI48_IsReady>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0f1      	beq.n	8004b44 <HAL_RCC_OscConfig+0x4c0>
 8004b60:	e013      	b.n	8004b8a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b62:	f7ff faa5 	bl	80040b0 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b66:	f7fd fb69 	bl	800223c <HAL_GetTick>
 8004b6a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004b6c:	e008      	b.n	8004b80 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b6e:	f7fd fb65 	bl	800223c <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e0ee      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004b80:	f7ff faa7 	bl	80040d2 <LL_RCC_HSI48_IsReady>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1f1      	bne.n	8004b6e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f000 80e4 	beq.w	8004d5c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b94:	f7ff fc05 	bl	80043a2 <LL_RCC_GetSysClkSource>
 8004b98:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8004b9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	f040 80b4 	bne.w	8004d14 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f003 0203 	and.w	r2, r3, #3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d123      	bne.n	8004c02 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d11c      	bne.n	8004c02 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	0a1b      	lsrs	r3, r3, #8
 8004bcc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d114      	bne.n	8004c02 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d10d      	bne.n	8004c02 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d106      	bne.n	8004c02 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d05d      	beq.n	8004cbe <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	2b0c      	cmp	r3, #12
 8004c06:	d058      	beq.n	8004cba <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004c08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d001      	beq.n	8004c1a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e0a1      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004c1a:	f7ff fc85 	bl	8004528 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004c1e:	f7fd fb0d 	bl	800223c <HAL_GetTick>
 8004c22:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c24:	e008      	b.n	8004c38 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c26:	f7fd fb09 	bl	800223c <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d901      	bls.n	8004c38 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e092      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1ef      	bne.n	8004c26 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c4a:	68da      	ldr	r2, [r3, #12]
 8004c4c:	4b30      	ldr	r3, [pc, #192]	; (8004d10 <HAL_RCC_OscConfig+0x68c>)
 8004c4e:	4013      	ands	r3, r2
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004c58:	4311      	orrs	r1, r2
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c5e:	0212      	lsls	r2, r2, #8
 8004c60:	4311      	orrs	r1, r2
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004c66:	4311      	orrs	r1, r2
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004c6c:	4311      	orrs	r1, r2
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004c72:	430a      	orrs	r2, r1
 8004c74:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004c7c:	f7ff fc45 	bl	800450a <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004c8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c8e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004c90:	f7fd fad4 	bl	800223c <HAL_GetTick>
 8004c94:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c96:	e008      	b.n	8004caa <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c98:	f7fd fad0 	bl	800223c <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e059      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004caa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d0ef      	beq.n	8004c98 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cb8:	e050      	b.n	8004d5c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e04f      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d147      	bne.n	8004d5c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ccc:	f7ff fc1d 	bl	800450a <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004cd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004cda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cde:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004ce0:	f7fd faac 	bl	800223c <HAL_GetTick>
 8004ce4:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ce6:	e008      	b.n	8004cfa <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ce8:	f7fd faa8 	bl	800223c <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e031      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0ef      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x664>
 8004d08:	e028      	b.n	8004d5c <HAL_RCC_OscConfig+0x6d8>
 8004d0a:	bf00      	nop
 8004d0c:	58000400 	.word	0x58000400
 8004d10:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	2b0c      	cmp	r3, #12
 8004d18:	d01e      	beq.n	8004d58 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d1a:	f7ff fc05 	bl	8004528 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1e:	f7fd fa8d 	bl	800223c <HAL_GetTick>
 8004d22:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d24:	e008      	b.n	8004d38 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d26:	f7fd fa89 	bl	800223c <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d901      	bls.n	8004d38 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e012      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1ef      	bne.n	8004d26 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8004d46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d50:	4b05      	ldr	r3, [pc, #20]	; (8004d68 <HAL_RCC_OscConfig+0x6e4>)
 8004d52:	4013      	ands	r3, r2
 8004d54:	60cb      	str	r3, [r1, #12]
 8004d56:	e001      	b.n	8004d5c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e000      	b.n	8004d5e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3734      	adds	r7, #52	; 0x34
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd90      	pop	{r4, r7, pc}
 8004d66:	bf00      	nop
 8004d68:	eefefffc 	.word	0xeefefffc

08004d6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e12d      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d80:	4b98      	ldr	r3, [pc, #608]	; (8004fe4 <HAL_RCC_ClockConfig+0x278>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0307 	and.w	r3, r3, #7
 8004d88:	683a      	ldr	r2, [r7, #0]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d91b      	bls.n	8004dc6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d8e:	4b95      	ldr	r3, [pc, #596]	; (8004fe4 <HAL_RCC_ClockConfig+0x278>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f023 0207 	bic.w	r2, r3, #7
 8004d96:	4993      	ldr	r1, [pc, #588]	; (8004fe4 <HAL_RCC_ClockConfig+0x278>)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d9e:	f7fd fa4d 	bl	800223c <HAL_GetTick>
 8004da2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004da4:	e008      	b.n	8004db8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004da6:	f7fd fa49 	bl	800223c <HAL_GetTick>
 8004daa:	4602      	mov	r2, r0
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d901      	bls.n	8004db8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8004db4:	2303      	movs	r3, #3
 8004db6:	e111      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004db8:	4b8a      	ldr	r3, [pc, #552]	; (8004fe4 <HAL_RCC_ClockConfig+0x278>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0307 	and.w	r3, r3, #7
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d1ef      	bne.n	8004da6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d016      	beq.n	8004e00 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f7ff faef 	bl	80043ba <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004ddc:	f7fd fa2e 	bl	800223c <HAL_GetTick>
 8004de0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004de2:	e008      	b.n	8004df6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004de4:	f7fd fa2a 	bl	800223c <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d901      	bls.n	8004df6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e0f2      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004df6:	f7ff fbe9 	bl	80045cc <LL_RCC_IsActiveFlag_HPRE>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d0f1      	beq.n	8004de4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0320 	and.w	r3, r3, #32
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d016      	beq.n	8004e3a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7ff fae6 	bl	80043e2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004e16:	f7fd fa11 	bl	800223c <HAL_GetTick>
 8004e1a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004e1c:	e008      	b.n	8004e30 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004e1e:	f7fd fa0d 	bl	800223c <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d901      	bls.n	8004e30 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e0d5      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004e30:	f7ff fbde 	bl	80045f0 <LL_RCC_IsActiveFlag_C2HPRE>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d0f1      	beq.n	8004e1e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d016      	beq.n	8004e74 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7ff fadf 	bl	800440e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004e50:	f7fd f9f4 	bl	800223c <HAL_GetTick>
 8004e54:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004e58:	f7fd f9f0 	bl	800223c <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e0b8      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004e6a:	f7ff fbd4 	bl	8004616 <LL_RCC_IsActiveFlag_SHDHPRE>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d0f1      	beq.n	8004e58 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0304 	and.w	r3, r3, #4
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d016      	beq.n	8004eae <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	4618      	mov	r0, r3
 8004e86:	f7ff fad9 	bl	800443c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004e8a:	f7fd f9d7 	bl	800223c <HAL_GetTick>
 8004e8e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004e90:	e008      	b.n	8004ea4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004e92:	f7fd f9d3 	bl	800223c <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d901      	bls.n	8004ea4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e09b      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004ea4:	f7ff fbca 	bl	800463c <LL_RCC_IsActiveFlag_PPRE1>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0f1      	beq.n	8004e92 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0308 	and.w	r3, r3, #8
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d017      	beq.n	8004eea <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	00db      	lsls	r3, r3, #3
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f7ff facf 	bl	8004464 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004ec6:	f7fd f9b9 	bl	800223c <HAL_GetTick>
 8004eca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004ecc:	e008      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004ece:	f7fd f9b5 	bl	800223c <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d901      	bls.n	8004ee0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e07d      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004ee0:	f7ff fbbe 	bl	8004660 <LL_RCC_IsActiveFlag_PPRE2>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0f1      	beq.n	8004ece <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d043      	beq.n	8004f7e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d106      	bne.n	8004f0c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8004efe:	f7ff f86f 	bl	8003fe0 <LL_RCC_HSE_IsReady>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d11e      	bne.n	8004f46 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e067      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	2b03      	cmp	r3, #3
 8004f12:	d106      	bne.n	8004f22 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004f14:	f7ff fb17 	bl	8004546 <LL_RCC_PLL_IsReady>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d113      	bne.n	8004f46 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e05c      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d106      	bne.n	8004f38 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8004f2a:	f7ff f9d7 	bl	80042dc <LL_RCC_MSI_IsReady>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d108      	bne.n	8004f46 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e051      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004f38:	f7ff f882 	bl	8004040 <LL_RCC_HSI_IsReady>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d101      	bne.n	8004f46 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e04a      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff fa15 	bl	800437a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f50:	f7fd f974 	bl	800223c <HAL_GetTick>
 8004f54:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f56:	e00a      	b.n	8004f6e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f58:	f7fd f970 	bl	800223c <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e036      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f6e:	f7ff fa18 	bl	80043a2 <LL_RCC_GetSysClkSource>
 8004f72:	4602      	mov	r2, r0
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d1ec      	bne.n	8004f58 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f7e:	4b19      	ldr	r3, [pc, #100]	; (8004fe4 <HAL_RCC_ClockConfig+0x278>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d21b      	bcs.n	8004fc4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f8c:	4b15      	ldr	r3, [pc, #84]	; (8004fe4 <HAL_RCC_ClockConfig+0x278>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f023 0207 	bic.w	r2, r3, #7
 8004f94:	4913      	ldr	r1, [pc, #76]	; (8004fe4 <HAL_RCC_ClockConfig+0x278>)
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f9c:	f7fd f94e 	bl	800223c <HAL_GetTick>
 8004fa0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fa2:	e008      	b.n	8004fb6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004fa4:	f7fd f94a 	bl	800223c <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d901      	bls.n	8004fb6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e012      	b.n	8004fdc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fb6:	4b0b      	ldr	r3, [pc, #44]	; (8004fe4 <HAL_RCC_ClockConfig+0x278>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0307 	and.w	r3, r3, #7
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d1ef      	bne.n	8004fa4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004fc4:	f000 f880 	bl	80050c8 <HAL_RCC_GetHCLKFreq>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	4a07      	ldr	r2, [pc, #28]	; (8004fe8 <HAL_RCC_ClockConfig+0x27c>)
 8004fcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8004fce:	f7fd f941 	bl	8002254 <HAL_GetTickPrio>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7fc fc29 	bl	800182c <HAL_InitTick>
 8004fda:	4603      	mov	r3, r0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3710      	adds	r7, #16
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	58004000 	.word	0x58004000
 8004fe8:	20000020 	.word	0x20000020

08004fec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fec:	b590      	push	{r4, r7, lr}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ff2:	f7ff f9d6 	bl	80043a2 <LL_RCC_GetSysClkSource>
 8004ff6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10a      	bne.n	8005014 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004ffe:	f7ff f992 	bl	8004326 <LL_RCC_MSI_GetRange>
 8005002:	4603      	mov	r3, r0
 8005004:	091b      	lsrs	r3, r3, #4
 8005006:	f003 030f 	and.w	r3, r3, #15
 800500a:	4a2b      	ldr	r2, [pc, #172]	; (80050b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800500c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005010:	60fb      	str	r3, [r7, #12]
 8005012:	e04b      	b.n	80050ac <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b04      	cmp	r3, #4
 8005018:	d102      	bne.n	8005020 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800501a:	4b28      	ldr	r3, [pc, #160]	; (80050bc <HAL_RCC_GetSysClockFreq+0xd0>)
 800501c:	60fb      	str	r3, [r7, #12]
 800501e:	e045      	b.n	80050ac <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b08      	cmp	r3, #8
 8005024:	d10a      	bne.n	800503c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005026:	f7fe ffab 	bl	8003f80 <LL_RCC_HSE_IsEnabledDiv2>
 800502a:	4603      	mov	r3, r0
 800502c:	2b01      	cmp	r3, #1
 800502e:	d102      	bne.n	8005036 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005030:	4b23      	ldr	r3, [pc, #140]	; (80050c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005032:	60fb      	str	r3, [r7, #12]
 8005034:	e03a      	b.n	80050ac <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005036:	4b23      	ldr	r3, [pc, #140]	; (80050c4 <HAL_RCC_GetSysClockFreq+0xd8>)
 8005038:	60fb      	str	r3, [r7, #12]
 800503a:	e037      	b.n	80050ac <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800503c:	f7ff faba 	bl	80045b4 <LL_RCC_PLL_GetMainSource>
 8005040:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	2b02      	cmp	r3, #2
 8005046:	d003      	beq.n	8005050 <HAL_RCC_GetSysClockFreq+0x64>
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	2b03      	cmp	r3, #3
 800504c:	d003      	beq.n	8005056 <HAL_RCC_GetSysClockFreq+0x6a>
 800504e:	e00d      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005050:	4b1a      	ldr	r3, [pc, #104]	; (80050bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8005052:	60bb      	str	r3, [r7, #8]
        break;
 8005054:	e015      	b.n	8005082 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005056:	f7fe ff93 	bl	8003f80 <LL_RCC_HSE_IsEnabledDiv2>
 800505a:	4603      	mov	r3, r0
 800505c:	2b01      	cmp	r3, #1
 800505e:	d102      	bne.n	8005066 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005060:	4b17      	ldr	r3, [pc, #92]	; (80050c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005062:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005064:	e00d      	b.n	8005082 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005066:	4b17      	ldr	r3, [pc, #92]	; (80050c4 <HAL_RCC_GetSysClockFreq+0xd8>)
 8005068:	60bb      	str	r3, [r7, #8]
        break;
 800506a:	e00a      	b.n	8005082 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800506c:	f7ff f95b 	bl	8004326 <LL_RCC_MSI_GetRange>
 8005070:	4603      	mov	r3, r0
 8005072:	091b      	lsrs	r3, r3, #4
 8005074:	f003 030f 	and.w	r3, r3, #15
 8005078:	4a0f      	ldr	r2, [pc, #60]	; (80050b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800507a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800507e:	60bb      	str	r3, [r7, #8]
        break;
 8005080:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005082:	f7ff fa72 	bl	800456a <LL_RCC_PLL_GetN>
 8005086:	4602      	mov	r2, r0
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	fb03 f402 	mul.w	r4, r3, r2
 800508e:	f7ff fa85 	bl	800459c <LL_RCC_PLL_GetDivider>
 8005092:	4603      	mov	r3, r0
 8005094:	091b      	lsrs	r3, r3, #4
 8005096:	3301      	adds	r3, #1
 8005098:	fbb4 f4f3 	udiv	r4, r4, r3
 800509c:	f7ff fa72 	bl	8004584 <LL_RCC_PLL_GetR>
 80050a0:	4603      	mov	r3, r0
 80050a2:	0f5b      	lsrs	r3, r3, #29
 80050a4:	3301      	adds	r3, #1
 80050a6:	fbb4 f3f3 	udiv	r3, r4, r3
 80050aa:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80050ac:	68fb      	ldr	r3, [r7, #12]
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3714      	adds	r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd90      	pop	{r4, r7, pc}
 80050b6:	bf00      	nop
 80050b8:	080103b0 	.word	0x080103b0
 80050bc:	00f42400 	.word	0x00f42400
 80050c0:	003d0900 	.word	0x003d0900
 80050c4:	007a1200 	.word	0x007a1200

080050c8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050c8:	b598      	push	{r3, r4, r7, lr}
 80050ca:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80050cc:	f7ff ff8e 	bl	8004fec <HAL_RCC_GetSysClockFreq>
 80050d0:	4604      	mov	r4, r0
 80050d2:	f7ff f9db 	bl	800448c <LL_RCC_GetAHBPrescaler>
 80050d6:	4603      	mov	r3, r0
 80050d8:	091b      	lsrs	r3, r3, #4
 80050da:	f003 030f 	and.w	r3, r3, #15
 80050de:	4a03      	ldr	r2, [pc, #12]	; (80050ec <HAL_RCC_GetHCLKFreq+0x24>)
 80050e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050e4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	bd98      	pop	{r3, r4, r7, pc}
 80050ec:	08010350 	.word	0x08010350

080050f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050f0:	b598      	push	{r3, r4, r7, lr}
 80050f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80050f4:	f7ff ffe8 	bl	80050c8 <HAL_RCC_GetHCLKFreq>
 80050f8:	4604      	mov	r4, r0
 80050fa:	f7ff f9ee 	bl	80044da <LL_RCC_GetAPB1Prescaler>
 80050fe:	4603      	mov	r3, r0
 8005100:	0a1b      	lsrs	r3, r3, #8
 8005102:	f003 0307 	and.w	r3, r3, #7
 8005106:	4a04      	ldr	r2, [pc, #16]	; (8005118 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800510c:	f003 031f 	and.w	r3, r3, #31
 8005110:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005114:	4618      	mov	r0, r3
 8005116:	bd98      	pop	{r3, r4, r7, pc}
 8005118:	08010390 	.word	0x08010390

0800511c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800511c:	b598      	push	{r3, r4, r7, lr}
 800511e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005120:	f7ff ffd2 	bl	80050c8 <HAL_RCC_GetHCLKFreq>
 8005124:	4604      	mov	r4, r0
 8005126:	f7ff f9e4 	bl	80044f2 <LL_RCC_GetAPB2Prescaler>
 800512a:	4603      	mov	r3, r0
 800512c:	0adb      	lsrs	r3, r3, #11
 800512e:	f003 0307 	and.w	r3, r3, #7
 8005132:	4a04      	ldr	r2, [pc, #16]	; (8005144 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005138:	f003 031f 	and.w	r3, r3, #31
 800513c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005140:	4618      	mov	r0, r3
 8005142:	bd98      	pop	{r3, r4, r7, pc}
 8005144:	08010390 	.word	0x08010390

08005148 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	226f      	movs	r2, #111	; 0x6f
 8005156:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8005158:	f7ff f923 	bl	80043a2 <LL_RCC_GetSysClkSource>
 800515c:	4602      	mov	r2, r0
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8005162:	f7ff f993 	bl	800448c <LL_RCC_GetAHBPrescaler>
 8005166:	4602      	mov	r2, r0
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 800516c:	f7ff f9b5 	bl	80044da <LL_RCC_GetAPB1Prescaler>
 8005170:	4602      	mov	r2, r0
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8005176:	f7ff f9bc 	bl	80044f2 <LL_RCC_GetAPB2Prescaler>
 800517a:	4602      	mov	r2, r0
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8005180:	f7ff f990 	bl	80044a4 <LL_C2_RCC_GetAHBPrescaler>
 8005184:	4602      	mov	r2, r0
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 800518a:	f7ff f998 	bl	80044be <LL_RCC_GetAHB4Prescaler>
 800518e:	4602      	mov	r2, r0
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005194:	4b04      	ldr	r3, [pc, #16]	; (80051a8 <HAL_RCC_GetClockConfig+0x60>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0207 	and.w	r2, r3, #7
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	601a      	str	r2, [r3, #0]
}
 80051a0:	bf00      	nop
 80051a2:	3708      	adds	r7, #8
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	58004000 	.word	0x58004000

080051ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80051ac:	b590      	push	{r4, r7, lr}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2bb0      	cmp	r3, #176	; 0xb0
 80051b8:	d903      	bls.n	80051c2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80051ba:	4b15      	ldr	r3, [pc, #84]	; (8005210 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80051bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051be:	60fb      	str	r3, [r7, #12]
 80051c0:	e007      	b.n	80051d2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	091b      	lsrs	r3, r3, #4
 80051c6:	f003 030f 	and.w	r3, r3, #15
 80051ca:	4a11      	ldr	r2, [pc, #68]	; (8005210 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80051cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051d0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80051d2:	f7ff f974 	bl	80044be <LL_RCC_GetAHB4Prescaler>
 80051d6:	4603      	mov	r3, r0
 80051d8:	091b      	lsrs	r3, r3, #4
 80051da:	f003 030f 	and.w	r3, r3, #15
 80051de:	4a0d      	ldr	r2, [pc, #52]	; (8005214 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80051e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ea:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	4a0a      	ldr	r2, [pc, #40]	; (8005218 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80051f0:	fba2 2303 	umull	r2, r3, r2, r3
 80051f4:	0c9c      	lsrs	r4, r3, #18
 80051f6:	f7fe feb5 	bl	8003f64 <HAL_PWREx_GetVoltageRange>
 80051fa:	4603      	mov	r3, r0
 80051fc:	4619      	mov	r1, r3
 80051fe:	4620      	mov	r0, r4
 8005200:	f000 f80c 	bl	800521c <RCC_SetFlashLatency>
 8005204:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8005206:	4618      	mov	r0, r3
 8005208:	3714      	adds	r7, #20
 800520a:	46bd      	mov	sp, r7
 800520c:	bd90      	pop	{r4, r7, pc}
 800520e:	bf00      	nop
 8005210:	080103b0 	.word	0x080103b0
 8005214:	08010350 	.word	0x08010350
 8005218:	431bde83 	.word	0x431bde83

0800521c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800521c:	b590      	push	{r4, r7, lr}
 800521e:	b093      	sub	sp, #76	; 0x4c
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005226:	4b37      	ldr	r3, [pc, #220]	; (8005304 <RCC_SetFlashLatency+0xe8>)
 8005228:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800522c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800522e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005232:	4a35      	ldr	r2, [pc, #212]	; (8005308 <RCC_SetFlashLatency+0xec>)
 8005234:	f107 031c 	add.w	r3, r7, #28
 8005238:	ca07      	ldmia	r2, {r0, r1, r2}
 800523a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800523e:	4b33      	ldr	r3, [pc, #204]	; (800530c <RCC_SetFlashLatency+0xf0>)
 8005240:	f107 040c 	add.w	r4, r7, #12
 8005244:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005246:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800524a:	2300      	movs	r3, #0
 800524c:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005254:	d11a      	bne.n	800528c <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005256:	2300      	movs	r3, #0
 8005258:	643b      	str	r3, [r7, #64]	; 0x40
 800525a:	e013      	b.n	8005284 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800525c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	3348      	adds	r3, #72	; 0x48
 8005262:	443b      	add	r3, r7
 8005264:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	429a      	cmp	r2, r3
 800526c:	d807      	bhi.n	800527e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800526e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	3348      	adds	r3, #72	; 0x48
 8005274:	443b      	add	r3, r7
 8005276:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800527a:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800527c:	e020      	b.n	80052c0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800527e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005280:	3301      	adds	r3, #1
 8005282:	643b      	str	r3, [r7, #64]	; 0x40
 8005284:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005286:	2b03      	cmp	r3, #3
 8005288:	d9e8      	bls.n	800525c <RCC_SetFlashLatency+0x40>
 800528a:	e019      	b.n	80052c0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800528c:	2300      	movs	r3, #0
 800528e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005290:	e013      	b.n	80052ba <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	3348      	adds	r3, #72	; 0x48
 8005298:	443b      	add	r3, r7
 800529a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d807      	bhi.n	80052b4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80052a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	3348      	adds	r3, #72	; 0x48
 80052aa:	443b      	add	r3, r7
 80052ac:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80052b0:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 80052b2:	e005      	b.n	80052c0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80052b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052b6:	3301      	adds	r3, #1
 80052b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d9e8      	bls.n	8005292 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80052c0:	4b13      	ldr	r3, [pc, #76]	; (8005310 <RCC_SetFlashLatency+0xf4>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f023 0207 	bic.w	r2, r3, #7
 80052c8:	4911      	ldr	r1, [pc, #68]	; (8005310 <RCC_SetFlashLatency+0xf4>)
 80052ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052cc:	4313      	orrs	r3, r2
 80052ce:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80052d0:	f7fc ffb4 	bl	800223c <HAL_GetTick>
 80052d4:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80052d6:	e008      	b.n	80052ea <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80052d8:	f7fc ffb0 	bl	800223c <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d901      	bls.n	80052ea <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e007      	b.n	80052fa <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80052ea:	4b09      	ldr	r3, [pc, #36]	; (8005310 <RCC_SetFlashLatency+0xf4>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0307 	and.w	r3, r3, #7
 80052f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d1ef      	bne.n	80052d8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	374c      	adds	r7, #76	; 0x4c
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd90      	pop	{r4, r7, pc}
 8005302:	bf00      	nop
 8005304:	0800fe78 	.word	0x0800fe78
 8005308:	0800fe88 	.word	0x0800fe88
 800530c:	0800fe94 	.word	0x0800fe94
 8005310:	58004000 	.word	0x58004000

08005314 <LL_RCC_LSE_IsEnabled>:
{
 8005314:	b480      	push	{r7}
 8005316:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8005318:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800531c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	2b01      	cmp	r3, #1
 8005326:	d101      	bne.n	800532c <LL_RCC_LSE_IsEnabled+0x18>
 8005328:	2301      	movs	r3, #1
 800532a:	e000      	b.n	800532e <LL_RCC_LSE_IsEnabled+0x1a>
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <LL_RCC_LSE_IsReady>:
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800533c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005340:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b02      	cmp	r3, #2
 800534a:	d101      	bne.n	8005350 <LL_RCC_LSE_IsReady+0x18>
 800534c:	2301      	movs	r3, #1
 800534e:	e000      	b.n	8005352 <LL_RCC_LSE_IsReady+0x1a>
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <LL_RCC_SetRFWKPClockSource>:
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005364:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005368:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800536c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005370:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4313      	orrs	r3, r2
 8005378:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <LL_RCC_SetSMPSClockSource>:
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8005390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005396:	f023 0203 	bic.w	r2, r3, #3
 800539a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	624b      	str	r3, [r1, #36]	; 0x24
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <LL_RCC_SetSMPSPrescaler>:
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80053b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053be:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80053c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	624b      	str	r3, [r1, #36]	; 0x24
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <LL_RCC_SetUSARTClockSource>:
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80053e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053e8:	f023 0203 	bic.w	r2, r3, #3
 80053ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <LL_RCC_SetLPUARTClockSource>:
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800540c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005414:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005418:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4313      	orrs	r3, r2
 8005420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <LL_RCC_SetI2CClockSource>:
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005438:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800543c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	091b      	lsrs	r3, r3, #4
 8005444:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005448:	43db      	mvns	r3, r3
 800544a:	401a      	ands	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	011b      	lsls	r3, r3, #4
 8005450:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005454:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005458:	4313      	orrs	r3, r2
 800545a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800545e:	bf00      	nop
 8005460:	370c      	adds	r7, #12
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr

0800546a <LL_RCC_SetLPTIMClockSource>:
{
 800546a:	b480      	push	{r7}
 800546c:	b083      	sub	sp, #12
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005472:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005476:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	0c1b      	lsrs	r3, r3, #16
 800547e:	041b      	lsls	r3, r3, #16
 8005480:	43db      	mvns	r3, r3
 8005482:	401a      	ands	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	041b      	lsls	r3, r3, #16
 8005488:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800548c:	4313      	orrs	r3, r2
 800548e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005492:	bf00      	nop
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <LL_RCC_SetSAIClockSource>:
{
 800549e:	b480      	push	{r7}
 80054a0:	b083      	sub	sp, #12
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80054a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80054b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80054be:	bf00      	nop
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <LL_RCC_SetRNGClockSource>:
{
 80054ca:	b480      	push	{r7}
 80054cc:	b083      	sub	sp, #12
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80054d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054da:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80054de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80054ea:	bf00      	nop
 80054ec:	370c      	adds	r7, #12
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr

080054f6 <LL_RCC_SetCLK48ClockSource>:
{
 80054f6:	b480      	push	{r7}
 80054f8:	b083      	sub	sp, #12
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80054fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005506:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800550a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4313      	orrs	r3, r2
 8005512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005516:	bf00      	nop
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <LL_RCC_SetUSBClockSource>:
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b082      	sub	sp, #8
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7ff ffe3 	bl	80054f6 <LL_RCC_SetCLK48ClockSource>
}
 8005530:	bf00      	nop
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <LL_RCC_SetADCClockSource>:
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005540:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005548:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800554c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4313      	orrs	r3, r2
 8005554:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <LL_RCC_SetRTCClockSource>:
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800556c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005574:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005578:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4313      	orrs	r3, r2
 8005580:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <LL_RCC_GetRTCClockSource>:
{
 8005590:	b480      	push	{r7}
 8005592:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005594:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800559c:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr

080055aa <LL_RCC_ForceBackupDomainReset>:
{
 80055aa:	b480      	push	{r7}
 80055ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80055ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80055ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80055c2:	bf00      	nop
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <LL_RCC_ReleaseBackupDomainReset>:
{
 80055cc:	b480      	push	{r7}
 80055ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80055d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80055dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80055e4:	bf00      	nop
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr

080055ee <LL_RCC_PLLSAI1_Enable>:
{
 80055ee:	b480      	push	{r7}
 80055f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80055f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80055fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005600:	6013      	str	r3, [r2, #0]
}
 8005602:	bf00      	nop
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <LL_RCC_PLLSAI1_Disable>:
{
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005610:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800561a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800561e:	6013      	str	r3, [r2, #0]
}
 8005620:	bf00      	nop
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr

0800562a <LL_RCC_PLLSAI1_IsReady>:
{
 800562a:	b480      	push	{r7}
 800562c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800562e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005638:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800563c:	d101      	bne.n	8005642 <LL_RCC_PLLSAI1_IsReady+0x18>
 800563e:	2301      	movs	r3, #1
 8005640:	e000      	b.n	8005644 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b088      	sub	sp, #32
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005656:	2300      	movs	r3, #0
 8005658:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800565a:	2300      	movs	r3, #0
 800565c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005666:	2b00      	cmp	r3, #0
 8005668:	d034      	beq.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005672:	d021      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8005674:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005678:	d81b      	bhi.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800567a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800567e:	d01d      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8005680:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005684:	d815      	bhi.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00b      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800568a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800568e:	d110      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8005690:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800569a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800569e:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80056a0:	e00d      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	3304      	adds	r3, #4
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 f947 	bl	800593a <RCCEx_PLLSAI1_ConfigNP>
 80056ac:	4603      	mov	r3, r0
 80056ae:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80056b0:	e005      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	77fb      	strb	r3, [r7, #31]
        break;
 80056b6:	e002      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80056b8:	bf00      	nop
 80056ba:	e000      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80056bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056be:	7ffb      	ldrb	r3, [r7, #31]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d105      	bne.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7ff fee8 	bl	800549e <LL_RCC_SetSAIClockSource>
 80056ce:	e001      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056d0:	7ffb      	ldrb	r3, [r7, #31]
 80056d2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d046      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80056e0:	f7ff ff56 	bl	8005590 <LL_RCC_GetRTCClockSource>
 80056e4:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d03c      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80056f0:	f7fe fc28 	bl	8003f44 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d105      	bne.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	4618      	mov	r0, r3
 8005700:	f7ff ff30 	bl	8005564 <LL_RCC_SetRTCClockSource>
 8005704:	e02e      	b.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8005706:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800570a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800570e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8005710:	f7ff ff4b 	bl	80055aa <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8005714:	f7ff ff5a 	bl	80055cc <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005722:	4313      	orrs	r3, r2
 8005724:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8005726:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8005730:	f7ff fdf0 	bl	8005314 <LL_RCC_LSE_IsEnabled>
 8005734:	4603      	mov	r3, r0
 8005736:	2b01      	cmp	r3, #1
 8005738:	d114      	bne.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800573a:	f7fc fd7f 	bl	800223c <HAL_GetTick>
 800573e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8005740:	e00b      	b.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005742:	f7fc fd7b 	bl	800223c <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005750:	4293      	cmp	r3, r2
 8005752:	d902      	bls.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	77fb      	strb	r3, [r7, #31]
              break;
 8005758:	e004      	b.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800575a:	f7ff fded 	bl	8005338 <LL_RCC_LSE_IsReady>
 800575e:	4603      	mov	r3, r0
 8005760:	2b01      	cmp	r3, #1
 8005762:	d1ee      	bne.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8005764:	7ffb      	ldrb	r3, [r7, #31]
 8005766:	77bb      	strb	r3, [r7, #30]
 8005768:	e001      	b.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800576a:	7ffb      	ldrb	r3, [r7, #31]
 800576c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	2b00      	cmp	r3, #0
 8005778:	d004      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	4618      	mov	r0, r3
 8005780:	f7ff fe2a 	bl	80053d8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0302 	and.w	r3, r3, #2
 800578c:	2b00      	cmp	r3, #0
 800578e:	d004      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	69db      	ldr	r3, [r3, #28]
 8005794:	4618      	mov	r0, r3
 8005796:	f7ff fe35 	bl	8005404 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0310 	and.w	r3, r3, #16
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d004      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff fe5d 	bl	800546a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0320 	and.w	r3, r3, #32
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d004      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff fe52 	bl	800546a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0304 	and.w	r3, r3, #4
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d004      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a1b      	ldr	r3, [r3, #32]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff fe2a 	bl	8005430 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0308 	and.w	r3, r3, #8
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d004      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ec:	4618      	mov	r0, r3
 80057ee:	f7ff fe1f 	bl	8005430 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d022      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005802:	4618      	mov	r0, r3
 8005804:	f7ff fe8d 	bl	8005522 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800580c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005810:	d107      	bne.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8005812:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800581c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005820:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005826:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800582a:	d10b      	bne.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	3304      	adds	r3, #4
 8005830:	4618      	mov	r0, r3
 8005832:	f000 f8dd 	bl	80059f0 <RCCEx_PLLSAI1_ConfigNQ>
 8005836:	4603      	mov	r3, r0
 8005838:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800583a:	7ffb      	ldrb	r3, [r7, #31]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8005840:	7ffb      	ldrb	r3, [r7, #31]
 8005842:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800584c:	2b00      	cmp	r3, #0
 800584e:	d02b      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005858:	d008      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005862:	d003      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005868:	2b00      	cmp	r3, #0
 800586a:	d105      	bne.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005870:	4618      	mov	r0, r3
 8005872:	f7ff fe2a 	bl	80054ca <LL_RCC_SetRNGClockSource>
 8005876:	e00a      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x240>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005880:	60fb      	str	r3, [r7, #12]
 8005882:	2000      	movs	r0, #0
 8005884:	f7ff fe21 	bl	80054ca <LL_RCC_SetRNGClockSource>
 8005888:	68f8      	ldr	r0, [r7, #12]
 800588a:	f7ff fe34 	bl	80054f6 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005892:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8005896:	d107      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005898:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d022      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7ff fe3d 	bl	8005538 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058c6:	d107      	bne.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80058c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058d6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80058e0:	d10b      	bne.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	3304      	adds	r3, #4
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 f8dd 	bl	8005aa6 <RCCEx_PLLSAI1_ConfigNR>
 80058ec:	4603      	mov	r3, r0
 80058ee:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80058f0:	7ffb      	ldrb	r3, [r7, #31]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80058f6:	7ffb      	ldrb	r3, [r7, #31]
 80058f8:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d004      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800590a:	4618      	mov	r0, r3
 800590c:	f7ff fd26 	bl	800535c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005918:	2b00      	cmp	r3, #0
 800591a:	d009      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005920:	4618      	mov	r0, r3
 8005922:	f7ff fd45 	bl	80053b0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800592a:	4618      	mov	r0, r3
 800592c:	f7ff fd2c 	bl	8005388 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8005930:	7fbb      	ldrb	r3, [r7, #30]
}
 8005932:	4618      	mov	r0, r3
 8005934:	3720      	adds	r7, #32
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}

0800593a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800593a:	b580      	push	{r7, lr}
 800593c:	b084      	sub	sp, #16
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005942:	2300      	movs	r3, #0
 8005944:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005946:	f7ff fe61 	bl	800560c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800594a:	f7fc fc77 	bl	800223c <HAL_GetTick>
 800594e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005950:	e009      	b.n	8005966 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005952:	f7fc fc73 	bl	800223c <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	2b02      	cmp	r3, #2
 800595e:	d902      	bls.n	8005966 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8005960:	2303      	movs	r3, #3
 8005962:	73fb      	strb	r3, [r7, #15]
      break;
 8005964:	e004      	b.n	8005970 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005966:	f7ff fe60 	bl	800562a <LL_RCC_PLLSAI1_IsReady>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1f0      	bne.n	8005952 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8005970:	7bfb      	ldrb	r3, [r7, #15]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d137      	bne.n	80059e6 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005976:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	021b      	lsls	r3, r3, #8
 8005986:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800598a:	4313      	orrs	r3, r2
 800598c:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800598e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059a0:	4313      	orrs	r3, r2
 80059a2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80059a4:	f7ff fe23 	bl	80055ee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059a8:	f7fc fc48 	bl	800223c <HAL_GetTick>
 80059ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80059ae:	e009      	b.n	80059c4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059b0:	f7fc fc44 	bl	800223c <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d902      	bls.n	80059c4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	73fb      	strb	r3, [r7, #15]
        break;
 80059c2:	e004      	b.n	80059ce <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80059c4:	f7ff fe31 	bl	800562a <LL_RCC_PLLSAI1_IsReady>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d1f0      	bne.n	80059b0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80059ce:	7bfb      	ldrb	r3, [r7, #15]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d108      	bne.n	80059e6 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80059d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059d8:	691a      	ldr	r2, [r3, #16]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059e2:	4313      	orrs	r3, r2
 80059e4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80059e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059f8:	2300      	movs	r3, #0
 80059fa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80059fc:	f7ff fe06 	bl	800560c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005a00:	f7fc fc1c 	bl	800223c <HAL_GetTick>
 8005a04:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005a06:	e009      	b.n	8005a1c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a08:	f7fc fc18 	bl	800223c <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d902      	bls.n	8005a1c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	73fb      	strb	r3, [r7, #15]
      break;
 8005a1a:	e004      	b.n	8005a26 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005a1c:	f7ff fe05 	bl	800562a <LL_RCC_PLLSAI1_IsReady>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1f0      	bne.n	8005a08 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8005a26:	7bfb      	ldrb	r3, [r7, #15]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d137      	bne.n	8005a9c <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005a2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	021b      	lsls	r3, r3, #8
 8005a3c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a40:	4313      	orrs	r3, r2
 8005a42:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8005a44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a56:	4313      	orrs	r3, r2
 8005a58:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005a5a:	f7ff fdc8 	bl	80055ee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a5e:	f7fc fbed 	bl	800223c <HAL_GetTick>
 8005a62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005a64:	e009      	b.n	8005a7a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a66:	f7fc fbe9 	bl	800223c <HAL_GetTick>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	1ad3      	subs	r3, r2, r3
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d902      	bls.n	8005a7a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	73fb      	strb	r3, [r7, #15]
        break;
 8005a78:	e004      	b.n	8005a84 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005a7a:	f7ff fdd6 	bl	800562a <LL_RCC_PLLSAI1_IsReady>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d1f0      	bne.n	8005a66 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d108      	bne.n	8005a9c <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005a8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a8e:	691a      	ldr	r2, [r3, #16]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b084      	sub	sp, #16
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005ab2:	f7ff fdab 	bl	800560c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005ab6:	f7fc fbc1 	bl	800223c <HAL_GetTick>
 8005aba:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005abc:	e009      	b.n	8005ad2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005abe:	f7fc fbbd 	bl	800223c <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d902      	bls.n	8005ad2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	73fb      	strb	r3, [r7, #15]
      break;
 8005ad0:	e004      	b.n	8005adc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005ad2:	f7ff fdaa 	bl	800562a <LL_RCC_PLLSAI1_IsReady>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d1f0      	bne.n	8005abe <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8005adc:	7bfb      	ldrb	r3, [r7, #15]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d137      	bne.n	8005b52 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005ae2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ae6:	691b      	ldr	r3, [r3, #16]
 8005ae8:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	021b      	lsls	r3, r3, #8
 8005af2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005af6:	4313      	orrs	r3, r2
 8005af8:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8005afa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005afe:	691b      	ldr	r3, [r3, #16]
 8005b00:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005b10:	f7ff fd6d 	bl	80055ee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b14:	f7fc fb92 	bl	800223c <HAL_GetTick>
 8005b18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005b1a:	e009      	b.n	8005b30 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b1c:	f7fc fb8e 	bl	800223c <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d902      	bls.n	8005b30 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	73fb      	strb	r3, [r7, #15]
        break;
 8005b2e:	e004      	b.n	8005b3a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005b30:	f7ff fd7b 	bl	800562a <LL_RCC_PLLSAI1_IsReady>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d1f0      	bne.n	8005b1c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8005b3a:	7bfb      	ldrb	r3, [r7, #15]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d108      	bne.n	8005b52 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005b40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b44:	691a      	ldr	r2, [r3, #16]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3710      	adds	r7, #16
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e049      	b.n	8005c02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d106      	bne.n	8005b88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f7fc f990 	bl	8001ea8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	3304      	adds	r3, #4
 8005b98:	4619      	mov	r1, r3
 8005b9a:	4610      	mov	r0, r2
 8005b9c:	f000 fc94 	bl	80064c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3708      	adds	r7, #8
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
	...

08005c0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d001      	beq.n	8005c24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e036      	b.n	8005c92 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2202      	movs	r2, #2
 8005c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68da      	ldr	r2, [r3, #12]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f042 0201 	orr.w	r2, r2, #1
 8005c3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a17      	ldr	r2, [pc, #92]	; (8005ca0 <HAL_TIM_Base_Start_IT+0x94>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d004      	beq.n	8005c50 <HAL_TIM_Base_Start_IT+0x44>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c4e:	d115      	bne.n	8005c7c <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689a      	ldr	r2, [r3, #8]
 8005c56:	4b13      	ldr	r3, [pc, #76]	; (8005ca4 <HAL_TIM_Base_Start_IT+0x98>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2b06      	cmp	r3, #6
 8005c60:	d015      	beq.n	8005c8e <HAL_TIM_Base_Start_IT+0x82>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c68:	d011      	beq.n	8005c8e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f042 0201 	orr.w	r2, r2, #1
 8005c78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c7a:	e008      	b.n	8005c8e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0201 	orr.w	r2, r2, #1
 8005c8a:	601a      	str	r2, [r3, #0]
 8005c8c:	e000      	b.n	8005c90 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	40012c00 	.word	0x40012c00
 8005ca4:	00010007 	.word	0x00010007

08005ca8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d101      	bne.n	8005cba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e049      	b.n	8005d4e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d106      	bne.n	8005cd4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f841 	bl	8005d56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	4610      	mov	r0, r2
 8005ce8:	f000 fbee 	bl	80064c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3708      	adds	r7, #8
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b083      	sub	sp, #12
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d5e:	bf00      	nop
 8005d60:	370c      	adds	r7, #12
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr

08005d6a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005d6a:	b580      	push	{r7, lr}
 8005d6c:	b086      	sub	sp, #24
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
 8005d72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d101      	bne.n	8005d7e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e097      	b.n	8005eae <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d106      	bne.n	8005d98 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f7fc f8c0 	bl	8001f18 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	6812      	ldr	r2, [r2, #0]
 8005daa:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005dae:	f023 0307 	bic.w	r3, r3, #7
 8005db2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	3304      	adds	r3, #4
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	4610      	mov	r0, r2
 8005dc0:	f000 fb82 	bl	80064c8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	697a      	ldr	r2, [r7, #20]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dec:	f023 0303 	bic.w	r3, r3, #3
 8005df0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	689a      	ldr	r2, [r3, #8]
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	021b      	lsls	r3, r3, #8
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005e0a:	f023 030c 	bic.w	r3, r3, #12
 8005e0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	68da      	ldr	r2, [r3, #12]
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	69db      	ldr	r3, [r3, #28]
 8005e24:	021b      	lsls	r3, r3, #8
 8005e26:	4313      	orrs	r3, r2
 8005e28:	693a      	ldr	r2, [r7, #16]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	011a      	lsls	r2, r3, #4
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	6a1b      	ldr	r3, [r3, #32]
 8005e38:	031b      	lsls	r3, r3, #12
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005e48:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005e50:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	011b      	lsls	r3, r3, #4
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3718      	adds	r7, #24
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b084      	sub	sp, #16
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d020      	beq.n	8005f1a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f003 0302 	and.w	r3, r3, #2
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d01b      	beq.n	8005f1a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f06f 0202 	mvn.w	r2, #2
 8005eea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	f003 0303 	and.w	r3, r3, #3
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d003      	beq.n	8005f08 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 fac2 	bl	800648a <HAL_TIM_IC_CaptureCallback>
 8005f06:	e005      	b.n	8005f14 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 fab4 	bl	8006476 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 fac5 	bl	800649e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	f003 0304 	and.w	r3, r3, #4
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d020      	beq.n	8005f66 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f003 0304 	and.w	r3, r3, #4
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d01b      	beq.n	8005f66 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f06f 0204 	mvn.w	r2, #4
 8005f36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2202      	movs	r2, #2
 8005f3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	699b      	ldr	r3, [r3, #24]
 8005f44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d003      	beq.n	8005f54 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f000 fa9c 	bl	800648a <HAL_TIM_IC_CaptureCallback>
 8005f52:	e005      	b.n	8005f60 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f000 fa8e 	bl	8006476 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 fa9f 	bl	800649e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	f003 0308 	and.w	r3, r3, #8
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d020      	beq.n	8005fb2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f003 0308 	and.w	r3, r3, #8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d01b      	beq.n	8005fb2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f06f 0208 	mvn.w	r2, #8
 8005f82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2204      	movs	r2, #4
 8005f88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	69db      	ldr	r3, [r3, #28]
 8005f90:	f003 0303 	and.w	r3, r3, #3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d003      	beq.n	8005fa0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 fa76 	bl	800648a <HAL_TIM_IC_CaptureCallback>
 8005f9e:	e005      	b.n	8005fac <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 fa68 	bl	8006476 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 fa79 	bl	800649e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	f003 0310 	and.w	r3, r3, #16
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d020      	beq.n	8005ffe <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f003 0310 	and.w	r3, r3, #16
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d01b      	beq.n	8005ffe <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f06f 0210 	mvn.w	r2, #16
 8005fce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2208      	movs	r2, #8
 8005fd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d003      	beq.n	8005fec <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f000 fa50 	bl	800648a <HAL_TIM_IC_CaptureCallback>
 8005fea:	e005      	b.n	8005ff8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 fa42 	bl	8006476 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 fa53 	bl	800649e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	d00c      	beq.n	8006022 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d007      	beq.n	8006022 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f06f 0201 	mvn.w	r2, #1
 800601a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f7fb fba3 	bl	8001768 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00c      	beq.n	8006046 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006032:	2b00      	cmp	r3, #0
 8006034:	d007      	beq.n	8006046 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800603e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 feb9 	bl	8006db8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00c      	beq.n	800606a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006056:	2b00      	cmp	r3, #0
 8006058:	d007      	beq.n	800606a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006062:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f000 feb1 	bl	8006dcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00c      	beq.n	800608e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800607a:	2b00      	cmp	r3, #0
 800607c:	d007      	beq.n	800608e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 fa12 	bl	80064b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	f003 0320 	and.w	r3, r3, #32
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00c      	beq.n	80060b2 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f003 0320 	and.w	r3, r3, #32
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d007      	beq.n	80060b2 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f06f 0220 	mvn.w	r2, #32
 80060aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f000 fe79 	bl	8006da4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060b2:	bf00      	nop
 80060b4:	3710      	adds	r7, #16
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
	...

080060bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060c8:	2300      	movs	r3, #0
 80060ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d101      	bne.n	80060da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060d6:	2302      	movs	r3, #2
 80060d8:	e0ff      	b.n	80062da <HAL_TIM_PWM_ConfigChannel+0x21e>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2b14      	cmp	r3, #20
 80060e6:	f200 80f0 	bhi.w	80062ca <HAL_TIM_PWM_ConfigChannel+0x20e>
 80060ea:	a201      	add	r2, pc, #4	; (adr r2, 80060f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f0:	08006145 	.word	0x08006145
 80060f4:	080062cb 	.word	0x080062cb
 80060f8:	080062cb 	.word	0x080062cb
 80060fc:	080062cb 	.word	0x080062cb
 8006100:	08006185 	.word	0x08006185
 8006104:	080062cb 	.word	0x080062cb
 8006108:	080062cb 	.word	0x080062cb
 800610c:	080062cb 	.word	0x080062cb
 8006110:	080061c7 	.word	0x080061c7
 8006114:	080062cb 	.word	0x080062cb
 8006118:	080062cb 	.word	0x080062cb
 800611c:	080062cb 	.word	0x080062cb
 8006120:	08006207 	.word	0x08006207
 8006124:	080062cb 	.word	0x080062cb
 8006128:	080062cb 	.word	0x080062cb
 800612c:	080062cb 	.word	0x080062cb
 8006130:	08006249 	.word	0x08006249
 8006134:	080062cb 	.word	0x080062cb
 8006138:	080062cb 	.word	0x080062cb
 800613c:	080062cb 	.word	0x080062cb
 8006140:	08006289 	.word	0x08006289
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68b9      	ldr	r1, [r7, #8]
 800614a:	4618      	mov	r0, r3
 800614c:	f000 fa20 	bl	8006590 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	699a      	ldr	r2, [r3, #24]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f042 0208 	orr.w	r2, r2, #8
 800615e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	699a      	ldr	r2, [r3, #24]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f022 0204 	bic.w	r2, r2, #4
 800616e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	6999      	ldr	r1, [r3, #24]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	691a      	ldr	r2, [r3, #16]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	619a      	str	r2, [r3, #24]
      break;
 8006182:	e0a5      	b.n	80062d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68b9      	ldr	r1, [r7, #8]
 800618a:	4618      	mov	r0, r3
 800618c:	f000 fa7c 	bl	8006688 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699a      	ldr	r2, [r3, #24]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800619e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	699a      	ldr	r2, [r3, #24]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	6999      	ldr	r1, [r3, #24]
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	021a      	lsls	r2, r3, #8
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	430a      	orrs	r2, r1
 80061c2:	619a      	str	r2, [r3, #24]
      break;
 80061c4:	e084      	b.n	80062d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	68b9      	ldr	r1, [r7, #8]
 80061cc:	4618      	mov	r0, r3
 80061ce:	f000 fad5 	bl	800677c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	69da      	ldr	r2, [r3, #28]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f042 0208 	orr.w	r2, r2, #8
 80061e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	69da      	ldr	r2, [r3, #28]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f022 0204 	bic.w	r2, r2, #4
 80061f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	69d9      	ldr	r1, [r3, #28]
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	691a      	ldr	r2, [r3, #16]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	430a      	orrs	r2, r1
 8006202:	61da      	str	r2, [r3, #28]
      break;
 8006204:	e064      	b.n	80062d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68b9      	ldr	r1, [r7, #8]
 800620c:	4618      	mov	r0, r3
 800620e:	f000 fb2d 	bl	800686c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	69da      	ldr	r2, [r3, #28]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006220:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	69da      	ldr	r2, [r3, #28]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006230:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	69d9      	ldr	r1, [r3, #28]
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	021a      	lsls	r2, r3, #8
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	430a      	orrs	r2, r1
 8006244:	61da      	str	r2, [r3, #28]
      break;
 8006246:	e043      	b.n	80062d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68b9      	ldr	r1, [r7, #8]
 800624e:	4618      	mov	r0, r3
 8006250:	f000 fb6a 	bl	8006928 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f042 0208 	orr.w	r2, r2, #8
 8006262:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f022 0204 	bic.w	r2, r2, #4
 8006272:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	691a      	ldr	r2, [r3, #16]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	430a      	orrs	r2, r1
 8006284:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006286:	e023      	b.n	80062d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68b9      	ldr	r1, [r7, #8]
 800628e:	4618      	mov	r0, r3
 8006290:	f000 fba2 	bl	80069d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062a2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062b2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	021a      	lsls	r2, r3, #8
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	430a      	orrs	r2, r1
 80062c6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80062c8:	e002      	b.n	80062d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	75fb      	strb	r3, [r7, #23]
      break;
 80062ce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3718      	adds	r7, #24
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop

080062e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062ee:	2300      	movs	r3, #0
 80062f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d101      	bne.n	8006300 <HAL_TIM_ConfigClockSource+0x1c>
 80062fc:	2302      	movs	r3, #2
 80062fe:	e0b6      	b.n	800646e <HAL_TIM_ConfigClockSource+0x18a>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2202      	movs	r2, #2
 800630c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800631e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800632a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68ba      	ldr	r2, [r7, #8]
 8006332:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800633c:	d03e      	beq.n	80063bc <HAL_TIM_ConfigClockSource+0xd8>
 800633e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006342:	f200 8087 	bhi.w	8006454 <HAL_TIM_ConfigClockSource+0x170>
 8006346:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800634a:	f000 8086 	beq.w	800645a <HAL_TIM_ConfigClockSource+0x176>
 800634e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006352:	d87f      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x170>
 8006354:	2b70      	cmp	r3, #112	; 0x70
 8006356:	d01a      	beq.n	800638e <HAL_TIM_ConfigClockSource+0xaa>
 8006358:	2b70      	cmp	r3, #112	; 0x70
 800635a:	d87b      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x170>
 800635c:	2b60      	cmp	r3, #96	; 0x60
 800635e:	d050      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x11e>
 8006360:	2b60      	cmp	r3, #96	; 0x60
 8006362:	d877      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x170>
 8006364:	2b50      	cmp	r3, #80	; 0x50
 8006366:	d03c      	beq.n	80063e2 <HAL_TIM_ConfigClockSource+0xfe>
 8006368:	2b50      	cmp	r3, #80	; 0x50
 800636a:	d873      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x170>
 800636c:	2b40      	cmp	r3, #64	; 0x40
 800636e:	d058      	beq.n	8006422 <HAL_TIM_ConfigClockSource+0x13e>
 8006370:	2b40      	cmp	r3, #64	; 0x40
 8006372:	d86f      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x170>
 8006374:	2b30      	cmp	r3, #48	; 0x30
 8006376:	d064      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x15e>
 8006378:	2b30      	cmp	r3, #48	; 0x30
 800637a:	d86b      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x170>
 800637c:	2b20      	cmp	r3, #32
 800637e:	d060      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x15e>
 8006380:	2b20      	cmp	r3, #32
 8006382:	d867      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x170>
 8006384:	2b00      	cmp	r3, #0
 8006386:	d05c      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x15e>
 8006388:	2b10      	cmp	r3, #16
 800638a:	d05a      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x15e>
 800638c:	e062      	b.n	8006454 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800639e:	f000 fbf1 	bl	8006b84 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80063b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	609a      	str	r2, [r3, #8]
      break;
 80063ba:	e04f      	b.n	800645c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063cc:	f000 fbda 	bl	8006b84 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689a      	ldr	r2, [r3, #8]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063de:	609a      	str	r2, [r3, #8]
      break;
 80063e0:	e03c      	b.n	800645c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ee:	461a      	mov	r2, r3
 80063f0:	f000 fb4c 	bl	8006a8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2150      	movs	r1, #80	; 0x50
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 fba5 	bl	8006b4a <TIM_ITRx_SetConfig>
      break;
 8006400:	e02c      	b.n	800645c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800640e:	461a      	mov	r2, r3
 8006410:	f000 fb6b 	bl	8006aea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2160      	movs	r1, #96	; 0x60
 800641a:	4618      	mov	r0, r3
 800641c:	f000 fb95 	bl	8006b4a <TIM_ITRx_SetConfig>
      break;
 8006420:	e01c      	b.n	800645c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800642e:	461a      	mov	r2, r3
 8006430:	f000 fb2c 	bl	8006a8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2140      	movs	r1, #64	; 0x40
 800643a:	4618      	mov	r0, r3
 800643c:	f000 fb85 	bl	8006b4a <TIM_ITRx_SetConfig>
      break;
 8006440:	e00c      	b.n	800645c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4619      	mov	r1, r3
 800644c:	4610      	mov	r0, r2
 800644e:	f000 fb7c 	bl	8006b4a <TIM_ITRx_SetConfig>
      break;
 8006452:	e003      	b.n	800645c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	73fb      	strb	r3, [r7, #15]
      break;
 8006458:	e000      	b.n	800645c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800645a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800646c:	7bfb      	ldrb	r3, [r7, #15]
}
 800646e:	4618      	mov	r0, r3
 8006470:	3710      	adds	r7, #16
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}

08006476 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006476:	b480      	push	{r7}
 8006478:	b083      	sub	sp, #12
 800647a:	af00      	add	r7, sp, #0
 800647c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800647e:	bf00      	nop
 8006480:	370c      	adds	r7, #12
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800648a:	b480      	push	{r7}
 800648c:	b083      	sub	sp, #12
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006492:	bf00      	nop
 8006494:	370c      	adds	r7, #12
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr

0800649e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800649e:	b480      	push	{r7}
 80064a0:	b083      	sub	sp, #12
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064a6:	bf00      	nop
 80064a8:	370c      	adds	r7, #12
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr

080064b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064b2:	b480      	push	{r7}
 80064b4:	b083      	sub	sp, #12
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064ba:	bf00      	nop
 80064bc:	370c      	adds	r7, #12
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
	...

080064c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a2a      	ldr	r2, [pc, #168]	; (8006584 <TIM_Base_SetConfig+0xbc>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d003      	beq.n	80064e8 <TIM_Base_SetConfig+0x20>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064e6:	d108      	bne.n	80064fa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a21      	ldr	r2, [pc, #132]	; (8006584 <TIM_Base_SetConfig+0xbc>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d00b      	beq.n	800651a <TIM_Base_SetConfig+0x52>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006508:	d007      	beq.n	800651a <TIM_Base_SetConfig+0x52>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a1e      	ldr	r2, [pc, #120]	; (8006588 <TIM_Base_SetConfig+0xc0>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d003      	beq.n	800651a <TIM_Base_SetConfig+0x52>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a1d      	ldr	r2, [pc, #116]	; (800658c <TIM_Base_SetConfig+0xc4>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d108      	bne.n	800652c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	4313      	orrs	r3, r2
 800652a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	4313      	orrs	r3, r2
 8006538:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	689a      	ldr	r2, [r3, #8]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a0c      	ldr	r2, [pc, #48]	; (8006584 <TIM_Base_SetConfig+0xbc>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d007      	beq.n	8006568 <TIM_Base_SetConfig+0xa0>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a0b      	ldr	r2, [pc, #44]	; (8006588 <TIM_Base_SetConfig+0xc0>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d003      	beq.n	8006568 <TIM_Base_SetConfig+0xa0>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a0a      	ldr	r2, [pc, #40]	; (800658c <TIM_Base_SetConfig+0xc4>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d103      	bne.n	8006570 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	691a      	ldr	r2, [r3, #16]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	615a      	str	r2, [r3, #20]
}
 8006576:	bf00      	nop
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	40012c00 	.word	0x40012c00
 8006588:	40014400 	.word	0x40014400
 800658c:	40014800 	.word	0x40014800

08006590 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a1b      	ldr	r3, [r3, #32]
 80065a4:	f023 0201 	bic.w	r2, r3, #1
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	699b      	ldr	r3, [r3, #24]
 80065b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f023 0303 	bic.w	r3, r3, #3
 80065ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68fa      	ldr	r2, [r7, #12]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f023 0302 	bic.w	r3, r3, #2
 80065dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	697a      	ldr	r2, [r7, #20]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a24      	ldr	r2, [pc, #144]	; (800667c <TIM_OC1_SetConfig+0xec>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d007      	beq.n	8006600 <TIM_OC1_SetConfig+0x70>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a23      	ldr	r2, [pc, #140]	; (8006680 <TIM_OC1_SetConfig+0xf0>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d003      	beq.n	8006600 <TIM_OC1_SetConfig+0x70>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a22      	ldr	r2, [pc, #136]	; (8006684 <TIM_OC1_SetConfig+0xf4>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d10c      	bne.n	800661a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	f023 0308 	bic.w	r3, r3, #8
 8006606:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	4313      	orrs	r3, r2
 8006610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	f023 0304 	bic.w	r3, r3, #4
 8006618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a17      	ldr	r2, [pc, #92]	; (800667c <TIM_OC1_SetConfig+0xec>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d007      	beq.n	8006632 <TIM_OC1_SetConfig+0xa2>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a17      	ldr	r2, [pc, #92]	; (8006684 <TIM_OC1_SetConfig+0xf4>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d003      	beq.n	8006632 <TIM_OC1_SetConfig+0xa2>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a14      	ldr	r2, [pc, #80]	; (8006680 <TIM_OC1_SetConfig+0xf0>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d111      	bne.n	8006656 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006638:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006640:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	693a      	ldr	r2, [r7, #16]
 8006648:	4313      	orrs	r3, r2
 800664a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	699b      	ldr	r3, [r3, #24]
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	4313      	orrs	r3, r2
 8006654:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	685a      	ldr	r2, [r3, #4]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	621a      	str	r2, [r3, #32]
}
 8006670:	bf00      	nop
 8006672:	371c      	adds	r7, #28
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr
 800667c:	40012c00 	.word	0x40012c00
 8006680:	40014800 	.word	0x40014800
 8006684:	40014400 	.word	0x40014400

08006688 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006688:	b480      	push	{r7}
 800668a:	b087      	sub	sp, #28
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1b      	ldr	r3, [r3, #32]
 8006696:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a1b      	ldr	r3, [r3, #32]
 800669c:	f023 0210 	bic.w	r2, r3, #16
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	699b      	ldr	r3, [r3, #24]
 80066ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	021b      	lsls	r3, r3, #8
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	f023 0320 	bic.w	r3, r3, #32
 80066d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	011b      	lsls	r3, r3, #4
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a22      	ldr	r2, [pc, #136]	; (8006770 <TIM_OC2_SetConfig+0xe8>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d10d      	bne.n	8006708 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	011b      	lsls	r3, r3, #4
 80066fa:	697a      	ldr	r2, [r7, #20]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006706:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a19      	ldr	r2, [pc, #100]	; (8006770 <TIM_OC2_SetConfig+0xe8>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d007      	beq.n	8006720 <TIM_OC2_SetConfig+0x98>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a18      	ldr	r2, [pc, #96]	; (8006774 <TIM_OC2_SetConfig+0xec>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d003      	beq.n	8006720 <TIM_OC2_SetConfig+0x98>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a17      	ldr	r2, [pc, #92]	; (8006778 <TIM_OC2_SetConfig+0xf0>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d113      	bne.n	8006748 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006726:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800672e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	695b      	ldr	r3, [r3, #20]
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	693a      	ldr	r2, [r7, #16]
 8006738:	4313      	orrs	r3, r2
 800673a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	699b      	ldr	r3, [r3, #24]
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	4313      	orrs	r3, r2
 8006746:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	685a      	ldr	r2, [r3, #4]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	621a      	str	r2, [r3, #32]
}
 8006762:	bf00      	nop
 8006764:	371c      	adds	r7, #28
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	40012c00 	.word	0x40012c00
 8006774:	40014400 	.word	0x40014400
 8006778:	40014800 	.word	0x40014800

0800677c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800677c:	b480      	push	{r7}
 800677e:	b087      	sub	sp, #28
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6a1b      	ldr	r3, [r3, #32]
 800678a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	69db      	ldr	r3, [r3, #28]
 80067a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f023 0303 	bic.w	r3, r3, #3
 80067b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	4313      	orrs	r3, r2
 80067c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	021b      	lsls	r3, r3, #8
 80067d0:	697a      	ldr	r2, [r7, #20]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a21      	ldr	r2, [pc, #132]	; (8006860 <TIM_OC3_SetConfig+0xe4>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d10d      	bne.n	80067fa <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	021b      	lsls	r3, r3, #8
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a18      	ldr	r2, [pc, #96]	; (8006860 <TIM_OC3_SetConfig+0xe4>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d007      	beq.n	8006812 <TIM_OC3_SetConfig+0x96>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a17      	ldr	r2, [pc, #92]	; (8006864 <TIM_OC3_SetConfig+0xe8>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d003      	beq.n	8006812 <TIM_OC3_SetConfig+0x96>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a16      	ldr	r2, [pc, #88]	; (8006868 <TIM_OC3_SetConfig+0xec>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d113      	bne.n	800683a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	011b      	lsls	r3, r3, #4
 8006828:	693a      	ldr	r2, [r7, #16]
 800682a:	4313      	orrs	r3, r2
 800682c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	699b      	ldr	r3, [r3, #24]
 8006832:	011b      	lsls	r3, r3, #4
 8006834:	693a      	ldr	r2, [r7, #16]
 8006836:	4313      	orrs	r3, r2
 8006838:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	685a      	ldr	r2, [r3, #4]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	621a      	str	r2, [r3, #32]
}
 8006854:	bf00      	nop
 8006856:	371c      	adds	r7, #28
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	40012c00 	.word	0x40012c00
 8006864:	40014400 	.word	0x40014400
 8006868:	40014800 	.word	0x40014800

0800686c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	69db      	ldr	r3, [r3, #28]
 8006892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800689a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800689e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	021b      	lsls	r3, r3, #8
 80068ae:	68fa      	ldr	r2, [r7, #12]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	031b      	lsls	r3, r3, #12
 80068c2:	693a      	ldr	r2, [r7, #16]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a14      	ldr	r2, [pc, #80]	; (800691c <TIM_OC4_SetConfig+0xb0>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d007      	beq.n	80068e0 <TIM_OC4_SetConfig+0x74>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a13      	ldr	r2, [pc, #76]	; (8006920 <TIM_OC4_SetConfig+0xb4>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d003      	beq.n	80068e0 <TIM_OC4_SetConfig+0x74>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a12      	ldr	r2, [pc, #72]	; (8006924 <TIM_OC4_SetConfig+0xb8>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d109      	bne.n	80068f4 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	019b      	lsls	r3, r3, #6
 80068ee:	697a      	ldr	r2, [r7, #20]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	685a      	ldr	r2, [r3, #4]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	693a      	ldr	r2, [r7, #16]
 800690c:	621a      	str	r2, [r3, #32]
}
 800690e:	bf00      	nop
 8006910:	371c      	adds	r7, #28
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	40012c00 	.word	0x40012c00
 8006920:	40014400 	.word	0x40014400
 8006924:	40014800 	.word	0x40014800

08006928 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006928:	b480      	push	{r7}
 800692a:	b087      	sub	sp, #28
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a1b      	ldr	r3, [r3, #32]
 8006936:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a1b      	ldr	r3, [r3, #32]
 800693c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800694e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800695a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	4313      	orrs	r3, r2
 8006964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800696c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	041b      	lsls	r3, r3, #16
 8006974:	693a      	ldr	r2, [r7, #16]
 8006976:	4313      	orrs	r3, r2
 8006978:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a13      	ldr	r2, [pc, #76]	; (80069cc <TIM_OC5_SetConfig+0xa4>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d007      	beq.n	8006992 <TIM_OC5_SetConfig+0x6a>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a12      	ldr	r2, [pc, #72]	; (80069d0 <TIM_OC5_SetConfig+0xa8>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d003      	beq.n	8006992 <TIM_OC5_SetConfig+0x6a>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a11      	ldr	r2, [pc, #68]	; (80069d4 <TIM_OC5_SetConfig+0xac>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d109      	bne.n	80069a6 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006998:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	695b      	ldr	r3, [r3, #20]
 800699e:	021b      	lsls	r3, r3, #8
 80069a0:	697a      	ldr	r2, [r7, #20]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	697a      	ldr	r2, [r7, #20]
 80069aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685a      	ldr	r2, [r3, #4]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	621a      	str	r2, [r3, #32]
}
 80069c0:	bf00      	nop
 80069c2:	371c      	adds	r7, #28
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr
 80069cc:	40012c00 	.word	0x40012c00
 80069d0:	40014400 	.word	0x40014400
 80069d4:	40014800 	.word	0x40014800

080069d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80069d8:	b480      	push	{r7}
 80069da:	b087      	sub	sp, #28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a1b      	ldr	r3, [r3, #32]
 80069ec:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	021b      	lsls	r3, r3, #8
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006a1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	051b      	lsls	r3, r3, #20
 8006a26:	693a      	ldr	r2, [r7, #16]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a14      	ldr	r2, [pc, #80]	; (8006a80 <TIM_OC6_SetConfig+0xa8>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d007      	beq.n	8006a44 <TIM_OC6_SetConfig+0x6c>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a13      	ldr	r2, [pc, #76]	; (8006a84 <TIM_OC6_SetConfig+0xac>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d003      	beq.n	8006a44 <TIM_OC6_SetConfig+0x6c>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a12      	ldr	r2, [pc, #72]	; (8006a88 <TIM_OC6_SetConfig+0xb0>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d109      	bne.n	8006a58 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	029b      	lsls	r3, r3, #10
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	693a      	ldr	r2, [r7, #16]
 8006a70:	621a      	str	r2, [r3, #32]
}
 8006a72:	bf00      	nop
 8006a74:	371c      	adds	r7, #28
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40014400 	.word	0x40014400
 8006a88:	40014800 	.word	0x40014800

08006a8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b087      	sub	sp, #28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6a1b      	ldr	r3, [r3, #32]
 8006a9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	f023 0201 	bic.w	r2, r3, #1
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	699b      	ldr	r3, [r3, #24]
 8006aae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ab6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	011b      	lsls	r3, r3, #4
 8006abc:	693a      	ldr	r2, [r7, #16]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f023 030a 	bic.w	r3, r3, #10
 8006ac8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006aca:	697a      	ldr	r2, [r7, #20]
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	693a      	ldr	r2, [r7, #16]
 8006ad6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	697a      	ldr	r2, [r7, #20]
 8006adc:	621a      	str	r2, [r3, #32]
}
 8006ade:	bf00      	nop
 8006ae0:	371c      	adds	r7, #28
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr

08006aea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b087      	sub	sp, #28
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	60f8      	str	r0, [r7, #12]
 8006af2:	60b9      	str	r1, [r7, #8]
 8006af4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	f023 0210 	bic.w	r2, r3, #16
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	699b      	ldr	r3, [r3, #24]
 8006b0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	031b      	lsls	r3, r3, #12
 8006b1a:	693a      	ldr	r2, [r7, #16]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b26:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	011b      	lsls	r3, r3, #4
 8006b2c:	697a      	ldr	r2, [r7, #20]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	693a      	ldr	r2, [r7, #16]
 8006b36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	697a      	ldr	r2, [r7, #20]
 8006b3c:	621a      	str	r2, [r3, #32]
}
 8006b3e:	bf00      	nop
 8006b40:	371c      	adds	r7, #28
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr

08006b4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b4a:	b480      	push	{r7}
 8006b4c:	b085      	sub	sp, #20
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
 8006b52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b66:	683a      	ldr	r2, [r7, #0]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	f043 0307 	orr.w	r3, r3, #7
 8006b70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	609a      	str	r2, [r3, #8]
}
 8006b78:	bf00      	nop
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b087      	sub	sp, #28
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	607a      	str	r2, [r7, #4]
 8006b90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	021a      	lsls	r2, r3, #8
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	431a      	orrs	r2, r3
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	697a      	ldr	r2, [r7, #20]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	697a      	ldr	r2, [r7, #20]
 8006bb6:	609a      	str	r2, [r3, #8]
}
 8006bb8:	bf00      	nop
 8006bba:	371c      	adds	r7, #28
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b085      	sub	sp, #20
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d101      	bne.n	8006bdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006bd8:	2302      	movs	r3, #2
 8006bda:	e04a      	b.n	8006c72 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a1f      	ldr	r2, [pc, #124]	; (8006c80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d108      	bne.n	8006c18 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006c0c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	68fa      	ldr	r2, [r7, #12]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68fa      	ldr	r2, [r7, #12]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68fa      	ldr	r2, [r7, #12]
 8006c30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a12      	ldr	r2, [pc, #72]	; (8006c80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d004      	beq.n	8006c46 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c44:	d10c      	bne.n	8006c60 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	68ba      	ldr	r2, [r7, #8]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	68ba      	ldr	r2, [r7, #8]
 8006c5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3714      	adds	r7, #20
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop
 8006c80:	40012c00 	.word	0x40012c00

08006c84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d101      	bne.n	8006ca0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c9c:	2302      	movs	r3, #2
 8006c9e:	e078      	b.n	8006d92 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	691b      	ldr	r3, [r3, #16]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	695b      	ldr	r3, [r3, #20]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	699b      	ldr	r3, [r3, #24]
 8006d14:	041b      	lsls	r3, r3, #16
 8006d16:	4313      	orrs	r3, r2
 8006d18:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a20      	ldr	r2, [pc, #128]	; (8006da0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d106      	bne.n	8006d32 <HAL_TIMEx_ConfigBreakDeadTime+0xae>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	69db      	ldr	r3, [r3, #28]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a1a      	ldr	r2, [pc, #104]	; (8006da0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d121      	bne.n	8006d80 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d46:	051b      	lsls	r3, r3, #20
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	6a1b      	ldr	r3, [r3, #32]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d64:	4313      	orrs	r3, r2
 8006d66:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a0c      	ldr	r2, [pc, #48]	; (8006da0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d106      	bne.n	8006d80 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3714      	adds	r7, #20
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	40012c00 	.word	0x40012c00

08006da4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <LL_RCC_GetUSARTClockSource>:
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8006de8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dec:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4013      	ands	r3, r2
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	370c      	adds	r7, #12
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <LL_RCC_GetLPUARTClockSource>:
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e0c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4013      	ands	r3, r2
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e042      	b.n	8006eb8 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d106      	bne.n	8006e4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f7fb f93f 	bl	80020c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2224      	movs	r2, #36	; 0x24
 8006e4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f022 0201 	bic.w	r2, r2, #1
 8006e60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d002      	beq.n	8006e70 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fe22 	bl	8007ab4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fbf7 	bl	8007664 <UART_SetConfig>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d101      	bne.n	8006e80 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e01b      	b.n	8006eb8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685a      	ldr	r2, [r3, #4]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	689a      	ldr	r2, [r3, #8]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681a      	ldr	r2, [r3, #0]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f042 0201 	orr.w	r2, r2, #1
 8006eae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 fea1 	bl	8007bf8 <UART_CheckIdleState>
 8006eb6:	4603      	mov	r3, r0
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3708      	adds	r7, #8
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}

08006ec0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b08a      	sub	sp, #40	; 0x28
 8006ec4:	af02      	add	r7, sp, #8
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	603b      	str	r3, [r7, #0]
 8006ecc:	4613      	mov	r3, r2
 8006ece:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ed6:	2b20      	cmp	r3, #32
 8006ed8:	d17b      	bne.n	8006fd2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d002      	beq.n	8006ee6 <HAL_UART_Transmit+0x26>
 8006ee0:	88fb      	ldrh	r3, [r7, #6]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d101      	bne.n	8006eea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e074      	b.n	8006fd4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2221      	movs	r2, #33	; 0x21
 8006ef6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006efa:	f7fb f99f 	bl	800223c <HAL_GetTick>
 8006efe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	88fa      	ldrh	r2, [r7, #6]
 8006f04:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	88fa      	ldrh	r2, [r7, #6]
 8006f0c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f18:	d108      	bne.n	8006f2c <HAL_UART_Transmit+0x6c>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d104      	bne.n	8006f2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006f22:	2300      	movs	r3, #0
 8006f24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	61bb      	str	r3, [r7, #24]
 8006f2a:	e003      	b.n	8006f34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f30:	2300      	movs	r3, #0
 8006f32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f34:	e030      	b.n	8006f98 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	2180      	movs	r1, #128	; 0x80
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f000 ff03 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d005      	beq.n	8006f58 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2220      	movs	r2, #32
 8006f50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e03d      	b.n	8006fd4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d10b      	bne.n	8006f76 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	881b      	ldrh	r3, [r3, #0]
 8006f62:	461a      	mov	r2, r3
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f6c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	3302      	adds	r3, #2
 8006f72:	61bb      	str	r3, [r7, #24]
 8006f74:	e007      	b.n	8006f86 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f76:	69fb      	ldr	r3, [r7, #28]
 8006f78:	781a      	ldrb	r2, [r3, #0]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	3301      	adds	r3, #1
 8006f84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	3b01      	subs	r3, #1
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006f9e:	b29b      	uxth	r3, r3
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d1c8      	bne.n	8006f36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	9300      	str	r3, [sp, #0]
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	2200      	movs	r2, #0
 8006fac:	2140      	movs	r1, #64	; 0x40
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f000 fecc 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d005      	beq.n	8006fc6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8006fc2:	2303      	movs	r3, #3
 8006fc4:	e006      	b.n	8006fd4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2220      	movs	r2, #32
 8006fca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	e000      	b.n	8006fd4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006fd2:	2302      	movs	r3, #2
  }
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3720      	adds	r7, #32
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b0ba      	sub	sp, #232	; 0xe8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	69db      	ldr	r3, [r3, #28]
 8006fea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007002:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007006:	f640 030f 	movw	r3, #2063	; 0x80f
 800700a:	4013      	ands	r3, r2
 800700c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007010:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007014:	2b00      	cmp	r3, #0
 8007016:	d11b      	bne.n	8007050 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800701c:	f003 0320 	and.w	r3, r3, #32
 8007020:	2b00      	cmp	r3, #0
 8007022:	d015      	beq.n	8007050 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007028:	f003 0320 	and.w	r3, r3, #32
 800702c:	2b00      	cmp	r3, #0
 800702e:	d105      	bne.n	800703c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007030:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007034:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d009      	beq.n	8007050 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007040:	2b00      	cmp	r3, #0
 8007042:	f000 82e3 	beq.w	800760c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	4798      	blx	r3
      }
      return;
 800704e:	e2dd      	b.n	800760c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007050:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007054:	2b00      	cmp	r3, #0
 8007056:	f000 8123 	beq.w	80072a0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800705a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800705e:	4b8d      	ldr	r3, [pc, #564]	; (8007294 <HAL_UART_IRQHandler+0x2b8>)
 8007060:	4013      	ands	r3, r2
 8007062:	2b00      	cmp	r3, #0
 8007064:	d106      	bne.n	8007074 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007066:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800706a:	4b8b      	ldr	r3, [pc, #556]	; (8007298 <HAL_UART_IRQHandler+0x2bc>)
 800706c:	4013      	ands	r3, r2
 800706e:	2b00      	cmp	r3, #0
 8007070:	f000 8116 	beq.w	80072a0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007078:	f003 0301 	and.w	r3, r3, #1
 800707c:	2b00      	cmp	r3, #0
 800707e:	d011      	beq.n	80070a4 <HAL_UART_IRQHandler+0xc8>
 8007080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007088:	2b00      	cmp	r3, #0
 800708a:	d00b      	beq.n	80070a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2201      	movs	r2, #1
 8007092:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800709a:	f043 0201 	orr.w	r2, r3, #1
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070a8:	f003 0302 	and.w	r3, r3, #2
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d011      	beq.n	80070d4 <HAL_UART_IRQHandler+0xf8>
 80070b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80070b4:	f003 0301 	and.w	r3, r3, #1
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d00b      	beq.n	80070d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2202      	movs	r2, #2
 80070c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ca:	f043 0204 	orr.w	r2, r3, #4
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070d8:	f003 0304 	and.w	r3, r3, #4
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d011      	beq.n	8007104 <HAL_UART_IRQHandler+0x128>
 80070e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80070e4:	f003 0301 	and.w	r3, r3, #1
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00b      	beq.n	8007104 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2204      	movs	r2, #4
 80070f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070fa:	f043 0202 	orr.w	r2, r3, #2
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007108:	f003 0308 	and.w	r3, r3, #8
 800710c:	2b00      	cmp	r3, #0
 800710e:	d017      	beq.n	8007140 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007114:	f003 0320 	and.w	r3, r3, #32
 8007118:	2b00      	cmp	r3, #0
 800711a:	d105      	bne.n	8007128 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800711c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007120:	4b5c      	ldr	r3, [pc, #368]	; (8007294 <HAL_UART_IRQHandler+0x2b8>)
 8007122:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00b      	beq.n	8007140 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2208      	movs	r2, #8
 800712e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007136:	f043 0208 	orr.w	r2, r3, #8
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007148:	2b00      	cmp	r3, #0
 800714a:	d012      	beq.n	8007172 <HAL_UART_IRQHandler+0x196>
 800714c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007150:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00c      	beq.n	8007172 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007160:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007168:	f043 0220 	orr.w	r2, r3, #32
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 8249 	beq.w	8007610 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800717e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007182:	f003 0320 	and.w	r3, r3, #32
 8007186:	2b00      	cmp	r3, #0
 8007188:	d013      	beq.n	80071b2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800718a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800718e:	f003 0320 	and.w	r3, r3, #32
 8007192:	2b00      	cmp	r3, #0
 8007194:	d105      	bne.n	80071a2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800719a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d007      	beq.n	80071b2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d003      	beq.n	80071b2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c6:	2b40      	cmp	r3, #64	; 0x40
 80071c8:	d005      	beq.n	80071d6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80071ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80071ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d054      	beq.n	8007280 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 fe1f 	bl	8007e1a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e6:	2b40      	cmp	r3, #64	; 0x40
 80071e8:	d146      	bne.n	8007278 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	3308      	adds	r3, #8
 80071f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80071f8:	e853 3f00 	ldrex	r3, [r3]
 80071fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007200:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007204:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007208:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	3308      	adds	r3, #8
 8007212:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007216:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800721a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007222:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007226:	e841 2300 	strex	r3, r2, [r1]
 800722a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800722e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d1d9      	bne.n	80071ea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800723c:	2b00      	cmp	r3, #0
 800723e:	d017      	beq.n	8007270 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007246:	4a15      	ldr	r2, [pc, #84]	; (800729c <HAL_UART_IRQHandler+0x2c0>)
 8007248:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007250:	4618      	mov	r0, r3
 8007252:	f7fb fa16 	bl	8002682 <HAL_DMA_Abort_IT>
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	d019      	beq.n	8007290 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800726a:	4610      	mov	r0, r2
 800726c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800726e:	e00f      	b.n	8007290 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 f9e1 	bl	8007638 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007276:	e00b      	b.n	8007290 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f000 f9dd 	bl	8007638 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800727e:	e007      	b.n	8007290 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 f9d9 	bl	8007638 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800728e:	e1bf      	b.n	8007610 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007290:	bf00      	nop
    return;
 8007292:	e1bd      	b.n	8007610 <HAL_UART_IRQHandler+0x634>
 8007294:	10000001 	.word	0x10000001
 8007298:	04000120 	.word	0x04000120
 800729c:	08007ee7 	.word	0x08007ee7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	f040 8153 	bne.w	8007550 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80072aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072ae:	f003 0310 	and.w	r3, r3, #16
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	f000 814c 	beq.w	8007550 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80072b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072bc:	f003 0310 	and.w	r3, r3, #16
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f000 8145 	beq.w	8007550 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2210      	movs	r2, #16
 80072cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072d8:	2b40      	cmp	r3, #64	; 0x40
 80072da:	f040 80bb 	bne.w	8007454 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80072ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f000 818f 	beq.w	8007614 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80072fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007300:	429a      	cmp	r2, r3
 8007302:	f080 8187 	bcs.w	8007614 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800730c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 0320 	and.w	r3, r3, #32
 800731e:	2b00      	cmp	r3, #0
 8007320:	f040 8087 	bne.w	8007432 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007330:	e853 3f00 	ldrex	r3, [r3]
 8007334:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007338:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800733c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007340:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	461a      	mov	r2, r3
 800734a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800734e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007352:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007356:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800735a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800735e:	e841 2300 	strex	r3, r2, [r1]
 8007362:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007366:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1da      	bne.n	8007324 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	3308      	adds	r3, #8
 8007374:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007376:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007378:	e853 3f00 	ldrex	r3, [r3]
 800737c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800737e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007380:	f023 0301 	bic.w	r3, r3, #1
 8007384:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3308      	adds	r3, #8
 800738e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007392:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007396:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007398:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800739a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800739e:	e841 2300 	strex	r3, r2, [r1]
 80073a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80073a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1e1      	bne.n	800736e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	3308      	adds	r3, #8
 80073b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80073b4:	e853 3f00 	ldrex	r3, [r3]
 80073b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80073ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3308      	adds	r3, #8
 80073ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80073ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80073d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80073d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80073d6:	e841 2300 	strex	r3, r2, [r1]
 80073da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80073dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d1e3      	bne.n	80073aa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2220      	movs	r2, #32
 80073e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073f8:	e853 3f00 	ldrex	r3, [r3]
 80073fc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80073fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007400:	f023 0310 	bic.w	r3, r3, #16
 8007404:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	461a      	mov	r2, r3
 800740e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007412:	65bb      	str	r3, [r7, #88]	; 0x58
 8007414:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007416:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007418:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800741a:	e841 2300 	strex	r3, r2, [r1]
 800741e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007420:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1e4      	bne.n	80073f0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800742c:	4618      	mov	r0, r3
 800742e:	f7fb f8c9 	bl	80025c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2202      	movs	r2, #2
 8007436:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007444:	b29b      	uxth	r3, r3
 8007446:	1ad3      	subs	r3, r2, r3
 8007448:	b29b      	uxth	r3, r3
 800744a:	4619      	mov	r1, r3
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f8fd 	bl	800764c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007452:	e0df      	b.n	8007614 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007460:	b29b      	uxth	r3, r3
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800746e:	b29b      	uxth	r3, r3
 8007470:	2b00      	cmp	r3, #0
 8007472:	f000 80d1 	beq.w	8007618 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007476:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800747a:	2b00      	cmp	r3, #0
 800747c:	f000 80cc 	beq.w	8007618 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007488:	e853 3f00 	ldrex	r3, [r3]
 800748c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800748e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007490:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007494:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	461a      	mov	r2, r3
 800749e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80074a2:	647b      	str	r3, [r7, #68]	; 0x44
 80074a4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80074a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074aa:	e841 2300 	strex	r3, r2, [r1]
 80074ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80074b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1e4      	bne.n	8007480 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	3308      	adds	r3, #8
 80074bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c0:	e853 3f00 	ldrex	r3, [r3]
 80074c4:	623b      	str	r3, [r7, #32]
   return(result);
 80074c6:	6a3b      	ldr	r3, [r7, #32]
 80074c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074cc:	f023 0301 	bic.w	r3, r3, #1
 80074d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	3308      	adds	r3, #8
 80074da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80074de:	633a      	str	r2, [r7, #48]	; 0x30
 80074e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80074e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074e6:	e841 2300 	strex	r3, r2, [r1]
 80074ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80074ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1e1      	bne.n	80074b6 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2220      	movs	r2, #32
 80074f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	e853 3f00 	ldrex	r3, [r3]
 8007512:	60fb      	str	r3, [r7, #12]
   return(result);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f023 0310 	bic.w	r3, r3, #16
 800751a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	461a      	mov	r2, r3
 8007524:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007528:	61fb      	str	r3, [r7, #28]
 800752a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752c:	69b9      	ldr	r1, [r7, #24]
 800752e:	69fa      	ldr	r2, [r7, #28]
 8007530:	e841 2300 	strex	r3, r2, [r1]
 8007534:	617b      	str	r3, [r7, #20]
   return(result);
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1e4      	bne.n	8007506 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2202      	movs	r2, #2
 8007540:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007542:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007546:	4619      	mov	r1, r3
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 f87f 	bl	800764c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800754e:	e063      	b.n	8007618 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007554:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007558:	2b00      	cmp	r3, #0
 800755a:	d00e      	beq.n	800757a <HAL_UART_IRQHandler+0x59e>
 800755c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007560:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007564:	2b00      	cmp	r3, #0
 8007566:	d008      	beq.n	800757a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007570:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 fcf8 	bl	8007f68 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007578:	e051      	b.n	800761e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800757a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800757e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007582:	2b00      	cmp	r3, #0
 8007584:	d014      	beq.n	80075b0 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800758a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800758e:	2b00      	cmp	r3, #0
 8007590:	d105      	bne.n	800759e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007596:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d008      	beq.n	80075b0 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d03a      	beq.n	800761c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	4798      	blx	r3
    }
    return;
 80075ae:	e035      	b.n	800761c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80075b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d009      	beq.n	80075d0 <HAL_UART_IRQHandler+0x5f4>
 80075bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 fca2 	bl	8007f12 <UART_EndTransmit_IT>
    return;
 80075ce:	e026      	b.n	800761e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80075d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d009      	beq.n	80075f0 <HAL_UART_IRQHandler+0x614>
 80075dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075e0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d003      	beq.n	80075f0 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 fcd1 	bl	8007f90 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075ee:	e016      	b.n	800761e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80075f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d010      	beq.n	800761e <HAL_UART_IRQHandler+0x642>
 80075fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007600:	2b00      	cmp	r3, #0
 8007602:	da0c      	bge.n	800761e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f000 fcb9 	bl	8007f7c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800760a:	e008      	b.n	800761e <HAL_UART_IRQHandler+0x642>
      return;
 800760c:	bf00      	nop
 800760e:	e006      	b.n	800761e <HAL_UART_IRQHandler+0x642>
    return;
 8007610:	bf00      	nop
 8007612:	e004      	b.n	800761e <HAL_UART_IRQHandler+0x642>
      return;
 8007614:	bf00      	nop
 8007616:	e002      	b.n	800761e <HAL_UART_IRQHandler+0x642>
      return;
 8007618:	bf00      	nop
 800761a:	e000      	b.n	800761e <HAL_UART_IRQHandler+0x642>
    return;
 800761c:	bf00      	nop
  }
}
 800761e:	37e8      	adds	r7, #232	; 0xe8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800762c:	bf00      	nop
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr

08007638 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007638:	b480      	push	{r7}
 800763a:	b083      	sub	sp, #12
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800764c:	b480      	push	{r7}
 800764e:	b083      	sub	sp, #12
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	460b      	mov	r3, r1
 8007656:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007664:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007668:	b08c      	sub	sp, #48	; 0x30
 800766a:	af00      	add	r7, sp, #0
 800766c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800766e:	2300      	movs	r3, #0
 8007670:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	689a      	ldr	r2, [r3, #8]
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	431a      	orrs	r2, r3
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	431a      	orrs	r2, r3
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	69db      	ldr	r3, [r3, #28]
 8007688:	4313      	orrs	r3, r2
 800768a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	4baf      	ldr	r3, [pc, #700]	; (8007950 <UART_SetConfig+0x2ec>)
 8007694:	4013      	ands	r3, r2
 8007696:	697a      	ldr	r2, [r7, #20]
 8007698:	6812      	ldr	r2, [r2, #0]
 800769a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800769c:	430b      	orrs	r3, r1
 800769e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	68da      	ldr	r2, [r3, #12]
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4aa4      	ldr	r2, [pc, #656]	; (8007954 <UART_SetConfig+0x2f0>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d004      	beq.n	80076d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	6a1b      	ldr	r3, [r3, #32]
 80076ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076cc:	4313      	orrs	r3, r2
 80076ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80076da:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	6812      	ldr	r2, [r2, #0]
 80076e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80076e4:	430b      	orrs	r3, r1
 80076e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ee:	f023 010f 	bic.w	r1, r3, #15
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	430a      	orrs	r2, r1
 80076fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a95      	ldr	r2, [pc, #596]	; (8007958 <UART_SetConfig+0x2f4>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d125      	bne.n	8007754 <UART_SetConfig+0xf0>
 8007708:	2003      	movs	r0, #3
 800770a:	f7ff fb69 	bl	8006de0 <LL_RCC_GetUSARTClockSource>
 800770e:	4603      	mov	r3, r0
 8007710:	2b03      	cmp	r3, #3
 8007712:	d81b      	bhi.n	800774c <UART_SetConfig+0xe8>
 8007714:	a201      	add	r2, pc, #4	; (adr r2, 800771c <UART_SetConfig+0xb8>)
 8007716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800771a:	bf00      	nop
 800771c:	0800772d 	.word	0x0800772d
 8007720:	0800773d 	.word	0x0800773d
 8007724:	08007735 	.word	0x08007735
 8007728:	08007745 	.word	0x08007745
 800772c:	2301      	movs	r3, #1
 800772e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007732:	e042      	b.n	80077ba <UART_SetConfig+0x156>
 8007734:	2302      	movs	r3, #2
 8007736:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800773a:	e03e      	b.n	80077ba <UART_SetConfig+0x156>
 800773c:	2304      	movs	r3, #4
 800773e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007742:	e03a      	b.n	80077ba <UART_SetConfig+0x156>
 8007744:	2308      	movs	r3, #8
 8007746:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800774a:	e036      	b.n	80077ba <UART_SetConfig+0x156>
 800774c:	2310      	movs	r3, #16
 800774e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007752:	e032      	b.n	80077ba <UART_SetConfig+0x156>
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a7e      	ldr	r2, [pc, #504]	; (8007954 <UART_SetConfig+0x2f0>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d12a      	bne.n	80077b4 <UART_SetConfig+0x150>
 800775e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007762:	f7ff fb4d 	bl	8006e00 <LL_RCC_GetLPUARTClockSource>
 8007766:	4603      	mov	r3, r0
 8007768:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800776c:	d01a      	beq.n	80077a4 <UART_SetConfig+0x140>
 800776e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007772:	d81b      	bhi.n	80077ac <UART_SetConfig+0x148>
 8007774:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007778:	d00c      	beq.n	8007794 <UART_SetConfig+0x130>
 800777a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800777e:	d815      	bhi.n	80077ac <UART_SetConfig+0x148>
 8007780:	2b00      	cmp	r3, #0
 8007782:	d003      	beq.n	800778c <UART_SetConfig+0x128>
 8007784:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007788:	d008      	beq.n	800779c <UART_SetConfig+0x138>
 800778a:	e00f      	b.n	80077ac <UART_SetConfig+0x148>
 800778c:	2300      	movs	r3, #0
 800778e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007792:	e012      	b.n	80077ba <UART_SetConfig+0x156>
 8007794:	2302      	movs	r3, #2
 8007796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800779a:	e00e      	b.n	80077ba <UART_SetConfig+0x156>
 800779c:	2304      	movs	r3, #4
 800779e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077a2:	e00a      	b.n	80077ba <UART_SetConfig+0x156>
 80077a4:	2308      	movs	r3, #8
 80077a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077aa:	e006      	b.n	80077ba <UART_SetConfig+0x156>
 80077ac:	2310      	movs	r3, #16
 80077ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077b2:	e002      	b.n	80077ba <UART_SetConfig+0x156>
 80077b4:	2310      	movs	r3, #16
 80077b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a65      	ldr	r2, [pc, #404]	; (8007954 <UART_SetConfig+0x2f0>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	f040 8097 	bne.w	80078f4 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80077c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80077ca:	2b08      	cmp	r3, #8
 80077cc:	d823      	bhi.n	8007816 <UART_SetConfig+0x1b2>
 80077ce:	a201      	add	r2, pc, #4	; (adr r2, 80077d4 <UART_SetConfig+0x170>)
 80077d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d4:	080077f9 	.word	0x080077f9
 80077d8:	08007817 	.word	0x08007817
 80077dc:	08007801 	.word	0x08007801
 80077e0:	08007817 	.word	0x08007817
 80077e4:	08007807 	.word	0x08007807
 80077e8:	08007817 	.word	0x08007817
 80077ec:	08007817 	.word	0x08007817
 80077f0:	08007817 	.word	0x08007817
 80077f4:	0800780f 	.word	0x0800780f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077f8:	f7fd fc7a 	bl	80050f0 <HAL_RCC_GetPCLK1Freq>
 80077fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80077fe:	e010      	b.n	8007822 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007800:	4b56      	ldr	r3, [pc, #344]	; (800795c <UART_SetConfig+0x2f8>)
 8007802:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007804:	e00d      	b.n	8007822 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007806:	f7fd fbf1 	bl	8004fec <HAL_RCC_GetSysClockFreq>
 800780a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800780c:	e009      	b.n	8007822 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800780e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007812:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007814:	e005      	b.n	8007822 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8007816:	2300      	movs	r3, #0
 8007818:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007820:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 812b 	beq.w	8007a80 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782e:	4a4c      	ldr	r2, [pc, #304]	; (8007960 <UART_SetConfig+0x2fc>)
 8007830:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007834:	461a      	mov	r2, r3
 8007836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007838:	fbb3 f3f2 	udiv	r3, r3, r2
 800783c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	685a      	ldr	r2, [r3, #4]
 8007842:	4613      	mov	r3, r2
 8007844:	005b      	lsls	r3, r3, #1
 8007846:	4413      	add	r3, r2
 8007848:	69ba      	ldr	r2, [r7, #24]
 800784a:	429a      	cmp	r2, r3
 800784c:	d305      	bcc.n	800785a <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007854:	69ba      	ldr	r2, [r7, #24]
 8007856:	429a      	cmp	r2, r3
 8007858:	d903      	bls.n	8007862 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007860:	e10e      	b.n	8007a80 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007864:	2200      	movs	r2, #0
 8007866:	60bb      	str	r3, [r7, #8]
 8007868:	60fa      	str	r2, [r7, #12]
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800786e:	4a3c      	ldr	r2, [pc, #240]	; (8007960 <UART_SetConfig+0x2fc>)
 8007870:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007874:	b29b      	uxth	r3, r3
 8007876:	2200      	movs	r2, #0
 8007878:	603b      	str	r3, [r7, #0]
 800787a:	607a      	str	r2, [r7, #4]
 800787c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007880:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007884:	f7f8 fccc 	bl	8000220 <__aeabi_uldivmod>
 8007888:	4602      	mov	r2, r0
 800788a:	460b      	mov	r3, r1
 800788c:	4610      	mov	r0, r2
 800788e:	4619      	mov	r1, r3
 8007890:	f04f 0200 	mov.w	r2, #0
 8007894:	f04f 0300 	mov.w	r3, #0
 8007898:	020b      	lsls	r3, r1, #8
 800789a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800789e:	0202      	lsls	r2, r0, #8
 80078a0:	6979      	ldr	r1, [r7, #20]
 80078a2:	6849      	ldr	r1, [r1, #4]
 80078a4:	0849      	lsrs	r1, r1, #1
 80078a6:	2000      	movs	r0, #0
 80078a8:	460c      	mov	r4, r1
 80078aa:	4605      	mov	r5, r0
 80078ac:	eb12 0804 	adds.w	r8, r2, r4
 80078b0:	eb43 0905 	adc.w	r9, r3, r5
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	469a      	mov	sl, r3
 80078bc:	4693      	mov	fp, r2
 80078be:	4652      	mov	r2, sl
 80078c0:	465b      	mov	r3, fp
 80078c2:	4640      	mov	r0, r8
 80078c4:	4649      	mov	r1, r9
 80078c6:	f7f8 fcab 	bl	8000220 <__aeabi_uldivmod>
 80078ca:	4602      	mov	r2, r0
 80078cc:	460b      	mov	r3, r1
 80078ce:	4613      	mov	r3, r2
 80078d0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078d2:	6a3b      	ldr	r3, [r7, #32]
 80078d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078d8:	d308      	bcc.n	80078ec <UART_SetConfig+0x288>
 80078da:	6a3b      	ldr	r3, [r7, #32]
 80078dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078e0:	d204      	bcs.n	80078ec <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	6a3a      	ldr	r2, [r7, #32]
 80078e8:	60da      	str	r2, [r3, #12]
 80078ea:	e0c9      	b.n	8007a80 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80078f2:	e0c5      	b.n	8007a80 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	69db      	ldr	r3, [r3, #28]
 80078f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078fc:	d16d      	bne.n	80079da <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80078fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007902:	3b01      	subs	r3, #1
 8007904:	2b07      	cmp	r3, #7
 8007906:	d82d      	bhi.n	8007964 <UART_SetConfig+0x300>
 8007908:	a201      	add	r2, pc, #4	; (adr r2, 8007910 <UART_SetConfig+0x2ac>)
 800790a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800790e:	bf00      	nop
 8007910:	08007931 	.word	0x08007931
 8007914:	08007939 	.word	0x08007939
 8007918:	08007965 	.word	0x08007965
 800791c:	0800793f 	.word	0x0800793f
 8007920:	08007965 	.word	0x08007965
 8007924:	08007965 	.word	0x08007965
 8007928:	08007965 	.word	0x08007965
 800792c:	08007947 	.word	0x08007947
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007930:	f7fd fbf4 	bl	800511c <HAL_RCC_GetPCLK2Freq>
 8007934:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007936:	e01b      	b.n	8007970 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007938:	4b08      	ldr	r3, [pc, #32]	; (800795c <UART_SetConfig+0x2f8>)
 800793a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800793c:	e018      	b.n	8007970 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800793e:	f7fd fb55 	bl	8004fec <HAL_RCC_GetSysClockFreq>
 8007942:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007944:	e014      	b.n	8007970 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800794a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800794c:	e010      	b.n	8007970 <UART_SetConfig+0x30c>
 800794e:	bf00      	nop
 8007950:	cfff69f3 	.word	0xcfff69f3
 8007954:	40008000 	.word	0x40008000
 8007958:	40013800 	.word	0x40013800
 800795c:	00f42400 	.word	0x00f42400
 8007960:	080103f0 	.word	0x080103f0
      default:
        pclk = 0U;
 8007964:	2300      	movs	r3, #0
 8007966:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800796e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007972:	2b00      	cmp	r3, #0
 8007974:	f000 8084 	beq.w	8007a80 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800797c:	4a4b      	ldr	r2, [pc, #300]	; (8007aac <UART_SetConfig+0x448>)
 800797e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007982:	461a      	mov	r2, r3
 8007984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007986:	fbb3 f3f2 	udiv	r3, r3, r2
 800798a:	005a      	lsls	r2, r3, #1
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	085b      	lsrs	r3, r3, #1
 8007992:	441a      	add	r2, r3
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	fbb2 f3f3 	udiv	r3, r2, r3
 800799c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800799e:	6a3b      	ldr	r3, [r7, #32]
 80079a0:	2b0f      	cmp	r3, #15
 80079a2:	d916      	bls.n	80079d2 <UART_SetConfig+0x36e>
 80079a4:	6a3b      	ldr	r3, [r7, #32]
 80079a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079aa:	d212      	bcs.n	80079d2 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079ac:	6a3b      	ldr	r3, [r7, #32]
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	f023 030f 	bic.w	r3, r3, #15
 80079b4:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	085b      	lsrs	r3, r3, #1
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	f003 0307 	and.w	r3, r3, #7
 80079c0:	b29a      	uxth	r2, r3
 80079c2:	8bfb      	ldrh	r3, [r7, #30]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	8bfa      	ldrh	r2, [r7, #30]
 80079ce:	60da      	str	r2, [r3, #12]
 80079d0:	e056      	b.n	8007a80 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80079d8:	e052      	b.n	8007a80 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80079de:	3b01      	subs	r3, #1
 80079e0:	2b07      	cmp	r3, #7
 80079e2:	d822      	bhi.n	8007a2a <UART_SetConfig+0x3c6>
 80079e4:	a201      	add	r2, pc, #4	; (adr r2, 80079ec <UART_SetConfig+0x388>)
 80079e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ea:	bf00      	nop
 80079ec:	08007a0d 	.word	0x08007a0d
 80079f0:	08007a15 	.word	0x08007a15
 80079f4:	08007a2b 	.word	0x08007a2b
 80079f8:	08007a1b 	.word	0x08007a1b
 80079fc:	08007a2b 	.word	0x08007a2b
 8007a00:	08007a2b 	.word	0x08007a2b
 8007a04:	08007a2b 	.word	0x08007a2b
 8007a08:	08007a23 	.word	0x08007a23
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a0c:	f7fd fb86 	bl	800511c <HAL_RCC_GetPCLK2Freq>
 8007a10:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007a12:	e010      	b.n	8007a36 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a14:	4b26      	ldr	r3, [pc, #152]	; (8007ab0 <UART_SetConfig+0x44c>)
 8007a16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007a18:	e00d      	b.n	8007a36 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a1a:	f7fd fae7 	bl	8004fec <HAL_RCC_GetSysClockFreq>
 8007a1e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007a20:	e009      	b.n	8007a36 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a26:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007a28:	e005      	b.n	8007a36 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007a34:	bf00      	nop
    }

    if (pclk != 0U)
 8007a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d021      	beq.n	8007a80 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a40:	4a1a      	ldr	r2, [pc, #104]	; (8007aac <UART_SetConfig+0x448>)
 8007a42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a46:	461a      	mov	r2, r3
 8007a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	085b      	lsrs	r3, r3, #1
 8007a54:	441a      	add	r2, r3
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a5e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a60:	6a3b      	ldr	r3, [r7, #32]
 8007a62:	2b0f      	cmp	r3, #15
 8007a64:	d909      	bls.n	8007a7a <UART_SetConfig+0x416>
 8007a66:	6a3b      	ldr	r3, [r7, #32]
 8007a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a6c:	d205      	bcs.n	8007a7a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a6e:	6a3b      	ldr	r3, [r7, #32]
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	60da      	str	r2, [r3, #12]
 8007a78:	e002      	b.n	8007a80 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	2200      	movs	r2, #0
 8007a94:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007a9c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3730      	adds	r7, #48	; 0x30
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007aaa:	bf00      	nop
 8007aac:	080103f0 	.word	0x080103f0
 8007ab0:	00f42400 	.word	0x00f42400

08007ab4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac0:	f003 0308 	and.w	r3, r3, #8
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d00a      	beq.n	8007ade <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	430a      	orrs	r2, r1
 8007adc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ae2:	f003 0301 	and.w	r3, r3, #1
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00a      	beq.n	8007b00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	430a      	orrs	r2, r1
 8007afe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b04:	f003 0302 	and.w	r3, r3, #2
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00a      	beq.n	8007b22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	430a      	orrs	r2, r1
 8007b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b26:	f003 0304 	and.w	r3, r3, #4
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00a      	beq.n	8007b44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	430a      	orrs	r2, r1
 8007b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b48:	f003 0310 	and.w	r3, r3, #16
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d00a      	beq.n	8007b66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	430a      	orrs	r2, r1
 8007b64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b6a:	f003 0320 	and.w	r3, r3, #32
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00a      	beq.n	8007b88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	430a      	orrs	r2, r1
 8007b86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d01a      	beq.n	8007bca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007bb2:	d10a      	bne.n	8007bca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	430a      	orrs	r2, r1
 8007bc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00a      	beq.n	8007bec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	430a      	orrs	r2, r1
 8007bea:	605a      	str	r2, [r3, #4]
  }
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b098      	sub	sp, #96	; 0x60
 8007bfc:	af02      	add	r7, sp, #8
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c08:	f7fa fb18 	bl	800223c <HAL_GetTick>
 8007c0c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0308 	and.w	r3, r3, #8
 8007c18:	2b08      	cmp	r3, #8
 8007c1a:	d12f      	bne.n	8007c7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c20:	9300      	str	r3, [sp, #0]
 8007c22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c24:	2200      	movs	r2, #0
 8007c26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f88e 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d022      	beq.n	8007c7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c3e:	e853 3f00 	ldrex	r3, [r3]
 8007c42:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c4a:	653b      	str	r3, [r7, #80]	; 0x50
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	461a      	mov	r2, r3
 8007c52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c54:	647b      	str	r3, [r7, #68]	; 0x44
 8007c56:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c5c:	e841 2300 	strex	r3, r2, [r1]
 8007c60:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d1e6      	bne.n	8007c36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2220      	movs	r2, #32
 8007c6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c78:	2303      	movs	r3, #3
 8007c7a:	e063      	b.n	8007d44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f003 0304 	and.w	r3, r3, #4
 8007c86:	2b04      	cmp	r3, #4
 8007c88:	d149      	bne.n	8007d1e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c8a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c92:	2200      	movs	r2, #0
 8007c94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 f857 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d03c      	beq.n	8007d1e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cac:	e853 3f00 	ldrex	r3, [r3]
 8007cb0:	623b      	str	r3, [r7, #32]
   return(result);
 8007cb2:	6a3b      	ldr	r3, [r7, #32]
 8007cb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007cb8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cc2:	633b      	str	r3, [r7, #48]	; 0x30
 8007cc4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cca:	e841 2300 	strex	r3, r2, [r1]
 8007cce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1e6      	bne.n	8007ca4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	3308      	adds	r3, #8
 8007cdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	e853 3f00 	ldrex	r3, [r3]
 8007ce4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f023 0301 	bic.w	r3, r3, #1
 8007cec:	64bb      	str	r3, [r7, #72]	; 0x48
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	3308      	adds	r3, #8
 8007cf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cf6:	61fa      	str	r2, [r7, #28]
 8007cf8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfa:	69b9      	ldr	r1, [r7, #24]
 8007cfc:	69fa      	ldr	r2, [r7, #28]
 8007cfe:	e841 2300 	strex	r3, r2, [r1]
 8007d02:	617b      	str	r3, [r7, #20]
   return(result);
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1e5      	bne.n	8007cd6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2220      	movs	r2, #32
 8007d0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d1a:	2303      	movs	r3, #3
 8007d1c:	e012      	b.n	8007d44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2220      	movs	r2, #32
 8007d22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2220      	movs	r2, #32
 8007d2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2200      	movs	r2, #0
 8007d32:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007d42:	2300      	movs	r3, #0
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3758      	adds	r7, #88	; 0x58
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	60f8      	str	r0, [r7, #12]
 8007d54:	60b9      	str	r1, [r7, #8]
 8007d56:	603b      	str	r3, [r7, #0]
 8007d58:	4613      	mov	r3, r2
 8007d5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d5c:	e049      	b.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d64:	d045      	beq.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d66:	f7fa fa69 	bl	800223c <HAL_GetTick>
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	1ad3      	subs	r3, r2, r3
 8007d70:	69ba      	ldr	r2, [r7, #24]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d302      	bcc.n	8007d7c <UART_WaitOnFlagUntilTimeout+0x30>
 8007d76:	69bb      	ldr	r3, [r7, #24]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d101      	bne.n	8007d80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d7c:	2303      	movs	r3, #3
 8007d7e:	e048      	b.n	8007e12 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 0304 	and.w	r3, r3, #4
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d031      	beq.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	f003 0308 	and.w	r3, r3, #8
 8007d98:	2b08      	cmp	r3, #8
 8007d9a:	d110      	bne.n	8007dbe <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2208      	movs	r2, #8
 8007da2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007da4:	68f8      	ldr	r0, [r7, #12]
 8007da6:	f000 f838 	bl	8007e1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2208      	movs	r2, #8
 8007dae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e029      	b.n	8007e12 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	69db      	ldr	r3, [r3, #28]
 8007dc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007dc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dcc:	d111      	bne.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007dd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 f81e 	bl	8007e1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2220      	movs	r2, #32
 8007de2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e00f      	b.n	8007e12 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	69da      	ldr	r2, [r3, #28]
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	68ba      	ldr	r2, [r7, #8]
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	bf0c      	ite	eq
 8007e02:	2301      	moveq	r3, #1
 8007e04:	2300      	movne	r3, #0
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	461a      	mov	r2, r3
 8007e0a:	79fb      	ldrb	r3, [r7, #7]
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d0a6      	beq.n	8007d5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e10:	2300      	movs	r3, #0
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}

08007e1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e1a:	b480      	push	{r7}
 8007e1c:	b095      	sub	sp, #84	; 0x54
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e2a:	e853 3f00 	ldrex	r3, [r3]
 8007e2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e40:	643b      	str	r3, [r7, #64]	; 0x40
 8007e42:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e48:	e841 2300 	strex	r3, r2, [r1]
 8007e4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d1e6      	bne.n	8007e22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	3308      	adds	r3, #8
 8007e5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e5c:	6a3b      	ldr	r3, [r7, #32]
 8007e5e:	e853 3f00 	ldrex	r3, [r3]
 8007e62:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e6a:	f023 0301 	bic.w	r3, r3, #1
 8007e6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	3308      	adds	r3, #8
 8007e76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e78:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e80:	e841 2300 	strex	r3, r2, [r1]
 8007e84:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d1e3      	bne.n	8007e54 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d118      	bne.n	8007ec6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	e853 3f00 	ldrex	r3, [r3]
 8007ea0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	f023 0310 	bic.w	r3, r3, #16
 8007ea8:	647b      	str	r3, [r7, #68]	; 0x44
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	461a      	mov	r2, r3
 8007eb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007eb2:	61bb      	str	r3, [r7, #24]
 8007eb4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb6:	6979      	ldr	r1, [r7, #20]
 8007eb8:	69ba      	ldr	r2, [r7, #24]
 8007eba:	e841 2300 	strex	r3, r2, [r1]
 8007ebe:	613b      	str	r3, [r7, #16]
   return(result);
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1e6      	bne.n	8007e94 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2220      	movs	r2, #32
 8007eca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007eda:	bf00      	nop
 8007edc:	3754      	adds	r7, #84	; 0x54
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr

08007ee6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b084      	sub	sp, #16
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f7ff fb97 	bl	8007638 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f0a:	bf00      	nop
 8007f0c:	3710      	adds	r7, #16
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b088      	sub	sp, #32
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	e853 3f00 	ldrex	r3, [r3]
 8007f26:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f2e:	61fb      	str	r3, [r7, #28]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	461a      	mov	r2, r3
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	61bb      	str	r3, [r7, #24]
 8007f3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3c:	6979      	ldr	r1, [r7, #20]
 8007f3e:	69ba      	ldr	r2, [r7, #24]
 8007f40:	e841 2300 	strex	r3, r2, [r1]
 8007f44:	613b      	str	r3, [r7, #16]
   return(result);
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1e6      	bne.n	8007f1a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2220      	movs	r2, #32
 8007f50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7ff fb62 	bl	8007624 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f60:	bf00      	nop
 8007f62:	3720      	adds	r7, #32
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b083      	sub	sp, #12
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b085      	sub	sp, #20
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d101      	bne.n	8007fba <HAL_UARTEx_DisableFifoMode+0x16>
 8007fb6:	2302      	movs	r3, #2
 8007fb8:	e027      	b.n	800800a <HAL_UARTEx_DisableFifoMode+0x66>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2224      	movs	r2, #36	; 0x24
 8007fc6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f022 0201 	bic.w	r2, r2, #1
 8007fe0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007fe8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2220      	movs	r2, #32
 8007ffc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2200      	movs	r2, #0
 8008004:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008008:	2300      	movs	r3, #0
}
 800800a:	4618      	mov	r0, r3
 800800c:	3714      	adds	r7, #20
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr

08008016 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008016:	b580      	push	{r7, lr}
 8008018:	b084      	sub	sp, #16
 800801a:	af00      	add	r7, sp, #0
 800801c:	6078      	str	r0, [r7, #4]
 800801e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008026:	2b01      	cmp	r3, #1
 8008028:	d101      	bne.n	800802e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800802a:	2302      	movs	r3, #2
 800802c:	e02d      	b.n	800808a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2224      	movs	r2, #36	; 0x24
 800803a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f022 0201 	bic.w	r2, r2, #1
 8008054:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	683a      	ldr	r2, [r7, #0]
 8008066:	430a      	orrs	r2, r1
 8008068:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f000 f850 	bl	8008110 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2220      	movs	r2, #32
 800807c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}

08008092 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008092:	b580      	push	{r7, lr}
 8008094:	b084      	sub	sp, #16
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
 800809a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d101      	bne.n	80080aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80080a6:	2302      	movs	r3, #2
 80080a8:	e02d      	b.n	8008106 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2201      	movs	r2, #1
 80080ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2224      	movs	r2, #36	; 0x24
 80080b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681a      	ldr	r2, [r3, #0]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f022 0201 	bic.w	r2, r2, #1
 80080d0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	683a      	ldr	r2, [r7, #0]
 80080e2:	430a      	orrs	r2, r1
 80080e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 f812 	bl	8008110 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2220      	movs	r2, #32
 80080f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008104:	2300      	movs	r3, #0
}
 8008106:	4618      	mov	r0, r3
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
	...

08008110 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008110:	b480      	push	{r7}
 8008112:	b085      	sub	sp, #20
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800811c:	2b00      	cmp	r3, #0
 800811e:	d108      	bne.n	8008132 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2201      	movs	r2, #1
 8008124:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2201      	movs	r2, #1
 800812c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008130:	e031      	b.n	8008196 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008132:	2308      	movs	r3, #8
 8008134:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008136:	2308      	movs	r3, #8
 8008138:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	0e5b      	lsrs	r3, r3, #25
 8008142:	b2db      	uxtb	r3, r3
 8008144:	f003 0307 	and.w	r3, r3, #7
 8008148:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	0f5b      	lsrs	r3, r3, #29
 8008152:	b2db      	uxtb	r3, r3
 8008154:	f003 0307 	and.w	r3, r3, #7
 8008158:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800815a:	7bbb      	ldrb	r3, [r7, #14]
 800815c:	7b3a      	ldrb	r2, [r7, #12]
 800815e:	4911      	ldr	r1, [pc, #68]	; (80081a4 <UARTEx_SetNbDataToProcess+0x94>)
 8008160:	5c8a      	ldrb	r2, [r1, r2]
 8008162:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008166:	7b3a      	ldrb	r2, [r7, #12]
 8008168:	490f      	ldr	r1, [pc, #60]	; (80081a8 <UARTEx_SetNbDataToProcess+0x98>)
 800816a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800816c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008170:	b29a      	uxth	r2, r3
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008178:	7bfb      	ldrb	r3, [r7, #15]
 800817a:	7b7a      	ldrb	r2, [r7, #13]
 800817c:	4909      	ldr	r1, [pc, #36]	; (80081a4 <UARTEx_SetNbDataToProcess+0x94>)
 800817e:	5c8a      	ldrb	r2, [r1, r2]
 8008180:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008184:	7b7a      	ldrb	r2, [r7, #13]
 8008186:	4908      	ldr	r1, [pc, #32]	; (80081a8 <UARTEx_SetNbDataToProcess+0x98>)
 8008188:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800818a:	fb93 f3f2 	sdiv	r3, r3, r2
 800818e:	b29a      	uxth	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008196:	bf00      	nop
 8008198:	3714      	adds	r7, #20
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr
 80081a2:	bf00      	nop
 80081a4:	08010408 	.word	0x08010408
 80081a8:	08010410 	.word	0x08010410

080081ac <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	4603      	mov	r3, r0
 80081b4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80081b6:	2300      	movs	r3, #0
 80081b8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80081ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80081be:	2b84      	cmp	r3, #132	; 0x84
 80081c0:	d005      	beq.n	80081ce <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80081c2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	4413      	add	r3, r2
 80081ca:	3303      	adds	r3, #3
 80081cc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80081ce:	68fb      	ldr	r3, [r7, #12]
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3714      	adds	r7, #20
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80081e0:	f000 fd46 	bl	8008c70 <vTaskStartScheduler>
  
  return osOK;
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	bd80      	pop	{r7, pc}

080081ea <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80081ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081ec:	b087      	sub	sp, #28
 80081ee:	af02      	add	r7, sp, #8
 80081f0:	6078      	str	r0, [r7, #4]
 80081f2:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	685c      	ldr	r4, [r3, #4]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008200:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008208:	4618      	mov	r0, r3
 800820a:	f7ff ffcf 	bl	80081ac <makeFreeRtosPriority>
 800820e:	4602      	mov	r2, r0
 8008210:	f107 030c 	add.w	r3, r7, #12
 8008214:	9301      	str	r3, [sp, #4]
 8008216:	9200      	str	r2, [sp, #0]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	4632      	mov	r2, r6
 800821c:	4629      	mov	r1, r5
 800821e:	4620      	mov	r0, r4
 8008220:	f000 fba8 	bl	8008974 <xTaskCreate>
 8008224:	4603      	mov	r3, r0
 8008226:	2b01      	cmp	r3, #1
 8008228:	d001      	beq.n	800822e <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800822a:	2300      	movs	r3, #0
 800822c:	e000      	b.n	8008230 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800822e:	68fb      	ldr	r3, [r7, #12]
}
 8008230:	4618      	mov	r0, r3
 8008232:	3714      	adds	r7, #20
 8008234:	46bd      	mov	sp, r7
 8008236:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008238 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d001      	beq.n	800824e <osDelay+0x16>
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	e000      	b.n	8008250 <osDelay+0x18>
 800824e:	2301      	movs	r3, #1
 8008250:	4618      	mov	r0, r3
 8008252:	f000 fcd9 	bl	8008c08 <vTaskDelay>
  
  return osOK;
 8008256:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008258:	4618      	mov	r0, r3
 800825a:	3710      	adds	r7, #16
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008260:	b480      	push	{r7}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f103 0208 	add.w	r2, r3, #8
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f04f 32ff 	mov.w	r2, #4294967295
 8008278:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f103 0208 	add.w	r2, r3, #8
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f103 0208 	add.w	r2, r3, #8
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80082ae:	bf00      	nop
 80082b0:	370c      	adds	r7, #12
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr

080082ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80082ba:	b480      	push	{r7}
 80082bc:	b085      	sub	sp, #20
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
 80082c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	689a      	ldr	r2, [r3, #8]
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	683a      	ldr	r2, [r7, #0]
 80082de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	683a      	ldr	r2, [r7, #0]
 80082e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	1c5a      	adds	r2, r3, #1
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	601a      	str	r2, [r3, #0]
}
 80082f6:	bf00      	nop
 80082f8:	3714      	adds	r7, #20
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr

08008302 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008302:	b480      	push	{r7}
 8008304:	b085      	sub	sp, #20
 8008306:	af00      	add	r7, sp, #0
 8008308:	6078      	str	r0, [r7, #4]
 800830a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008318:	d103      	bne.n	8008322 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	691b      	ldr	r3, [r3, #16]
 800831e:	60fb      	str	r3, [r7, #12]
 8008320:	e00c      	b.n	800833c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	3308      	adds	r3, #8
 8008326:	60fb      	str	r3, [r7, #12]
 8008328:	e002      	b.n	8008330 <vListInsert+0x2e>
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	60fb      	str	r3, [r7, #12]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68ba      	ldr	r2, [r7, #8]
 8008338:	429a      	cmp	r2, r3
 800833a:	d2f6      	bcs.n	800832a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	685a      	ldr	r2, [r3, #4]
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	683a      	ldr	r2, [r7, #0]
 800834a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	68fa      	ldr	r2, [r7, #12]
 8008350:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	683a      	ldr	r2, [r7, #0]
 8008356:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	1c5a      	adds	r2, r3, #1
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	601a      	str	r2, [r3, #0]
}
 8008368:	bf00      	nop
 800836a:	3714      	adds	r7, #20
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008374:	b480      	push	{r7}
 8008376:	b085      	sub	sp, #20
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	691b      	ldr	r3, [r3, #16]
 8008380:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	6892      	ldr	r2, [r2, #8]
 800838a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	6852      	ldr	r2, [r2, #4]
 8008394:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	429a      	cmp	r2, r3
 800839e:	d103      	bne.n	80083a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689a      	ldr	r2, [r3, #8]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	1e5a      	subs	r2, r3, #1
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d10a      	bne.n	80083f2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80083dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e0:	f383 8811 	msr	BASEPRI, r3
 80083e4:	f3bf 8f6f 	isb	sy
 80083e8:	f3bf 8f4f 	dsb	sy
 80083ec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80083ee:	bf00      	nop
 80083f0:	e7fe      	b.n	80083f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80083f2:	f001 fadf 	bl	80099b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083fe:	68f9      	ldr	r1, [r7, #12]
 8008400:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008402:	fb01 f303 	mul.w	r3, r1, r3
 8008406:	441a      	add	r2, r3
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2200      	movs	r2, #0
 8008410:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008422:	3b01      	subs	r3, #1
 8008424:	68f9      	ldr	r1, [r7, #12]
 8008426:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008428:	fb01 f303 	mul.w	r3, r1, r3
 800842c:	441a      	add	r2, r3
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	22ff      	movs	r2, #255	; 0xff
 8008436:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	22ff      	movs	r2, #255	; 0xff
 800843e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d114      	bne.n	8008472 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	691b      	ldr	r3, [r3, #16]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d01a      	beq.n	8008486 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	3310      	adds	r3, #16
 8008454:	4618      	mov	r0, r3
 8008456:	f000 fe43 	bl	80090e0 <xTaskRemoveFromEventList>
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	d012      	beq.n	8008486 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008460:	4b0c      	ldr	r3, [pc, #48]	; (8008494 <xQueueGenericReset+0xcc>)
 8008462:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008466:	601a      	str	r2, [r3, #0]
 8008468:	f3bf 8f4f 	dsb	sy
 800846c:	f3bf 8f6f 	isb	sy
 8008470:	e009      	b.n	8008486 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	3310      	adds	r3, #16
 8008476:	4618      	mov	r0, r3
 8008478:	f7ff fef2 	bl	8008260 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	3324      	adds	r3, #36	; 0x24
 8008480:	4618      	mov	r0, r3
 8008482:	f7ff feed 	bl	8008260 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008486:	f001 fac5 	bl	8009a14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800848a:	2301      	movs	r3, #1
}
 800848c:	4618      	mov	r0, r3
 800848e:	3710      	adds	r7, #16
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	e000ed04 	.word	0xe000ed04

08008498 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008498:	b580      	push	{r7, lr}
 800849a:	b08a      	sub	sp, #40	; 0x28
 800849c:	af02      	add	r7, sp, #8
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	4613      	mov	r3, r2
 80084a4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d10a      	bne.n	80084c2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80084ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	613b      	str	r3, [r7, #16]
}
 80084be:	bf00      	nop
 80084c0:	e7fe      	b.n	80084c0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	fb02 f303 	mul.w	r3, r2, r3
 80084ca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	3348      	adds	r3, #72	; 0x48
 80084d0:	4618      	mov	r0, r3
 80084d2:	f001 fb91 	bl	8009bf8 <pvPortMalloc>
 80084d6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80084d8:	69bb      	ldr	r3, [r7, #24]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00d      	beq.n	80084fa <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	3348      	adds	r3, #72	; 0x48
 80084e6:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80084e8:	79fa      	ldrb	r2, [r7, #7]
 80084ea:	69bb      	ldr	r3, [r7, #24]
 80084ec:	9300      	str	r3, [sp, #0]
 80084ee:	4613      	mov	r3, r2
 80084f0:	697a      	ldr	r2, [r7, #20]
 80084f2:	68b9      	ldr	r1, [r7, #8]
 80084f4:	68f8      	ldr	r0, [r7, #12]
 80084f6:	f000 f805 	bl	8008504 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80084fa:	69bb      	ldr	r3, [r7, #24]
	}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3720      	adds	r7, #32
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	60f8      	str	r0, [r7, #12]
 800850c:	60b9      	str	r1, [r7, #8]
 800850e:	607a      	str	r2, [r7, #4]
 8008510:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d103      	bne.n	8008520 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	69ba      	ldr	r2, [r7, #24]
 800851c:	601a      	str	r2, [r3, #0]
 800851e:	e002      	b.n	8008526 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008526:	69bb      	ldr	r3, [r7, #24]
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008532:	2101      	movs	r1, #1
 8008534:	69b8      	ldr	r0, [r7, #24]
 8008536:	f7ff ff47 	bl	80083c8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800853a:	bf00      	nop
 800853c:	3710      	adds	r7, #16
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}

08008542 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008542:	b580      	push	{r7, lr}
 8008544:	b08e      	sub	sp, #56	; 0x38
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
 800854a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008552:	2b00      	cmp	r3, #0
 8008554:	d10a      	bne.n	800856c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855a:	f383 8811 	msr	BASEPRI, r3
 800855e:	f3bf 8f6f 	isb	sy
 8008562:	f3bf 8f4f 	dsb	sy
 8008566:	623b      	str	r3, [r7, #32]
}
 8008568:	bf00      	nop
 800856a:	e7fe      	b.n	800856a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800856c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800856e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008570:	2b00      	cmp	r3, #0
 8008572:	d00a      	beq.n	800858a <xQueueGiveFromISR+0x48>
	__asm volatile
 8008574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008578:	f383 8811 	msr	BASEPRI, r3
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	61fb      	str	r3, [r7, #28]
}
 8008586:	bf00      	nop
 8008588:	e7fe      	b.n	8008588 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800858a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d103      	bne.n	800859a <xQueueGiveFromISR+0x58>
 8008592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d101      	bne.n	800859e <xQueueGiveFromISR+0x5c>
 800859a:	2301      	movs	r3, #1
 800859c:	e000      	b.n	80085a0 <xQueueGiveFromISR+0x5e>
 800859e:	2300      	movs	r3, #0
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d10a      	bne.n	80085ba <xQueueGiveFromISR+0x78>
	__asm volatile
 80085a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085a8:	f383 8811 	msr	BASEPRI, r3
 80085ac:	f3bf 8f6f 	isb	sy
 80085b0:	f3bf 8f4f 	dsb	sy
 80085b4:	61bb      	str	r3, [r7, #24]
}
 80085b6:	bf00      	nop
 80085b8:	e7fe      	b.n	80085b8 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80085ba:	f001 fadd 	bl	8009b78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80085be:	f3ef 8211 	mrs	r2, BASEPRI
 80085c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085c6:	f383 8811 	msr	BASEPRI, r3
 80085ca:	f3bf 8f6f 	isb	sy
 80085ce:	f3bf 8f4f 	dsb	sy
 80085d2:	617a      	str	r2, [r7, #20]
 80085d4:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80085d6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80085d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80085da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085de:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80085e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d22b      	bcs.n	8008642 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80085ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80085f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f6:	1c5a      	adds	r2, r3, #1
 80085f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085fa:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80085fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008604:	d112      	bne.n	800862c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800860a:	2b00      	cmp	r3, #0
 800860c:	d016      	beq.n	800863c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800860e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008610:	3324      	adds	r3, #36	; 0x24
 8008612:	4618      	mov	r0, r3
 8008614:	f000 fd64 	bl	80090e0 <xTaskRemoveFromEventList>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d00e      	beq.n	800863c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d00b      	beq.n	800863c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	2201      	movs	r2, #1
 8008628:	601a      	str	r2, [r3, #0]
 800862a:	e007      	b.n	800863c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800862c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008630:	3301      	adds	r3, #1
 8008632:	b2db      	uxtb	r3, r3
 8008634:	b25a      	sxtb	r2, r3
 8008636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008638:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800863c:	2301      	movs	r3, #1
 800863e:	637b      	str	r3, [r7, #52]	; 0x34
 8008640:	e001      	b.n	8008646 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008642:	2300      	movs	r3, #0
 8008644:	637b      	str	r3, [r7, #52]	; 0x34
 8008646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008648:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008650:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008654:	4618      	mov	r0, r3
 8008656:	3738      	adds	r7, #56	; 0x38
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b08e      	sub	sp, #56	; 0x38
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008666:	2300      	movs	r3, #0
 8008668:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800866e:	2300      	movs	r3, #0
 8008670:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008674:	2b00      	cmp	r3, #0
 8008676:	d10a      	bne.n	800868e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8008678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800867c:	f383 8811 	msr	BASEPRI, r3
 8008680:	f3bf 8f6f 	isb	sy
 8008684:	f3bf 8f4f 	dsb	sy
 8008688:	623b      	str	r3, [r7, #32]
}
 800868a:	bf00      	nop
 800868c:	e7fe      	b.n	800868c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800868e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008692:	2b00      	cmp	r3, #0
 8008694:	d00a      	beq.n	80086ac <xQueueSemaphoreTake+0x50>
	__asm volatile
 8008696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800869a:	f383 8811 	msr	BASEPRI, r3
 800869e:	f3bf 8f6f 	isb	sy
 80086a2:	f3bf 8f4f 	dsb	sy
 80086a6:	61fb      	str	r3, [r7, #28]
}
 80086a8:	bf00      	nop
 80086aa:	e7fe      	b.n	80086aa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80086ac:	f000 feba 	bl	8009424 <xTaskGetSchedulerState>
 80086b0:	4603      	mov	r3, r0
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d102      	bne.n	80086bc <xQueueSemaphoreTake+0x60>
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d101      	bne.n	80086c0 <xQueueSemaphoreTake+0x64>
 80086bc:	2301      	movs	r3, #1
 80086be:	e000      	b.n	80086c2 <xQueueSemaphoreTake+0x66>
 80086c0:	2300      	movs	r3, #0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10a      	bne.n	80086dc <xQueueSemaphoreTake+0x80>
	__asm volatile
 80086c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ca:	f383 8811 	msr	BASEPRI, r3
 80086ce:	f3bf 8f6f 	isb	sy
 80086d2:	f3bf 8f4f 	dsb	sy
 80086d6:	61bb      	str	r3, [r7, #24]
}
 80086d8:	bf00      	nop
 80086da:	e7fe      	b.n	80086da <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80086dc:	f001 f96a 	bl	80099b4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80086e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80086e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d024      	beq.n	8008736 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80086ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ee:	1e5a      	subs	r2, r3, #1
 80086f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80086f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d104      	bne.n	8008706 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80086fc:	f000 ffb4 	bl	8009668 <pvTaskIncrementMutexHeldCount>
 8008700:	4602      	mov	r2, r0
 8008702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008704:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008708:	691b      	ldr	r3, [r3, #16]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00f      	beq.n	800872e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800870e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008710:	3310      	adds	r3, #16
 8008712:	4618      	mov	r0, r3
 8008714:	f000 fce4 	bl	80090e0 <xTaskRemoveFromEventList>
 8008718:	4603      	mov	r3, r0
 800871a:	2b00      	cmp	r3, #0
 800871c:	d007      	beq.n	800872e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800871e:	4b54      	ldr	r3, [pc, #336]	; (8008870 <xQueueSemaphoreTake+0x214>)
 8008720:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008724:	601a      	str	r2, [r3, #0]
 8008726:	f3bf 8f4f 	dsb	sy
 800872a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800872e:	f001 f971 	bl	8009a14 <vPortExitCritical>
				return pdPASS;
 8008732:	2301      	movs	r3, #1
 8008734:	e097      	b.n	8008866 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d111      	bne.n	8008760 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800873c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00a      	beq.n	8008758 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8008742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008746:	f383 8811 	msr	BASEPRI, r3
 800874a:	f3bf 8f6f 	isb	sy
 800874e:	f3bf 8f4f 	dsb	sy
 8008752:	617b      	str	r3, [r7, #20]
}
 8008754:	bf00      	nop
 8008756:	e7fe      	b.n	8008756 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008758:	f001 f95c 	bl	8009a14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800875c:	2300      	movs	r3, #0
 800875e:	e082      	b.n	8008866 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008762:	2b00      	cmp	r3, #0
 8008764:	d106      	bne.n	8008774 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008766:	f107 030c 	add.w	r3, r7, #12
 800876a:	4618      	mov	r0, r3
 800876c:	f000 fd1a 	bl	80091a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008770:	2301      	movs	r3, #1
 8008772:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008774:	f001 f94e 	bl	8009a14 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008778:	f000 faca 	bl	8008d10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800877c:	f001 f91a 	bl	80099b4 <vPortEnterCritical>
 8008780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008782:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008786:	b25b      	sxtb	r3, r3
 8008788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800878c:	d103      	bne.n	8008796 <xQueueSemaphoreTake+0x13a>
 800878e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008790:	2200      	movs	r2, #0
 8008792:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008798:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800879c:	b25b      	sxtb	r3, r3
 800879e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a2:	d103      	bne.n	80087ac <xQueueSemaphoreTake+0x150>
 80087a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087a6:	2200      	movs	r2, #0
 80087a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80087ac:	f001 f932 	bl	8009a14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80087b0:	463a      	mov	r2, r7
 80087b2:	f107 030c 	add.w	r3, r7, #12
 80087b6:	4611      	mov	r1, r2
 80087b8:	4618      	mov	r0, r3
 80087ba:	f000 fd09 	bl	80091d0 <xTaskCheckForTimeOut>
 80087be:	4603      	mov	r3, r0
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d132      	bne.n	800882a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80087c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80087c6:	f000 f8bf 	bl	8008948 <prvIsQueueEmpty>
 80087ca:	4603      	mov	r3, r0
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d026      	beq.n	800881e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80087d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d109      	bne.n	80087ec <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80087d8:	f001 f8ec 	bl	80099b4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80087dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	4618      	mov	r0, r3
 80087e2:	f000 fe3d 	bl	8009460 <xTaskPriorityInherit>
 80087e6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80087e8:	f001 f914 	bl	8009a14 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80087ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087ee:	3324      	adds	r3, #36	; 0x24
 80087f0:	683a      	ldr	r2, [r7, #0]
 80087f2:	4611      	mov	r1, r2
 80087f4:	4618      	mov	r0, r3
 80087f6:	f000 fc4f 	bl	8009098 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80087fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80087fc:	f000 f852 	bl	80088a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008800:	f000 fa94 	bl	8008d2c <xTaskResumeAll>
 8008804:	4603      	mov	r3, r0
 8008806:	2b00      	cmp	r3, #0
 8008808:	f47f af68 	bne.w	80086dc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800880c:	4b18      	ldr	r3, [pc, #96]	; (8008870 <xQueueSemaphoreTake+0x214>)
 800880e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008812:	601a      	str	r2, [r3, #0]
 8008814:	f3bf 8f4f 	dsb	sy
 8008818:	f3bf 8f6f 	isb	sy
 800881c:	e75e      	b.n	80086dc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800881e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008820:	f000 f840 	bl	80088a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008824:	f000 fa82 	bl	8008d2c <xTaskResumeAll>
 8008828:	e758      	b.n	80086dc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800882a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800882c:	f000 f83a 	bl	80088a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008830:	f000 fa7c 	bl	8008d2c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008834:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008836:	f000 f887 	bl	8008948 <prvIsQueueEmpty>
 800883a:	4603      	mov	r3, r0
 800883c:	2b00      	cmp	r3, #0
 800883e:	f43f af4d 	beq.w	80086dc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008844:	2b00      	cmp	r3, #0
 8008846:	d00d      	beq.n	8008864 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008848:	f001 f8b4 	bl	80099b4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800884c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800884e:	f000 f811 	bl	8008874 <prvGetDisinheritPriorityAfterTimeout>
 8008852:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800885a:	4618      	mov	r0, r3
 800885c:	f000 fe76 	bl	800954c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008860:	f001 f8d8 	bl	8009a14 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008864:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008866:	4618      	mov	r0, r3
 8008868:	3738      	adds	r7, #56	; 0x38
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	e000ed04 	.word	0xe000ed04

08008874 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008874:	b480      	push	{r7}
 8008876:	b085      	sub	sp, #20
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008880:	2b00      	cmp	r3, #0
 8008882:	d006      	beq.n	8008892 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f1c3 0307 	rsb	r3, r3, #7
 800888e:	60fb      	str	r3, [r7, #12]
 8008890:	e001      	b.n	8008896 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008892:	2300      	movs	r3, #0
 8008894:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008896:	68fb      	ldr	r3, [r7, #12]
	}
 8008898:	4618      	mov	r0, r3
 800889a:	3714      	adds	r7, #20
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr

080088a4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80088ac:	f001 f882 	bl	80099b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80088b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088b8:	e011      	b.n	80088de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d012      	beq.n	80088e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	3324      	adds	r3, #36	; 0x24
 80088c6:	4618      	mov	r0, r3
 80088c8:	f000 fc0a 	bl	80090e0 <xTaskRemoveFromEventList>
 80088cc:	4603      	mov	r3, r0
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d001      	beq.n	80088d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80088d2:	f000 fcdf 	bl	8009294 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80088d6:	7bfb      	ldrb	r3, [r7, #15]
 80088d8:	3b01      	subs	r3, #1
 80088da:	b2db      	uxtb	r3, r3
 80088dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	dce9      	bgt.n	80088ba <prvUnlockQueue+0x16>
 80088e6:	e000      	b.n	80088ea <prvUnlockQueue+0x46>
					break;
 80088e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	22ff      	movs	r2, #255	; 0xff
 80088ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80088f2:	f001 f88f 	bl	8009a14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80088f6:	f001 f85d 	bl	80099b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008900:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008902:	e011      	b.n	8008928 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	691b      	ldr	r3, [r3, #16]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d012      	beq.n	8008932 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	3310      	adds	r3, #16
 8008910:	4618      	mov	r0, r3
 8008912:	f000 fbe5 	bl	80090e0 <xTaskRemoveFromEventList>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d001      	beq.n	8008920 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800891c:	f000 fcba 	bl	8009294 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008920:	7bbb      	ldrb	r3, [r7, #14]
 8008922:	3b01      	subs	r3, #1
 8008924:	b2db      	uxtb	r3, r3
 8008926:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008928:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800892c:	2b00      	cmp	r3, #0
 800892e:	dce9      	bgt.n	8008904 <prvUnlockQueue+0x60>
 8008930:	e000      	b.n	8008934 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008932:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	22ff      	movs	r2, #255	; 0xff
 8008938:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800893c:	f001 f86a 	bl	8009a14 <vPortExitCritical>
}
 8008940:	bf00      	nop
 8008942:	3710      	adds	r7, #16
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008950:	f001 f830 	bl	80099b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008958:	2b00      	cmp	r3, #0
 800895a:	d102      	bne.n	8008962 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800895c:	2301      	movs	r3, #1
 800895e:	60fb      	str	r3, [r7, #12]
 8008960:	e001      	b.n	8008966 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008962:	2300      	movs	r3, #0
 8008964:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008966:	f001 f855 	bl	8009a14 <vPortExitCritical>

	return xReturn;
 800896a:	68fb      	ldr	r3, [r7, #12]
}
 800896c:	4618      	mov	r0, r3
 800896e:	3710      	adds	r7, #16
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}

08008974 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008974:	b580      	push	{r7, lr}
 8008976:	b08c      	sub	sp, #48	; 0x30
 8008978:	af04      	add	r7, sp, #16
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	603b      	str	r3, [r7, #0]
 8008980:	4613      	mov	r3, r2
 8008982:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008984:	88fb      	ldrh	r3, [r7, #6]
 8008986:	009b      	lsls	r3, r3, #2
 8008988:	4618      	mov	r0, r3
 800898a:	f001 f935 	bl	8009bf8 <pvPortMalloc>
 800898e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d00e      	beq.n	80089b4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008996:	20a0      	movs	r0, #160	; 0xa0
 8008998:	f001 f92e 	bl	8009bf8 <pvPortMalloc>
 800899c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800899e:	69fb      	ldr	r3, [r7, #28]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d003      	beq.n	80089ac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	697a      	ldr	r2, [r7, #20]
 80089a8:	631a      	str	r2, [r3, #48]	; 0x30
 80089aa:	e005      	b.n	80089b8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80089ac:	6978      	ldr	r0, [r7, #20]
 80089ae:	f001 f9ef 	bl	8009d90 <vPortFree>
 80089b2:	e001      	b.n	80089b8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80089b4:	2300      	movs	r3, #0
 80089b6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80089b8:	69fb      	ldr	r3, [r7, #28]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d013      	beq.n	80089e6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80089be:	88fa      	ldrh	r2, [r7, #6]
 80089c0:	2300      	movs	r3, #0
 80089c2:	9303      	str	r3, [sp, #12]
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	9302      	str	r3, [sp, #8]
 80089c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089ca:	9301      	str	r3, [sp, #4]
 80089cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	68b9      	ldr	r1, [r7, #8]
 80089d4:	68f8      	ldr	r0, [r7, #12]
 80089d6:	f000 f80f 	bl	80089f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80089da:	69f8      	ldr	r0, [r7, #28]
 80089dc:	f000 f8aa 	bl	8008b34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80089e0:	2301      	movs	r3, #1
 80089e2:	61bb      	str	r3, [r7, #24]
 80089e4:	e002      	b.n	80089ec <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80089e6:	f04f 33ff 	mov.w	r3, #4294967295
 80089ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80089ec:	69bb      	ldr	r3, [r7, #24]
	}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3720      	adds	r7, #32
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
	...

080089f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b088      	sub	sp, #32
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	60b9      	str	r1, [r7, #8]
 8008a02:	607a      	str	r2, [r7, #4]
 8008a04:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008a10:	3b01      	subs	r3, #1
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	4413      	add	r3, r2
 8008a16:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008a18:	69bb      	ldr	r3, [r7, #24]
 8008a1a:	f023 0307 	bic.w	r3, r3, #7
 8008a1e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	f003 0307 	and.w	r3, r3, #7
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d00a      	beq.n	8008a40 <prvInitialiseNewTask+0x48>
	__asm volatile
 8008a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a2e:	f383 8811 	msr	BASEPRI, r3
 8008a32:	f3bf 8f6f 	isb	sy
 8008a36:	f3bf 8f4f 	dsb	sy
 8008a3a:	617b      	str	r3, [r7, #20]
}
 8008a3c:	bf00      	nop
 8008a3e:	e7fe      	b.n	8008a3e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d01f      	beq.n	8008a86 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a46:	2300      	movs	r3, #0
 8008a48:	61fb      	str	r3, [r7, #28]
 8008a4a:	e012      	b.n	8008a72 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	4413      	add	r3, r2
 8008a52:	7819      	ldrb	r1, [r3, #0]
 8008a54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a56:	69fb      	ldr	r3, [r7, #28]
 8008a58:	4413      	add	r3, r2
 8008a5a:	3334      	adds	r3, #52	; 0x34
 8008a5c:	460a      	mov	r2, r1
 8008a5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008a60:	68ba      	ldr	r2, [r7, #8]
 8008a62:	69fb      	ldr	r3, [r7, #28]
 8008a64:	4413      	add	r3, r2
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d006      	beq.n	8008a7a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	61fb      	str	r3, [r7, #28]
 8008a72:	69fb      	ldr	r3, [r7, #28]
 8008a74:	2b0f      	cmp	r3, #15
 8008a76:	d9e9      	bls.n	8008a4c <prvInitialiseNewTask+0x54>
 8008a78:	e000      	b.n	8008a7c <prvInitialiseNewTask+0x84>
			{
				break;
 8008a7a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008a84:	e003      	b.n	8008a8e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a90:	2b06      	cmp	r3, #6
 8008a92:	d901      	bls.n	8008a98 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008a94:	2306      	movs	r3, #6
 8008a96:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a9c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aa0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008aa2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aac:	3304      	adds	r3, #4
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7ff fbf6 	bl	80082a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab6:	3318      	adds	r3, #24
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f7ff fbf1 	bl	80082a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ac0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ac2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac6:	f1c3 0207 	rsb	r2, r3, #7
 8008aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008acc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ad2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ae6:	334c      	adds	r3, #76	; 0x4c
 8008ae8:	224c      	movs	r2, #76	; 0x4c
 8008aea:	2100      	movs	r1, #0
 8008aec:	4618      	mov	r0, r3
 8008aee:	f006 fac5 	bl	800f07c <memset>
 8008af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af4:	4a0c      	ldr	r2, [pc, #48]	; (8008b28 <prvInitialiseNewTask+0x130>)
 8008af6:	651a      	str	r2, [r3, #80]	; 0x50
 8008af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008afa:	4a0c      	ldr	r2, [pc, #48]	; (8008b2c <prvInitialiseNewTask+0x134>)
 8008afc:	655a      	str	r2, [r3, #84]	; 0x54
 8008afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b00:	4a0b      	ldr	r2, [pc, #44]	; (8008b30 <prvInitialiseNewTask+0x138>)
 8008b02:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008b04:	683a      	ldr	r2, [r7, #0]
 8008b06:	68f9      	ldr	r1, [r7, #12]
 8008b08:	69b8      	ldr	r0, [r7, #24]
 8008b0a:	f000 fe27 	bl	800975c <pxPortInitialiseStack>
 8008b0e:	4602      	mov	r2, r0
 8008b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b12:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d002      	beq.n	8008b20 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b1e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b20:	bf00      	nop
 8008b22:	3720      	adds	r7, #32
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	2000584c 	.word	0x2000584c
 8008b2c:	200058b4 	.word	0x200058b4
 8008b30:	2000591c 	.word	0x2000591c

08008b34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b082      	sub	sp, #8
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008b3c:	f000 ff3a 	bl	80099b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008b40:	4b2a      	ldr	r3, [pc, #168]	; (8008bec <prvAddNewTaskToReadyList+0xb8>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	3301      	adds	r3, #1
 8008b46:	4a29      	ldr	r2, [pc, #164]	; (8008bec <prvAddNewTaskToReadyList+0xb8>)
 8008b48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008b4a:	4b29      	ldr	r3, [pc, #164]	; (8008bf0 <prvAddNewTaskToReadyList+0xbc>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d109      	bne.n	8008b66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008b52:	4a27      	ldr	r2, [pc, #156]	; (8008bf0 <prvAddNewTaskToReadyList+0xbc>)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008b58:	4b24      	ldr	r3, [pc, #144]	; (8008bec <prvAddNewTaskToReadyList+0xb8>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d110      	bne.n	8008b82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008b60:	f000 fbbc 	bl	80092dc <prvInitialiseTaskLists>
 8008b64:	e00d      	b.n	8008b82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008b66:	4b23      	ldr	r3, [pc, #140]	; (8008bf4 <prvAddNewTaskToReadyList+0xc0>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d109      	bne.n	8008b82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008b6e:	4b20      	ldr	r3, [pc, #128]	; (8008bf0 <prvAddNewTaskToReadyList+0xbc>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d802      	bhi.n	8008b82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008b7c:	4a1c      	ldr	r2, [pc, #112]	; (8008bf0 <prvAddNewTaskToReadyList+0xbc>)
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008b82:	4b1d      	ldr	r3, [pc, #116]	; (8008bf8 <prvAddNewTaskToReadyList+0xc4>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	3301      	adds	r3, #1
 8008b88:	4a1b      	ldr	r2, [pc, #108]	; (8008bf8 <prvAddNewTaskToReadyList+0xc4>)
 8008b8a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b90:	2201      	movs	r2, #1
 8008b92:	409a      	lsls	r2, r3
 8008b94:	4b19      	ldr	r3, [pc, #100]	; (8008bfc <prvAddNewTaskToReadyList+0xc8>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	4a18      	ldr	r2, [pc, #96]	; (8008bfc <prvAddNewTaskToReadyList+0xc8>)
 8008b9c:	6013      	str	r3, [r2, #0]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	4413      	add	r3, r2
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	4a15      	ldr	r2, [pc, #84]	; (8008c00 <prvAddNewTaskToReadyList+0xcc>)
 8008bac:	441a      	add	r2, r3
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	3304      	adds	r3, #4
 8008bb2:	4619      	mov	r1, r3
 8008bb4:	4610      	mov	r0, r2
 8008bb6:	f7ff fb80 	bl	80082ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008bba:	f000 ff2b 	bl	8009a14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008bbe:	4b0d      	ldr	r3, [pc, #52]	; (8008bf4 <prvAddNewTaskToReadyList+0xc0>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d00e      	beq.n	8008be4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008bc6:	4b0a      	ldr	r3, [pc, #40]	; (8008bf0 <prvAddNewTaskToReadyList+0xbc>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d207      	bcs.n	8008be4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008bd4:	4b0b      	ldr	r3, [pc, #44]	; (8008c04 <prvAddNewTaskToReadyList+0xd0>)
 8008bd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bda:	601a      	str	r2, [r3, #0]
 8008bdc:	f3bf 8f4f 	dsb	sy
 8008be0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008be4:	bf00      	nop
 8008be6:	3708      	adds	r7, #8
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}
 8008bec:	20000998 	.word	0x20000998
 8008bf0:	20000898 	.word	0x20000898
 8008bf4:	200009a4 	.word	0x200009a4
 8008bf8:	200009b4 	.word	0x200009b4
 8008bfc:	200009a0 	.word	0x200009a0
 8008c00:	2000089c 	.word	0x2000089c
 8008c04:	e000ed04 	.word	0xe000ed04

08008c08 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b084      	sub	sp, #16
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008c10:	2300      	movs	r3, #0
 8008c12:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d017      	beq.n	8008c4a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008c1a:	4b13      	ldr	r3, [pc, #76]	; (8008c68 <vTaskDelay+0x60>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d00a      	beq.n	8008c38 <vTaskDelay+0x30>
	__asm volatile
 8008c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c26:	f383 8811 	msr	BASEPRI, r3
 8008c2a:	f3bf 8f6f 	isb	sy
 8008c2e:	f3bf 8f4f 	dsb	sy
 8008c32:	60bb      	str	r3, [r7, #8]
}
 8008c34:	bf00      	nop
 8008c36:	e7fe      	b.n	8008c36 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008c38:	f000 f86a 	bl	8008d10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008c3c:	2100      	movs	r1, #0
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fd26 	bl	8009690 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008c44:	f000 f872 	bl	8008d2c <xTaskResumeAll>
 8008c48:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d107      	bne.n	8008c60 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008c50:	4b06      	ldr	r3, [pc, #24]	; (8008c6c <vTaskDelay+0x64>)
 8008c52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c56:	601a      	str	r2, [r3, #0]
 8008c58:	f3bf 8f4f 	dsb	sy
 8008c5c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c60:	bf00      	nop
 8008c62:	3710      	adds	r7, #16
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}
 8008c68:	200009c0 	.word	0x200009c0
 8008c6c:	e000ed04 	.word	0xe000ed04

08008c70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b086      	sub	sp, #24
 8008c74:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8008c76:	4b1e      	ldr	r3, [pc, #120]	; (8008cf0 <vTaskStartScheduler+0x80>)
 8008c78:	9301      	str	r3, [sp, #4]
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	9300      	str	r3, [sp, #0]
 8008c7e:	2300      	movs	r3, #0
 8008c80:	2280      	movs	r2, #128	; 0x80
 8008c82:	491c      	ldr	r1, [pc, #112]	; (8008cf4 <vTaskStartScheduler+0x84>)
 8008c84:	481c      	ldr	r0, [pc, #112]	; (8008cf8 <vTaskStartScheduler+0x88>)
 8008c86:	f7ff fe75 	bl	8008974 <xTaskCreate>
 8008c8a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d11b      	bne.n	8008cca <vTaskStartScheduler+0x5a>
	__asm volatile
 8008c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c96:	f383 8811 	msr	BASEPRI, r3
 8008c9a:	f3bf 8f6f 	isb	sy
 8008c9e:	f3bf 8f4f 	dsb	sy
 8008ca2:	60bb      	str	r3, [r7, #8]
}
 8008ca4:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008ca6:	4b15      	ldr	r3, [pc, #84]	; (8008cfc <vTaskStartScheduler+0x8c>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	334c      	adds	r3, #76	; 0x4c
 8008cac:	4a14      	ldr	r2, [pc, #80]	; (8008d00 <vTaskStartScheduler+0x90>)
 8008cae:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008cb0:	4b14      	ldr	r3, [pc, #80]	; (8008d04 <vTaskStartScheduler+0x94>)
 8008cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cb6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008cb8:	4b13      	ldr	r3, [pc, #76]	; (8008d08 <vTaskStartScheduler+0x98>)
 8008cba:	2201      	movs	r2, #1
 8008cbc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008cbe:	4b13      	ldr	r3, [pc, #76]	; (8008d0c <vTaskStartScheduler+0x9c>)
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008cc4:	f000 fdd4 	bl	8009870 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008cc8:	e00e      	b.n	8008ce8 <vTaskStartScheduler+0x78>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cd0:	d10a      	bne.n	8008ce8 <vTaskStartScheduler+0x78>
	__asm volatile
 8008cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd6:	f383 8811 	msr	BASEPRI, r3
 8008cda:	f3bf 8f6f 	isb	sy
 8008cde:	f3bf 8f4f 	dsb	sy
 8008ce2:	607b      	str	r3, [r7, #4]
}
 8008ce4:	bf00      	nop
 8008ce6:	e7fe      	b.n	8008ce6 <vTaskStartScheduler+0x76>
}
 8008ce8:	bf00      	nop
 8008cea:	3710      	adds	r7, #16
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}
 8008cf0:	200009bc 	.word	0x200009bc
 8008cf4:	0800fea4 	.word	0x0800fea4
 8008cf8:	080092ad 	.word	0x080092ad
 8008cfc:	20000898 	.word	0x20000898
 8008d00:	20000344 	.word	0x20000344
 8008d04:	200009b8 	.word	0x200009b8
 8008d08:	200009a4 	.word	0x200009a4
 8008d0c:	2000099c 	.word	0x2000099c

08008d10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d10:	b480      	push	{r7}
 8008d12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008d14:	4b04      	ldr	r3, [pc, #16]	; (8008d28 <vTaskSuspendAll+0x18>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	4a03      	ldr	r2, [pc, #12]	; (8008d28 <vTaskSuspendAll+0x18>)
 8008d1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008d1e:	bf00      	nop
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr
 8008d28:	200009c0 	.word	0x200009c0

08008d2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b084      	sub	sp, #16
 8008d30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d32:	2300      	movs	r3, #0
 8008d34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d36:	2300      	movs	r3, #0
 8008d38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d3a:	4b41      	ldr	r3, [pc, #260]	; (8008e40 <xTaskResumeAll+0x114>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10a      	bne.n	8008d58 <xTaskResumeAll+0x2c>
	__asm volatile
 8008d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d46:	f383 8811 	msr	BASEPRI, r3
 8008d4a:	f3bf 8f6f 	isb	sy
 8008d4e:	f3bf 8f4f 	dsb	sy
 8008d52:	603b      	str	r3, [r7, #0]
}
 8008d54:	bf00      	nop
 8008d56:	e7fe      	b.n	8008d56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008d58:	f000 fe2c 	bl	80099b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008d5c:	4b38      	ldr	r3, [pc, #224]	; (8008e40 <xTaskResumeAll+0x114>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	3b01      	subs	r3, #1
 8008d62:	4a37      	ldr	r2, [pc, #220]	; (8008e40 <xTaskResumeAll+0x114>)
 8008d64:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d66:	4b36      	ldr	r3, [pc, #216]	; (8008e40 <xTaskResumeAll+0x114>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d161      	bne.n	8008e32 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d6e:	4b35      	ldr	r3, [pc, #212]	; (8008e44 <xTaskResumeAll+0x118>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d05d      	beq.n	8008e32 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d76:	e02e      	b.n	8008dd6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d78:	4b33      	ldr	r3, [pc, #204]	; (8008e48 <xTaskResumeAll+0x11c>)
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	68db      	ldr	r3, [r3, #12]
 8008d7e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	3318      	adds	r3, #24
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7ff faf5 	bl	8008374 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	3304      	adds	r3, #4
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f7ff faf0 	bl	8008374 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d98:	2201      	movs	r2, #1
 8008d9a:	409a      	lsls	r2, r3
 8008d9c:	4b2b      	ldr	r3, [pc, #172]	; (8008e4c <xTaskResumeAll+0x120>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	4a2a      	ldr	r2, [pc, #168]	; (8008e4c <xTaskResumeAll+0x120>)
 8008da4:	6013      	str	r3, [r2, #0]
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008daa:	4613      	mov	r3, r2
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	4413      	add	r3, r2
 8008db0:	009b      	lsls	r3, r3, #2
 8008db2:	4a27      	ldr	r2, [pc, #156]	; (8008e50 <xTaskResumeAll+0x124>)
 8008db4:	441a      	add	r2, r3
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	3304      	adds	r3, #4
 8008dba:	4619      	mov	r1, r3
 8008dbc:	4610      	mov	r0, r2
 8008dbe:	f7ff fa7c 	bl	80082ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dc6:	4b23      	ldr	r3, [pc, #140]	; (8008e54 <xTaskResumeAll+0x128>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	d302      	bcc.n	8008dd6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008dd0:	4b21      	ldr	r3, [pc, #132]	; (8008e58 <xTaskResumeAll+0x12c>)
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dd6:	4b1c      	ldr	r3, [pc, #112]	; (8008e48 <xTaskResumeAll+0x11c>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1cc      	bne.n	8008d78 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d001      	beq.n	8008de8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008de4:	f000 fafe 	bl	80093e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008de8:	4b1c      	ldr	r3, [pc, #112]	; (8008e5c <xTaskResumeAll+0x130>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d010      	beq.n	8008e16 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008df4:	f000 f836 	bl	8008e64 <xTaskIncrementTick>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d002      	beq.n	8008e04 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008dfe:	4b16      	ldr	r3, [pc, #88]	; (8008e58 <xTaskResumeAll+0x12c>)
 8008e00:	2201      	movs	r2, #1
 8008e02:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	3b01      	subs	r3, #1
 8008e08:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d1f1      	bne.n	8008df4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8008e10:	4b12      	ldr	r3, [pc, #72]	; (8008e5c <xTaskResumeAll+0x130>)
 8008e12:	2200      	movs	r2, #0
 8008e14:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e16:	4b10      	ldr	r3, [pc, #64]	; (8008e58 <xTaskResumeAll+0x12c>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d009      	beq.n	8008e32 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e22:	4b0f      	ldr	r3, [pc, #60]	; (8008e60 <xTaskResumeAll+0x134>)
 8008e24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e28:	601a      	str	r2, [r3, #0]
 8008e2a:	f3bf 8f4f 	dsb	sy
 8008e2e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e32:	f000 fdef 	bl	8009a14 <vPortExitCritical>

	return xAlreadyYielded;
 8008e36:	68bb      	ldr	r3, [r7, #8]
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3710      	adds	r7, #16
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}
 8008e40:	200009c0 	.word	0x200009c0
 8008e44:	20000998 	.word	0x20000998
 8008e48:	20000958 	.word	0x20000958
 8008e4c:	200009a0 	.word	0x200009a0
 8008e50:	2000089c 	.word	0x2000089c
 8008e54:	20000898 	.word	0x20000898
 8008e58:	200009ac 	.word	0x200009ac
 8008e5c:	200009a8 	.word	0x200009a8
 8008e60:	e000ed04 	.word	0xe000ed04

08008e64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b086      	sub	sp, #24
 8008e68:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e6e:	4b4e      	ldr	r3, [pc, #312]	; (8008fa8 <xTaskIncrementTick+0x144>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f040 808e 	bne.w	8008f94 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008e78:	4b4c      	ldr	r3, [pc, #304]	; (8008fac <xTaskIncrementTick+0x148>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008e80:	4a4a      	ldr	r2, [pc, #296]	; (8008fac <xTaskIncrementTick+0x148>)
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d120      	bne.n	8008ece <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008e8c:	4b48      	ldr	r3, [pc, #288]	; (8008fb0 <xTaskIncrementTick+0x14c>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d00a      	beq.n	8008eac <xTaskIncrementTick+0x48>
	__asm volatile
 8008e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e9a:	f383 8811 	msr	BASEPRI, r3
 8008e9e:	f3bf 8f6f 	isb	sy
 8008ea2:	f3bf 8f4f 	dsb	sy
 8008ea6:	603b      	str	r3, [r7, #0]
}
 8008ea8:	bf00      	nop
 8008eaa:	e7fe      	b.n	8008eaa <xTaskIncrementTick+0x46>
 8008eac:	4b40      	ldr	r3, [pc, #256]	; (8008fb0 <xTaskIncrementTick+0x14c>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	60fb      	str	r3, [r7, #12]
 8008eb2:	4b40      	ldr	r3, [pc, #256]	; (8008fb4 <xTaskIncrementTick+0x150>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a3e      	ldr	r2, [pc, #248]	; (8008fb0 <xTaskIncrementTick+0x14c>)
 8008eb8:	6013      	str	r3, [r2, #0]
 8008eba:	4a3e      	ldr	r2, [pc, #248]	; (8008fb4 <xTaskIncrementTick+0x150>)
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	6013      	str	r3, [r2, #0]
 8008ec0:	4b3d      	ldr	r3, [pc, #244]	; (8008fb8 <xTaskIncrementTick+0x154>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	4a3c      	ldr	r2, [pc, #240]	; (8008fb8 <xTaskIncrementTick+0x154>)
 8008ec8:	6013      	str	r3, [r2, #0]
 8008eca:	f000 fa8b 	bl	80093e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008ece:	4b3b      	ldr	r3, [pc, #236]	; (8008fbc <xTaskIncrementTick+0x158>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	693a      	ldr	r2, [r7, #16]
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d348      	bcc.n	8008f6a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ed8:	4b35      	ldr	r3, [pc, #212]	; (8008fb0 <xTaskIncrementTick+0x14c>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d104      	bne.n	8008eec <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ee2:	4b36      	ldr	r3, [pc, #216]	; (8008fbc <xTaskIncrementTick+0x158>)
 8008ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ee8:	601a      	str	r2, [r3, #0]
					break;
 8008eea:	e03e      	b.n	8008f6a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008eec:	4b30      	ldr	r3, [pc, #192]	; (8008fb0 <xTaskIncrementTick+0x14c>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008efc:	693a      	ldr	r2, [r7, #16]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d203      	bcs.n	8008f0c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f04:	4a2d      	ldr	r2, [pc, #180]	; (8008fbc <xTaskIncrementTick+0x158>)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f0a:	e02e      	b.n	8008f6a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	3304      	adds	r3, #4
 8008f10:	4618      	mov	r0, r3
 8008f12:	f7ff fa2f 	bl	8008374 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d004      	beq.n	8008f28 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	3318      	adds	r3, #24
 8008f22:	4618      	mov	r0, r3
 8008f24:	f7ff fa26 	bl	8008374 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	409a      	lsls	r2, r3
 8008f30:	4b23      	ldr	r3, [pc, #140]	; (8008fc0 <xTaskIncrementTick+0x15c>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	4a22      	ldr	r2, [pc, #136]	; (8008fc0 <xTaskIncrementTick+0x15c>)
 8008f38:	6013      	str	r3, [r2, #0]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f3e:	4613      	mov	r3, r2
 8008f40:	009b      	lsls	r3, r3, #2
 8008f42:	4413      	add	r3, r2
 8008f44:	009b      	lsls	r3, r3, #2
 8008f46:	4a1f      	ldr	r2, [pc, #124]	; (8008fc4 <xTaskIncrementTick+0x160>)
 8008f48:	441a      	add	r2, r3
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	3304      	adds	r3, #4
 8008f4e:	4619      	mov	r1, r3
 8008f50:	4610      	mov	r0, r2
 8008f52:	f7ff f9b2 	bl	80082ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f5a:	4b1b      	ldr	r3, [pc, #108]	; (8008fc8 <xTaskIncrementTick+0x164>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d3b9      	bcc.n	8008ed8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008f64:	2301      	movs	r3, #1
 8008f66:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f68:	e7b6      	b.n	8008ed8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008f6a:	4b17      	ldr	r3, [pc, #92]	; (8008fc8 <xTaskIncrementTick+0x164>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f70:	4914      	ldr	r1, [pc, #80]	; (8008fc4 <xTaskIncrementTick+0x160>)
 8008f72:	4613      	mov	r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	4413      	add	r3, r2
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	440b      	add	r3, r1
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2b01      	cmp	r3, #1
 8008f80:	d901      	bls.n	8008f86 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8008f82:	2301      	movs	r3, #1
 8008f84:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008f86:	4b11      	ldr	r3, [pc, #68]	; (8008fcc <xTaskIncrementTick+0x168>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d007      	beq.n	8008f9e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	617b      	str	r3, [r7, #20]
 8008f92:	e004      	b.n	8008f9e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008f94:	4b0e      	ldr	r3, [pc, #56]	; (8008fd0 <xTaskIncrementTick+0x16c>)
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	3301      	adds	r3, #1
 8008f9a:	4a0d      	ldr	r2, [pc, #52]	; (8008fd0 <xTaskIncrementTick+0x16c>)
 8008f9c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008f9e:	697b      	ldr	r3, [r7, #20]
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3718      	adds	r7, #24
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	200009c0 	.word	0x200009c0
 8008fac:	2000099c 	.word	0x2000099c
 8008fb0:	20000950 	.word	0x20000950
 8008fb4:	20000954 	.word	0x20000954
 8008fb8:	200009b0 	.word	0x200009b0
 8008fbc:	200009b8 	.word	0x200009b8
 8008fc0:	200009a0 	.word	0x200009a0
 8008fc4:	2000089c 	.word	0x2000089c
 8008fc8:	20000898 	.word	0x20000898
 8008fcc:	200009ac 	.word	0x200009ac
 8008fd0:	200009a8 	.word	0x200009a8

08008fd4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b087      	sub	sp, #28
 8008fd8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008fda:	4b29      	ldr	r3, [pc, #164]	; (8009080 <vTaskSwitchContext+0xac>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d003      	beq.n	8008fea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008fe2:	4b28      	ldr	r3, [pc, #160]	; (8009084 <vTaskSwitchContext+0xb0>)
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008fe8:	e044      	b.n	8009074 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8008fea:	4b26      	ldr	r3, [pc, #152]	; (8009084 <vTaskSwitchContext+0xb0>)
 8008fec:	2200      	movs	r2, #0
 8008fee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ff0:	4b25      	ldr	r3, [pc, #148]	; (8009088 <vTaskSwitchContext+0xb4>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	fab3 f383 	clz	r3, r3
 8008ffc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008ffe:	7afb      	ldrb	r3, [r7, #11]
 8009000:	f1c3 031f 	rsb	r3, r3, #31
 8009004:	617b      	str	r3, [r7, #20]
 8009006:	4921      	ldr	r1, [pc, #132]	; (800908c <vTaskSwitchContext+0xb8>)
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	4613      	mov	r3, r2
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	4413      	add	r3, r2
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	440b      	add	r3, r1
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d10a      	bne.n	8009030 <vTaskSwitchContext+0x5c>
	__asm volatile
 800901a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800901e:	f383 8811 	msr	BASEPRI, r3
 8009022:	f3bf 8f6f 	isb	sy
 8009026:	f3bf 8f4f 	dsb	sy
 800902a:	607b      	str	r3, [r7, #4]
}
 800902c:	bf00      	nop
 800902e:	e7fe      	b.n	800902e <vTaskSwitchContext+0x5a>
 8009030:	697a      	ldr	r2, [r7, #20]
 8009032:	4613      	mov	r3, r2
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	4413      	add	r3, r2
 8009038:	009b      	lsls	r3, r3, #2
 800903a:	4a14      	ldr	r2, [pc, #80]	; (800908c <vTaskSwitchContext+0xb8>)
 800903c:	4413      	add	r3, r2
 800903e:	613b      	str	r3, [r7, #16]
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	685a      	ldr	r2, [r3, #4]
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	605a      	str	r2, [r3, #4]
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	685a      	ldr	r2, [r3, #4]
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	3308      	adds	r3, #8
 8009052:	429a      	cmp	r2, r3
 8009054:	d104      	bne.n	8009060 <vTaskSwitchContext+0x8c>
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	685a      	ldr	r2, [r3, #4]
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	605a      	str	r2, [r3, #4]
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	68db      	ldr	r3, [r3, #12]
 8009066:	4a0a      	ldr	r2, [pc, #40]	; (8009090 <vTaskSwitchContext+0xbc>)
 8009068:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800906a:	4b09      	ldr	r3, [pc, #36]	; (8009090 <vTaskSwitchContext+0xbc>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	334c      	adds	r3, #76	; 0x4c
 8009070:	4a08      	ldr	r2, [pc, #32]	; (8009094 <vTaskSwitchContext+0xc0>)
 8009072:	6013      	str	r3, [r2, #0]
}
 8009074:	bf00      	nop
 8009076:	371c      	adds	r7, #28
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr
 8009080:	200009c0 	.word	0x200009c0
 8009084:	200009ac 	.word	0x200009ac
 8009088:	200009a0 	.word	0x200009a0
 800908c:	2000089c 	.word	0x2000089c
 8009090:	20000898 	.word	0x20000898
 8009094:	20000344 	.word	0x20000344

08009098 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d10a      	bne.n	80090be <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80090a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ac:	f383 8811 	msr	BASEPRI, r3
 80090b0:	f3bf 8f6f 	isb	sy
 80090b4:	f3bf 8f4f 	dsb	sy
 80090b8:	60fb      	str	r3, [r7, #12]
}
 80090ba:	bf00      	nop
 80090bc:	e7fe      	b.n	80090bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090be:	4b07      	ldr	r3, [pc, #28]	; (80090dc <vTaskPlaceOnEventList+0x44>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	3318      	adds	r3, #24
 80090c4:	4619      	mov	r1, r3
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f7ff f91b 	bl	8008302 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80090cc:	2101      	movs	r1, #1
 80090ce:	6838      	ldr	r0, [r7, #0]
 80090d0:	f000 fade 	bl	8009690 <prvAddCurrentTaskToDelayedList>
}
 80090d4:	bf00      	nop
 80090d6:	3710      	adds	r7, #16
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	20000898 	.word	0x20000898

080090e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d10a      	bne.n	800910c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80090f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090fa:	f383 8811 	msr	BASEPRI, r3
 80090fe:	f3bf 8f6f 	isb	sy
 8009102:	f3bf 8f4f 	dsb	sy
 8009106:	60fb      	str	r3, [r7, #12]
}
 8009108:	bf00      	nop
 800910a:	e7fe      	b.n	800910a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	3318      	adds	r3, #24
 8009110:	4618      	mov	r0, r3
 8009112:	f7ff f92f 	bl	8008374 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009116:	4b1d      	ldr	r3, [pc, #116]	; (800918c <xTaskRemoveFromEventList+0xac>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d11c      	bne.n	8009158 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	3304      	adds	r3, #4
 8009122:	4618      	mov	r0, r3
 8009124:	f7ff f926 	bl	8008374 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800912c:	2201      	movs	r2, #1
 800912e:	409a      	lsls	r2, r3
 8009130:	4b17      	ldr	r3, [pc, #92]	; (8009190 <xTaskRemoveFromEventList+0xb0>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4313      	orrs	r3, r2
 8009136:	4a16      	ldr	r2, [pc, #88]	; (8009190 <xTaskRemoveFromEventList+0xb0>)
 8009138:	6013      	str	r3, [r2, #0]
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800913e:	4613      	mov	r3, r2
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	4413      	add	r3, r2
 8009144:	009b      	lsls	r3, r3, #2
 8009146:	4a13      	ldr	r2, [pc, #76]	; (8009194 <xTaskRemoveFromEventList+0xb4>)
 8009148:	441a      	add	r2, r3
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	3304      	adds	r3, #4
 800914e:	4619      	mov	r1, r3
 8009150:	4610      	mov	r0, r2
 8009152:	f7ff f8b2 	bl	80082ba <vListInsertEnd>
 8009156:	e005      	b.n	8009164 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	3318      	adds	r3, #24
 800915c:	4619      	mov	r1, r3
 800915e:	480e      	ldr	r0, [pc, #56]	; (8009198 <xTaskRemoveFromEventList+0xb8>)
 8009160:	f7ff f8ab 	bl	80082ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009164:	693b      	ldr	r3, [r7, #16]
 8009166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009168:	4b0c      	ldr	r3, [pc, #48]	; (800919c <xTaskRemoveFromEventList+0xbc>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800916e:	429a      	cmp	r2, r3
 8009170:	d905      	bls.n	800917e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009172:	2301      	movs	r3, #1
 8009174:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009176:	4b0a      	ldr	r3, [pc, #40]	; (80091a0 <xTaskRemoveFromEventList+0xc0>)
 8009178:	2201      	movs	r2, #1
 800917a:	601a      	str	r2, [r3, #0]
 800917c:	e001      	b.n	8009182 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800917e:	2300      	movs	r3, #0
 8009180:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009182:	697b      	ldr	r3, [r7, #20]
}
 8009184:	4618      	mov	r0, r3
 8009186:	3718      	adds	r7, #24
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	200009c0 	.word	0x200009c0
 8009190:	200009a0 	.word	0x200009a0
 8009194:	2000089c 	.word	0x2000089c
 8009198:	20000958 	.word	0x20000958
 800919c:	20000898 	.word	0x20000898
 80091a0:	200009ac 	.word	0x200009ac

080091a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80091a4:	b480      	push	{r7}
 80091a6:	b083      	sub	sp, #12
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80091ac:	4b06      	ldr	r3, [pc, #24]	; (80091c8 <vTaskInternalSetTimeOutState+0x24>)
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80091b4:	4b05      	ldr	r3, [pc, #20]	; (80091cc <vTaskInternalSetTimeOutState+0x28>)
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	605a      	str	r2, [r3, #4]
}
 80091bc:	bf00      	nop
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr
 80091c8:	200009b0 	.word	0x200009b0
 80091cc:	2000099c 	.word	0x2000099c

080091d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b088      	sub	sp, #32
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d10a      	bne.n	80091f6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80091e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091e4:	f383 8811 	msr	BASEPRI, r3
 80091e8:	f3bf 8f6f 	isb	sy
 80091ec:	f3bf 8f4f 	dsb	sy
 80091f0:	613b      	str	r3, [r7, #16]
}
 80091f2:	bf00      	nop
 80091f4:	e7fe      	b.n	80091f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d10a      	bne.n	8009212 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80091fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009200:	f383 8811 	msr	BASEPRI, r3
 8009204:	f3bf 8f6f 	isb	sy
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	60fb      	str	r3, [r7, #12]
}
 800920e:	bf00      	nop
 8009210:	e7fe      	b.n	8009210 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009212:	f000 fbcf 	bl	80099b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009216:	4b1d      	ldr	r3, [pc, #116]	; (800928c <xTaskCheckForTimeOut+0xbc>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	69ba      	ldr	r2, [r7, #24]
 8009222:	1ad3      	subs	r3, r2, r3
 8009224:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800922e:	d102      	bne.n	8009236 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009230:	2300      	movs	r3, #0
 8009232:	61fb      	str	r3, [r7, #28]
 8009234:	e023      	b.n	800927e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	4b15      	ldr	r3, [pc, #84]	; (8009290 <xTaskCheckForTimeOut+0xc0>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	429a      	cmp	r2, r3
 8009240:	d007      	beq.n	8009252 <xTaskCheckForTimeOut+0x82>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	69ba      	ldr	r2, [r7, #24]
 8009248:	429a      	cmp	r2, r3
 800924a:	d302      	bcc.n	8009252 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800924c:	2301      	movs	r3, #1
 800924e:	61fb      	str	r3, [r7, #28]
 8009250:	e015      	b.n	800927e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	697a      	ldr	r2, [r7, #20]
 8009258:	429a      	cmp	r2, r3
 800925a:	d20b      	bcs.n	8009274 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	1ad2      	subs	r2, r2, r3
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f7ff ff9b 	bl	80091a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800926e:	2300      	movs	r3, #0
 8009270:	61fb      	str	r3, [r7, #28]
 8009272:	e004      	b.n	800927e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	2200      	movs	r2, #0
 8009278:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800927a:	2301      	movs	r3, #1
 800927c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800927e:	f000 fbc9 	bl	8009a14 <vPortExitCritical>

	return xReturn;
 8009282:	69fb      	ldr	r3, [r7, #28]
}
 8009284:	4618      	mov	r0, r3
 8009286:	3720      	adds	r7, #32
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}
 800928c:	2000099c 	.word	0x2000099c
 8009290:	200009b0 	.word	0x200009b0

08009294 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009294:	b480      	push	{r7}
 8009296:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009298:	4b03      	ldr	r3, [pc, #12]	; (80092a8 <vTaskMissedYield+0x14>)
 800929a:	2201      	movs	r2, #1
 800929c:	601a      	str	r2, [r3, #0]
}
 800929e:	bf00      	nop
 80092a0:	46bd      	mov	sp, r7
 80092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a6:	4770      	bx	lr
 80092a8:	200009ac 	.word	0x200009ac

080092ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b082      	sub	sp, #8
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80092b4:	f000 f852 	bl	800935c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80092b8:	4b06      	ldr	r3, [pc, #24]	; (80092d4 <prvIdleTask+0x28>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d9f9      	bls.n	80092b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80092c0:	4b05      	ldr	r3, [pc, #20]	; (80092d8 <prvIdleTask+0x2c>)
 80092c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092c6:	601a      	str	r2, [r3, #0]
 80092c8:	f3bf 8f4f 	dsb	sy
 80092cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80092d0:	e7f0      	b.n	80092b4 <prvIdleTask+0x8>
 80092d2:	bf00      	nop
 80092d4:	2000089c 	.word	0x2000089c
 80092d8:	e000ed04 	.word	0xe000ed04

080092dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b082      	sub	sp, #8
 80092e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092e2:	2300      	movs	r3, #0
 80092e4:	607b      	str	r3, [r7, #4]
 80092e6:	e00c      	b.n	8009302 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	4613      	mov	r3, r2
 80092ec:	009b      	lsls	r3, r3, #2
 80092ee:	4413      	add	r3, r2
 80092f0:	009b      	lsls	r3, r3, #2
 80092f2:	4a12      	ldr	r2, [pc, #72]	; (800933c <prvInitialiseTaskLists+0x60>)
 80092f4:	4413      	add	r3, r2
 80092f6:	4618      	mov	r0, r3
 80092f8:	f7fe ffb2 	bl	8008260 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	3301      	adds	r3, #1
 8009300:	607b      	str	r3, [r7, #4]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2b06      	cmp	r3, #6
 8009306:	d9ef      	bls.n	80092e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009308:	480d      	ldr	r0, [pc, #52]	; (8009340 <prvInitialiseTaskLists+0x64>)
 800930a:	f7fe ffa9 	bl	8008260 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800930e:	480d      	ldr	r0, [pc, #52]	; (8009344 <prvInitialiseTaskLists+0x68>)
 8009310:	f7fe ffa6 	bl	8008260 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009314:	480c      	ldr	r0, [pc, #48]	; (8009348 <prvInitialiseTaskLists+0x6c>)
 8009316:	f7fe ffa3 	bl	8008260 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800931a:	480c      	ldr	r0, [pc, #48]	; (800934c <prvInitialiseTaskLists+0x70>)
 800931c:	f7fe ffa0 	bl	8008260 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009320:	480b      	ldr	r0, [pc, #44]	; (8009350 <prvInitialiseTaskLists+0x74>)
 8009322:	f7fe ff9d 	bl	8008260 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009326:	4b0b      	ldr	r3, [pc, #44]	; (8009354 <prvInitialiseTaskLists+0x78>)
 8009328:	4a05      	ldr	r2, [pc, #20]	; (8009340 <prvInitialiseTaskLists+0x64>)
 800932a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800932c:	4b0a      	ldr	r3, [pc, #40]	; (8009358 <prvInitialiseTaskLists+0x7c>)
 800932e:	4a05      	ldr	r2, [pc, #20]	; (8009344 <prvInitialiseTaskLists+0x68>)
 8009330:	601a      	str	r2, [r3, #0]
}
 8009332:	bf00      	nop
 8009334:	3708      	adds	r7, #8
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	2000089c 	.word	0x2000089c
 8009340:	20000928 	.word	0x20000928
 8009344:	2000093c 	.word	0x2000093c
 8009348:	20000958 	.word	0x20000958
 800934c:	2000096c 	.word	0x2000096c
 8009350:	20000984 	.word	0x20000984
 8009354:	20000950 	.word	0x20000950
 8009358:	20000954 	.word	0x20000954

0800935c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009362:	e019      	b.n	8009398 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009364:	f000 fb26 	bl	80099b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009368:	4b10      	ldr	r3, [pc, #64]	; (80093ac <prvCheckTasksWaitingTermination+0x50>)
 800936a:	68db      	ldr	r3, [r3, #12]
 800936c:	68db      	ldr	r3, [r3, #12]
 800936e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	3304      	adds	r3, #4
 8009374:	4618      	mov	r0, r3
 8009376:	f7fe fffd 	bl	8008374 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800937a:	4b0d      	ldr	r3, [pc, #52]	; (80093b0 <prvCheckTasksWaitingTermination+0x54>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	3b01      	subs	r3, #1
 8009380:	4a0b      	ldr	r2, [pc, #44]	; (80093b0 <prvCheckTasksWaitingTermination+0x54>)
 8009382:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009384:	4b0b      	ldr	r3, [pc, #44]	; (80093b4 <prvCheckTasksWaitingTermination+0x58>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	3b01      	subs	r3, #1
 800938a:	4a0a      	ldr	r2, [pc, #40]	; (80093b4 <prvCheckTasksWaitingTermination+0x58>)
 800938c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800938e:	f000 fb41 	bl	8009a14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 f810 	bl	80093b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009398:	4b06      	ldr	r3, [pc, #24]	; (80093b4 <prvCheckTasksWaitingTermination+0x58>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d1e1      	bne.n	8009364 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80093a0:	bf00      	nop
 80093a2:	bf00      	nop
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	2000096c 	.word	0x2000096c
 80093b0:	20000998 	.word	0x20000998
 80093b4:	20000980 	.word	0x20000980

080093b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b082      	sub	sp, #8
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	334c      	adds	r3, #76	; 0x4c
 80093c4:	4618      	mov	r0, r3
 80093c6:	f005 fe71 	bl	800f0ac <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ce:	4618      	mov	r0, r3
 80093d0:	f000 fcde 	bl	8009d90 <vPortFree>
			vPortFree( pxTCB );
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 fcdb 	bl	8009d90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80093da:	bf00      	nop
 80093dc:	3708      	adds	r7, #8
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
	...

080093e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80093e4:	b480      	push	{r7}
 80093e6:	b083      	sub	sp, #12
 80093e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093ea:	4b0c      	ldr	r3, [pc, #48]	; (800941c <prvResetNextTaskUnblockTime+0x38>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d104      	bne.n	80093fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80093f4:	4b0a      	ldr	r3, [pc, #40]	; (8009420 <prvResetNextTaskUnblockTime+0x3c>)
 80093f6:	f04f 32ff 	mov.w	r2, #4294967295
 80093fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80093fc:	e008      	b.n	8009410 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093fe:	4b07      	ldr	r3, [pc, #28]	; (800941c <prvResetNextTaskUnblockTime+0x38>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	68db      	ldr	r3, [r3, #12]
 8009406:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	4a04      	ldr	r2, [pc, #16]	; (8009420 <prvResetNextTaskUnblockTime+0x3c>)
 800940e:	6013      	str	r3, [r2, #0]
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr
 800941c:	20000950 	.word	0x20000950
 8009420:	200009b8 	.word	0x200009b8

08009424 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800942a:	4b0b      	ldr	r3, [pc, #44]	; (8009458 <xTaskGetSchedulerState+0x34>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d102      	bne.n	8009438 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009432:	2301      	movs	r3, #1
 8009434:	607b      	str	r3, [r7, #4]
 8009436:	e008      	b.n	800944a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009438:	4b08      	ldr	r3, [pc, #32]	; (800945c <xTaskGetSchedulerState+0x38>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d102      	bne.n	8009446 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009440:	2302      	movs	r3, #2
 8009442:	607b      	str	r3, [r7, #4]
 8009444:	e001      	b.n	800944a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009446:	2300      	movs	r3, #0
 8009448:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800944a:	687b      	ldr	r3, [r7, #4]
	}
 800944c:	4618      	mov	r0, r3
 800944e:	370c      	adds	r7, #12
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr
 8009458:	200009a4 	.word	0x200009a4
 800945c:	200009c0 	.word	0x200009c0

08009460 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800946c:	2300      	movs	r3, #0
 800946e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d05e      	beq.n	8009534 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800947a:	4b31      	ldr	r3, [pc, #196]	; (8009540 <xTaskPriorityInherit+0xe0>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009480:	429a      	cmp	r2, r3
 8009482:	d24e      	bcs.n	8009522 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	699b      	ldr	r3, [r3, #24]
 8009488:	2b00      	cmp	r3, #0
 800948a:	db06      	blt.n	800949a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800948c:	4b2c      	ldr	r3, [pc, #176]	; (8009540 <xTaskPriorityInherit+0xe0>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009492:	f1c3 0207 	rsb	r2, r3, #7
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	6959      	ldr	r1, [r3, #20]
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094a2:	4613      	mov	r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	4413      	add	r3, r2
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	4a26      	ldr	r2, [pc, #152]	; (8009544 <xTaskPriorityInherit+0xe4>)
 80094ac:	4413      	add	r3, r2
 80094ae:	4299      	cmp	r1, r3
 80094b0:	d12f      	bne.n	8009512 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	3304      	adds	r3, #4
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7fe ff5c 	bl	8008374 <uxListRemove>
 80094bc:	4603      	mov	r3, r0
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d10a      	bne.n	80094d8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c6:	2201      	movs	r2, #1
 80094c8:	fa02 f303 	lsl.w	r3, r2, r3
 80094cc:	43da      	mvns	r2, r3
 80094ce:	4b1e      	ldr	r3, [pc, #120]	; (8009548 <xTaskPriorityInherit+0xe8>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4013      	ands	r3, r2
 80094d4:	4a1c      	ldr	r2, [pc, #112]	; (8009548 <xTaskPriorityInherit+0xe8>)
 80094d6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80094d8:	4b19      	ldr	r3, [pc, #100]	; (8009540 <xTaskPriorityInherit+0xe0>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e6:	2201      	movs	r2, #1
 80094e8:	409a      	lsls	r2, r3
 80094ea:	4b17      	ldr	r3, [pc, #92]	; (8009548 <xTaskPriorityInherit+0xe8>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	4a15      	ldr	r2, [pc, #84]	; (8009548 <xTaskPriorityInherit+0xe8>)
 80094f2:	6013      	str	r3, [r2, #0]
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094f8:	4613      	mov	r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	4413      	add	r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4a10      	ldr	r2, [pc, #64]	; (8009544 <xTaskPriorityInherit+0xe4>)
 8009502:	441a      	add	r2, r3
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	3304      	adds	r3, #4
 8009508:	4619      	mov	r1, r3
 800950a:	4610      	mov	r0, r2
 800950c:	f7fe fed5 	bl	80082ba <vListInsertEnd>
 8009510:	e004      	b.n	800951c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009512:	4b0b      	ldr	r3, [pc, #44]	; (8009540 <xTaskPriorityInherit+0xe0>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800951c:	2301      	movs	r3, #1
 800951e:	60fb      	str	r3, [r7, #12]
 8009520:	e008      	b.n	8009534 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009526:	4b06      	ldr	r3, [pc, #24]	; (8009540 <xTaskPriorityInherit+0xe0>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800952c:	429a      	cmp	r2, r3
 800952e:	d201      	bcs.n	8009534 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009530:	2301      	movs	r3, #1
 8009532:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009534:	68fb      	ldr	r3, [r7, #12]
	}
 8009536:	4618      	mov	r0, r3
 8009538:	3710      	adds	r7, #16
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}
 800953e:	bf00      	nop
 8009540:	20000898 	.word	0x20000898
 8009544:	2000089c 	.word	0x2000089c
 8009548:	200009a0 	.word	0x200009a0

0800954c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800954c:	b580      	push	{r7, lr}
 800954e:	b088      	sub	sp, #32
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800955a:	2301      	movs	r3, #1
 800955c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d077      	beq.n	8009654 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009564:	69bb      	ldr	r3, [r7, #24]
 8009566:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009568:	2b00      	cmp	r3, #0
 800956a:	d10a      	bne.n	8009582 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800956c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009570:	f383 8811 	msr	BASEPRI, r3
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	f3bf 8f4f 	dsb	sy
 800957c:	60fb      	str	r3, [r7, #12]
}
 800957e:	bf00      	nop
 8009580:	e7fe      	b.n	8009580 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009582:	69bb      	ldr	r3, [r7, #24]
 8009584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009586:	683a      	ldr	r2, [r7, #0]
 8009588:	429a      	cmp	r2, r3
 800958a:	d902      	bls.n	8009592 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	61fb      	str	r3, [r7, #28]
 8009590:	e002      	b.n	8009598 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009596:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009598:	69bb      	ldr	r3, [r7, #24]
 800959a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800959c:	69fa      	ldr	r2, [r7, #28]
 800959e:	429a      	cmp	r2, r3
 80095a0:	d058      	beq.n	8009654 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80095a2:	69bb      	ldr	r3, [r7, #24]
 80095a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80095a6:	697a      	ldr	r2, [r7, #20]
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d153      	bne.n	8009654 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80095ac:	4b2b      	ldr	r3, [pc, #172]	; (800965c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	69ba      	ldr	r2, [r7, #24]
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d10a      	bne.n	80095cc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	60bb      	str	r3, [r7, #8]
}
 80095c8:	bf00      	nop
 80095ca:	e7fe      	b.n	80095ca <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80095cc:	69bb      	ldr	r3, [r7, #24]
 80095ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095d0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80095d2:	69bb      	ldr	r3, [r7, #24]
 80095d4:	69fa      	ldr	r2, [r7, #28]
 80095d6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80095d8:	69bb      	ldr	r3, [r7, #24]
 80095da:	699b      	ldr	r3, [r3, #24]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	db04      	blt.n	80095ea <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095e0:	69fb      	ldr	r3, [r7, #28]
 80095e2:	f1c3 0207 	rsb	r2, r3, #7
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80095ea:	69bb      	ldr	r3, [r7, #24]
 80095ec:	6959      	ldr	r1, [r3, #20]
 80095ee:	693a      	ldr	r2, [r7, #16]
 80095f0:	4613      	mov	r3, r2
 80095f2:	009b      	lsls	r3, r3, #2
 80095f4:	4413      	add	r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	4a19      	ldr	r2, [pc, #100]	; (8009660 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80095fa:	4413      	add	r3, r2
 80095fc:	4299      	cmp	r1, r3
 80095fe:	d129      	bne.n	8009654 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009600:	69bb      	ldr	r3, [r7, #24]
 8009602:	3304      	adds	r3, #4
 8009604:	4618      	mov	r0, r3
 8009606:	f7fe feb5 	bl	8008374 <uxListRemove>
 800960a:	4603      	mov	r3, r0
 800960c:	2b00      	cmp	r3, #0
 800960e:	d10a      	bne.n	8009626 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009610:	69bb      	ldr	r3, [r7, #24]
 8009612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009614:	2201      	movs	r2, #1
 8009616:	fa02 f303 	lsl.w	r3, r2, r3
 800961a:	43da      	mvns	r2, r3
 800961c:	4b11      	ldr	r3, [pc, #68]	; (8009664 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4013      	ands	r3, r2
 8009622:	4a10      	ldr	r2, [pc, #64]	; (8009664 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009624:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009626:	69bb      	ldr	r3, [r7, #24]
 8009628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800962a:	2201      	movs	r2, #1
 800962c:	409a      	lsls	r2, r3
 800962e:	4b0d      	ldr	r3, [pc, #52]	; (8009664 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4313      	orrs	r3, r2
 8009634:	4a0b      	ldr	r2, [pc, #44]	; (8009664 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009636:	6013      	str	r3, [r2, #0]
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800963c:	4613      	mov	r3, r2
 800963e:	009b      	lsls	r3, r3, #2
 8009640:	4413      	add	r3, r2
 8009642:	009b      	lsls	r3, r3, #2
 8009644:	4a06      	ldr	r2, [pc, #24]	; (8009660 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8009646:	441a      	add	r2, r3
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	3304      	adds	r3, #4
 800964c:	4619      	mov	r1, r3
 800964e:	4610      	mov	r0, r2
 8009650:	f7fe fe33 	bl	80082ba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009654:	bf00      	nop
 8009656:	3720      	adds	r7, #32
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	20000898 	.word	0x20000898
 8009660:	2000089c 	.word	0x2000089c
 8009664:	200009a0 	.word	0x200009a0

08009668 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009668:	b480      	push	{r7}
 800966a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800966c:	4b07      	ldr	r3, [pc, #28]	; (800968c <pvTaskIncrementMutexHeldCount+0x24>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d004      	beq.n	800967e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009674:	4b05      	ldr	r3, [pc, #20]	; (800968c <pvTaskIncrementMutexHeldCount+0x24>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800967a:	3201      	adds	r2, #1
 800967c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800967e:	4b03      	ldr	r3, [pc, #12]	; (800968c <pvTaskIncrementMutexHeldCount+0x24>)
 8009680:	681b      	ldr	r3, [r3, #0]
	}
 8009682:	4618      	mov	r0, r3
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr
 800968c:	20000898 	.word	0x20000898

08009690 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800969a:	4b29      	ldr	r3, [pc, #164]	; (8009740 <prvAddCurrentTaskToDelayedList+0xb0>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096a0:	4b28      	ldr	r3, [pc, #160]	; (8009744 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	3304      	adds	r3, #4
 80096a6:	4618      	mov	r0, r3
 80096a8:	f7fe fe64 	bl	8008374 <uxListRemove>
 80096ac:	4603      	mov	r3, r0
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d10b      	bne.n	80096ca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80096b2:	4b24      	ldr	r3, [pc, #144]	; (8009744 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b8:	2201      	movs	r2, #1
 80096ba:	fa02 f303 	lsl.w	r3, r2, r3
 80096be:	43da      	mvns	r2, r3
 80096c0:	4b21      	ldr	r3, [pc, #132]	; (8009748 <prvAddCurrentTaskToDelayedList+0xb8>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4013      	ands	r3, r2
 80096c6:	4a20      	ldr	r2, [pc, #128]	; (8009748 <prvAddCurrentTaskToDelayedList+0xb8>)
 80096c8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096d0:	d10a      	bne.n	80096e8 <prvAddCurrentTaskToDelayedList+0x58>
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d007      	beq.n	80096e8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096d8:	4b1a      	ldr	r3, [pc, #104]	; (8009744 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	3304      	adds	r3, #4
 80096de:	4619      	mov	r1, r3
 80096e0:	481a      	ldr	r0, [pc, #104]	; (800974c <prvAddCurrentTaskToDelayedList+0xbc>)
 80096e2:	f7fe fdea 	bl	80082ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80096e6:	e026      	b.n	8009736 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	4413      	add	r3, r2
 80096ee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80096f0:	4b14      	ldr	r3, [pc, #80]	; (8009744 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	68ba      	ldr	r2, [r7, #8]
 80096f6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80096f8:	68ba      	ldr	r2, [r7, #8]
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	429a      	cmp	r2, r3
 80096fe:	d209      	bcs.n	8009714 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009700:	4b13      	ldr	r3, [pc, #76]	; (8009750 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	4b0f      	ldr	r3, [pc, #60]	; (8009744 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	3304      	adds	r3, #4
 800970a:	4619      	mov	r1, r3
 800970c:	4610      	mov	r0, r2
 800970e:	f7fe fdf8 	bl	8008302 <vListInsert>
}
 8009712:	e010      	b.n	8009736 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009714:	4b0f      	ldr	r3, [pc, #60]	; (8009754 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	4b0a      	ldr	r3, [pc, #40]	; (8009744 <prvAddCurrentTaskToDelayedList+0xb4>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	3304      	adds	r3, #4
 800971e:	4619      	mov	r1, r3
 8009720:	4610      	mov	r0, r2
 8009722:	f7fe fdee 	bl	8008302 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009726:	4b0c      	ldr	r3, [pc, #48]	; (8009758 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	68ba      	ldr	r2, [r7, #8]
 800972c:	429a      	cmp	r2, r3
 800972e:	d202      	bcs.n	8009736 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009730:	4a09      	ldr	r2, [pc, #36]	; (8009758 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	6013      	str	r3, [r2, #0]
}
 8009736:	bf00      	nop
 8009738:	3710      	adds	r7, #16
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	2000099c 	.word	0x2000099c
 8009744:	20000898 	.word	0x20000898
 8009748:	200009a0 	.word	0x200009a0
 800974c:	20000984 	.word	0x20000984
 8009750:	20000954 	.word	0x20000954
 8009754:	20000950 	.word	0x20000950
 8009758:	200009b8 	.word	0x200009b8

0800975c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800975c:	b480      	push	{r7}
 800975e:	b085      	sub	sp, #20
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	60b9      	str	r1, [r7, #8]
 8009766:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	3b04      	subs	r3, #4
 800976c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009774:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	3b04      	subs	r3, #4
 800977a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	f023 0201 	bic.w	r2, r3, #1
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	3b04      	subs	r3, #4
 800978a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800978c:	4a0c      	ldr	r2, [pc, #48]	; (80097c0 <pxPortInitialiseStack+0x64>)
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	3b14      	subs	r3, #20
 8009796:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009798:	687a      	ldr	r2, [r7, #4]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	3b04      	subs	r3, #4
 80097a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	f06f 0202 	mvn.w	r2, #2
 80097aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	3b20      	subs	r3, #32
 80097b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80097b2:	68fb      	ldr	r3, [r7, #12]
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3714      	adds	r7, #20
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr
 80097c0:	080097c5 	.word	0x080097c5

080097c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80097ca:	2300      	movs	r3, #0
 80097cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80097ce:	4b12      	ldr	r3, [pc, #72]	; (8009818 <prvTaskExitError+0x54>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097d6:	d00a      	beq.n	80097ee <prvTaskExitError+0x2a>
	__asm volatile
 80097d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097dc:	f383 8811 	msr	BASEPRI, r3
 80097e0:	f3bf 8f6f 	isb	sy
 80097e4:	f3bf 8f4f 	dsb	sy
 80097e8:	60fb      	str	r3, [r7, #12]
}
 80097ea:	bf00      	nop
 80097ec:	e7fe      	b.n	80097ec <prvTaskExitError+0x28>
	__asm volatile
 80097ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f2:	f383 8811 	msr	BASEPRI, r3
 80097f6:	f3bf 8f6f 	isb	sy
 80097fa:	f3bf 8f4f 	dsb	sy
 80097fe:	60bb      	str	r3, [r7, #8]
}
 8009800:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009802:	bf00      	nop
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d0fc      	beq.n	8009804 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800980a:	bf00      	nop
 800980c:	bf00      	nop
 800980e:	3714      	adds	r7, #20
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr
 8009818:	2000002c 	.word	0x2000002c
 800981c:	00000000 	.word	0x00000000

08009820 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009820:	4b07      	ldr	r3, [pc, #28]	; (8009840 <pxCurrentTCBConst2>)
 8009822:	6819      	ldr	r1, [r3, #0]
 8009824:	6808      	ldr	r0, [r1, #0]
 8009826:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800982a:	f380 8809 	msr	PSP, r0
 800982e:	f3bf 8f6f 	isb	sy
 8009832:	f04f 0000 	mov.w	r0, #0
 8009836:	f380 8811 	msr	BASEPRI, r0
 800983a:	4770      	bx	lr
 800983c:	f3af 8000 	nop.w

08009840 <pxCurrentTCBConst2>:
 8009840:	20000898 	.word	0x20000898
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009844:	bf00      	nop
 8009846:	bf00      	nop

08009848 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009848:	4808      	ldr	r0, [pc, #32]	; (800986c <prvPortStartFirstTask+0x24>)
 800984a:	6800      	ldr	r0, [r0, #0]
 800984c:	6800      	ldr	r0, [r0, #0]
 800984e:	f380 8808 	msr	MSP, r0
 8009852:	f04f 0000 	mov.w	r0, #0
 8009856:	f380 8814 	msr	CONTROL, r0
 800985a:	b662      	cpsie	i
 800985c:	b661      	cpsie	f
 800985e:	f3bf 8f4f 	dsb	sy
 8009862:	f3bf 8f6f 	isb	sy
 8009866:	df00      	svc	0
 8009868:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800986a:	bf00      	nop
 800986c:	e000ed08 	.word	0xe000ed08

08009870 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b086      	sub	sp, #24
 8009874:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009876:	4b46      	ldr	r3, [pc, #280]	; (8009990 <xPortStartScheduler+0x120>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a46      	ldr	r2, [pc, #280]	; (8009994 <xPortStartScheduler+0x124>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d10a      	bne.n	8009896 <xPortStartScheduler+0x26>
	__asm volatile
 8009880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009884:	f383 8811 	msr	BASEPRI, r3
 8009888:	f3bf 8f6f 	isb	sy
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	613b      	str	r3, [r7, #16]
}
 8009892:	bf00      	nop
 8009894:	e7fe      	b.n	8009894 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009896:	4b3e      	ldr	r3, [pc, #248]	; (8009990 <xPortStartScheduler+0x120>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	4a3f      	ldr	r2, [pc, #252]	; (8009998 <xPortStartScheduler+0x128>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d10a      	bne.n	80098b6 <xPortStartScheduler+0x46>
	__asm volatile
 80098a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a4:	f383 8811 	msr	BASEPRI, r3
 80098a8:	f3bf 8f6f 	isb	sy
 80098ac:	f3bf 8f4f 	dsb	sy
 80098b0:	60fb      	str	r3, [r7, #12]
}
 80098b2:	bf00      	nop
 80098b4:	e7fe      	b.n	80098b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80098b6:	4b39      	ldr	r3, [pc, #228]	; (800999c <xPortStartScheduler+0x12c>)
 80098b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	781b      	ldrb	r3, [r3, #0]
 80098be:	b2db      	uxtb	r3, r3
 80098c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	22ff      	movs	r2, #255	; 0xff
 80098c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	781b      	ldrb	r3, [r3, #0]
 80098cc:	b2db      	uxtb	r3, r3
 80098ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80098d0:	78fb      	ldrb	r3, [r7, #3]
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80098d8:	b2da      	uxtb	r2, r3
 80098da:	4b31      	ldr	r3, [pc, #196]	; (80099a0 <xPortStartScheduler+0x130>)
 80098dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80098de:	4b31      	ldr	r3, [pc, #196]	; (80099a4 <xPortStartScheduler+0x134>)
 80098e0:	2207      	movs	r2, #7
 80098e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80098e4:	e009      	b.n	80098fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80098e6:	4b2f      	ldr	r3, [pc, #188]	; (80099a4 <xPortStartScheduler+0x134>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	3b01      	subs	r3, #1
 80098ec:	4a2d      	ldr	r2, [pc, #180]	; (80099a4 <xPortStartScheduler+0x134>)
 80098ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80098f0:	78fb      	ldrb	r3, [r7, #3]
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	005b      	lsls	r3, r3, #1
 80098f6:	b2db      	uxtb	r3, r3
 80098f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80098fa:	78fb      	ldrb	r3, [r7, #3]
 80098fc:	b2db      	uxtb	r3, r3
 80098fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009902:	2b80      	cmp	r3, #128	; 0x80
 8009904:	d0ef      	beq.n	80098e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009906:	4b27      	ldr	r3, [pc, #156]	; (80099a4 <xPortStartScheduler+0x134>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f1c3 0307 	rsb	r3, r3, #7
 800990e:	2b04      	cmp	r3, #4
 8009910:	d00a      	beq.n	8009928 <xPortStartScheduler+0xb8>
	__asm volatile
 8009912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009916:	f383 8811 	msr	BASEPRI, r3
 800991a:	f3bf 8f6f 	isb	sy
 800991e:	f3bf 8f4f 	dsb	sy
 8009922:	60bb      	str	r3, [r7, #8]
}
 8009924:	bf00      	nop
 8009926:	e7fe      	b.n	8009926 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009928:	4b1e      	ldr	r3, [pc, #120]	; (80099a4 <xPortStartScheduler+0x134>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	021b      	lsls	r3, r3, #8
 800992e:	4a1d      	ldr	r2, [pc, #116]	; (80099a4 <xPortStartScheduler+0x134>)
 8009930:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009932:	4b1c      	ldr	r3, [pc, #112]	; (80099a4 <xPortStartScheduler+0x134>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800993a:	4a1a      	ldr	r2, [pc, #104]	; (80099a4 <xPortStartScheduler+0x134>)
 800993c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	b2da      	uxtb	r2, r3
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009946:	4b18      	ldr	r3, [pc, #96]	; (80099a8 <xPortStartScheduler+0x138>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a17      	ldr	r2, [pc, #92]	; (80099a8 <xPortStartScheduler+0x138>)
 800994c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009950:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009952:	4b15      	ldr	r3, [pc, #84]	; (80099a8 <xPortStartScheduler+0x138>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a14      	ldr	r2, [pc, #80]	; (80099a8 <xPortStartScheduler+0x138>)
 8009958:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800995c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800995e:	f000 f8dd 	bl	8009b1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009962:	4b12      	ldr	r3, [pc, #72]	; (80099ac <xPortStartScheduler+0x13c>)
 8009964:	2200      	movs	r2, #0
 8009966:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009968:	f000 f8fc 	bl	8009b64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800996c:	4b10      	ldr	r3, [pc, #64]	; (80099b0 <xPortStartScheduler+0x140>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4a0f      	ldr	r2, [pc, #60]	; (80099b0 <xPortStartScheduler+0x140>)
 8009972:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009976:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009978:	f7ff ff66 	bl	8009848 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800997c:	f7ff fb2a 	bl	8008fd4 <vTaskSwitchContext>
	prvTaskExitError();
 8009980:	f7ff ff20 	bl	80097c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009984:	2300      	movs	r3, #0
}
 8009986:	4618      	mov	r0, r3
 8009988:	3718      	adds	r7, #24
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop
 8009990:	e000ed00 	.word	0xe000ed00
 8009994:	410fc271 	.word	0x410fc271
 8009998:	410fc270 	.word	0x410fc270
 800999c:	e000e400 	.word	0xe000e400
 80099a0:	200009c4 	.word	0x200009c4
 80099a4:	200009c8 	.word	0x200009c8
 80099a8:	e000ed20 	.word	0xe000ed20
 80099ac:	2000002c 	.word	0x2000002c
 80099b0:	e000ef34 	.word	0xe000ef34

080099b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80099b4:	b480      	push	{r7}
 80099b6:	b083      	sub	sp, #12
 80099b8:	af00      	add	r7, sp, #0
	__asm volatile
 80099ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099be:	f383 8811 	msr	BASEPRI, r3
 80099c2:	f3bf 8f6f 	isb	sy
 80099c6:	f3bf 8f4f 	dsb	sy
 80099ca:	607b      	str	r3, [r7, #4]
}
 80099cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80099ce:	4b0f      	ldr	r3, [pc, #60]	; (8009a0c <vPortEnterCritical+0x58>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	3301      	adds	r3, #1
 80099d4:	4a0d      	ldr	r2, [pc, #52]	; (8009a0c <vPortEnterCritical+0x58>)
 80099d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80099d8:	4b0c      	ldr	r3, [pc, #48]	; (8009a0c <vPortEnterCritical+0x58>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d10f      	bne.n	8009a00 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80099e0:	4b0b      	ldr	r3, [pc, #44]	; (8009a10 <vPortEnterCritical+0x5c>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d00a      	beq.n	8009a00 <vPortEnterCritical+0x4c>
	__asm volatile
 80099ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ee:	f383 8811 	msr	BASEPRI, r3
 80099f2:	f3bf 8f6f 	isb	sy
 80099f6:	f3bf 8f4f 	dsb	sy
 80099fa:	603b      	str	r3, [r7, #0]
}
 80099fc:	bf00      	nop
 80099fe:	e7fe      	b.n	80099fe <vPortEnterCritical+0x4a>
	}
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr
 8009a0c:	2000002c 	.word	0x2000002c
 8009a10:	e000ed04 	.word	0xe000ed04

08009a14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009a14:	b480      	push	{r7}
 8009a16:	b083      	sub	sp, #12
 8009a18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009a1a:	4b12      	ldr	r3, [pc, #72]	; (8009a64 <vPortExitCritical+0x50>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d10a      	bne.n	8009a38 <vPortExitCritical+0x24>
	__asm volatile
 8009a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a26:	f383 8811 	msr	BASEPRI, r3
 8009a2a:	f3bf 8f6f 	isb	sy
 8009a2e:	f3bf 8f4f 	dsb	sy
 8009a32:	607b      	str	r3, [r7, #4]
}
 8009a34:	bf00      	nop
 8009a36:	e7fe      	b.n	8009a36 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009a38:	4b0a      	ldr	r3, [pc, #40]	; (8009a64 <vPortExitCritical+0x50>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	4a09      	ldr	r2, [pc, #36]	; (8009a64 <vPortExitCritical+0x50>)
 8009a40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009a42:	4b08      	ldr	r3, [pc, #32]	; (8009a64 <vPortExitCritical+0x50>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d105      	bne.n	8009a56 <vPortExitCritical+0x42>
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	f383 8811 	msr	BASEPRI, r3
}
 8009a54:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009a56:	bf00      	nop
 8009a58:	370c      	adds	r7, #12
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a60:	4770      	bx	lr
 8009a62:	bf00      	nop
 8009a64:	2000002c 	.word	0x2000002c
	...

08009a70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009a70:	f3ef 8009 	mrs	r0, PSP
 8009a74:	f3bf 8f6f 	isb	sy
 8009a78:	4b15      	ldr	r3, [pc, #84]	; (8009ad0 <pxCurrentTCBConst>)
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	f01e 0f10 	tst.w	lr, #16
 8009a80:	bf08      	it	eq
 8009a82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009a86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a8a:	6010      	str	r0, [r2, #0]
 8009a8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009a90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009a94:	f380 8811 	msr	BASEPRI, r0
 8009a98:	f3bf 8f4f 	dsb	sy
 8009a9c:	f3bf 8f6f 	isb	sy
 8009aa0:	f7ff fa98 	bl	8008fd4 <vTaskSwitchContext>
 8009aa4:	f04f 0000 	mov.w	r0, #0
 8009aa8:	f380 8811 	msr	BASEPRI, r0
 8009aac:	bc09      	pop	{r0, r3}
 8009aae:	6819      	ldr	r1, [r3, #0]
 8009ab0:	6808      	ldr	r0, [r1, #0]
 8009ab2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ab6:	f01e 0f10 	tst.w	lr, #16
 8009aba:	bf08      	it	eq
 8009abc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009ac0:	f380 8809 	msr	PSP, r0
 8009ac4:	f3bf 8f6f 	isb	sy
 8009ac8:	4770      	bx	lr
 8009aca:	bf00      	nop
 8009acc:	f3af 8000 	nop.w

08009ad0 <pxCurrentTCBConst>:
 8009ad0:	20000898 	.word	0x20000898
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009ad4:	bf00      	nop
 8009ad6:	bf00      	nop

08009ad8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b082      	sub	sp, #8
 8009adc:	af00      	add	r7, sp, #0
	__asm volatile
 8009ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae2:	f383 8811 	msr	BASEPRI, r3
 8009ae6:	f3bf 8f6f 	isb	sy
 8009aea:	f3bf 8f4f 	dsb	sy
 8009aee:	607b      	str	r3, [r7, #4]
}
 8009af0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009af2:	f7ff f9b7 	bl	8008e64 <xTaskIncrementTick>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d003      	beq.n	8009b04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009afc:	4b06      	ldr	r3, [pc, #24]	; (8009b18 <SysTick_Handler+0x40>)
 8009afe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b02:	601a      	str	r2, [r3, #0]
 8009b04:	2300      	movs	r3, #0
 8009b06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	f383 8811 	msr	BASEPRI, r3
}
 8009b0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009b10:	bf00      	nop
 8009b12:	3708      	adds	r7, #8
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}
 8009b18:	e000ed04 	.word	0xe000ed04

08009b1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009b20:	4b0b      	ldr	r3, [pc, #44]	; (8009b50 <vPortSetupTimerInterrupt+0x34>)
 8009b22:	2200      	movs	r2, #0
 8009b24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009b26:	4b0b      	ldr	r3, [pc, #44]	; (8009b54 <vPortSetupTimerInterrupt+0x38>)
 8009b28:	2200      	movs	r2, #0
 8009b2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009b2c:	4b0a      	ldr	r3, [pc, #40]	; (8009b58 <vPortSetupTimerInterrupt+0x3c>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	4a0a      	ldr	r2, [pc, #40]	; (8009b5c <vPortSetupTimerInterrupt+0x40>)
 8009b32:	fba2 2303 	umull	r2, r3, r2, r3
 8009b36:	099b      	lsrs	r3, r3, #6
 8009b38:	4a09      	ldr	r2, [pc, #36]	; (8009b60 <vPortSetupTimerInterrupt+0x44>)
 8009b3a:	3b01      	subs	r3, #1
 8009b3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009b3e:	4b04      	ldr	r3, [pc, #16]	; (8009b50 <vPortSetupTimerInterrupt+0x34>)
 8009b40:	2207      	movs	r2, #7
 8009b42:	601a      	str	r2, [r3, #0]
}
 8009b44:	bf00      	nop
 8009b46:	46bd      	mov	sp, r7
 8009b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4c:	4770      	bx	lr
 8009b4e:	bf00      	nop
 8009b50:	e000e010 	.word	0xe000e010
 8009b54:	e000e018 	.word	0xe000e018
 8009b58:	20000020 	.word	0x20000020
 8009b5c:	10624dd3 	.word	0x10624dd3
 8009b60:	e000e014 	.word	0xe000e014

08009b64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009b64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009b74 <vPortEnableVFP+0x10>
 8009b68:	6801      	ldr	r1, [r0, #0]
 8009b6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009b6e:	6001      	str	r1, [r0, #0]
 8009b70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009b72:	bf00      	nop
 8009b74:	e000ed88 	.word	0xe000ed88

08009b78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009b78:	b480      	push	{r7}
 8009b7a:	b085      	sub	sp, #20
 8009b7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009b7e:	f3ef 8305 	mrs	r3, IPSR
 8009b82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2b0f      	cmp	r3, #15
 8009b88:	d914      	bls.n	8009bb4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009b8a:	4a17      	ldr	r2, [pc, #92]	; (8009be8 <vPortValidateInterruptPriority+0x70>)
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	4413      	add	r3, r2
 8009b90:	781b      	ldrb	r3, [r3, #0]
 8009b92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009b94:	4b15      	ldr	r3, [pc, #84]	; (8009bec <vPortValidateInterruptPriority+0x74>)
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	7afa      	ldrb	r2, [r7, #11]
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d20a      	bcs.n	8009bb4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba2:	f383 8811 	msr	BASEPRI, r3
 8009ba6:	f3bf 8f6f 	isb	sy
 8009baa:	f3bf 8f4f 	dsb	sy
 8009bae:	607b      	str	r3, [r7, #4]
}
 8009bb0:	bf00      	nop
 8009bb2:	e7fe      	b.n	8009bb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009bb4:	4b0e      	ldr	r3, [pc, #56]	; (8009bf0 <vPortValidateInterruptPriority+0x78>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009bbc:	4b0d      	ldr	r3, [pc, #52]	; (8009bf4 <vPortValidateInterruptPriority+0x7c>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	429a      	cmp	r2, r3
 8009bc2:	d90a      	bls.n	8009bda <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc8:	f383 8811 	msr	BASEPRI, r3
 8009bcc:	f3bf 8f6f 	isb	sy
 8009bd0:	f3bf 8f4f 	dsb	sy
 8009bd4:	603b      	str	r3, [r7, #0]
}
 8009bd6:	bf00      	nop
 8009bd8:	e7fe      	b.n	8009bd8 <vPortValidateInterruptPriority+0x60>
	}
 8009bda:	bf00      	nop
 8009bdc:	3714      	adds	r7, #20
 8009bde:	46bd      	mov	sp, r7
 8009be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be4:	4770      	bx	lr
 8009be6:	bf00      	nop
 8009be8:	e000e3f0 	.word	0xe000e3f0
 8009bec:	200009c4 	.word	0x200009c4
 8009bf0:	e000ed0c 	.word	0xe000ed0c
 8009bf4:	200009c8 	.word	0x200009c8

08009bf8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b08a      	sub	sp, #40	; 0x28
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009c00:	2300      	movs	r3, #0
 8009c02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009c04:	f7ff f884 	bl	8008d10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009c08:	4b5b      	ldr	r3, [pc, #364]	; (8009d78 <pvPortMalloc+0x180>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d101      	bne.n	8009c14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009c10:	f000 f920 	bl	8009e54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009c14:	4b59      	ldr	r3, [pc, #356]	; (8009d7c <pvPortMalloc+0x184>)
 8009c16:	681a      	ldr	r2, [r3, #0]
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	4013      	ands	r3, r2
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	f040 8093 	bne.w	8009d48 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d01d      	beq.n	8009c64 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009c28:	2208      	movs	r2, #8
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	4413      	add	r3, r2
 8009c2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f003 0307 	and.w	r3, r3, #7
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d014      	beq.n	8009c64 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f023 0307 	bic.w	r3, r3, #7
 8009c40:	3308      	adds	r3, #8
 8009c42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f003 0307 	and.w	r3, r3, #7
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d00a      	beq.n	8009c64 <pvPortMalloc+0x6c>
	__asm volatile
 8009c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c52:	f383 8811 	msr	BASEPRI, r3
 8009c56:	f3bf 8f6f 	isb	sy
 8009c5a:	f3bf 8f4f 	dsb	sy
 8009c5e:	617b      	str	r3, [r7, #20]
}
 8009c60:	bf00      	nop
 8009c62:	e7fe      	b.n	8009c62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d06e      	beq.n	8009d48 <pvPortMalloc+0x150>
 8009c6a:	4b45      	ldr	r3, [pc, #276]	; (8009d80 <pvPortMalloc+0x188>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d869      	bhi.n	8009d48 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009c74:	4b43      	ldr	r3, [pc, #268]	; (8009d84 <pvPortMalloc+0x18c>)
 8009c76:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009c78:	4b42      	ldr	r3, [pc, #264]	; (8009d84 <pvPortMalloc+0x18c>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c7e:	e004      	b.n	8009c8a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c82:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	687a      	ldr	r2, [r7, #4]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	d903      	bls.n	8009c9c <pvPortMalloc+0xa4>
 8009c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1f1      	bne.n	8009c80 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009c9c:	4b36      	ldr	r3, [pc, #216]	; (8009d78 <pvPortMalloc+0x180>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d050      	beq.n	8009d48 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009ca6:	6a3b      	ldr	r3, [r7, #32]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	2208      	movs	r2, #8
 8009cac:	4413      	add	r3, r2
 8009cae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	6a3b      	ldr	r3, [r7, #32]
 8009cb6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cba:	685a      	ldr	r2, [r3, #4]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	1ad2      	subs	r2, r2, r3
 8009cc0:	2308      	movs	r3, #8
 8009cc2:	005b      	lsls	r3, r3, #1
 8009cc4:	429a      	cmp	r2, r3
 8009cc6:	d91f      	bls.n	8009d08 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009cc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	4413      	add	r3, r2
 8009cce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009cd0:	69bb      	ldr	r3, [r7, #24]
 8009cd2:	f003 0307 	and.w	r3, r3, #7
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d00a      	beq.n	8009cf0 <pvPortMalloc+0xf8>
	__asm volatile
 8009cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cde:	f383 8811 	msr	BASEPRI, r3
 8009ce2:	f3bf 8f6f 	isb	sy
 8009ce6:	f3bf 8f4f 	dsb	sy
 8009cea:	613b      	str	r3, [r7, #16]
}
 8009cec:	bf00      	nop
 8009cee:	e7fe      	b.n	8009cee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf2:	685a      	ldr	r2, [r3, #4]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	1ad2      	subs	r2, r2, r3
 8009cf8:	69bb      	ldr	r3, [r7, #24]
 8009cfa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009d02:	69b8      	ldr	r0, [r7, #24]
 8009d04:	f000 f908 	bl	8009f18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009d08:	4b1d      	ldr	r3, [pc, #116]	; (8009d80 <pvPortMalloc+0x188>)
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	1ad3      	subs	r3, r2, r3
 8009d12:	4a1b      	ldr	r2, [pc, #108]	; (8009d80 <pvPortMalloc+0x188>)
 8009d14:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009d16:	4b1a      	ldr	r3, [pc, #104]	; (8009d80 <pvPortMalloc+0x188>)
 8009d18:	681a      	ldr	r2, [r3, #0]
 8009d1a:	4b1b      	ldr	r3, [pc, #108]	; (8009d88 <pvPortMalloc+0x190>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d203      	bcs.n	8009d2a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009d22:	4b17      	ldr	r3, [pc, #92]	; (8009d80 <pvPortMalloc+0x188>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a18      	ldr	r2, [pc, #96]	; (8009d88 <pvPortMalloc+0x190>)
 8009d28:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d2c:	685a      	ldr	r2, [r3, #4]
 8009d2e:	4b13      	ldr	r3, [pc, #76]	; (8009d7c <pvPortMalloc+0x184>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	431a      	orrs	r2, r3
 8009d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d36:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009d3e:	4b13      	ldr	r3, [pc, #76]	; (8009d8c <pvPortMalloc+0x194>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	3301      	adds	r3, #1
 8009d44:	4a11      	ldr	r2, [pc, #68]	; (8009d8c <pvPortMalloc+0x194>)
 8009d46:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009d48:	f7fe fff0 	bl	8008d2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d4c:	69fb      	ldr	r3, [r7, #28]
 8009d4e:	f003 0307 	and.w	r3, r3, #7
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d00a      	beq.n	8009d6c <pvPortMalloc+0x174>
	__asm volatile
 8009d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d5a:	f383 8811 	msr	BASEPRI, r3
 8009d5e:	f3bf 8f6f 	isb	sy
 8009d62:	f3bf 8f4f 	dsb	sy
 8009d66:	60fb      	str	r3, [r7, #12]
}
 8009d68:	bf00      	nop
 8009d6a:	e7fe      	b.n	8009d6a <pvPortMalloc+0x172>
	return pvReturn;
 8009d6c:	69fb      	ldr	r3, [r7, #28]
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3728      	adds	r7, #40	; 0x28
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
 8009d76:	bf00      	nop
 8009d78:	200057f4 	.word	0x200057f4
 8009d7c:	20005808 	.word	0x20005808
 8009d80:	200057f8 	.word	0x200057f8
 8009d84:	200057ec 	.word	0x200057ec
 8009d88:	200057fc 	.word	0x200057fc
 8009d8c:	20005800 	.word	0x20005800

08009d90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b086      	sub	sp, #24
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d04d      	beq.n	8009e3e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009da2:	2308      	movs	r3, #8
 8009da4:	425b      	negs	r3, r3
 8009da6:	697a      	ldr	r2, [r7, #20]
 8009da8:	4413      	add	r3, r2
 8009daa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	685a      	ldr	r2, [r3, #4]
 8009db4:	4b24      	ldr	r3, [pc, #144]	; (8009e48 <vPortFree+0xb8>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	4013      	ands	r3, r2
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10a      	bne.n	8009dd4 <vPortFree+0x44>
	__asm volatile
 8009dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc2:	f383 8811 	msr	BASEPRI, r3
 8009dc6:	f3bf 8f6f 	isb	sy
 8009dca:	f3bf 8f4f 	dsb	sy
 8009dce:	60fb      	str	r3, [r7, #12]
}
 8009dd0:	bf00      	nop
 8009dd2:	e7fe      	b.n	8009dd2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d00a      	beq.n	8009df2 <vPortFree+0x62>
	__asm volatile
 8009ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de0:	f383 8811 	msr	BASEPRI, r3
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	60bb      	str	r3, [r7, #8]
}
 8009dee:	bf00      	nop
 8009df0:	e7fe      	b.n	8009df0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	685a      	ldr	r2, [r3, #4]
 8009df6:	4b14      	ldr	r3, [pc, #80]	; (8009e48 <vPortFree+0xb8>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4013      	ands	r3, r2
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d01e      	beq.n	8009e3e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d11a      	bne.n	8009e3e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	685a      	ldr	r2, [r3, #4]
 8009e0c:	4b0e      	ldr	r3, [pc, #56]	; (8009e48 <vPortFree+0xb8>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	43db      	mvns	r3, r3
 8009e12:	401a      	ands	r2, r3
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009e18:	f7fe ff7a 	bl	8008d10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	685a      	ldr	r2, [r3, #4]
 8009e20:	4b0a      	ldr	r3, [pc, #40]	; (8009e4c <vPortFree+0xbc>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4413      	add	r3, r2
 8009e26:	4a09      	ldr	r2, [pc, #36]	; (8009e4c <vPortFree+0xbc>)
 8009e28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009e2a:	6938      	ldr	r0, [r7, #16]
 8009e2c:	f000 f874 	bl	8009f18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009e30:	4b07      	ldr	r3, [pc, #28]	; (8009e50 <vPortFree+0xc0>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	3301      	adds	r3, #1
 8009e36:	4a06      	ldr	r2, [pc, #24]	; (8009e50 <vPortFree+0xc0>)
 8009e38:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009e3a:	f7fe ff77 	bl	8008d2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009e3e:	bf00      	nop
 8009e40:	3718      	adds	r7, #24
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}
 8009e46:	bf00      	nop
 8009e48:	20005808 	.word	0x20005808
 8009e4c:	200057f8 	.word	0x200057f8
 8009e50:	20005804 	.word	0x20005804

08009e54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009e54:	b480      	push	{r7}
 8009e56:	b085      	sub	sp, #20
 8009e58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009e5a:	f644 6320 	movw	r3, #20000	; 0x4e20
 8009e5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009e60:	4b27      	ldr	r3, [pc, #156]	; (8009f00 <prvHeapInit+0xac>)
 8009e62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f003 0307 	and.w	r3, r3, #7
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d00c      	beq.n	8009e88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	3307      	adds	r3, #7
 8009e72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f023 0307 	bic.w	r3, r3, #7
 8009e7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009e7c:	68ba      	ldr	r2, [r7, #8]
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	1ad3      	subs	r3, r2, r3
 8009e82:	4a1f      	ldr	r2, [pc, #124]	; (8009f00 <prvHeapInit+0xac>)
 8009e84:	4413      	add	r3, r2
 8009e86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009e8c:	4a1d      	ldr	r2, [pc, #116]	; (8009f04 <prvHeapInit+0xb0>)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009e92:	4b1c      	ldr	r3, [pc, #112]	; (8009f04 <prvHeapInit+0xb0>)
 8009e94:	2200      	movs	r2, #0
 8009e96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	68ba      	ldr	r2, [r7, #8]
 8009e9c:	4413      	add	r3, r2
 8009e9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009ea0:	2208      	movs	r2, #8
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	1a9b      	subs	r3, r3, r2
 8009ea6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f023 0307 	bic.w	r3, r3, #7
 8009eae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	4a15      	ldr	r2, [pc, #84]	; (8009f08 <prvHeapInit+0xb4>)
 8009eb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009eb6:	4b14      	ldr	r3, [pc, #80]	; (8009f08 <prvHeapInit+0xb4>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009ebe:	4b12      	ldr	r3, [pc, #72]	; (8009f08 <prvHeapInit+0xb4>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	68fa      	ldr	r2, [r7, #12]
 8009ece:	1ad2      	subs	r2, r2, r3
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009ed4:	4b0c      	ldr	r3, [pc, #48]	; (8009f08 <prvHeapInit+0xb4>)
 8009ed6:	681a      	ldr	r2, [r3, #0]
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	4a0a      	ldr	r2, [pc, #40]	; (8009f0c <prvHeapInit+0xb8>)
 8009ee2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	4a09      	ldr	r2, [pc, #36]	; (8009f10 <prvHeapInit+0xbc>)
 8009eea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009eec:	4b09      	ldr	r3, [pc, #36]	; (8009f14 <prvHeapInit+0xc0>)
 8009eee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009ef2:	601a      	str	r2, [r3, #0]
}
 8009ef4:	bf00      	nop
 8009ef6:	3714      	adds	r7, #20
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efe:	4770      	bx	lr
 8009f00:	200009cc 	.word	0x200009cc
 8009f04:	200057ec 	.word	0x200057ec
 8009f08:	200057f4 	.word	0x200057f4
 8009f0c:	200057fc 	.word	0x200057fc
 8009f10:	200057f8 	.word	0x200057f8
 8009f14:	20005808 	.word	0x20005808

08009f18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b085      	sub	sp, #20
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009f20:	4b28      	ldr	r3, [pc, #160]	; (8009fc4 <prvInsertBlockIntoFreeList+0xac>)
 8009f22:	60fb      	str	r3, [r7, #12]
 8009f24:	e002      	b.n	8009f2c <prvInsertBlockIntoFreeList+0x14>
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	60fb      	str	r3, [r7, #12]
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d8f7      	bhi.n	8009f26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	68ba      	ldr	r2, [r7, #8]
 8009f40:	4413      	add	r3, r2
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d108      	bne.n	8009f5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	685a      	ldr	r2, [r3, #4]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	441a      	add	r2, r3
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	685b      	ldr	r3, [r3, #4]
 8009f62:	68ba      	ldr	r2, [r7, #8]
 8009f64:	441a      	add	r2, r3
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	429a      	cmp	r2, r3
 8009f6c:	d118      	bne.n	8009fa0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681a      	ldr	r2, [r3, #0]
 8009f72:	4b15      	ldr	r3, [pc, #84]	; (8009fc8 <prvInsertBlockIntoFreeList+0xb0>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	429a      	cmp	r2, r3
 8009f78:	d00d      	beq.n	8009f96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	685a      	ldr	r2, [r3, #4]
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	441a      	add	r2, r3
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	681a      	ldr	r2, [r3, #0]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	601a      	str	r2, [r3, #0]
 8009f94:	e008      	b.n	8009fa8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009f96:	4b0c      	ldr	r3, [pc, #48]	; (8009fc8 <prvInsertBlockIntoFreeList+0xb0>)
 8009f98:	681a      	ldr	r2, [r3, #0]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	601a      	str	r2, [r3, #0]
 8009f9e:	e003      	b.n	8009fa8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681a      	ldr	r2, [r3, #0]
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009fa8:	68fa      	ldr	r2, [r7, #12]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	429a      	cmp	r2, r3
 8009fae:	d002      	beq.n	8009fb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	687a      	ldr	r2, [r7, #4]
 8009fb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009fb6:	bf00      	nop
 8009fb8:	3714      	adds	r7, #20
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc0:	4770      	bx	lr
 8009fc2:	bf00      	nop
 8009fc4:	200057ec 	.word	0x200057ec
 8009fc8:	200057f4 	.word	0x200057f4

08009fcc <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b084      	sub	sp, #16
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
 8009fd4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8009fda:	6839      	ldr	r1, [r7, #0]
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	f004 fbc1 	bl	800e764 <VL53L0X_get_device_info>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8009fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3710      	adds	r7, #16
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b084      	sub	sp, #16
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
 8009ffa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800a000:	6839      	ldr	r1, [r7, #0]
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f001 fc9e 	bl	800b944 <VL53L0X_get_offset_calibration_data_micro_meter>
 800a008:	4603      	mov	r3, r0
 800a00a:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 800a00c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a010:	4618      	mov	r0, r3
 800a012:	3710      	adds	r7, #16
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 800a018:	b5b0      	push	{r4, r5, r7, lr}
 800a01a:	b096      	sub	sp, #88	; 0x58
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a020:	2300      	movs	r3, #0
 800a022:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800a026:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d107      	bne.n	800a03e <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800a02e:	2200      	movs	r2, #0
 800a030:	2188      	movs	r1, #136	; 0x88
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f004 fcb8 	bl	800e9a8 <VL53L0X_WrByte>
 800a038:	4603      	mov	r3, r0
 800a03a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a04c:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800a056:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	4a9e      	ldr	r2, [pc, #632]	; (800a2d8 <VL53L0X_DataInit+0x2c0>)
 800a05e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4a9d      	ldr	r2, [pc, #628]	; (800a2dc <VL53L0X_DataInit+0x2c4>)
 800a066:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2200      	movs	r2, #0
 800a06e:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800a070:	f107 0310 	add.w	r3, r7, #16
 800a074:	4619      	mov	r1, r3
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f000 fac2 	bl	800a600 <VL53L0X_GetDeviceParameters>
 800a07c:	4603      	mov	r3, r0
 800a07e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 800a082:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a086:	2b00      	cmp	r3, #0
 800a088:	d112      	bne.n	800a0b0 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800a08a:	2300      	movs	r3, #0
 800a08c:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800a08e:	2300      	movs	r3, #0
 800a090:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f103 0410 	add.w	r4, r3, #16
 800a098:	f107 0510 	add.w	r5, r7, #16
 800a09c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a09e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a0a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a0a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a0a8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a0ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2264      	movs	r2, #100	; 0x64
 800a0b4:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f44f 7261 	mov.w	r2, #900	; 0x384
 800a0be:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800a0c8:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800a0d2:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a0de:	2201      	movs	r2, #1
 800a0e0:	2180      	movs	r1, #128	; 0x80
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f004 fc60 	bl	800e9a8 <VL53L0X_WrByte>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	461a      	mov	r2, r3
 800a0ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	21ff      	movs	r1, #255	; 0xff
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f004 fc54 	bl	800e9a8 <VL53L0X_WrByte>
 800a100:	4603      	mov	r3, r0
 800a102:	461a      	mov	r2, r3
 800a104:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a108:	4313      	orrs	r3, r2
 800a10a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a10e:	2200      	movs	r2, #0
 800a110:	2100      	movs	r1, #0
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f004 fc48 	bl	800e9a8 <VL53L0X_WrByte>
 800a118:	4603      	mov	r3, r0
 800a11a:	461a      	mov	r2, r3
 800a11c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a120:	4313      	orrs	r3, r2
 800a122:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800a126:	f107 030f 	add.w	r3, r7, #15
 800a12a:	461a      	mov	r2, r3
 800a12c:	2191      	movs	r1, #145	; 0x91
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f004 fcee 	bl	800eb10 <VL53L0X_RdByte>
 800a134:	4603      	mov	r3, r0
 800a136:	461a      	mov	r2, r3
 800a138:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a13c:	4313      	orrs	r3, r2
 800a13e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800a142:	7bfa      	ldrb	r2, [r7, #15]
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a14a:	2201      	movs	r2, #1
 800a14c:	2100      	movs	r1, #0
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f004 fc2a 	bl	800e9a8 <VL53L0X_WrByte>
 800a154:	4603      	mov	r3, r0
 800a156:	461a      	mov	r2, r3
 800a158:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a15c:	4313      	orrs	r3, r2
 800a15e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a162:	2200      	movs	r2, #0
 800a164:	21ff      	movs	r1, #255	; 0xff
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f004 fc1e 	bl	800e9a8 <VL53L0X_WrByte>
 800a16c:	4603      	mov	r3, r0
 800a16e:	461a      	mov	r2, r3
 800a170:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a174:	4313      	orrs	r3, r2
 800a176:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a17a:	2200      	movs	r2, #0
 800a17c:	2180      	movs	r1, #128	; 0x80
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f004 fc12 	bl	800e9a8 <VL53L0X_WrByte>
 800a184:	4603      	mov	r3, r0
 800a186:	461a      	mov	r2, r3
 800a188:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a18c:	4313      	orrs	r3, r2
 800a18e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a192:	2300      	movs	r3, #0
 800a194:	653b      	str	r3, [r7, #80]	; 0x50
 800a196:	e014      	b.n	800a1c2 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800a198:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d114      	bne.n	800a1ca <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800a1a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a1a2:	b29b      	uxth	r3, r3
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 fd4f 	bl	800ac4c <VL53L0X_SetLimitCheckEnable>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a1bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a1be:	3301      	adds	r3, #1
 800a1c0:	653b      	str	r3, [r7, #80]	; 0x50
 800a1c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a1c4:	2b05      	cmp	r3, #5
 800a1c6:	dde7      	ble.n	800a198 <VL53L0X_DataInit+0x180>
 800a1c8:	e000      	b.n	800a1cc <VL53L0X_DataInit+0x1b4>
		else
			break;
 800a1ca:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 800a1cc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d107      	bne.n	800a1e4 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	2102      	movs	r1, #2
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f000 fd37 	bl	800ac4c <VL53L0X_SetLimitCheckEnable>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800a1e4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d107      	bne.n	800a1fc <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	2103      	movs	r1, #3
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 fd2b 	bl	800ac4c <VL53L0X_SetLimitCheckEnable>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800a1fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a200:	2b00      	cmp	r3, #0
 800a202:	d107      	bne.n	800a214 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a204:	2200      	movs	r2, #0
 800a206:	2104      	movs	r1, #4
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f000 fd1f 	bl	800ac4c <VL53L0X_SetLimitCheckEnable>
 800a20e:	4603      	mov	r3, r0
 800a210:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800a214:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d107      	bne.n	800a22c <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a21c:	2200      	movs	r2, #0
 800a21e:	2105      	movs	r1, #5
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f000 fd13 	bl	800ac4c <VL53L0X_SetLimitCheckEnable>
 800a226:	4603      	mov	r3, r0
 800a228:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 800a22c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a230:	2b00      	cmp	r3, #0
 800a232:	d108      	bne.n	800a246 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a234:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 800a238:	2100      	movs	r1, #0
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f000 fdb6 	bl	800adac <VL53L0X_SetLimitCheckValue>
 800a240:	4603      	mov	r3, r0
 800a242:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a246:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d108      	bne.n	800a260 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a24e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a252:	2101      	movs	r1, #1
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 fda9 	bl	800adac <VL53L0X_SetLimitCheckValue>
 800a25a:	4603      	mov	r3, r0
 800a25c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a260:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a264:	2b00      	cmp	r3, #0
 800a266:	d108      	bne.n	800a27a <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a268:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 800a26c:	2102      	movs	r1, #2
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f000 fd9c 	bl	800adac <VL53L0X_SetLimitCheckValue>
 800a274:	4603      	mov	r3, r0
 800a276:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a27a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d107      	bne.n	800a292 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a282:	2200      	movs	r2, #0
 800a284:	2103      	movs	r1, #3
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 fd90 	bl	800adac <VL53L0X_SetLimitCheckValue>
 800a28c:	4603      	mov	r3, r0
 800a28e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a292:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a296:	2b00      	cmp	r3, #0
 800a298:	d10f      	bne.n	800a2ba <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	22ff      	movs	r2, #255	; 0xff
 800a29e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a2a2:	22ff      	movs	r2, #255	; 0xff
 800a2a4:	2101      	movs	r1, #1
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f004 fb7e 	bl	800e9a8 <VL53L0X_WrByte>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2201      	movs	r2, #1
 800a2b6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800a2ba:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d103      	bne.n	800a2ca <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800a2ca:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3758      	adds	r7, #88	; 0x58
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bdb0      	pop	{r4, r5, r7, pc}
 800a2d6:	bf00      	nop
 800a2d8:	00016b85 	.word	0x00016b85
 800a2dc:	000970a4 	.word	0x000970a4

0800a2e0 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 800a2e0:	b5b0      	push	{r4, r5, r7, lr}
 800a2e2:	b09e      	sub	sp, #120	; 0x78
 800a2e4:	af02      	add	r7, sp, #8
 800a2e6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800a2ee:	f107 031c 	add.w	r3, r7, #28
 800a2f2:	2240      	movs	r2, #64	; 0x40
 800a2f4:	2100      	movs	r1, #0
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f004 fec0 	bl	800f07c <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 800a300:	2300      	movs	r3, #0
 800a302:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 800a304:	2300      	movs	r3, #0
 800a306:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 800a30a:	2300      	movs	r3, #0
 800a30c:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 800a30e:	2300      	movs	r3, #0
 800a310:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 800a312:	2300      	movs	r3, #0
 800a314:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800a316:	2300      	movs	r3, #0
 800a318:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800a31c:	2101      	movs	r1, #1
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f002 fa54 	bl	800c7cc <VL53L0X_get_info_from_device>
 800a324:	4603      	mov	r3, r0
 800a326:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 800a330:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800a338:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 800a33c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a340:	2b01      	cmp	r3, #1
 800a342:	d80d      	bhi.n	800a360 <VL53L0X_StaticInit+0x80>
 800a344:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a348:	2b01      	cmp	r3, #1
 800a34a:	d102      	bne.n	800a352 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 800a34c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a34e:	2b20      	cmp	r3, #32
 800a350:	d806      	bhi.n	800a360 <VL53L0X_StaticInit+0x80>
 800a352:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a356:	2b00      	cmp	r3, #0
 800a358:	d10e      	bne.n	800a378 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800a35a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a35c:	2b0c      	cmp	r3, #12
 800a35e:	d90b      	bls.n	800a378 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800a360:	f107 0218 	add.w	r2, r7, #24
 800a364:	f107 0314 	add.w	r3, r7, #20
 800a368:	4619      	mov	r1, r3
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f001 fce6 	bl	800bd3c <VL53L0X_perform_ref_spad_management>
 800a370:	4603      	mov	r3, r0
 800a372:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800a376:	e009      	b.n	800a38c <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800a378:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a37c:	461a      	mov	r2, r3
 800a37e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f001 fee7 	bl	800c154 <VL53L0X_set_reference_spads>
 800a386:	4603      	mov	r3, r0
 800a388:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800a38c:	4b94      	ldr	r3, [pc, #592]	; (800a5e0 <VL53L0X_StaticInit+0x300>)
 800a38e:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 800a390:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a394:	2b00      	cmp	r3, #0
 800a396:	d10f      	bne.n	800a3b8 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 800a39e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800a3a2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d104      	bne.n	800a3b4 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800a3b0:	66bb      	str	r3, [r7, #104]	; 0x68
 800a3b2:	e001      	b.n	800a3b8 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 800a3b4:	4b8a      	ldr	r3, [pc, #552]	; (800a5e0 <VL53L0X_StaticInit+0x300>)
 800a3b6:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800a3b8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d106      	bne.n	800a3ce <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800a3c0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f003 fb20 	bl	800da08 <VL53L0X_load_tuning_settings>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800a3ce:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d10a      	bne.n	800a3ec <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	9300      	str	r3, [sp, #0]
 800a3da:	2304      	movs	r3, #4
 800a3dc:	2200      	movs	r2, #0
 800a3de:	2100      	movs	r1, #0
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f001 f8f5 	bl	800b5d0 <VL53L0X_SetGpioConfig>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a3ec:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d121      	bne.n	800a438 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	21ff      	movs	r1, #255	; 0xff
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f004 fad5 	bl	800e9a8 <VL53L0X_WrByte>
 800a3fe:	4603      	mov	r3, r0
 800a400:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800a404:	f107 031a 	add.w	r3, r7, #26
 800a408:	461a      	mov	r2, r3
 800a40a:	2184      	movs	r1, #132	; 0x84
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f004 fba9 	bl	800eb64 <VL53L0X_RdWord>
 800a412:	4603      	mov	r3, r0
 800a414:	461a      	mov	r2, r3
 800a416:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800a41a:	4313      	orrs	r3, r2
 800a41c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a420:	2200      	movs	r2, #0
 800a422:	21ff      	movs	r1, #255	; 0xff
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f004 fabf 	bl	800e9a8 <VL53L0X_WrByte>
 800a42a:	4603      	mov	r3, r0
 800a42c:	461a      	mov	r2, r3
 800a42e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800a432:	4313      	orrs	r3, r2
 800a434:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a438:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d105      	bne.n	800a44c <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800a440:	8b7b      	ldrh	r3, [r7, #26]
 800a442:	011b      	lsls	r3, r3, #4
 800a444:	461a      	mov	r2, r3
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800a44c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a450:	2b00      	cmp	r3, #0
 800a452:	d108      	bne.n	800a466 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800a454:	f107 031c 	add.w	r3, r7, #28
 800a458:	4619      	mov	r1, r3
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 f8d0 	bl	800a600 <VL53L0X_GetDeviceParameters>
 800a460:	4603      	mov	r3, r0
 800a462:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800a466:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d110      	bne.n	800a490 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800a46e:	f107 0319 	add.w	r3, r7, #25
 800a472:	4619      	mov	r1, r3
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f000 f992 	bl	800a79e <VL53L0X_GetFractionEnable>
 800a47a:	4603      	mov	r3, r0
 800a47c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800a480:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a484:	2b00      	cmp	r3, #0
 800a486:	d103      	bne.n	800a490 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800a488:	7e7a      	ldrb	r2, [r7, #25]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800a490:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a494:	2b00      	cmp	r3, #0
 800a496:	d10e      	bne.n	800a4b6 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f103 0410 	add.w	r4, r3, #16
 800a49e:	f107 051c 	add.w	r5, r7, #28
 800a4a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a4a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a4a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a4a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a4aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a4ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a4ae:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a4b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800a4b6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d111      	bne.n	800a4e2 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 800a4be:	f107 0319 	add.w	r3, r7, #25
 800a4c2:	461a      	mov	r2, r3
 800a4c4:	2101      	movs	r1, #1
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f004 fb22 	bl	800eb10 <VL53L0X_RdByte>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800a4d2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d103      	bne.n	800a4e2 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800a4da:	7e7a      	ldrb	r2, [r7, #25]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800a4e2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d107      	bne.n	800a4fa <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	2100      	movs	r1, #0
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f000 f9b2 	bl	800a858 <VL53L0X_SetSequenceStepEnable>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800a4fa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d107      	bne.n	800a512 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800a502:	2200      	movs	r2, #0
 800a504:	2102      	movs	r1, #2
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f000 f9a6 	bl	800a858 <VL53L0X_SetSequenceStepEnable>
 800a50c:	4603      	mov	r3, r0
 800a50e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800a512:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a516:	2b00      	cmp	r3, #0
 800a518:	d103      	bne.n	800a522 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2203      	movs	r2, #3
 800a51e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800a522:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a526:	2b00      	cmp	r3, #0
 800a528:	d109      	bne.n	800a53e <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800a52a:	f107 0313 	add.w	r3, r7, #19
 800a52e:	461a      	mov	r2, r3
 800a530:	2100      	movs	r1, #0
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f000 f978 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800a538:	4603      	mov	r3, r0
 800a53a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a53e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a542:	2b00      	cmp	r3, #0
 800a544:	d103      	bne.n	800a54e <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a546:	7cfa      	ldrb	r2, [r7, #19]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800a54e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a552:	2b00      	cmp	r3, #0
 800a554:	d109      	bne.n	800a56a <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 800a556:	f107 0313 	add.w	r3, r7, #19
 800a55a:	461a      	mov	r2, r3
 800a55c:	2101      	movs	r1, #1
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 f962 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800a564:	4603      	mov	r3, r0
 800a566:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a56a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d103      	bne.n	800a57a <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a572:	7cfa      	ldrb	r2, [r7, #19]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800a57a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d109      	bne.n	800a596 <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 800a582:	f107 030c 	add.w	r3, r7, #12
 800a586:	461a      	mov	r2, r3
 800a588:	2103      	movs	r1, #3
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f002 fea0 	bl	800d2d0 <get_sequence_step_timeout>
 800a590:	4603      	mov	r3, r0
 800a592:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a596:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d103      	bne.n	800a5a6 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a59e:	68fa      	ldr	r2, [r7, #12]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800a5a6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d109      	bne.n	800a5c2 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 800a5ae:	f107 030c 	add.w	r3, r7, #12
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	2104      	movs	r1, #4
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f002 fe8a 	bl	800d2d0 <get_sequence_step_timeout>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a5c2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d103      	bne.n	800a5d2 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a5ca:	68fa      	ldr	r2, [r7, #12]
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a5d2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3770      	adds	r7, #112	; 0x70
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bdb0      	pop	{r4, r5, r7, pc}
 800a5de:	bf00      	nop
 800a5e0:	20000030 	.word	0x20000030

0800a5e4 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b085      	sub	sp, #20
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 800a5ec:	239d      	movs	r3, #157	; 0x9d
 800a5ee:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 800a5f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3714      	adds	r7, #20
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr

0800a600 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a60a:	2300      	movs	r3, #0
 800a60c:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	4619      	mov	r1, r3
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f000 f8b0 	bl	800a778 <VL53L0X_GetDeviceMode>
 800a618:	4603      	mov	r3, r0
 800a61a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a61c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d107      	bne.n	800a634 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	3308      	adds	r3, #8
 800a628:	4619      	mov	r1, r3
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f000 fa92 	bl	800ab54 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800a630:	4603      	mov	r3, r0
 800a632:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 800a634:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d102      	bne.n	800a642 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	2200      	movs	r2, #0
 800a640:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800a642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d107      	bne.n	800a65a <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	3310      	adds	r3, #16
 800a64e:	4619      	mov	r1, r3
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 fac8 	bl	800abe6 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800a656:	4603      	mov	r3, r0
 800a658:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800a65a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d107      	bne.n	800a672 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	3314      	adds	r3, #20
 800a666:	4619      	mov	r1, r3
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f7ff fcc2 	bl	8009ff2 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800a66e:	4603      	mov	r3, r0
 800a670:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800a672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d134      	bne.n	800a6e4 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a67a:	2300      	movs	r3, #0
 800a67c:	60bb      	str	r3, [r7, #8]
 800a67e:	e02a      	b.n	800a6d6 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800a680:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d12a      	bne.n	800a6de <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	b299      	uxth	r1, r3
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	3308      	adds	r3, #8
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	683a      	ldr	r2, [r7, #0]
 800a694:	4413      	add	r3, r2
 800a696:	3304      	adds	r3, #4
 800a698:	461a      	mov	r2, r3
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 fbe8 	bl	800ae70 <VL53L0X_GetLimitCheckValue>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	7bfb      	ldrb	r3, [r7, #15]
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800a6aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d117      	bne.n	800a6e2 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	b299      	uxth	r1, r3
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	3318      	adds	r3, #24
 800a6ba:	683a      	ldr	r2, [r7, #0]
 800a6bc:	4413      	add	r3, r2
 800a6be:	461a      	mov	r2, r3
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 fb4f 	bl	800ad64 <VL53L0X_GetLimitCheckEnable>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	461a      	mov	r2, r3
 800a6ca:	7bfb      	ldrb	r3, [r7, #15]
 800a6cc:	4313      	orrs	r3, r2
 800a6ce:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	3301      	adds	r3, #1
 800a6d4:	60bb      	str	r3, [r7, #8]
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	2b05      	cmp	r3, #5
 800a6da:	ddd1      	ble.n	800a680 <VL53L0X_GetDeviceParameters+0x80>
 800a6dc:	e002      	b.n	800a6e4 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800a6de:	bf00      	nop
 800a6e0:	e000      	b.n	800a6e4 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800a6e2:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a6e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d107      	bne.n	800a6fc <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	333c      	adds	r3, #60	; 0x3c
 800a6f0:	4619      	mov	r1, r3
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f000 fc4a 	bl	800af8c <VL53L0X_GetWrapAroundCheckEnable>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800a6fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d107      	bne.n	800a714 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	3304      	adds	r3, #4
 800a708:	4619      	mov	r1, r3
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f000 f879 	bl	800a802 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800a710:	4603      	mov	r3, r0
 800a712:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a714:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3710      	adds	r7, #16
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 800a720:	b480      	push	{r7}
 800a722:	b085      	sub	sp, #20
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	460b      	mov	r3, r1
 800a72a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a72c:	2300      	movs	r3, #0
 800a72e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 800a730:	78fb      	ldrb	r3, [r7, #3]
 800a732:	2b15      	cmp	r3, #21
 800a734:	bf8c      	ite	hi
 800a736:	2201      	movhi	r2, #1
 800a738:	2200      	movls	r2, #0
 800a73a:	b2d2      	uxtb	r2, r2
 800a73c:	2a00      	cmp	r2, #0
 800a73e:	d10f      	bne.n	800a760 <VL53L0X_SetDeviceMode+0x40>
 800a740:	4a0c      	ldr	r2, [pc, #48]	; (800a774 <VL53L0X_SetDeviceMode+0x54>)
 800a742:	fa22 f303 	lsr.w	r3, r2, r3
 800a746:	f003 0301 	and.w	r3, r3, #1
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	bf14      	ite	ne
 800a74e:	2301      	movne	r3, #1
 800a750:	2300      	moveq	r3, #0
 800a752:	b2db      	uxtb	r3, r3
 800a754:	2b00      	cmp	r3, #0
 800a756:	d003      	beq.n	800a760 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	78fa      	ldrb	r2, [r7, #3]
 800a75c:	741a      	strb	r2, [r3, #16]
		break;
 800a75e:	e001      	b.n	800a764 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800a760:	23f8      	movs	r3, #248	; 0xf8
 800a762:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a764:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3714      	adds	r7, #20
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr
 800a774:	0030000b 	.word	0x0030000b

0800a778 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800a778:	b480      	push	{r7}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a782:	2300      	movs	r3, #0
 800a784:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	7c1a      	ldrb	r2, [r3, #16]
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a78e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a792:	4618      	mov	r0, r3
 800a794:	3714      	adds	r7, #20
 800a796:	46bd      	mov	sp, r7
 800a798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79c:	4770      	bx	lr

0800a79e <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800a79e:	b580      	push	{r7, lr}
 800a7a0:	b084      	sub	sp, #16
 800a7a2:	af00      	add	r7, sp, #0
 800a7a4:	6078      	str	r0, [r7, #4]
 800a7a6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800a7ac:	683a      	ldr	r2, [r7, #0]
 800a7ae:	2109      	movs	r1, #9
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f004 f9ad 	bl	800eb10 <VL53L0X_RdByte>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a7ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d106      	bne.n	800a7d0 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	781b      	ldrb	r3, [r3, #0]
 800a7c6:	f003 0301 	and.w	r3, r3, #1
 800a7ca:	b2da      	uxtb	r2, r3
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a7d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	3710      	adds	r7, #16
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd80      	pop	{r7, pc}

0800a7dc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b084      	sub	sp, #16
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800a7ea:	6839      	ldr	r1, [r7, #0]
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f002 ff79 	bl	800d6e4 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800a7f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3710      	adds	r7, #16
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800a802:	b580      	push	{r7, lr}
 800a804:	b084      	sub	sp, #16
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
 800a80a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a80c:	2300      	movs	r3, #0
 800a80e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800a810:	6839      	ldr	r1, [r7, #0]
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f003 f846 	bl	800d8a4 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800a818:	4603      	mov	r3, r0
 800a81a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800a81c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a820:	4618      	mov	r0, r3
 800a822:	3710      	adds	r7, #16
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b086      	sub	sp, #24
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	60f8      	str	r0, [r7, #12]
 800a830:	460b      	mov	r3, r1
 800a832:	607a      	str	r2, [r7, #4]
 800a834:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a836:	2300      	movs	r3, #0
 800a838:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800a83a:	7afb      	ldrb	r3, [r7, #11]
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	4619      	mov	r1, r3
 800a840:	68f8      	ldr	r0, [r7, #12]
 800a842:	f002 ff18 	bl	800d676 <VL53L0X_get_vcsel_pulse_period>
 800a846:	4603      	mov	r3, r0
 800a848:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800a84a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3718      	adds	r7, #24
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
	...

0800a858 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b086      	sub	sp, #24
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	460b      	mov	r3, r1
 800a862:	70fb      	strb	r3, [r7, #3]
 800a864:	4613      	mov	r3, r2
 800a866:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a868:	2300      	movs	r3, #0
 800a86a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a86c:	2300      	movs	r3, #0
 800a86e:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800a870:	2300      	movs	r3, #0
 800a872:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a874:	f107 030f 	add.w	r3, r7, #15
 800a878:	461a      	mov	r2, r3
 800a87a:	2101      	movs	r1, #1
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f004 f947 	bl	800eb10 <VL53L0X_RdByte>
 800a882:	4603      	mov	r3, r0
 800a884:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800a886:	7bfb      	ldrb	r3, [r7, #15]
 800a888:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800a88a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d159      	bne.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 800a892:	78bb      	ldrb	r3, [r7, #2]
 800a894:	2b01      	cmp	r3, #1
 800a896:	d12b      	bne.n	800a8f0 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800a898:	78fb      	ldrb	r3, [r7, #3]
 800a89a:	2b04      	cmp	r3, #4
 800a89c:	d825      	bhi.n	800a8ea <VL53L0X_SetSequenceStepEnable+0x92>
 800a89e:	a201      	add	r2, pc, #4	; (adr r2, 800a8a4 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800a8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8a4:	0800a8b9 	.word	0x0800a8b9
 800a8a8:	0800a8c3 	.word	0x0800a8c3
 800a8ac:	0800a8cd 	.word	0x0800a8cd
 800a8b0:	0800a8d7 	.word	0x0800a8d7
 800a8b4:	0800a8e1 	.word	0x0800a8e1
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800a8b8:	7dbb      	ldrb	r3, [r7, #22]
 800a8ba:	f043 0310 	orr.w	r3, r3, #16
 800a8be:	75bb      	strb	r3, [r7, #22]
				break;
 800a8c0:	e041      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800a8c2:	7dbb      	ldrb	r3, [r7, #22]
 800a8c4:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800a8c8:	75bb      	strb	r3, [r7, #22]
				break;
 800a8ca:	e03c      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800a8cc:	7dbb      	ldrb	r3, [r7, #22]
 800a8ce:	f043 0304 	orr.w	r3, r3, #4
 800a8d2:	75bb      	strb	r3, [r7, #22]
				break;
 800a8d4:	e037      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800a8d6:	7dbb      	ldrb	r3, [r7, #22]
 800a8d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8dc:	75bb      	strb	r3, [r7, #22]
				break;
 800a8de:	e032      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800a8e0:	7dbb      	ldrb	r3, [r7, #22]
 800a8e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a8e6:	75bb      	strb	r3, [r7, #22]
				break;
 800a8e8:	e02d      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a8ea:	23fc      	movs	r3, #252	; 0xfc
 800a8ec:	75fb      	strb	r3, [r7, #23]
 800a8ee:	e02a      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 800a8f0:	78fb      	ldrb	r3, [r7, #3]
 800a8f2:	2b04      	cmp	r3, #4
 800a8f4:	d825      	bhi.n	800a942 <VL53L0X_SetSequenceStepEnable+0xea>
 800a8f6:	a201      	add	r2, pc, #4	; (adr r2, 800a8fc <VL53L0X_SetSequenceStepEnable+0xa4>)
 800a8f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8fc:	0800a911 	.word	0x0800a911
 800a900:	0800a91b 	.word	0x0800a91b
 800a904:	0800a925 	.word	0x0800a925
 800a908:	0800a92f 	.word	0x0800a92f
 800a90c:	0800a939 	.word	0x0800a939
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800a910:	7dbb      	ldrb	r3, [r7, #22]
 800a912:	f023 0310 	bic.w	r3, r3, #16
 800a916:	75bb      	strb	r3, [r7, #22]
				break;
 800a918:	e015      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800a91a:	7dbb      	ldrb	r3, [r7, #22]
 800a91c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 800a920:	75bb      	strb	r3, [r7, #22]
				break;
 800a922:	e010      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800a924:	7dbb      	ldrb	r3, [r7, #22]
 800a926:	f023 0304 	bic.w	r3, r3, #4
 800a92a:	75bb      	strb	r3, [r7, #22]
				break;
 800a92c:	e00b      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800a92e:	7dbb      	ldrb	r3, [r7, #22]
 800a930:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a934:	75bb      	strb	r3, [r7, #22]
				break;
 800a936:	e006      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800a938:	7dbb      	ldrb	r3, [r7, #22]
 800a93a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a93e:	75bb      	strb	r3, [r7, #22]
				break;
 800a940:	e001      	b.n	800a946 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a942:	23fc      	movs	r3, #252	; 0xfc
 800a944:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 800a946:	7bfb      	ldrb	r3, [r7, #15]
 800a948:	7dba      	ldrb	r2, [r7, #22]
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d01e      	beq.n	800a98c <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800a94e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d107      	bne.n	800a966 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 800a956:	7dbb      	ldrb	r3, [r7, #22]
 800a958:	461a      	mov	r2, r3
 800a95a:	2101      	movs	r1, #1
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f004 f823 	bl	800e9a8 <VL53L0X_WrByte>
 800a962:	4603      	mov	r3, r0
 800a964:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800a966:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d103      	bne.n	800a976 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	7dba      	ldrb	r2, [r7, #22]
 800a972:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800a976:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d106      	bne.n	800a98c <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	695b      	ldr	r3, [r3, #20]
 800a982:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a984:	6939      	ldr	r1, [r7, #16]
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f7ff ff28 	bl	800a7dc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800a98c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a990:	4618      	mov	r0, r3
 800a992:	3718      	adds	r7, #24
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800a998:	b480      	push	{r7}
 800a99a:	b087      	sub	sp, #28
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	60f8      	str	r0, [r7, #12]
 800a9a0:	607b      	str	r3, [r7, #4]
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	72fb      	strb	r3, [r7, #11]
 800a9a6:	4613      	mov	r3, r2
 800a9a8:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800a9b4:	7afb      	ldrb	r3, [r7, #11]
 800a9b6:	2b04      	cmp	r3, #4
 800a9b8:	d836      	bhi.n	800aa28 <sequence_step_enabled+0x90>
 800a9ba:	a201      	add	r2, pc, #4	; (adr r2, 800a9c0 <sequence_step_enabled+0x28>)
 800a9bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9c0:	0800a9d5 	.word	0x0800a9d5
 800a9c4:	0800a9e7 	.word	0x0800a9e7
 800a9c8:	0800a9f9 	.word	0x0800a9f9
 800a9cc:	0800aa0b 	.word	0x0800aa0b
 800a9d0:	0800aa1d 	.word	0x0800aa1d
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800a9d4:	7abb      	ldrb	r3, [r7, #10]
 800a9d6:	111b      	asrs	r3, r3, #4
 800a9d8:	b2db      	uxtb	r3, r3
 800a9da:	f003 0301 	and.w	r3, r3, #1
 800a9de:	b2da      	uxtb	r2, r3
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	701a      	strb	r2, [r3, #0]
		break;
 800a9e4:	e022      	b.n	800aa2c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800a9e6:	7abb      	ldrb	r3, [r7, #10]
 800a9e8:	10db      	asrs	r3, r3, #3
 800a9ea:	b2db      	uxtb	r3, r3
 800a9ec:	f003 0301 	and.w	r3, r3, #1
 800a9f0:	b2da      	uxtb	r2, r3
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	701a      	strb	r2, [r3, #0]
		break;
 800a9f6:	e019      	b.n	800aa2c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800a9f8:	7abb      	ldrb	r3, [r7, #10]
 800a9fa:	109b      	asrs	r3, r3, #2
 800a9fc:	b2db      	uxtb	r3, r3
 800a9fe:	f003 0301 	and.w	r3, r3, #1
 800aa02:	b2da      	uxtb	r2, r3
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	701a      	strb	r2, [r3, #0]
		break;
 800aa08:	e010      	b.n	800aa2c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800aa0a:	7abb      	ldrb	r3, [r7, #10]
 800aa0c:	119b      	asrs	r3, r3, #6
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	f003 0301 	and.w	r3, r3, #1
 800aa14:	b2da      	uxtb	r2, r3
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	701a      	strb	r2, [r3, #0]
		break;
 800aa1a:	e007      	b.n	800aa2c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800aa1c:	7abb      	ldrb	r3, [r7, #10]
 800aa1e:	09db      	lsrs	r3, r3, #7
 800aa20:	b2da      	uxtb	r2, r3
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	701a      	strb	r2, [r3, #0]
		break;
 800aa26:	e001      	b.n	800aa2c <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa28:	23fc      	movs	r3, #252	; 0xfc
 800aa2a:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aa2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	371c      	adds	r7, #28
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr

0800aa3c <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b084      	sub	sp, #16
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aa46:	2300      	movs	r3, #0
 800aa48:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800aa4e:	f107 030e 	add.w	r3, r7, #14
 800aa52:	461a      	mov	r2, r3
 800aa54:	2101      	movs	r1, #1
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f004 f85a 	bl	800eb10 <VL53L0X_RdByte>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800aa60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d107      	bne.n	800aa78 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800aa68:	7bba      	ldrb	r2, [r7, #14]
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	2100      	movs	r1, #0
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f7ff ff92 	bl	800a998 <sequence_step_enabled>
 800aa74:	4603      	mov	r3, r0
 800aa76:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800aa78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d108      	bne.n	800aa92 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800aa80:	7bba      	ldrb	r2, [r7, #14]
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	3302      	adds	r3, #2
 800aa86:	2101      	movs	r1, #1
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f7ff ff85 	bl	800a998 <sequence_step_enabled>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800aa92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d108      	bne.n	800aaac <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800aa9a:	7bba      	ldrb	r2, [r7, #14]
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	2102      	movs	r1, #2
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f7ff ff78 	bl	800a998 <sequence_step_enabled>
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800aaac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d108      	bne.n	800aac6 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800aab4:	7bba      	ldrb	r2, [r7, #14]
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	3303      	adds	r3, #3
 800aaba:	2103      	movs	r1, #3
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f7ff ff6b 	bl	800a998 <sequence_step_enabled>
 800aac2:	4603      	mov	r3, r0
 800aac4:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800aac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d108      	bne.n	800aae0 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800aace:	7bba      	ldrb	r2, [r7, #14]
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	3304      	adds	r3, #4
 800aad4:	2104      	movs	r1, #4
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f7ff ff5e 	bl	800a998 <sequence_step_enabled>
 800aadc:	4603      	mov	r3, r0
 800aade:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aae0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3710      	adds	r7, #16
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}

0800aaec <VL53L0X_SetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b086      	sub	sp, #24
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	75fb      	strb	r3, [r7, #23]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800aafa:	f107 030e 	add.w	r3, r7, #14
 800aafe:	461a      	mov	r2, r3
 800ab00:	21f8      	movs	r1, #248	; 0xf8
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f004 f82e 	bl	800eb64 <VL53L0X_RdWord>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	75fb      	strb	r3, [r7, #23]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800ab0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d112      	bne.n	800ab3a <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x4e>
		if (osc_calibrate_val != 0) {
 800ab14:	89fb      	ldrh	r3, [r7, #14]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d006      	beq.n	800ab28 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x3c>
			IMPeriodMilliSeconds =
				InterMeasurementPeriodMilliSeconds
					* osc_calibrate_val;
 800ab1a:	89fb      	ldrh	r3, [r7, #14]
 800ab1c:	461a      	mov	r2, r3
			IMPeriodMilliSeconds =
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	fb02 f303 	mul.w	r3, r2, r3
 800ab24:	613b      	str	r3, [r7, #16]
 800ab26:	e001      	b.n	800ab2c <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x40>
		} else {
			IMPeriodMilliSeconds =
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	613b      	str	r3, [r7, #16]
				InterMeasurementPeriodMilliSeconds;
		}
		Status = VL53L0X_WrDWord(Dev,
 800ab2c:	693a      	ldr	r2, [r7, #16]
 800ab2e:	2104      	movs	r1, #4
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f003 ff87 	bl	800ea44 <VL53L0X_WrDWord>
 800ab36:	4603      	mov	r3, r0
 800ab38:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ab3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d102      	bne.n	800ab48 <VL53L0X_SetInterMeasurementPeriodMilliSeconds+0x5c>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	683a      	ldr	r2, [r7, #0]
 800ab46:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			InterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ab48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3718      	adds	r7, #24
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800ab62:	f107 030c 	add.w	r3, r7, #12
 800ab66:	461a      	mov	r2, r3
 800ab68:	21f8      	movs	r1, #248	; 0xf8
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f003 fffa 	bl	800eb64 <VL53L0X_RdWord>
 800ab70:	4603      	mov	r3, r0
 800ab72:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800ab74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d108      	bne.n	800ab8e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800ab7c:	f107 0308 	add.w	r3, r7, #8
 800ab80:	461a      	mov	r2, r3
 800ab82:	2104      	movs	r1, #4
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f004 f825 	bl	800ebd4 <VL53L0X_RdDWord>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ab8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d10c      	bne.n	800abb0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800ab96:	89bb      	ldrh	r3, [r7, #12]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d005      	beq.n	800aba8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	89ba      	ldrh	r2, [r7, #12]
 800aba0:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	681a      	ldr	r2, [r3, #0]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800abb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3710      	adds	r7, #16
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}

0800abbc <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b085      	sub	sp, #20
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800abc6:	2300      	movs	r3, #0
 800abc8:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	7f1b      	ldrb	r3, [r3, #28]
 800abce:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	7bba      	ldrb	r2, [r7, #14]
 800abd4:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800abd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800abda:	4618      	mov	r0, r3
 800abdc:	3714      	adds	r7, #20
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr

0800abe6 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800abe6:	b580      	push	{r7, lr}
 800abe8:	b086      	sub	sp, #24
 800abea:	af00      	add	r7, sp, #0
 800abec:	6078      	str	r0, [r7, #4]
 800abee:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800abf0:	2300      	movs	r3, #0
 800abf2:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 800abf4:	f107 030e 	add.w	r3, r7, #14
 800abf8:	461a      	mov	r2, r3
 800abfa:	2120      	movs	r1, #32
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f003 ffb1 	bl	800eb64 <VL53L0X_RdWord>
 800ac02:	4603      	mov	r3, r0
 800ac04:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800ac06:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d118      	bne.n	800ac40 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800ac0e:	89fb      	ldrh	r3, [r7, #14]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d109      	bne.n	800ac28 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6a1b      	ldr	r3, [r3, #32]
 800ac18:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	693a      	ldr	r2, [r7, #16]
 800ac1e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2200      	movs	r2, #0
 800ac24:	771a      	strb	r2, [r3, #28]
 800ac26:	e00b      	b.n	800ac40 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800ac28:	89fb      	ldrh	r3, [r7, #14]
 800ac2a:	00db      	lsls	r3, r3, #3
 800ac2c:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	693a      	ldr	r2, [r7, #16]
 800ac32:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	693a      	ldr	r2, [r7, #16]
 800ac38:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ac40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ac44:	4618      	mov	r0, r3
 800ac46:	3718      	adds	r7, #24
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}

0800ac4c <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b086      	sub	sp, #24
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	460b      	mov	r3, r1
 800ac56:	807b      	strh	r3, [r7, #2]
 800ac58:	4613      	mov	r3, r2
 800ac5a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800ac60:	2300      	movs	r3, #0
 800ac62:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800ac64:	2300      	movs	r3, #0
 800ac66:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800ac6c:	887b      	ldrh	r3, [r7, #2]
 800ac6e:	2b05      	cmp	r3, #5
 800ac70:	d902      	bls.n	800ac78 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ac72:	23fc      	movs	r3, #252	; 0xfc
 800ac74:	75fb      	strb	r3, [r7, #23]
 800ac76:	e05b      	b.n	800ad30 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 800ac78:	787b      	ldrb	r3, [r7, #1]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d106      	bne.n	800ac8c <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800ac82:	2300      	movs	r3, #0
 800ac84:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800ac86:	2301      	movs	r3, #1
 800ac88:	73bb      	strb	r3, [r7, #14]
 800ac8a:	e00a      	b.n	800aca2 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ac8c:	887b      	ldrh	r3, [r7, #2]
 800ac8e:	687a      	ldr	r2, [r7, #4]
 800ac90:	330c      	adds	r3, #12
 800ac92:	009b      	lsls	r3, r3, #2
 800ac94:	4413      	add	r3, r2
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800ac9e:	2301      	movs	r3, #1
 800aca0:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800aca2:	887b      	ldrh	r3, [r7, #2]
 800aca4:	2b05      	cmp	r3, #5
 800aca6:	d841      	bhi.n	800ad2c <VL53L0X_SetLimitCheckEnable+0xe0>
 800aca8:	a201      	add	r2, pc, #4	; (adr r2, 800acb0 <VL53L0X_SetLimitCheckEnable+0x64>)
 800acaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acae:	bf00      	nop
 800acb0:	0800acc9 	.word	0x0800acc9
 800acb4:	0800acd3 	.word	0x0800acd3
 800acb8:	0800ace9 	.word	0x0800ace9
 800acbc:	0800acf3 	.word	0x0800acf3
 800acc0:	0800acfd 	.word	0x0800acfd
 800acc4:	0800ad15 	.word	0x0800ad15

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	7bfa      	ldrb	r2, [r7, #15]
 800accc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 800acd0:	e02e      	b.n	800ad30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800acd6:	b29b      	uxth	r3, r3
 800acd8:	461a      	mov	r2, r3
 800acda:	2144      	movs	r1, #68	; 0x44
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f003 fe87 	bl	800e9f0 <VL53L0X_WrWord>
 800ace2:	4603      	mov	r3, r0
 800ace4:	75fb      	strb	r3, [r7, #23]

			break;
 800ace6:	e023      	b.n	800ad30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	7bfa      	ldrb	r2, [r7, #15]
 800acec:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800acf0:	e01e      	b.n	800ad30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	7bfa      	ldrb	r2, [r7, #15]
 800acf6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800acfa:	e019      	b.n	800ad30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800acfc:	7bbb      	ldrb	r3, [r7, #14]
 800acfe:	005b      	lsls	r3, r3, #1
 800ad00:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800ad02:	7b7b      	ldrb	r3, [r7, #13]
 800ad04:	22fe      	movs	r2, #254	; 0xfe
 800ad06:	2160      	movs	r1, #96	; 0x60
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f003 fecd 	bl	800eaa8 <VL53L0X_UpdateByte>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800ad12:	e00d      	b.n	800ad30 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 800ad14:	7bbb      	ldrb	r3, [r7, #14]
 800ad16:	011b      	lsls	r3, r3, #4
 800ad18:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800ad1a:	7b7b      	ldrb	r3, [r7, #13]
 800ad1c:	22ef      	movs	r2, #239	; 0xef
 800ad1e:	2160      	movs	r1, #96	; 0x60
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f003 fec1 	bl	800eaa8 <VL53L0X_UpdateByte>
 800ad26:	4603      	mov	r3, r0
 800ad28:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800ad2a:	e001      	b.n	800ad30 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ad2c:	23fc      	movs	r3, #252	; 0xfc
 800ad2e:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ad30:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d10f      	bne.n	800ad58 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 800ad38:	787b      	ldrb	r3, [r7, #1]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d106      	bne.n	800ad4c <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ad3e:	887b      	ldrh	r3, [r7, #2]
 800ad40:	687a      	ldr	r2, [r7, #4]
 800ad42:	4413      	add	r3, r2
 800ad44:	2200      	movs	r2, #0
 800ad46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800ad4a:	e005      	b.n	800ad58 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ad4c:	887b      	ldrh	r3, [r7, #2]
 800ad4e:	687a      	ldr	r2, [r7, #4]
 800ad50:	4413      	add	r3, r2
 800ad52:	2201      	movs	r2, #1
 800ad54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ad58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	3718      	adds	r7, #24
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bd80      	pop	{r7, pc}

0800ad64 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b087      	sub	sp, #28
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	60f8      	str	r0, [r7, #12]
 800ad6c:	460b      	mov	r3, r1
 800ad6e:	607a      	str	r2, [r7, #4]
 800ad70:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ad72:	2300      	movs	r3, #0
 800ad74:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800ad76:	897b      	ldrh	r3, [r7, #10]
 800ad78:	2b05      	cmp	r3, #5
 800ad7a:	d905      	bls.n	800ad88 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ad7c:	23fc      	movs	r3, #252	; 0xfc
 800ad7e:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2200      	movs	r2, #0
 800ad84:	701a      	strb	r2, [r3, #0]
 800ad86:	e008      	b.n	800ad9a <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ad88:	897b      	ldrh	r3, [r7, #10]
 800ad8a:	68fa      	ldr	r2, [r7, #12]
 800ad8c:	4413      	add	r3, r2
 800ad8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad92:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	7dba      	ldrb	r2, [r7, #22]
 800ad98:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ad9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad9e:	4618      	mov	r0, r3
 800ada0:	371c      	adds	r7, #28
 800ada2:	46bd      	mov	sp, r7
 800ada4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada8:	4770      	bx	lr
	...

0800adac <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b086      	sub	sp, #24
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	60f8      	str	r0, [r7, #12]
 800adb4:	460b      	mov	r3, r1
 800adb6:	607a      	str	r2, [r7, #4]
 800adb8:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800adba:	2300      	movs	r3, #0
 800adbc:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800adbe:	897b      	ldrh	r3, [r7, #10]
 800adc0:	68fa      	ldr	r2, [r7, #12]
 800adc2:	4413      	add	r3, r2
 800adc4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800adc8:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800adca:	7dbb      	ldrb	r3, [r7, #22]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d107      	bne.n	800ade0 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800add0:	897b      	ldrh	r3, [r7, #10]
 800add2:	68fa      	ldr	r2, [r7, #12]
 800add4:	330c      	adds	r3, #12
 800add6:	009b      	lsls	r3, r3, #2
 800add8:	4413      	add	r3, r2
 800adda:	687a      	ldr	r2, [r7, #4]
 800addc:	605a      	str	r2, [r3, #4]
 800adde:	e040      	b.n	800ae62 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800ade0:	897b      	ldrh	r3, [r7, #10]
 800ade2:	2b05      	cmp	r3, #5
 800ade4:	d830      	bhi.n	800ae48 <VL53L0X_SetLimitCheckValue+0x9c>
 800ade6:	a201      	add	r2, pc, #4	; (adr r2, 800adec <VL53L0X_SetLimitCheckValue+0x40>)
 800ade8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adec:	0800ae05 	.word	0x0800ae05
 800adf0:	0800ae0d 	.word	0x0800ae0d
 800adf4:	0800ae23 	.word	0x0800ae23
 800adf8:	0800ae2b 	.word	0x0800ae2b
 800adfc:	0800ae33 	.word	0x0800ae33
 800ae00:	0800ae33 	.word	0x0800ae33

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	687a      	ldr	r2, [r7, #4]
 800ae08:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800ae0a:	e01f      	b.n	800ae4c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	461a      	mov	r2, r3
 800ae14:	2144      	movs	r1, #68	; 0x44
 800ae16:	68f8      	ldr	r0, [r7, #12]
 800ae18:	f003 fdea 	bl	800e9f0 <VL53L0X_WrWord>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800ae20:	e014      	b.n	800ae4c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 800ae28:	e010      	b.n	800ae4c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	687a      	ldr	r2, [r7, #4]
 800ae2e:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800ae30:	e00c      	b.n	800ae4c <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800ae36:	b29b      	uxth	r3, r3
 800ae38:	461a      	mov	r2, r3
 800ae3a:	2164      	movs	r1, #100	; 0x64
 800ae3c:	68f8      	ldr	r0, [r7, #12]
 800ae3e:	f003 fdd7 	bl	800e9f0 <VL53L0X_WrWord>
 800ae42:	4603      	mov	r3, r0
 800ae44:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800ae46:	e001      	b.n	800ae4c <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ae48:	23fc      	movs	r3, #252	; 0xfc
 800ae4a:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800ae4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d106      	bne.n	800ae62 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ae54:	897b      	ldrh	r3, [r7, #10]
 800ae56:	68fa      	ldr	r2, [r7, #12]
 800ae58:	330c      	adds	r3, #12
 800ae5a:	009b      	lsls	r3, r3, #2
 800ae5c:	4413      	add	r3, r2
 800ae5e:	687a      	ldr	r2, [r7, #4]
 800ae60:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ae62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3718      	adds	r7, #24
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop

0800ae70 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b088      	sub	sp, #32
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	460b      	mov	r3, r1
 800ae7a:	607a      	str	r2, [r7, #4]
 800ae7c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800ae82:	2300      	movs	r3, #0
 800ae84:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800ae86:	897b      	ldrh	r3, [r7, #10]
 800ae88:	2b05      	cmp	r3, #5
 800ae8a:	d847      	bhi.n	800af1c <VL53L0X_GetLimitCheckValue+0xac>
 800ae8c:	a201      	add	r2, pc, #4	; (adr r2, 800ae94 <VL53L0X_GetLimitCheckValue+0x24>)
 800ae8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae92:	bf00      	nop
 800ae94:	0800aead 	.word	0x0800aead
 800ae98:	0800aeb9 	.word	0x0800aeb9
 800ae9c:	0800aedf 	.word	0x0800aedf
 800aea0:	0800aeeb 	.word	0x0800aeeb
 800aea4:	0800aef7 	.word	0x0800aef7
 800aea8:	0800aef7 	.word	0x0800aef7

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aeb0:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	77bb      	strb	r3, [r7, #30]
		break;
 800aeb6:	e033      	b.n	800af20 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800aeb8:	f107 0316 	add.w	r3, r7, #22
 800aebc:	461a      	mov	r2, r3
 800aebe:	2144      	movs	r1, #68	; 0x44
 800aec0:	68f8      	ldr	r0, [r7, #12]
 800aec2:	f003 fe4f 	bl	800eb64 <VL53L0X_RdWord>
 800aec6:	4603      	mov	r3, r0
 800aec8:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800aeca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d102      	bne.n	800aed8 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800aed2:	8afb      	ldrh	r3, [r7, #22]
 800aed4:	025b      	lsls	r3, r3, #9
 800aed6:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800aed8:	2301      	movs	r3, #1
 800aeda:	77bb      	strb	r3, [r7, #30]
		break;
 800aedc:	e020      	b.n	800af20 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aee2:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 800aee4:	2300      	movs	r3, #0
 800aee6:	77bb      	strb	r3, [r7, #30]
		break;
 800aee8:	e01a      	b.n	800af20 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeee:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 800aef0:	2300      	movs	r3, #0
 800aef2:	77bb      	strb	r3, [r7, #30]
		break;
 800aef4:	e014      	b.n	800af20 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800aef6:	f107 0316 	add.w	r3, r7, #22
 800aefa:	461a      	mov	r2, r3
 800aefc:	2164      	movs	r1, #100	; 0x64
 800aefe:	68f8      	ldr	r0, [r7, #12]
 800af00:	f003 fe30 	bl	800eb64 <VL53L0X_RdWord>
 800af04:	4603      	mov	r3, r0
 800af06:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800af08:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d102      	bne.n	800af16 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800af10:	8afb      	ldrh	r3, [r7, #22]
 800af12:	025b      	lsls	r3, r3, #9
 800af14:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800af16:	2300      	movs	r3, #0
 800af18:	77bb      	strb	r3, [r7, #30]
		break;
 800af1a:	e001      	b.n	800af20 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800af1c:	23fc      	movs	r3, #252	; 0xfc
 800af1e:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800af20:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d12a      	bne.n	800af7e <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 800af28:	7fbb      	ldrb	r3, [r7, #30]
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	d124      	bne.n	800af78 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800af2e:	69bb      	ldr	r3, [r7, #24]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d110      	bne.n	800af56 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 800af34:	897b      	ldrh	r3, [r7, #10]
 800af36:	68fa      	ldr	r2, [r7, #12]
 800af38:	330c      	adds	r3, #12
 800af3a:	009b      	lsls	r3, r3, #2
 800af3c:	4413      	add	r3, r2
 800af3e:	685b      	ldr	r3, [r3, #4]
 800af40:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	69ba      	ldr	r2, [r7, #24]
 800af46:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800af48:	897b      	ldrh	r3, [r7, #10]
 800af4a:	68fa      	ldr	r2, [r7, #12]
 800af4c:	4413      	add	r3, r2
 800af4e:	2200      	movs	r2, #0
 800af50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800af54:	e013      	b.n	800af7e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	69ba      	ldr	r2, [r7, #24]
 800af5a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800af5c:	897b      	ldrh	r3, [r7, #10]
 800af5e:	68fa      	ldr	r2, [r7, #12]
 800af60:	330c      	adds	r3, #12
 800af62:	009b      	lsls	r3, r3, #2
 800af64:	4413      	add	r3, r2
 800af66:	69ba      	ldr	r2, [r7, #24]
 800af68:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800af6a:	897b      	ldrh	r3, [r7, #10]
 800af6c:	68fa      	ldr	r2, [r7, #12]
 800af6e:	4413      	add	r3, r2
 800af70:	2201      	movs	r2, #1
 800af72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800af76:	e002      	b.n	800af7e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	69ba      	ldr	r2, [r7, #24]
 800af7c:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800af7e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800af82:	4618      	mov	r0, r3
 800af84:	3720      	adds	r7, #32
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}
 800af8a:	bf00      	nop

0800af8c <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b084      	sub	sp, #16
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af96:	2300      	movs	r3, #0
 800af98:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800af9a:	f107 030e 	add.w	r3, r7, #14
 800af9e:	461a      	mov	r2, r3
 800afa0:	2101      	movs	r1, #1
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f003 fdb4 	bl	800eb10 <VL53L0X_RdByte>
 800afa8:	4603      	mov	r3, r0
 800afaa:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800afac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d10e      	bne.n	800afd2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 800afb4:	7bba      	ldrb	r2, [r7, #14]
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 800afbc:	7bbb      	ldrb	r3, [r7, #14]
 800afbe:	b25b      	sxtb	r3, r3
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	da03      	bge.n	800afcc <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	2201      	movs	r2, #1
 800afc8:	701a      	strb	r2, [r3, #0]
 800afca:	e002      	b.n	800afd2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	2200      	movs	r2, #0
 800afd0:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800afd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d104      	bne.n	800afe4 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	781a      	ldrb	r2, [r3, #0]
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800afe4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3710      	adds	r7, #16
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}

0800aff0 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b084      	sub	sp, #16
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aff8:	2300      	movs	r3, #0
 800affa:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800affc:	f107 030e 	add.w	r3, r7, #14
 800b000:	4619      	mov	r1, r3
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f7ff fbb8 	bl	800a778 <VL53L0X_GetDeviceMode>
 800b008:	4603      	mov	r3, r0
 800b00a:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800b00c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d107      	bne.n	800b024 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800b014:	7bbb      	ldrb	r3, [r7, #14]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d104      	bne.n	800b024 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f000 f882 	bl	800b124 <VL53L0X_StartMeasurement>
 800b020:	4603      	mov	r3, r0
 800b022:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800b024:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d104      	bne.n	800b036 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f001 fb13 	bl	800c658 <VL53L0X_measurement_poll_for_completion>
 800b032:	4603      	mov	r3, r0
 800b034:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800b036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d106      	bne.n	800b04c <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800b03e:	7bbb      	ldrb	r3, [r7, #14]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d103      	bne.n	800b04c <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2203      	movs	r2, #3
 800b048:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800b04c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b050:	4618      	mov	r0, r3
 800b052:	3710      	adds	r7, #16
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}

0800b058 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b086      	sub	sp, #24
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
 800b060:	460b      	mov	r3, r1
 800b062:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b064:	2300      	movs	r3, #0
 800b066:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800b06e:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800b070:	7dbb      	ldrb	r3, [r7, #22]
 800b072:	2b01      	cmp	r3, #1
 800b074:	d005      	beq.n	800b082 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800b076:	7dbb      	ldrb	r3, [r7, #22]
 800b078:	2b02      	cmp	r3, #2
 800b07a:	d002      	beq.n	800b082 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800b07c:	7dbb      	ldrb	r3, [r7, #22]
 800b07e:	2b03      	cmp	r3, #3
 800b080:	d147      	bne.n	800b112 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800b082:	f107 030c 	add.w	r3, r7, #12
 800b086:	f107 0210 	add.w	r2, r7, #16
 800b08a:	2101      	movs	r1, #1
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f000 fbc1 	bl	800b814 <VL53L0X_GetInterruptThresholds>
 800b092:	4603      	mov	r3, r0
 800b094:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800b09c:	d803      	bhi.n	800b0a6 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800b09e:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800b0a0:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800b0a4:	d935      	bls.n	800b112 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 800b0a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d131      	bne.n	800b112 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800b0ae:	78fb      	ldrb	r3, [r7, #3]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d006      	beq.n	800b0c2 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 800b0b4:	491a      	ldr	r1, [pc, #104]	; (800b120 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f002 fca6 	bl	800da08 <VL53L0X_load_tuning_settings>
 800b0bc:	4603      	mov	r3, r0
 800b0be:	75fb      	strb	r3, [r7, #23]
 800b0c0:	e027      	b.n	800b112 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800b0c2:	2204      	movs	r2, #4
 800b0c4:	21ff      	movs	r1, #255	; 0xff
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f003 fc6e 	bl	800e9a8 <VL53L0X_WrByte>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	461a      	mov	r2, r3
 800b0d0:	7dfb      	ldrb	r3, [r7, #23]
 800b0d2:	4313      	orrs	r3, r2
 800b0d4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	2170      	movs	r1, #112	; 0x70
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f003 fc64 	bl	800e9a8 <VL53L0X_WrByte>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	461a      	mov	r2, r3
 800b0e4:	7dfb      	ldrb	r3, [r7, #23]
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	21ff      	movs	r1, #255	; 0xff
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f003 fc5a 	bl	800e9a8 <VL53L0X_WrByte>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	461a      	mov	r2, r3
 800b0f8:	7dfb      	ldrb	r3, [r7, #23]
 800b0fa:	4313      	orrs	r3, r2
 800b0fc:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800b0fe:	2200      	movs	r2, #0
 800b100:	2180      	movs	r1, #128	; 0x80
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f003 fc50 	bl	800e9a8 <VL53L0X_WrByte>
 800b108:	4603      	mov	r3, r0
 800b10a:	461a      	mov	r2, r3
 800b10c:	7dfb      	ldrb	r3, [r7, #23]
 800b10e:	4313      	orrs	r3, r2
 800b110:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800b112:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800b116:	4618      	mov	r0, r3
 800b118:	3718      	adds	r7, #24
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}
 800b11e:	bf00      	nop
 800b120:	20000124 	.word	0x20000124

0800b124 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b086      	sub	sp, #24
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b12c:	2300      	movs	r3, #0
 800b12e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800b130:	2301      	movs	r3, #1
 800b132:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800b134:	f107 030e 	add.w	r3, r7, #14
 800b138:	4619      	mov	r1, r3
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f7ff fb1c 	bl	800a778 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b140:	2201      	movs	r2, #1
 800b142:	2180      	movs	r1, #128	; 0x80
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f003 fc2f 	bl	800e9a8 <VL53L0X_WrByte>
 800b14a:	4603      	mov	r3, r0
 800b14c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b14e:	2201      	movs	r2, #1
 800b150:	21ff      	movs	r1, #255	; 0xff
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f003 fc28 	bl	800e9a8 <VL53L0X_WrByte>
 800b158:	4603      	mov	r3, r0
 800b15a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b15c:	2200      	movs	r2, #0
 800b15e:	2100      	movs	r1, #0
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f003 fc21 	bl	800e9a8 <VL53L0X_WrByte>
 800b166:	4603      	mov	r3, r0
 800b168:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 800b170:	461a      	mov	r2, r3
 800b172:	2191      	movs	r1, #145	; 0x91
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f003 fc17 	bl	800e9a8 <VL53L0X_WrByte>
 800b17a:	4603      	mov	r3, r0
 800b17c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800b17e:	2201      	movs	r2, #1
 800b180:	2100      	movs	r1, #0
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f003 fc10 	bl	800e9a8 <VL53L0X_WrByte>
 800b188:	4603      	mov	r3, r0
 800b18a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b18c:	2200      	movs	r2, #0
 800b18e:	21ff      	movs	r1, #255	; 0xff
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f003 fc09 	bl	800e9a8 <VL53L0X_WrByte>
 800b196:	4603      	mov	r3, r0
 800b198:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800b19a:	2200      	movs	r2, #0
 800b19c:	2180      	movs	r1, #128	; 0x80
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f003 fc02 	bl	800e9a8 <VL53L0X_WrByte>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800b1a8:	7bbb      	ldrb	r3, [r7, #14]
 800b1aa:	2b03      	cmp	r3, #3
 800b1ac:	d054      	beq.n	800b258 <VL53L0X_StartMeasurement+0x134>
 800b1ae:	2b03      	cmp	r3, #3
 800b1b0:	dc6c      	bgt.n	800b28c <VL53L0X_StartMeasurement+0x168>
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d002      	beq.n	800b1bc <VL53L0X_StartMeasurement+0x98>
 800b1b6:	2b01      	cmp	r3, #1
 800b1b8:	d034      	beq.n	800b224 <VL53L0X_StartMeasurement+0x100>
 800b1ba:	e067      	b.n	800b28c <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800b1bc:	2201      	movs	r2, #1
 800b1be:	2100      	movs	r1, #0
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f003 fbf1 	bl	800e9a8 <VL53L0X_WrByte>
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800b1ca:	7bfb      	ldrb	r3, [r7, #15]
 800b1cc:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800b1ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d15d      	bne.n	800b292 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800b1da:	693b      	ldr	r3, [r7, #16]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d008      	beq.n	800b1f2 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800b1e0:	f107 030d 	add.w	r3, r7, #13
 800b1e4:	461a      	mov	r2, r3
 800b1e6:	2100      	movs	r1, #0
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f003 fc91 	bl	800eb10 <VL53L0X_RdByte>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800b1f2:	693b      	ldr	r3, [r7, #16]
 800b1f4:	3301      	adds	r3, #1
 800b1f6:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800b1f8:	7b7a      	ldrb	r2, [r7, #13]
 800b1fa:	7bfb      	ldrb	r3, [r7, #15]
 800b1fc:	4013      	ands	r3, r2
 800b1fe:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800b200:	7bfa      	ldrb	r2, [r7, #15]
 800b202:	429a      	cmp	r2, r3
 800b204:	d107      	bne.n	800b216 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800b206:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d103      	bne.n	800b216 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800b20e:	693b      	ldr	r3, [r7, #16]
 800b210:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b214:	d3e1      	bcc.n	800b1da <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800b216:	693b      	ldr	r3, [r7, #16]
 800b218:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b21c:	d339      	bcc.n	800b292 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800b21e:	23f9      	movs	r3, #249	; 0xf9
 800b220:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800b222:	e036      	b.n	800b292 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800b224:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d105      	bne.n	800b238 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800b22c:	2101      	movs	r1, #1
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f7ff ff12 	bl	800b058 <VL53L0X_CheckAndLoadInterruptSettings>
 800b234:	4603      	mov	r3, r0
 800b236:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800b238:	2202      	movs	r2, #2
 800b23a:	2100      	movs	r1, #0
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f003 fbb3 	bl	800e9a8 <VL53L0X_WrByte>
 800b242:	4603      	mov	r3, r0
 800b244:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800b246:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d123      	bne.n	800b296 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	2204      	movs	r2, #4
 800b252:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800b256:	e01e      	b.n	800b296 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800b258:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d105      	bne.n	800b26c <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800b260:	2101      	movs	r1, #1
 800b262:	6878      	ldr	r0, [r7, #4]
 800b264:	f7ff fef8 	bl	800b058 <VL53L0X_CheckAndLoadInterruptSettings>
 800b268:	4603      	mov	r3, r0
 800b26a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800b26c:	2204      	movs	r2, #4
 800b26e:	2100      	movs	r1, #0
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f003 fb99 	bl	800e9a8 <VL53L0X_WrByte>
 800b276:	4603      	mov	r3, r0
 800b278:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800b27a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d10b      	bne.n	800b29a <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2204      	movs	r2, #4
 800b286:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800b28a:	e006      	b.n	800b29a <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800b28c:	23f8      	movs	r3, #248	; 0xf8
 800b28e:	75fb      	strb	r3, [r7, #23]
 800b290:	e004      	b.n	800b29c <VL53L0X_StartMeasurement+0x178>
		break;
 800b292:	bf00      	nop
 800b294:	e002      	b.n	800b29c <VL53L0X_StartMeasurement+0x178>
		break;
 800b296:	bf00      	nop
 800b298:	e000      	b.n	800b29c <VL53L0X_StartMeasurement+0x178>
		break;
 800b29a:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800b29c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3718      	adds	r7, #24
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd80      	pop	{r7, pc}

0800b2a8 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b084      	sub	sp, #16
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800b2bc:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800b2be:	7bbb      	ldrb	r3, [r7, #14]
 800b2c0:	2b04      	cmp	r3, #4
 800b2c2:	d112      	bne.n	800b2ea <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800b2c4:	f107 0308 	add.w	r3, r7, #8
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 fb18 	bl	800b900 <VL53L0X_GetInterruptMaskStatus>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	2b04      	cmp	r3, #4
 800b2d8:	d103      	bne.n	800b2e2 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	2201      	movs	r2, #1
 800b2de:	701a      	strb	r2, [r3, #0]
 800b2e0:	e01c      	b.n	800b31c <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	701a      	strb	r2, [r3, #0]
 800b2e8:	e018      	b.n	800b31c <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800b2ea:	f107 030d 	add.w	r3, r7, #13
 800b2ee:	461a      	mov	r2, r3
 800b2f0:	2114      	movs	r1, #20
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f003 fc0c 	bl	800eb10 <VL53L0X_RdByte>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800b2fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d10b      	bne.n	800b31c <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800b304:	7b7b      	ldrb	r3, [r7, #13]
 800b306:	f003 0301 	and.w	r3, r3, #1
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d003      	beq.n	800b316 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	2201      	movs	r2, #1
 800b312:	701a      	strb	r2, [r3, #0]
 800b314:	e002      	b.n	800b31c <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	2200      	movs	r2, #0
 800b31a:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b31c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b320:	4618      	mov	r0, r3
 800b322:	3710      	adds	r7, #16
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800b328:	b5b0      	push	{r4, r5, r7, lr}
 800b32a:	b096      	sub	sp, #88	; 0x58
 800b32c:	af02      	add	r7, sp, #8
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b332:	2300      	movs	r3, #0
 800b334:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800b338:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b33c:	230c      	movs	r3, #12
 800b33e:	2114      	movs	r1, #20
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f003 fb05 	bl	800e950 <VL53L0X_ReadMulti>
 800b346:	4603      	mov	r3, r0
 800b348:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800b34c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800b350:	2b00      	cmp	r3, #0
 800b352:	f040 80d1 	bne.w	800b4f8 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	2200      	movs	r2, #0
 800b35a:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	2200      	movs	r2, #0
 800b360:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800b362:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b366:	b29b      	uxth	r3, r3
 800b368:	021b      	lsls	r3, r3, #8
 800b36a:	b29a      	uxth	r2, r3
 800b36c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b370:	b29b      	uxth	r3, r3
 800b372:	4413      	add	r3, r2
 800b374:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	2200      	movs	r2, #0
 800b37c:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800b37e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b382:	b29b      	uxth	r3, r3
 800b384:	021b      	lsls	r3, r3, #8
 800b386:	b29a      	uxth	r2, r3
 800b388:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b38c:	b29b      	uxth	r3, r3
 800b38e:	4413      	add	r3, r2
 800b390:	b29b      	uxth	r3, r3
 800b392:	025b      	lsls	r3, r3, #9
 800b394:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b39a:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800b39c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800b3a0:	b29b      	uxth	r3, r3
 800b3a2:	021b      	lsls	r3, r3, #8
 800b3a4:	b29a      	uxth	r2, r3
 800b3a6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800b3aa:	b29b      	uxth	r3, r3
 800b3ac:	4413      	add	r3, r2
 800b3ae:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800b3b2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800b3b6:	025b      	lsls	r3, r3, #9
 800b3b8:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800b3be:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800b3c2:	b29b      	uxth	r3, r3
 800b3c4:	021b      	lsls	r3, r3, #8
 800b3c6:	b29a      	uxth	r2, r3
 800b3c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b3cc:	b29b      	uxth	r3, r3
 800b3ce:	4413      	add	r3, r2
 800b3d0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800b3da:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800b3dc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b3e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 800b3ea:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800b3f2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800b3f6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800b3f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b3fc:	d046      	beq.n	800b48c <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800b3fe:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800b400:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800b404:	fb02 f303 	mul.w	r3, r2, r3
 800b408:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b40c:	4a57      	ldr	r2, [pc, #348]	; (800b56c <VL53L0X_GetRangingMeasurementData+0x244>)
 800b40e:	fb82 1203 	smull	r1, r2, r2, r3
 800b412:	1192      	asrs	r2, r2, #6
 800b414:	17db      	asrs	r3, r3, #31
 800b416:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800b418:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a1b      	ldr	r3, [r3, #32]
 800b420:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	7f1b      	ldrb	r3, [r3, #28]
 800b426:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800b42a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d02c      	beq.n	800b48c <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800b432:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b434:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800b438:	fb02 f303 	mul.w	r3, r2, r3
 800b43c:	121a      	asrs	r2, r3, #8
					<= 0) {
 800b43e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 800b440:	429a      	cmp	r2, r3
 800b442:	d10d      	bne.n	800b460 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 800b444:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d004      	beq.n	800b456 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 800b44c:	f242 23b8 	movw	r3, #8888	; 0x22b8
 800b450:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800b454:	e016      	b.n	800b484 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 800b456:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 800b45a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800b45e:	e011      	b.n	800b484 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800b460:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800b464:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b466:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800b46a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b46c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 800b470:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800b474:	121b      	asrs	r3, r3, #8
 800b476:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800b478:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b47a:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800b47c:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800b480:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800b484:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800b488:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800b48c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b490:	2b00      	cmp	r3, #0
 800b492:	d00d      	beq.n	800b4b0 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800b494:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800b498:	089b      	lsrs	r3, r3, #2
 800b49a:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800b4a0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800b4a4:	b2db      	uxtb	r3, r3
 800b4a6:	019b      	lsls	r3, r3, #6
 800b4a8:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	75da      	strb	r2, [r3, #23]
 800b4ae:	e006      	b.n	800b4be <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800b4b6:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800b4be:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800b4c2:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800b4c6:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800b4ca:	9301      	str	r3, [sp, #4]
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	4613      	mov	r3, r2
 800b4d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b4d4:	6878      	ldr	r0, [r7, #4]
 800b4d6:	f002 ff35 	bl	800e344 <VL53L0X_get_pal_range_status>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	461a      	mov	r2, r3
 800b4de:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800b4e2:	4313      	orrs	r3, r2
 800b4e4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800b4e8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d103      	bne.n	800b4f8 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800b4f0:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b4f8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d12f      	bne.n	800b560 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f107 040c 	add.w	r4, r7, #12
 800b506:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800b50a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b50c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b50e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b512:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800b51a:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800b520:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800b528:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800b52e:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800b534:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800b53a:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800b540:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800b546:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800b550:	f107 050c 	add.w	r5, r7, #12
 800b554:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b556:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b558:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b55c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b560:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800b564:	4618      	mov	r0, r3
 800b566:	3750      	adds	r7, #80	; 0x50
 800b568:	46bd      	mov	sp, r7
 800b56a:	bdb0      	pop	{r4, r5, r7, pc}
 800b56c:	10624dd3 	.word	0x10624dd3

0800b570 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b57a:	2300      	movs	r3, #0
 800b57c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800b57e:	2100      	movs	r1, #0
 800b580:	6878      	ldr	r0, [r7, #4]
 800b582:	f7ff f8cd 	bl	800a720 <VL53L0X_SetDeviceMode>
 800b586:	4603      	mov	r3, r0
 800b588:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b58a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d104      	bne.n	800b59c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f7ff fd2c 	bl	800aff0 <VL53L0X_PerformSingleMeasurement>
 800b598:	4603      	mov	r3, r0
 800b59a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800b59c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d105      	bne.n	800b5b0 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800b5a4:	6839      	ldr	r1, [r7, #0]
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	f7ff febe 	bl	800b328 <VL53L0X_GetRangingMeasurementData>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800b5b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d105      	bne.n	800b5c4 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b5b8:	2100      	movs	r1, #0
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f000 f960 	bl	800b880 <VL53L0X_ClearInterruptMask>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800b5c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3710      	adds	r7, #16
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd80      	pop	{r7, pc}

0800b5d0 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b084      	sub	sp, #16
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	4608      	mov	r0, r1
 800b5da:	4611      	mov	r1, r2
 800b5dc:	461a      	mov	r2, r3
 800b5de:	4603      	mov	r3, r0
 800b5e0:	70fb      	strb	r3, [r7, #3]
 800b5e2:	460b      	mov	r3, r1
 800b5e4:	70bb      	strb	r3, [r7, #2]
 800b5e6:	4613      	mov	r3, r2
 800b5e8:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800b5ee:	78fb      	ldrb	r3, [r7, #3]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d002      	beq.n	800b5fa <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800b5f4:	23f6      	movs	r3, #246	; 0xf6
 800b5f6:	73fb      	strb	r3, [r7, #15]
 800b5f8:	e105      	b.n	800b806 <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800b5fa:	78bb      	ldrb	r3, [r7, #2]
 800b5fc:	2b14      	cmp	r3, #20
 800b5fe:	d110      	bne.n	800b622 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800b600:	7e3b      	ldrb	r3, [r7, #24]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d102      	bne.n	800b60c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800b606:	2310      	movs	r3, #16
 800b608:	73bb      	strb	r3, [r7, #14]
 800b60a:	e001      	b.n	800b610 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800b60c:	2301      	movs	r3, #1
 800b60e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800b610:	7bbb      	ldrb	r3, [r7, #14]
 800b612:	461a      	mov	r2, r3
 800b614:	2184      	movs	r1, #132	; 0x84
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	f003 f9c6 	bl	800e9a8 <VL53L0X_WrByte>
 800b61c:	4603      	mov	r3, r0
 800b61e:	73fb      	strb	r3, [r7, #15]
 800b620:	e0f1      	b.n	800b806 <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800b622:	78bb      	ldrb	r3, [r7, #2]
 800b624:	2b15      	cmp	r3, #21
 800b626:	f040 8097 	bne.w	800b758 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b62a:	2201      	movs	r2, #1
 800b62c:	21ff      	movs	r1, #255	; 0xff
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f003 f9ba 	bl	800e9a8 <VL53L0X_WrByte>
 800b634:	4603      	mov	r3, r0
 800b636:	461a      	mov	r2, r3
 800b638:	7bfb      	ldrb	r3, [r7, #15]
 800b63a:	4313      	orrs	r3, r2
 800b63c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b63e:	2200      	movs	r2, #0
 800b640:	2100      	movs	r1, #0
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f003 f9b0 	bl	800e9a8 <VL53L0X_WrByte>
 800b648:	4603      	mov	r3, r0
 800b64a:	461a      	mov	r2, r3
 800b64c:	7bfb      	ldrb	r3, [r7, #15]
 800b64e:	4313      	orrs	r3, r2
 800b650:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b652:	2200      	movs	r2, #0
 800b654:	21ff      	movs	r1, #255	; 0xff
 800b656:	6878      	ldr	r0, [r7, #4]
 800b658:	f003 f9a6 	bl	800e9a8 <VL53L0X_WrByte>
 800b65c:	4603      	mov	r3, r0
 800b65e:	461a      	mov	r2, r3
 800b660:	7bfb      	ldrb	r3, [r7, #15]
 800b662:	4313      	orrs	r3, r2
 800b664:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b666:	2201      	movs	r2, #1
 800b668:	2180      	movs	r1, #128	; 0x80
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f003 f99c 	bl	800e9a8 <VL53L0X_WrByte>
 800b670:	4603      	mov	r3, r0
 800b672:	461a      	mov	r2, r3
 800b674:	7bfb      	ldrb	r3, [r7, #15]
 800b676:	4313      	orrs	r3, r2
 800b678:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800b67a:	2202      	movs	r2, #2
 800b67c:	2185      	movs	r1, #133	; 0x85
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f003 f992 	bl	800e9a8 <VL53L0X_WrByte>
 800b684:	4603      	mov	r3, r0
 800b686:	461a      	mov	r2, r3
 800b688:	7bfb      	ldrb	r3, [r7, #15]
 800b68a:	4313      	orrs	r3, r2
 800b68c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800b68e:	2204      	movs	r2, #4
 800b690:	21ff      	movs	r1, #255	; 0xff
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f003 f988 	bl	800e9a8 <VL53L0X_WrByte>
 800b698:	4603      	mov	r3, r0
 800b69a:	461a      	mov	r2, r3
 800b69c:	7bfb      	ldrb	r3, [r7, #15]
 800b69e:	4313      	orrs	r3, r2
 800b6a0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	21cd      	movs	r1, #205	; 0xcd
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f003 f97e 	bl	800e9a8 <VL53L0X_WrByte>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	461a      	mov	r2, r3
 800b6b0:	7bfb      	ldrb	r3, [r7, #15]
 800b6b2:	4313      	orrs	r3, r2
 800b6b4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800b6b6:	2211      	movs	r2, #17
 800b6b8:	21cc      	movs	r1, #204	; 0xcc
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f003 f974 	bl	800e9a8 <VL53L0X_WrByte>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	7bfb      	ldrb	r3, [r7, #15]
 800b6c6:	4313      	orrs	r3, r2
 800b6c8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800b6ca:	2207      	movs	r2, #7
 800b6cc:	21ff      	movs	r1, #255	; 0xff
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	f003 f96a 	bl	800e9a8 <VL53L0X_WrByte>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	461a      	mov	r2, r3
 800b6d8:	7bfb      	ldrb	r3, [r7, #15]
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800b6de:	2200      	movs	r2, #0
 800b6e0:	21be      	movs	r1, #190	; 0xbe
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f003 f960 	bl	800e9a8 <VL53L0X_WrByte>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	461a      	mov	r2, r3
 800b6ec:	7bfb      	ldrb	r3, [r7, #15]
 800b6ee:	4313      	orrs	r3, r2
 800b6f0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800b6f2:	2206      	movs	r2, #6
 800b6f4:	21ff      	movs	r1, #255	; 0xff
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f003 f956 	bl	800e9a8 <VL53L0X_WrByte>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	461a      	mov	r2, r3
 800b700:	7bfb      	ldrb	r3, [r7, #15]
 800b702:	4313      	orrs	r3, r2
 800b704:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800b706:	2209      	movs	r2, #9
 800b708:	21cc      	movs	r1, #204	; 0xcc
 800b70a:	6878      	ldr	r0, [r7, #4]
 800b70c:	f003 f94c 	bl	800e9a8 <VL53L0X_WrByte>
 800b710:	4603      	mov	r3, r0
 800b712:	461a      	mov	r2, r3
 800b714:	7bfb      	ldrb	r3, [r7, #15]
 800b716:	4313      	orrs	r3, r2
 800b718:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b71a:	2200      	movs	r2, #0
 800b71c:	21ff      	movs	r1, #255	; 0xff
 800b71e:	6878      	ldr	r0, [r7, #4]
 800b720:	f003 f942 	bl	800e9a8 <VL53L0X_WrByte>
 800b724:	4603      	mov	r3, r0
 800b726:	461a      	mov	r2, r3
 800b728:	7bfb      	ldrb	r3, [r7, #15]
 800b72a:	4313      	orrs	r3, r2
 800b72c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b72e:	2201      	movs	r2, #1
 800b730:	21ff      	movs	r1, #255	; 0xff
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f003 f938 	bl	800e9a8 <VL53L0X_WrByte>
 800b738:	4603      	mov	r3, r0
 800b73a:	461a      	mov	r2, r3
 800b73c:	7bfb      	ldrb	r3, [r7, #15]
 800b73e:	4313      	orrs	r3, r2
 800b740:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b742:	2200      	movs	r2, #0
 800b744:	2100      	movs	r1, #0
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f003 f92e 	bl	800e9a8 <VL53L0X_WrByte>
 800b74c:	4603      	mov	r3, r0
 800b74e:	461a      	mov	r2, r3
 800b750:	7bfb      	ldrb	r3, [r7, #15]
 800b752:	4313      	orrs	r3, r2
 800b754:	73fb      	strb	r3, [r7, #15]
 800b756:	e056      	b.n	800b806 <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800b758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d120      	bne.n	800b7a2 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 800b760:	787b      	ldrb	r3, [r7, #1]
 800b762:	2b04      	cmp	r3, #4
 800b764:	d81b      	bhi.n	800b79e <VL53L0X_SetGpioConfig+0x1ce>
 800b766:	a201      	add	r2, pc, #4	; (adr r2, 800b76c <VL53L0X_SetGpioConfig+0x19c>)
 800b768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b76c:	0800b781 	.word	0x0800b781
 800b770:	0800b787 	.word	0x0800b787
 800b774:	0800b78d 	.word	0x0800b78d
 800b778:	0800b793 	.word	0x0800b793
 800b77c:	0800b799 	.word	0x0800b799
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800b780:	2300      	movs	r3, #0
 800b782:	73bb      	strb	r3, [r7, #14]
				break;
 800b784:	e00d      	b.n	800b7a2 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800b786:	2301      	movs	r3, #1
 800b788:	73bb      	strb	r3, [r7, #14]
				break;
 800b78a:	e00a      	b.n	800b7a2 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800b78c:	2302      	movs	r3, #2
 800b78e:	73bb      	strb	r3, [r7, #14]
				break;
 800b790:	e007      	b.n	800b7a2 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800b792:	2303      	movs	r3, #3
 800b794:	73bb      	strb	r3, [r7, #14]
				break;
 800b796:	e004      	b.n	800b7a2 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800b798:	2304      	movs	r3, #4
 800b79a:	73bb      	strb	r3, [r7, #14]
				break;
 800b79c:	e001      	b.n	800b7a2 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 800b79e:	23f5      	movs	r3, #245	; 0xf5
 800b7a0:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 800b7a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d107      	bne.n	800b7ba <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800b7aa:	7bbb      	ldrb	r3, [r7, #14]
 800b7ac:	461a      	mov	r2, r3
 800b7ae:	210a      	movs	r1, #10
 800b7b0:	6878      	ldr	r0, [r7, #4]
 800b7b2:	f003 f8f9 	bl	800e9a8 <VL53L0X_WrByte>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800b7ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d10f      	bne.n	800b7e2 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800b7c2:	7e3b      	ldrb	r3, [r7, #24]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d102      	bne.n	800b7ce <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	73bb      	strb	r3, [r7, #14]
 800b7cc:	e001      	b.n	800b7d2 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 800b7ce:	2310      	movs	r3, #16
 800b7d0:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800b7d2:	7bbb      	ldrb	r3, [r7, #14]
 800b7d4:	22ef      	movs	r2, #239	; 0xef
 800b7d6:	2184      	movs	r1, #132	; 0x84
 800b7d8:	6878      	ldr	r0, [r7, #4]
 800b7da:	f003 f965 	bl	800eaa8 <VL53L0X_UpdateByte>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800b7e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d103      	bne.n	800b7f2 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	787a      	ldrb	r2, [r7, #1]
 800b7ee:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800b7f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d105      	bne.n	800b806 <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b7fa:	2100      	movs	r1, #0
 800b7fc:	6878      	ldr	r0, [r7, #4]
 800b7fe:	f000 f83f 	bl	800b880 <VL53L0X_ClearInterruptMask>
 800b802:	4603      	mov	r3, r0
 800b804:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b806:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3710      	adds	r7, #16
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
 800b812:	bf00      	nop

0800b814 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b086      	sub	sp, #24
 800b818:	af00      	add	r7, sp, #0
 800b81a:	60f8      	str	r0, [r7, #12]
 800b81c:	607a      	str	r2, [r7, #4]
 800b81e:	603b      	str	r3, [r7, #0]
 800b820:	460b      	mov	r3, r1
 800b822:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b824:	2300      	movs	r3, #0
 800b826:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800b828:	f107 0314 	add.w	r3, r7, #20
 800b82c:	461a      	mov	r2, r3
 800b82e:	210e      	movs	r1, #14
 800b830:	68f8      	ldr	r0, [r7, #12]
 800b832:	f003 f997 	bl	800eb64 <VL53L0X_RdWord>
 800b836:	4603      	mov	r3, r0
 800b838:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800b83a:	8abb      	ldrh	r3, [r7, #20]
 800b83c:	045b      	lsls	r3, r3, #17
 800b83e:	461a      	mov	r2, r3
 800b840:	4b0e      	ldr	r3, [pc, #56]	; (800b87c <VL53L0X_GetInterruptThresholds+0x68>)
 800b842:	4013      	ands	r3, r2
 800b844:	687a      	ldr	r2, [r7, #4]
 800b846:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800b848:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d10f      	bne.n	800b870 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800b850:	f107 0314 	add.w	r3, r7, #20
 800b854:	461a      	mov	r2, r3
 800b856:	210c      	movs	r1, #12
 800b858:	68f8      	ldr	r0, [r7, #12]
 800b85a:	f003 f983 	bl	800eb64 <VL53L0X_RdWord>
 800b85e:	4603      	mov	r3, r0
 800b860:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800b862:	8abb      	ldrh	r3, [r7, #20]
 800b864:	045b      	lsls	r3, r3, #17
 800b866:	461a      	mov	r2, r3
 800b868:	4b04      	ldr	r3, [pc, #16]	; (800b87c <VL53L0X_GetInterruptThresholds+0x68>)
 800b86a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800b86c:	683a      	ldr	r2, [r7, #0]
 800b86e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b870:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b874:	4618      	mov	r0, r3
 800b876:	3718      	adds	r7, #24
 800b878:	46bd      	mov	sp, r7
 800b87a:	bd80      	pop	{r7, pc}
 800b87c:	1ffe0000 	.word	0x1ffe0000

0800b880 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b084      	sub	sp, #16
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
 800b888:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b88a:	2300      	movs	r3, #0
 800b88c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800b88e:	2300      	movs	r3, #0
 800b890:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800b892:	2201      	movs	r2, #1
 800b894:	210b      	movs	r1, #11
 800b896:	6878      	ldr	r0, [r7, #4]
 800b898:	f003 f886 	bl	800e9a8 <VL53L0X_WrByte>
 800b89c:	4603      	mov	r3, r0
 800b89e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	210b      	movs	r1, #11
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f003 f87f 	bl	800e9a8 <VL53L0X_WrByte>
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	7bfb      	ldrb	r3, [r7, #15]
 800b8b0:	4313      	orrs	r3, r2
 800b8b2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800b8b4:	f107 030d 	add.w	r3, r7, #13
 800b8b8:	461a      	mov	r2, r3
 800b8ba:	2113      	movs	r1, #19
 800b8bc:	6878      	ldr	r0, [r7, #4]
 800b8be:	f003 f927 	bl	800eb10 <VL53L0X_RdByte>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	461a      	mov	r2, r3
 800b8c6:	7bfb      	ldrb	r3, [r7, #15]
 800b8c8:	4313      	orrs	r3, r2
 800b8ca:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800b8cc:	7bbb      	ldrb	r3, [r7, #14]
 800b8ce:	3301      	adds	r3, #1
 800b8d0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800b8d2:	7b7b      	ldrb	r3, [r7, #13]
 800b8d4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d006      	beq.n	800b8ea <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800b8dc:	7bbb      	ldrb	r3, [r7, #14]
 800b8de:	2b02      	cmp	r3, #2
 800b8e0:	d803      	bhi.n	800b8ea <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800b8e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d0d3      	beq.n	800b892 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800b8ea:	7bbb      	ldrb	r3, [r7, #14]
 800b8ec:	2b02      	cmp	r3, #2
 800b8ee:	d901      	bls.n	800b8f4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800b8f0:	23f4      	movs	r3, #244	; 0xf4
 800b8f2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800b8f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3710      	adds	r7, #16
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b084      	sub	sp, #16
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
 800b908:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b90a:	2300      	movs	r3, #0
 800b90c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800b90e:	f107 030e 	add.w	r3, r7, #14
 800b912:	461a      	mov	r2, r3
 800b914:	2113      	movs	r1, #19
 800b916:	6878      	ldr	r0, [r7, #4]
 800b918:	f003 f8fa 	bl	800eb10 <VL53L0X_RdByte>
 800b91c:	4603      	mov	r3, r0
 800b91e:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800b920:	7bbb      	ldrb	r3, [r7, #14]
 800b922:	f003 0207 	and.w	r2, r3, #7
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800b92a:	7bbb      	ldrb	r3, [r7, #14]
 800b92c:	f003 0318 	and.w	r3, r3, #24
 800b930:	2b00      	cmp	r3, #0
 800b932:	d001      	beq.n	800b938 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800b934:	23fa      	movs	r3, #250	; 0xfa
 800b936:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800b938:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	3710      	adds	r7, #16
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}

0800b944 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b084      	sub	sp, #16
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
 800b94c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b94e:	2300      	movs	r3, #0
 800b950:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800b952:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800b956:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800b958:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b95c:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800b95e:	f107 0308 	add.w	r3, r7, #8
 800b962:	461a      	mov	r2, r3
 800b964:	2128      	movs	r1, #40	; 0x28
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f003 f8fc 	bl	800eb64 <VL53L0X_RdWord>
 800b96c:	4603      	mov	r3, r0
 800b96e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800b970:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d11e      	bne.n	800b9b6 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800b978:	893b      	ldrh	r3, [r7, #8]
 800b97a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b97e:	b29b      	uxth	r3, r3
 800b980:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800b982:	893b      	ldrh	r3, [r7, #8]
 800b984:	461a      	mov	r2, r3
 800b986:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b98a:	429a      	cmp	r2, r3
 800b98c:	dd0b      	ble.n	800b9a6 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800b98e:	893a      	ldrh	r2, [r7, #8]
 800b990:	897b      	ldrh	r3, [r7, #10]
 800b992:	1ad3      	subs	r3, r2, r3
 800b994:	b29b      	uxth	r3, r3
 800b996:	b21b      	sxth	r3, r3
 800b998:	461a      	mov	r2, r3
					* 250;
 800b99a:	23fa      	movs	r3, #250	; 0xfa
 800b99c:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	601a      	str	r2, [r3, #0]
 800b9a4:	e007      	b.n	800b9b6 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800b9a6:	893b      	ldrh	r3, [r7, #8]
 800b9a8:	b21b      	sxth	r3, r3
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	23fa      	movs	r3, #250	; 0xfa
 800b9ae:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800b9b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3710      	adds	r7, #16
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}

0800b9c2 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800b9c2:	b480      	push	{r7}
 800b9c4:	b08b      	sub	sp, #44	; 0x2c
 800b9c6:	af00      	add	r7, sp, #0
 800b9c8:	60f8      	str	r0, [r7, #12]
 800b9ca:	60b9      	str	r1, [r7, #8]
 800b9cc:	607a      	str	r2, [r7, #4]
 800b9ce:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800b9d0:	2308      	movs	r3, #8
 800b9d2:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	f04f 32ff 	mov.w	r2, #4294967295
 800b9de:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800b9e0:	687a      	ldr	r2, [r7, #4]
 800b9e2:	69bb      	ldr	r3, [r7, #24]
 800b9e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9e8:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	69ba      	ldr	r2, [r7, #24]
 800b9ee:	fbb3 f2f2 	udiv	r2, r3, r2
 800b9f2:	69b9      	ldr	r1, [r7, #24]
 800b9f4:	fb01 f202 	mul.w	r2, r1, r2
 800b9f8:	1a9b      	subs	r3, r3, r2
 800b9fa:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800b9fc:	697b      	ldr	r3, [r7, #20]
 800b9fe:	627b      	str	r3, [r7, #36]	; 0x24
 800ba00:	e030      	b.n	800ba64 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800ba02:	2300      	movs	r3, #0
 800ba04:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800ba06:	68fa      	ldr	r2, [r7, #12]
 800ba08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba0a:	4413      	add	r3, r2
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800ba10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	429a      	cmp	r2, r3
 800ba16:	d11e      	bne.n	800ba56 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800ba18:	7ffa      	ldrb	r2, [r7, #31]
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	fa42 f303 	asr.w	r3, r2, r3
 800ba20:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800ba22:	693b      	ldr	r3, [r7, #16]
 800ba24:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800ba26:	e016      	b.n	800ba56 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800ba28:	7ffb      	ldrb	r3, [r7, #31]
 800ba2a:	f003 0301 	and.w	r3, r3, #1
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d00b      	beq.n	800ba4a <get_next_good_spad+0x88>
				success = 1;
 800ba32:	2301      	movs	r3, #1
 800ba34:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800ba36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba38:	69ba      	ldr	r2, [r7, #24]
 800ba3a:	fb03 f202 	mul.w	r2, r3, r2
 800ba3e:	6a3b      	ldr	r3, [r7, #32]
 800ba40:	4413      	add	r3, r2
 800ba42:	461a      	mov	r2, r3
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	601a      	str	r2, [r3, #0]
				break;
 800ba48:	e009      	b.n	800ba5e <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800ba4a:	7ffb      	ldrb	r3, [r7, #31]
 800ba4c:	085b      	lsrs	r3, r3, #1
 800ba4e:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800ba50:	6a3b      	ldr	r3, [r7, #32]
 800ba52:	3301      	adds	r3, #1
 800ba54:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800ba56:	6a3a      	ldr	r2, [r7, #32]
 800ba58:	69bb      	ldr	r3, [r7, #24]
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	d3e4      	bcc.n	800ba28 <get_next_good_spad+0x66>
				coarseIndex++) {
 800ba5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba60:	3301      	adds	r3, #1
 800ba62:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800ba64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	429a      	cmp	r2, r3
 800ba6a:	d202      	bcs.n	800ba72 <get_next_good_spad+0xb0>
 800ba6c:	7fbb      	ldrb	r3, [r7, #30]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d0c7      	beq.n	800ba02 <get_next_good_spad+0x40>
		}
	}
}
 800ba72:	bf00      	nop
 800ba74:	372c      	adds	r7, #44	; 0x2c
 800ba76:	46bd      	mov	sp, r7
 800ba78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7c:	4770      	bx	lr
	...

0800ba80 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800ba80:	b480      	push	{r7}
 800ba82:	b085      	sub	sp, #20
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800ba88:	2301      	movs	r3, #1
 800ba8a:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	099b      	lsrs	r3, r3, #6
 800ba90:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800ba92:	4a07      	ldr	r2, [pc, #28]	; (800bab0 <is_aperture+0x30>)
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d101      	bne.n	800baa2 <is_aperture+0x22>
		isAperture = 0;
 800ba9e:	2300      	movs	r3, #0
 800baa0:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800baa2:	7bfb      	ldrb	r3, [r7, #15]
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	3714      	adds	r7, #20
 800baa8:	46bd      	mov	sp, r7
 800baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baae:	4770      	bx	lr
 800bab0:	200002dc 	.word	0x200002dc

0800bab4 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b089      	sub	sp, #36	; 0x24
 800bab8:	af00      	add	r7, sp, #0
 800baba:	60f8      	str	r0, [r7, #12]
 800babc:	60b9      	str	r1, [r7, #8]
 800babe:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800bac0:	2300      	movs	r3, #0
 800bac2:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800bac4:	2308      	movs	r3, #8
 800bac6:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800bac8:	687a      	ldr	r2, [r7, #4]
 800baca:	69bb      	ldr	r3, [r7, #24]
 800bacc:	fbb2 f3f3 	udiv	r3, r2, r3
 800bad0:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	69ba      	ldr	r2, [r7, #24]
 800bad6:	fbb3 f2f2 	udiv	r2, r3, r2
 800bada:	69b9      	ldr	r1, [r7, #24]
 800badc:	fb01 f202 	mul.w	r2, r1, r2
 800bae0:	1a9b      	subs	r3, r3, r2
 800bae2:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800bae4:	697a      	ldr	r2, [r7, #20]
 800bae6:	68bb      	ldr	r3, [r7, #8]
 800bae8:	429a      	cmp	r2, r3
 800baea:	d302      	bcc.n	800baf2 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800baec:	23ce      	movs	r3, #206	; 0xce
 800baee:	77fb      	strb	r3, [r7, #31]
 800baf0:	e010      	b.n	800bb14 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800baf2:	68fa      	ldr	r2, [r7, #12]
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	4413      	add	r3, r2
 800baf8:	781b      	ldrb	r3, [r3, #0]
 800bafa:	b25a      	sxtb	r2, r3
 800bafc:	2101      	movs	r1, #1
 800bafe:	693b      	ldr	r3, [r7, #16]
 800bb00:	fa01 f303 	lsl.w	r3, r1, r3
 800bb04:	b25b      	sxtb	r3, r3
 800bb06:	4313      	orrs	r3, r2
 800bb08:	b259      	sxtb	r1, r3
 800bb0a:	68fa      	ldr	r2, [r7, #12]
 800bb0c:	697b      	ldr	r3, [r7, #20]
 800bb0e:	4413      	add	r3, r2
 800bb10:	b2ca      	uxtb	r2, r1
 800bb12:	701a      	strb	r2, [r3, #0]

	return status;
 800bb14:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3724      	adds	r7, #36	; 0x24
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb22:	4770      	bx	lr

0800bb24 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b084      	sub	sp, #16
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800bb2e:	2306      	movs	r3, #6
 800bb30:	683a      	ldr	r2, [r7, #0]
 800bb32:	21b0      	movs	r1, #176	; 0xb0
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	f002 fedb 	bl	800e8f0 <VL53L0X_WriteMulti>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800bb3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3710      	adds	r7, #16
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}

0800bb4a <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800bb4a:	b580      	push	{r7, lr}
 800bb4c:	b084      	sub	sp, #16
 800bb4e:	af00      	add	r7, sp, #0
 800bb50:	6078      	str	r0, [r7, #4]
 800bb52:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800bb54:	2306      	movs	r3, #6
 800bb56:	683a      	ldr	r2, [r7, #0]
 800bb58:	21b0      	movs	r1, #176	; 0xb0
 800bb5a:	6878      	ldr	r0, [r7, #4]
 800bb5c:	f002 fef8 	bl	800e950 <VL53L0X_ReadMulti>
 800bb60:	4603      	mov	r3, r0
 800bb62:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800bb64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb68:	4618      	mov	r0, r3
 800bb6a:	3710      	adds	r7, #16
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	bd80      	pop	{r7, pc}

0800bb70 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b08c      	sub	sp, #48	; 0x30
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	60f8      	str	r0, [r7, #12]
 800bb78:	607a      	str	r2, [r7, #4]
 800bb7a:	603b      	str	r3, [r7, #0]
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800bb80:	2300      	movs	r3, #0
 800bb82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800bb86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb88:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800bb8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb8c:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800bb8e:	2300      	movs	r3, #0
 800bb90:	62bb      	str	r3, [r7, #40]	; 0x28
 800bb92:	e02b      	b.n	800bbec <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800bb94:	f107 031c 	add.w	r3, r7, #28
 800bb98:	6a3a      	ldr	r2, [r7, #32]
 800bb9a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f7ff ff10 	bl	800b9c2 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800bba2:	69fb      	ldr	r3, [r7, #28]
 800bba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bba8:	d103      	bne.n	800bbb2 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800bbaa:	23ce      	movs	r3, #206	; 0xce
 800bbac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800bbb0:	e020      	b.n	800bbf4 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800bbb2:	69fb      	ldr	r3, [r7, #28]
 800bbb4:	461a      	mov	r2, r3
 800bbb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bbb8:	4413      	add	r3, r2
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f7ff ff60 	bl	800ba80 <is_aperture>
 800bbc0:	4603      	mov	r3, r0
 800bbc2:	461a      	mov	r2, r3
 800bbc4:	7afb      	ldrb	r3, [r7, #11]
 800bbc6:	4293      	cmp	r3, r2
 800bbc8:	d003      	beq.n	800bbd2 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800bbca:	23ce      	movs	r3, #206	; 0xce
 800bbcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800bbd0:	e010      	b.n	800bbf4 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800bbd2:	69fb      	ldr	r3, [r7, #28]
 800bbd4:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800bbd6:	6a3a      	ldr	r2, [r7, #32]
 800bbd8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bbda:	6838      	ldr	r0, [r7, #0]
 800bbdc:	f7ff ff6a 	bl	800bab4 <enable_spad_bit>
		currentSpad++;
 800bbe0:	6a3b      	ldr	r3, [r7, #32]
 800bbe2:	3301      	adds	r3, #1
 800bbe4:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800bbe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbe8:	3301      	adds	r3, #1
 800bbea:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bbee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bbf0:	429a      	cmp	r2, r3
 800bbf2:	d3cf      	bcc.n	800bb94 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800bbf4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bbf6:	6a3a      	ldr	r2, [r7, #32]
 800bbf8:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800bbfa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d106      	bne.n	800bc10 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800bc02:	6839      	ldr	r1, [r7, #0]
 800bc04:	68f8      	ldr	r0, [r7, #12]
 800bc06:	f7ff ff8d 	bl	800bb24 <set_ref_spad_map>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800bc10:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d121      	bne.n	800bc5c <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800bc18:	f107 0314 	add.w	r3, r7, #20
 800bc1c:	4619      	mov	r1, r3
 800bc1e:	68f8      	ldr	r0, [r7, #12]
 800bc20:	f7ff ff93 	bl	800bb4a <get_ref_spad_map>
 800bc24:	4603      	mov	r3, r0
 800bc26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800bc2e:	e011      	b.n	800bc54 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800bc30:	683a      	ldr	r2, [r7, #0]
 800bc32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc34:	4413      	add	r3, r2
 800bc36:	781a      	ldrb	r2, [r3, #0]
 800bc38:	f107 0114 	add.w	r1, r7, #20
 800bc3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc3e:	440b      	add	r3, r1
 800bc40:	781b      	ldrb	r3, [r3, #0]
 800bc42:	429a      	cmp	r2, r3
 800bc44:	d003      	beq.n	800bc4e <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800bc46:	23ce      	movs	r3, #206	; 0xce
 800bc48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 800bc4c:	e006      	b.n	800bc5c <enable_ref_spads+0xec>
			}
			i++;
 800bc4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc50:	3301      	adds	r3, #1
 800bc52:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800bc54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc58:	429a      	cmp	r2, r3
 800bc5a:	d3e9      	bcc.n	800bc30 <enable_ref_spads+0xc0>
		}
	}
	return status;
 800bc5c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3730      	adds	r7, #48	; 0x30
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}

0800bc68 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b08a      	sub	sp, #40	; 0x28
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
 800bc70:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800bc72:	2300      	movs	r3, #0
 800bc74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800bc78:	2300      	movs	r3, #0
 800bc7a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800bc84:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800bc88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d107      	bne.n	800bca0 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800bc90:	22c0      	movs	r2, #192	; 0xc0
 800bc92:	2101      	movs	r1, #1
 800bc94:	6878      	ldr	r0, [r7, #4]
 800bc96:	f002 fe87 	bl	800e9a8 <VL53L0X_WrByte>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800bca0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d108      	bne.n	800bcba <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800bca8:	f107 0308 	add.w	r3, r7, #8
 800bcac:	4619      	mov	r1, r3
 800bcae:	6878      	ldr	r0, [r7, #4]
 800bcb0:	f7ff fc5e 	bl	800b570 <VL53L0X_PerformSingleRangingMeasurement>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800bcba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d107      	bne.n	800bcd2 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	21ff      	movs	r1, #255	; 0xff
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f002 fe6e 	bl	800e9a8 <VL53L0X_WrByte>
 800bccc:	4603      	mov	r3, r0
 800bcce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800bcd2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d107      	bne.n	800bcea <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800bcda:	683a      	ldr	r2, [r7, #0]
 800bcdc:	21b6      	movs	r1, #182	; 0xb6
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f002 ff40 	bl	800eb64 <VL53L0X_RdWord>
 800bce4:	4603      	mov	r3, r0
 800bce6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800bcea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d107      	bne.n	800bd02 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	21ff      	movs	r1, #255	; 0xff
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f002 fe56 	bl	800e9a8 <VL53L0X_WrByte>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800bd02:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d112      	bne.n	800bd30 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800bd0a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800bd0e:	461a      	mov	r2, r3
 800bd10:	2101      	movs	r1, #1
 800bd12:	6878      	ldr	r0, [r7, #4]
 800bd14:	f002 fe48 	bl	800e9a8 <VL53L0X_WrByte>
 800bd18:	4603      	mov	r3, r0
 800bd1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800bd1e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d104      	bne.n	800bd30 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800bd2c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 800bd30:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800bd34:	4618      	mov	r0, r3
 800bd36:	3728      	adds	r7, #40	; 0x28
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	bd80      	pop	{r7, pc}

0800bd3c <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800bd3c:	b590      	push	{r4, r7, lr}
 800bd3e:	b09d      	sub	sp, #116	; 0x74
 800bd40:	af06      	add	r7, sp, #24
 800bd42:	60f8      	str	r0, [r7, #12]
 800bd44:	60b9      	str	r1, [r7, #8]
 800bd46:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800bd4e:	23b4      	movs	r3, #180	; 0xb4
 800bd50:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800bd54:	2303      	movs	r3, #3
 800bd56:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 800bd58:	232c      	movs	r3, #44	; 0x2c
 800bd5a:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 800bd60:	2300      	movs	r3, #0
 800bd62:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800bd64:	2300      	movs	r3, #0
 800bd66:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800bd68:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800bd6c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800bd6e:	2300      	movs	r3, #0
 800bd70:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800bd72:	2300      	movs	r3, #0
 800bd74:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800bd76:	2306      	movs	r3, #6
 800bd78:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800bd82:	2300      	movs	r3, #0
 800bd84:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800bd90:	2300      	movs	r3, #0
 800bd92:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800bd94:	2300      	movs	r3, #0
 800bd96:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 800bda0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800bda2:	2300      	movs	r3, #0
 800bda4:	64bb      	str	r3, [r7, #72]	; 0x48
 800bda6:	e009      	b.n	800bdbc <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800bda8:	68fa      	ldr	r2, [r7, #12]
 800bdaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bdac:	4413      	add	r3, r2
 800bdae:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800bdb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bdb8:	3301      	adds	r3, #1
 800bdba:	64bb      	str	r3, [r7, #72]	; 0x48
 800bdbc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bdbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	d3f1      	bcc.n	800bda8 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bdc4:	2201      	movs	r2, #1
 800bdc6:	21ff      	movs	r1, #255	; 0xff
 800bdc8:	68f8      	ldr	r0, [r7, #12]
 800bdca:	f002 fded 	bl	800e9a8 <VL53L0X_WrByte>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800bdd4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d107      	bne.n	800bdec <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800bddc:	2200      	movs	r2, #0
 800bdde:	214f      	movs	r1, #79	; 0x4f
 800bde0:	68f8      	ldr	r0, [r7, #12]
 800bde2:	f002 fde1 	bl	800e9a8 <VL53L0X_WrByte>
 800bde6:	4603      	mov	r3, r0
 800bde8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800bdec:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d107      	bne.n	800be04 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800bdf4:	222c      	movs	r2, #44	; 0x2c
 800bdf6:	214e      	movs	r1, #78	; 0x4e
 800bdf8:	68f8      	ldr	r0, [r7, #12]
 800bdfa:	f002 fdd5 	bl	800e9a8 <VL53L0X_WrByte>
 800bdfe:	4603      	mov	r3, r0
 800be00:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800be04:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d107      	bne.n	800be1c <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800be0c:	2200      	movs	r2, #0
 800be0e:	21ff      	movs	r1, #255	; 0xff
 800be10:	68f8      	ldr	r0, [r7, #12]
 800be12:	f002 fdc9 	bl	800e9a8 <VL53L0X_WrByte>
 800be16:	4603      	mov	r3, r0
 800be18:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800be1c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800be20:	2b00      	cmp	r3, #0
 800be22:	d109      	bne.n	800be38 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800be24:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800be28:	461a      	mov	r2, r3
 800be2a:	21b6      	movs	r1, #182	; 0xb6
 800be2c:	68f8      	ldr	r0, [r7, #12]
 800be2e:	f002 fdbb 	bl	800e9a8 <VL53L0X_WrByte>
 800be32:	4603      	mov	r3, r0
 800be34:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800be38:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d107      	bne.n	800be50 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800be40:	2200      	movs	r2, #0
 800be42:	2180      	movs	r1, #128	; 0x80
 800be44:	68f8      	ldr	r0, [r7, #12]
 800be46:	f002 fdaf 	bl	800e9a8 <VL53L0X_WrByte>
 800be4a:	4603      	mov	r3, r0
 800be4c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800be50:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800be54:	2b00      	cmp	r3, #0
 800be56:	d10a      	bne.n	800be6e <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800be58:	f107 0210 	add.w	r2, r7, #16
 800be5c:	f107 0111 	add.w	r1, r7, #17
 800be60:	2300      	movs	r3, #0
 800be62:	68f8      	ldr	r0, [r7, #12]
 800be64:	f000 fbbb 	bl	800c5de <VL53L0X_perform_ref_calibration>
 800be68:	4603      	mov	r3, r0
 800be6a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800be6e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800be72:	2b00      	cmp	r3, #0
 800be74:	d121      	bne.n	800beba <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800be76:	2300      	movs	r3, #0
 800be78:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 800be7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800be7c:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800be7e:	2300      	movs	r3, #0
 800be80:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800be82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be84:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800be92:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800be96:	f107 0218 	add.w	r2, r7, #24
 800be9a:	9204      	str	r2, [sp, #16]
 800be9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be9e:	9203      	str	r2, [sp, #12]
 800bea0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bea2:	9202      	str	r2, [sp, #8]
 800bea4:	9301      	str	r3, [sp, #4]
 800bea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bea8:	9300      	str	r3, [sp, #0]
 800beaa:	4623      	mov	r3, r4
 800beac:	4602      	mov	r2, r0
 800beae:	68f8      	ldr	r0, [r7, #12]
 800beb0:	f7ff fe5e 	bl	800bb70 <enable_ref_spads>
 800beb4:	4603      	mov	r3, r0
 800beb6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800beba:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d174      	bne.n	800bfac <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800bec2:	69bb      	ldr	r3, [r7, #24]
 800bec4:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800bec6:	f107 0312 	add.w	r3, r7, #18
 800beca:	4619      	mov	r1, r3
 800becc:	68f8      	ldr	r0, [r7, #12]
 800bece:	f7ff fecb 	bl	800bc68 <perform_ref_signal_measurement>
 800bed2:	4603      	mov	r3, r0
 800bed4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800bed8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d161      	bne.n	800bfa4 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800bee0:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800bee2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d25d      	bcs.n	800bfa4 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800bee8:	2300      	movs	r3, #0
 800beea:	64bb      	str	r3, [r7, #72]	; 0x48
 800beec:	e009      	b.n	800bf02 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800beee:	68fa      	ldr	r2, [r7, #12]
 800bef0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bef2:	4413      	add	r3, r2
 800bef4:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800bef8:	2200      	movs	r2, #0
 800befa:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800befc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800befe:	3301      	adds	r3, #1
 800bf00:	64bb      	str	r3, [r7, #72]	; 0x48
 800bf02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bf04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d3f1      	bcc.n	800beee <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800bf0a:	e002      	b.n	800bf12 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800bf0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bf0e:	3301      	adds	r3, #1
 800bf10:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800bf12:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800bf16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bf18:	4413      	add	r3, r2
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f7ff fdb0 	bl	800ba80 <is_aperture>
 800bf20:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d103      	bne.n	800bf2e <VL53L0X_perform_ref_spad_management+0x1f2>
 800bf26:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bf28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d3ee      	bcc.n	800bf0c <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800bf2e:	2301      	movs	r3, #1
 800bf30:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800bf32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf34:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800bf42:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800bf46:	f107 0218 	add.w	r2, r7, #24
 800bf4a:	9204      	str	r2, [sp, #16]
 800bf4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bf4e:	9203      	str	r2, [sp, #12]
 800bf50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bf52:	9202      	str	r2, [sp, #8]
 800bf54:	9301      	str	r3, [sp, #4]
 800bf56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf58:	9300      	str	r3, [sp, #0]
 800bf5a:	4623      	mov	r3, r4
 800bf5c:	4602      	mov	r2, r0
 800bf5e:	68f8      	ldr	r0, [r7, #12]
 800bf60:	f7ff fe06 	bl	800bb70 <enable_ref_spads>
 800bf64:	4603      	mov	r3, r0
 800bf66:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800bf6a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d11b      	bne.n	800bfaa <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800bf72:	69bb      	ldr	r3, [r7, #24]
 800bf74:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800bf76:	f107 0312 	add.w	r3, r7, #18
 800bf7a:	4619      	mov	r1, r3
 800bf7c:	68f8      	ldr	r0, [r7, #12]
 800bf7e:	f7ff fe73 	bl	800bc68 <perform_ref_signal_measurement>
 800bf82:	4603      	mov	r3, r0
 800bf84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800bf88:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d10c      	bne.n	800bfaa <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800bf90:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800bf92:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bf94:	429a      	cmp	r2, r3
 800bf96:	d208      	bcs.n	800bfaa <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800bf98:	2301      	movs	r3, #1
 800bf9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 800bf9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfa0:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800bfa2:	e002      	b.n	800bfaa <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bfa8:	e000      	b.n	800bfac <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800bfaa:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800bfac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	f040 80af 	bne.w	800c114 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800bfb6:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800bfb8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	f240 80aa 	bls.w	800c114 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800bfc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bfc2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800bfc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfc8:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	f503 7192 	add.w	r1, r3, #292	; 0x124
 800bfd0:	f107 031c 	add.w	r3, r7, #28
 800bfd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f003 f929 	bl	800f22e <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800bfdc:	8a7b      	ldrh	r3, [r7, #18]
 800bfde:	461a      	mov	r2, r3
 800bfe0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bfe2:	1ad3      	subs	r3, r2, r3
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	bfb8      	it	lt
 800bfe8:	425b      	neglt	r3, r3
 800bfea:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 800bfec:	2300      	movs	r3, #0
 800bfee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800bff2:	e086      	b.n	800c102 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 800bffa:	f107 0314 	add.w	r3, r7, #20
 800bffe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c000:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c002:	f7ff fcde 	bl	800b9c2 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c00c:	d103      	bne.n	800c016 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800c00e:	23ce      	movs	r3, #206	; 0xce
 800c010:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800c014:	e07e      	b.n	800c114 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800c016:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800c01a:	697a      	ldr	r2, [r7, #20]
 800c01c:	4413      	add	r3, r2
 800c01e:	4618      	mov	r0, r3
 800c020:	f7ff fd2e 	bl	800ba80 <is_aperture>
 800c024:	4603      	mov	r3, r0
 800c026:	461a      	mov	r2, r3
 800c028:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d003      	beq.n	800c036 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800c02e:	2301      	movs	r3, #1
 800c030:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800c034:	e06e      	b.n	800c114 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800c036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c038:	3301      	adds	r3, #1
 800c03a:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 800c03c:	697b      	ldr	r3, [r7, #20]
 800c03e:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800c046:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c048:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c04a:	4618      	mov	r0, r3
 800c04c:	f7ff fd32 	bl	800bab4 <enable_spad_bit>
 800c050:	4603      	mov	r3, r0
 800c052:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800c056:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d10c      	bne.n	800c078 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800c05e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c060:	3301      	adds	r3, #1
 800c062:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 800c06a:	4619      	mov	r1, r3
 800c06c:	68f8      	ldr	r0, [r7, #12]
 800c06e:	f7ff fd59 	bl	800bb24 <set_ref_spad_map>
 800c072:	4603      	mov	r3, r0
 800c074:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800c078:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d146      	bne.n	800c10e <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800c080:	f107 0312 	add.w	r3, r7, #18
 800c084:	4619      	mov	r1, r3
 800c086:	68f8      	ldr	r0, [r7, #12]
 800c088:	f7ff fdee 	bl	800bc68 <perform_ref_signal_measurement>
 800c08c:	4603      	mov	r3, r0
 800c08e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800c092:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800c096:	2b00      	cmp	r3, #0
 800c098:	d13b      	bne.n	800c112 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800c09a:	8a7b      	ldrh	r3, [r7, #18]
 800c09c:	461a      	mov	r2, r3
 800c09e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c0a0:	1ad3      	subs	r3, r2, r3
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	bfb8      	it	lt
 800c0a6:	425b      	neglt	r3, r3
 800c0a8:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800c0aa:	8a7b      	ldrh	r3, [r7, #18]
 800c0ac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c0ae:	429a      	cmp	r2, r3
 800c0b0:	d21c      	bcs.n	800c0ec <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800c0b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d914      	bls.n	800c0e4 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800c0ba:	f107 031c 	add.w	r3, r7, #28
 800c0be:	4619      	mov	r1, r3
 800c0c0:	68f8      	ldr	r0, [r7, #12]
 800c0c2:	f7ff fd2f 	bl	800bb24 <set_ref_spad_map>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 800c0d2:	f107 011c 	add.w	r1, r7, #28
 800c0d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c0d8:	4618      	mov	r0, r3
 800c0da:	f003 f8a8 	bl	800f22e <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800c0de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c0e0:	3b01      	subs	r3, #1
 800c0e2:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800c0e4:	2301      	movs	r3, #1
 800c0e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800c0ea:	e00a      	b.n	800c102 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800c0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ee:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800c0f6:	f107 031c 	add.w	r3, r7, #28
 800c0fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f003 f896 	bl	800f22e <memcpy>
		while (!complete) {
 800c102:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c106:	2b00      	cmp	r3, #0
 800c108:	f43f af74 	beq.w	800bff4 <VL53L0X_perform_ref_spad_management+0x2b8>
 800c10c:	e002      	b.n	800c114 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800c10e:	bf00      	nop
 800c110:	e000      	b.n	800c114 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800c112:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c114:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d115      	bne.n	800c148 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c120:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800c128:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	2201      	movs	r2, #1
 800c12e:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	b2da      	uxtb	r2, r3
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	781a      	ldrb	r2, [r3, #0]
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800c148:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800c14c:	4618      	mov	r0, r3
 800c14e:	375c      	adds	r7, #92	; 0x5c
 800c150:	46bd      	mov	sp, r7
 800c152:	bd90      	pop	{r4, r7, pc}

0800c154 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800c154:	b590      	push	{r4, r7, lr}
 800c156:	b093      	sub	sp, #76	; 0x4c
 800c158:	af06      	add	r7, sp, #24
 800c15a:	60f8      	str	r0, [r7, #12]
 800c15c:	60b9      	str	r1, [r7, #8]
 800c15e:	4613      	mov	r3, r2
 800c160:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c162:	2300      	movs	r3, #0
 800c164:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 800c168:	2300      	movs	r3, #0
 800c16a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 800c16c:	23b4      	movs	r3, #180	; 0xb4
 800c16e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800c172:	2306      	movs	r3, #6
 800c174:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800c176:	232c      	movs	r3, #44	; 0x2c
 800c178:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c17a:	2201      	movs	r2, #1
 800c17c:	21ff      	movs	r1, #255	; 0xff
 800c17e:	68f8      	ldr	r0, [r7, #12]
 800c180:	f002 fc12 	bl	800e9a8 <VL53L0X_WrByte>
 800c184:	4603      	mov	r3, r0
 800c186:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800c18a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d107      	bne.n	800c1a2 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800c192:	2200      	movs	r2, #0
 800c194:	214f      	movs	r1, #79	; 0x4f
 800c196:	68f8      	ldr	r0, [r7, #12]
 800c198:	f002 fc06 	bl	800e9a8 <VL53L0X_WrByte>
 800c19c:	4603      	mov	r3, r0
 800c19e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800c1a2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d107      	bne.n	800c1ba <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800c1aa:	222c      	movs	r2, #44	; 0x2c
 800c1ac:	214e      	movs	r1, #78	; 0x4e
 800c1ae:	68f8      	ldr	r0, [r7, #12]
 800c1b0:	f002 fbfa 	bl	800e9a8 <VL53L0X_WrByte>
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800c1ba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d107      	bne.n	800c1d2 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	21ff      	movs	r1, #255	; 0xff
 800c1c6:	68f8      	ldr	r0, [r7, #12]
 800c1c8:	f002 fbee 	bl	800e9a8 <VL53L0X_WrByte>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800c1d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d109      	bne.n	800c1ee <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800c1da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c1de:	461a      	mov	r2, r3
 800c1e0:	21b6      	movs	r1, #182	; 0xb6
 800c1e2:	68f8      	ldr	r0, [r7, #12]
 800c1e4:	f002 fbe0 	bl	800e9a8 <VL53L0X_WrByte>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	627b      	str	r3, [r7, #36]	; 0x24
 800c1f2:	e009      	b.n	800c208 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800c1f4:	68fa      	ldr	r2, [r7, #12]
 800c1f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1f8:	4413      	add	r3, r2
 800c1fa:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800c1fe:	2200      	movs	r2, #0
 800c200:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800c202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c204:	3301      	adds	r3, #1
 800c206:	627b      	str	r3, [r7, #36]	; 0x24
 800c208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c20a:	69fb      	ldr	r3, [r7, #28]
 800c20c:	429a      	cmp	r2, r3
 800c20e:	d3f1      	bcc.n	800c1f4 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800c210:	79fb      	ldrb	r3, [r7, #7]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d011      	beq.n	800c23a <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800c216:	e002      	b.n	800c21e <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800c218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c21a:	3301      	adds	r3, #1
 800c21c:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800c21e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800c222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c224:	4413      	add	r3, r2
 800c226:	4618      	mov	r0, r3
 800c228:	f7ff fc2a 	bl	800ba80 <is_aperture>
 800c22c:	4603      	mov	r3, r0
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d103      	bne.n	800c23a <VL53L0X_set_reference_spads+0xe6>
 800c232:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c234:	69bb      	ldr	r3, [r7, #24]
 800c236:	429a      	cmp	r2, r3
 800c238:	d3ee      	bcc.n	800c218 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800c246:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c24a:	79f9      	ldrb	r1, [r7, #7]
 800c24c:	f107 0214 	add.w	r2, r7, #20
 800c250:	9204      	str	r2, [sp, #16]
 800c252:	68ba      	ldr	r2, [r7, #8]
 800c254:	9203      	str	r2, [sp, #12]
 800c256:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c258:	9202      	str	r2, [sp, #8]
 800c25a:	9301      	str	r3, [sp, #4]
 800c25c:	69fb      	ldr	r3, [r7, #28]
 800c25e:	9300      	str	r3, [sp, #0]
 800c260:	4623      	mov	r3, r4
 800c262:	4602      	mov	r2, r0
 800c264:	68f8      	ldr	r0, [r7, #12]
 800c266:	f7ff fc83 	bl	800bb70 <enable_ref_spads>
 800c26a:	4603      	mov	r3, r0
 800c26c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800c270:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c274:	2b00      	cmp	r3, #0
 800c276:	d10c      	bne.n	800c292 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2201      	movs	r2, #1
 800c27c:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	b2da      	uxtb	r2, r3
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	79fa      	ldrb	r2, [r7, #7]
 800c28e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800c292:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800c296:	4618      	mov	r0, r3
 800c298:	3734      	adds	r7, #52	; 0x34
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd90      	pop	{r4, r7, pc}

0800c29e <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800c29e:	b580      	push	{r7, lr}
 800c2a0:	b084      	sub	sp, #16
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	6078      	str	r0, [r7, #4]
 800c2a6:	460b      	mov	r3, r1
 800c2a8:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c2ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d10a      	bne.n	800c2cc <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800c2b6:	78fb      	ldrb	r3, [r7, #3]
 800c2b8:	f043 0301 	orr.w	r3, r3, #1
 800c2bc:	b2db      	uxtb	r3, r3
 800c2be:	461a      	mov	r2, r3
 800c2c0:	2100      	movs	r1, #0
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f002 fb70 	bl	800e9a8 <VL53L0X_WrByte>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800c2cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d104      	bne.n	800c2de <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f000 f9bf 	bl	800c658 <VL53L0X_measurement_poll_for_completion>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c2de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d105      	bne.n	800c2f2 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800c2e6:	2100      	movs	r1, #0
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f7ff fac9 	bl	800b880 <VL53L0X_ClearInterruptMask>
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c2f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d106      	bne.n	800c308 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	2100      	movs	r1, #0
 800c2fe:	6878      	ldr	r0, [r7, #4]
 800c300:	f002 fb52 	bl	800e9a8 <VL53L0X_WrByte>
 800c304:	4603      	mov	r3, r0
 800c306:	73fb      	strb	r3, [r7, #15]

	return Status;
 800c308:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c30c:	4618      	mov	r0, r3
 800c30e:	3710      	adds	r7, #16
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}

0800c314 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b084      	sub	sp, #16
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
 800c31c:	4608      	mov	r0, r1
 800c31e:	4611      	mov	r1, r2
 800c320:	461a      	mov	r2, r3
 800c322:	4603      	mov	r3, r0
 800c324:	70fb      	strb	r3, [r7, #3]
 800c326:	460b      	mov	r3, r1
 800c328:	70bb      	strb	r3, [r7, #2]
 800c32a:	4613      	mov	r3, r2
 800c32c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c32e:	2300      	movs	r3, #0
 800c330:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800c332:	2300      	movs	r3, #0
 800c334:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c336:	2201      	movs	r2, #1
 800c338:	21ff      	movs	r1, #255	; 0xff
 800c33a:	6878      	ldr	r0, [r7, #4]
 800c33c:	f002 fb34 	bl	800e9a8 <VL53L0X_WrByte>
 800c340:	4603      	mov	r3, r0
 800c342:	461a      	mov	r2, r3
 800c344:	7bfb      	ldrb	r3, [r7, #15]
 800c346:	4313      	orrs	r3, r2
 800c348:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c34a:	2200      	movs	r2, #0
 800c34c:	2100      	movs	r1, #0
 800c34e:	6878      	ldr	r0, [r7, #4]
 800c350:	f002 fb2a 	bl	800e9a8 <VL53L0X_WrByte>
 800c354:	4603      	mov	r3, r0
 800c356:	461a      	mov	r2, r3
 800c358:	7bfb      	ldrb	r3, [r7, #15]
 800c35a:	4313      	orrs	r3, r2
 800c35c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c35e:	2200      	movs	r2, #0
 800c360:	21ff      	movs	r1, #255	; 0xff
 800c362:	6878      	ldr	r0, [r7, #4]
 800c364:	f002 fb20 	bl	800e9a8 <VL53L0X_WrByte>
 800c368:	4603      	mov	r3, r0
 800c36a:	461a      	mov	r2, r3
 800c36c:	7bfb      	ldrb	r3, [r7, #15]
 800c36e:	4313      	orrs	r3, r2
 800c370:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800c372:	78fb      	ldrb	r3, [r7, #3]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d01e      	beq.n	800c3b6 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800c378:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d009      	beq.n	800c394 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800c380:	69ba      	ldr	r2, [r7, #24]
 800c382:	21cb      	movs	r1, #203	; 0xcb
 800c384:	6878      	ldr	r0, [r7, #4]
 800c386:	f002 fbc3 	bl	800eb10 <VL53L0X_RdByte>
 800c38a:	4603      	mov	r3, r0
 800c38c:	461a      	mov	r2, r3
 800c38e:	7bfb      	ldrb	r3, [r7, #15]
 800c390:	4313      	orrs	r3, r2
 800c392:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800c394:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d02a      	beq.n	800c3f2 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800c39c:	f107 030e 	add.w	r3, r7, #14
 800c3a0:	461a      	mov	r2, r3
 800c3a2:	21ee      	movs	r1, #238	; 0xee
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	f002 fbb3 	bl	800eb10 <VL53L0X_RdByte>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	7bfb      	ldrb	r3, [r7, #15]
 800c3b0:	4313      	orrs	r3, r2
 800c3b2:	73fb      	strb	r3, [r7, #15]
 800c3b4:	e01d      	b.n	800c3f2 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800c3b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d00a      	beq.n	800c3d4 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800c3be:	78bb      	ldrb	r3, [r7, #2]
 800c3c0:	461a      	mov	r2, r3
 800c3c2:	21cb      	movs	r1, #203	; 0xcb
 800c3c4:	6878      	ldr	r0, [r7, #4]
 800c3c6:	f002 faef 	bl	800e9a8 <VL53L0X_WrByte>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	461a      	mov	r2, r3
 800c3ce:	7bfb      	ldrb	r3, [r7, #15]
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800c3d4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d00a      	beq.n	800c3f2 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800c3dc:	787b      	ldrb	r3, [r7, #1]
 800c3de:	2280      	movs	r2, #128	; 0x80
 800c3e0:	21ee      	movs	r1, #238	; 0xee
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f002 fb60 	bl	800eaa8 <VL53L0X_UpdateByte>
 800c3e8:	4603      	mov	r3, r0
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	7bfb      	ldrb	r3, [r7, #15]
 800c3ee:	4313      	orrs	r3, r2
 800c3f0:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	21ff      	movs	r1, #255	; 0xff
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f002 fad6 	bl	800e9a8 <VL53L0X_WrByte>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	461a      	mov	r2, r3
 800c400:	7bfb      	ldrb	r3, [r7, #15]
 800c402:	4313      	orrs	r3, r2
 800c404:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800c406:	2201      	movs	r2, #1
 800c408:	2100      	movs	r1, #0
 800c40a:	6878      	ldr	r0, [r7, #4]
 800c40c:	f002 facc 	bl	800e9a8 <VL53L0X_WrByte>
 800c410:	4603      	mov	r3, r0
 800c412:	461a      	mov	r2, r3
 800c414:	7bfb      	ldrb	r3, [r7, #15]
 800c416:	4313      	orrs	r3, r2
 800c418:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c41a:	2200      	movs	r2, #0
 800c41c:	21ff      	movs	r1, #255	; 0xff
 800c41e:	6878      	ldr	r0, [r7, #4]
 800c420:	f002 fac2 	bl	800e9a8 <VL53L0X_WrByte>
 800c424:	4603      	mov	r3, r0
 800c426:	461a      	mov	r2, r3
 800c428:	7bfb      	ldrb	r3, [r7, #15]
 800c42a:	4313      	orrs	r3, r2
 800c42c:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800c42e:	7bbb      	ldrb	r3, [r7, #14]
 800c430:	f023 0310 	bic.w	r3, r3, #16
 800c434:	b2da      	uxtb	r2, r3
 800c436:	69fb      	ldr	r3, [r7, #28]
 800c438:	701a      	strb	r2, [r3, #0]

	return Status;
 800c43a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c43e:	4618      	mov	r0, r3
 800c440:	3710      	adds	r7, #16
 800c442:	46bd      	mov	sp, r7
 800c444:	bd80      	pop	{r7, pc}

0800c446 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800c446:	b580      	push	{r7, lr}
 800c448:	b08a      	sub	sp, #40	; 0x28
 800c44a:	af04      	add	r7, sp, #16
 800c44c:	60f8      	str	r0, [r7, #12]
 800c44e:	60b9      	str	r1, [r7, #8]
 800c450:	4611      	mov	r1, r2
 800c452:	461a      	mov	r2, r3
 800c454:	460b      	mov	r3, r1
 800c456:	71fb      	strb	r3, [r7, #7]
 800c458:	4613      	mov	r3, r2
 800c45a:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c45c:	2300      	movs	r3, #0
 800c45e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800c460:	2300      	movs	r3, #0
 800c462:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800c464:	2300      	movs	r3, #0
 800c466:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800c468:	2300      	movs	r3, #0
 800c46a:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800c46c:	2300      	movs	r3, #0
 800c46e:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800c470:	79bb      	ldrb	r3, [r7, #6]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d003      	beq.n	800c47e <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800c47c:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800c47e:	2201      	movs	r2, #1
 800c480:	2101      	movs	r1, #1
 800c482:	68f8      	ldr	r0, [r7, #12]
 800c484:	f002 fa90 	bl	800e9a8 <VL53L0X_WrByte>
 800c488:	4603      	mov	r3, r0
 800c48a:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800c48c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d105      	bne.n	800c4a0 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800c494:	2140      	movs	r1, #64	; 0x40
 800c496:	68f8      	ldr	r0, [r7, #12]
 800c498:	f7ff ff01 	bl	800c29e <VL53L0X_perform_single_ref_calibration>
 800c49c:	4603      	mov	r3, r0
 800c49e:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800c4a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d115      	bne.n	800c4d4 <VL53L0X_perform_vhv_calibration+0x8e>
 800c4a8:	79fb      	ldrb	r3, [r7, #7]
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d112      	bne.n	800c4d4 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800c4ae:	7d39      	ldrb	r1, [r7, #20]
 800c4b0:	7d7a      	ldrb	r2, [r7, #21]
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	9303      	str	r3, [sp, #12]
 800c4b6:	2301      	movs	r3, #1
 800c4b8:	9302      	str	r3, [sp, #8]
 800c4ba:	f107 0313 	add.w	r3, r7, #19
 800c4be:	9301      	str	r3, [sp, #4]
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	9300      	str	r3, [sp, #0]
 800c4c4:	460b      	mov	r3, r1
 800c4c6:	2101      	movs	r1, #1
 800c4c8:	68f8      	ldr	r0, [r7, #12]
 800c4ca:	f7ff ff23 	bl	800c314 <VL53L0X_ref_calibration_io>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	75fb      	strb	r3, [r7, #23]
 800c4d2:	e002      	b.n	800c4da <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800c4da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d112      	bne.n	800c508 <VL53L0X_perform_vhv_calibration+0xc2>
 800c4e2:	79bb      	ldrb	r3, [r7, #6]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d00f      	beq.n	800c508 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c4e8:	7dbb      	ldrb	r3, [r7, #22]
 800c4ea:	461a      	mov	r2, r3
 800c4ec:	2101      	movs	r1, #1
 800c4ee:	68f8      	ldr	r0, [r7, #12]
 800c4f0:	f002 fa5a 	bl	800e9a8 <VL53L0X_WrByte>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800c4f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d103      	bne.n	800c508 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	7dba      	ldrb	r2, [r7, #22]
 800c504:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800c508:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c50c:	4618      	mov	r0, r3
 800c50e:	3718      	adds	r7, #24
 800c510:	46bd      	mov	sp, r7
 800c512:	bd80      	pop	{r7, pc}

0800c514 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b08a      	sub	sp, #40	; 0x28
 800c518:	af04      	add	r7, sp, #16
 800c51a:	60f8      	str	r0, [r7, #12]
 800c51c:	60b9      	str	r1, [r7, #8]
 800c51e:	4611      	mov	r1, r2
 800c520:	461a      	mov	r2, r3
 800c522:	460b      	mov	r3, r1
 800c524:	71fb      	strb	r3, [r7, #7]
 800c526:	4613      	mov	r3, r2
 800c528:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c52a:	2300      	movs	r3, #0
 800c52c:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800c52e:	2300      	movs	r3, #0
 800c530:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800c532:	2300      	movs	r3, #0
 800c534:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800c536:	2300      	movs	r3, #0
 800c538:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800c53a:	79bb      	ldrb	r3, [r7, #6]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d003      	beq.n	800c548 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800c546:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800c548:	2202      	movs	r2, #2
 800c54a:	2101      	movs	r1, #1
 800c54c:	68f8      	ldr	r0, [r7, #12]
 800c54e:	f002 fa2b 	bl	800e9a8 <VL53L0X_WrByte>
 800c552:	4603      	mov	r3, r0
 800c554:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800c556:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d105      	bne.n	800c56a <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800c55e:	2100      	movs	r1, #0
 800c560:	68f8      	ldr	r0, [r7, #12]
 800c562:	f7ff fe9c 	bl	800c29e <VL53L0X_perform_single_ref_calibration>
 800c566:	4603      	mov	r3, r0
 800c568:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800c56a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d115      	bne.n	800c59e <VL53L0X_perform_phase_calibration+0x8a>
 800c572:	79fb      	ldrb	r3, [r7, #7]
 800c574:	2b01      	cmp	r3, #1
 800c576:	d112      	bne.n	800c59e <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800c578:	7d39      	ldrb	r1, [r7, #20]
 800c57a:	7d7a      	ldrb	r2, [r7, #21]
 800c57c:	2301      	movs	r3, #1
 800c57e:	9303      	str	r3, [sp, #12]
 800c580:	2300      	movs	r3, #0
 800c582:	9302      	str	r3, [sp, #8]
 800c584:	68bb      	ldr	r3, [r7, #8]
 800c586:	9301      	str	r3, [sp, #4]
 800c588:	f107 0313 	add.w	r3, r7, #19
 800c58c:	9300      	str	r3, [sp, #0]
 800c58e:	460b      	mov	r3, r1
 800c590:	2101      	movs	r1, #1
 800c592:	68f8      	ldr	r0, [r7, #12]
 800c594:	f7ff febe 	bl	800c314 <VL53L0X_ref_calibration_io>
 800c598:	4603      	mov	r3, r0
 800c59a:	75fb      	strb	r3, [r7, #23]
 800c59c:	e002      	b.n	800c5a4 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800c5a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d112      	bne.n	800c5d2 <VL53L0X_perform_phase_calibration+0xbe>
 800c5ac:	79bb      	ldrb	r3, [r7, #6]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d00f      	beq.n	800c5d2 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c5b2:	7dbb      	ldrb	r3, [r7, #22]
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	2101      	movs	r1, #1
 800c5b8:	68f8      	ldr	r0, [r7, #12]
 800c5ba:	f002 f9f5 	bl	800e9a8 <VL53L0X_WrByte>
 800c5be:	4603      	mov	r3, r0
 800c5c0:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800c5c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d103      	bne.n	800c5d2 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	7dba      	ldrb	r2, [r7, #22]
 800c5ce:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800c5d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3718      	adds	r7, #24
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}

0800c5de <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800c5de:	b580      	push	{r7, lr}
 800c5e0:	b086      	sub	sp, #24
 800c5e2:	af00      	add	r7, sp, #0
 800c5e4:	60f8      	str	r0, [r7, #12]
 800c5e6:	60b9      	str	r1, [r7, #8]
 800c5e8:	607a      	str	r2, [r7, #4]
 800c5ea:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800c5fa:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800c5fc:	78fa      	ldrb	r2, [r7, #3]
 800c5fe:	2300      	movs	r3, #0
 800c600:	68b9      	ldr	r1, [r7, #8]
 800c602:	68f8      	ldr	r0, [r7, #12]
 800c604:	f7ff ff1f 	bl	800c446 <VL53L0X_perform_vhv_calibration>
 800c608:	4603      	mov	r3, r0
 800c60a:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800c60c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d107      	bne.n	800c624 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800c614:	78fa      	ldrb	r2, [r7, #3]
 800c616:	2300      	movs	r3, #0
 800c618:	6879      	ldr	r1, [r7, #4]
 800c61a:	68f8      	ldr	r0, [r7, #12]
 800c61c:	f7ff ff7a 	bl	800c514 <VL53L0X_perform_phase_calibration>
 800c620:	4603      	mov	r3, r0
 800c622:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800c624:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d10f      	bne.n	800c64c <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c62c:	7dbb      	ldrb	r3, [r7, #22]
 800c62e:	461a      	mov	r2, r3
 800c630:	2101      	movs	r1, #1
 800c632:	68f8      	ldr	r0, [r7, #12]
 800c634:	f002 f9b8 	bl	800e9a8 <VL53L0X_WrByte>
 800c638:	4603      	mov	r3, r0
 800c63a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800c63c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d103      	bne.n	800c64c <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	7dba      	ldrb	r2, [r7, #22]
 800c648:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800c64c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c650:	4618      	mov	r0, r3
 800c652:	3718      	adds	r7, #24
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}

0800c658 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b086      	sub	sp, #24
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c660:	2300      	movs	r3, #0
 800c662:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800c664:	2300      	movs	r3, #0
 800c666:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800c668:	2300      	movs	r3, #0
 800c66a:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800c66c:	f107 030f 	add.w	r3, r7, #15
 800c670:	4619      	mov	r1, r3
 800c672:	6878      	ldr	r0, [r7, #4]
 800c674:	f7fe fe18 	bl	800b2a8 <VL53L0X_GetMeasurementDataReady>
 800c678:	4603      	mov	r3, r0
 800c67a:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800c67c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d110      	bne.n	800c6a6 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800c684:	7bfb      	ldrb	r3, [r7, #15]
 800c686:	2b01      	cmp	r3, #1
 800c688:	d00f      	beq.n	800c6aa <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800c68a:	693b      	ldr	r3, [r7, #16]
 800c68c:	3301      	adds	r3, #1
 800c68e:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800c690:	693b      	ldr	r3, [r7, #16]
 800c692:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c696:	d302      	bcc.n	800c69e <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800c698:	23f9      	movs	r3, #249	; 0xf9
 800c69a:	75fb      	strb	r3, [r7, #23]
			break;
 800c69c:	e006      	b.n	800c6ac <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f002 fad4 	bl	800ec4c <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800c6a4:	e7e2      	b.n	800c66c <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800c6a6:	bf00      	nop
 800c6a8:	e000      	b.n	800c6ac <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800c6aa:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800c6ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	3718      	adds	r7, #24
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	bd80      	pop	{r7, pc}

0800c6b8 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b085      	sub	sp, #20
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	4603      	mov	r3, r0
 800c6c0:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800c6c6:	79fb      	ldrb	r3, [r7, #7]
 800c6c8:	3301      	adds	r3, #1
 800c6ca:	b2db      	uxtb	r3, r3
 800c6cc:	005b      	lsls	r3, r3, #1
 800c6ce:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800c6d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3714      	adds	r7, #20
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6dc:	4770      	bx	lr

0800c6de <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800c6de:	b480      	push	{r7}
 800c6e0:	b085      	sub	sp, #20
 800c6e2:	af00      	add	r7, sp, #0
 800c6e4:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800c6ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c6ee:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800c6f0:	e002      	b.n	800c6f8 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	089b      	lsrs	r3, r3, #2
 800c6f6:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800c6f8:	68ba      	ldr	r2, [r7, #8]
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	429a      	cmp	r2, r3
 800c6fe:	d8f8      	bhi.n	800c6f2 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800c700:	e017      	b.n	800c732 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800c702:	68fa      	ldr	r2, [r7, #12]
 800c704:	68bb      	ldr	r3, [r7, #8]
 800c706:	4413      	add	r3, r2
 800c708:	687a      	ldr	r2, [r7, #4]
 800c70a:	429a      	cmp	r2, r3
 800c70c:	d30b      	bcc.n	800c726 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800c70e:	68fa      	ldr	r2, [r7, #12]
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	4413      	add	r3, r2
 800c714:	687a      	ldr	r2, [r7, #4]
 800c716:	1ad3      	subs	r3, r2, r3
 800c718:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	085b      	lsrs	r3, r3, #1
 800c71e:	68ba      	ldr	r2, [r7, #8]
 800c720:	4413      	add	r3, r2
 800c722:	60fb      	str	r3, [r7, #12]
 800c724:	e002      	b.n	800c72c <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	085b      	lsrs	r3, r3, #1
 800c72a:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	089b      	lsrs	r3, r3, #2
 800c730:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d1e4      	bne.n	800c702 <VL53L0X_isqrt+0x24>
	}

	return res;
 800c738:	68fb      	ldr	r3, [r7, #12]
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	3714      	adds	r7, #20
 800c73e:	46bd      	mov	sp, r7
 800c740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c744:	4770      	bx	lr

0800c746 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800c746:	b580      	push	{r7, lr}
 800c748:	b086      	sub	sp, #24
 800c74a:	af00      	add	r7, sp, #0
 800c74c:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c74e:	2300      	movs	r3, #0
 800c750:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800c752:	2200      	movs	r2, #0
 800c754:	2183      	movs	r1, #131	; 0x83
 800c756:	6878      	ldr	r0, [r7, #4]
 800c758:	f002 f926 	bl	800e9a8 <VL53L0X_WrByte>
 800c75c:	4603      	mov	r3, r0
 800c75e:	461a      	mov	r2, r3
 800c760:	7dfb      	ldrb	r3, [r7, #23]
 800c762:	4313      	orrs	r3, r2
 800c764:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800c766:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d11e      	bne.n	800c7ac <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800c76e:	2300      	movs	r3, #0
 800c770:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800c772:	f107 030f 	add.w	r3, r7, #15
 800c776:	461a      	mov	r2, r3
 800c778:	2183      	movs	r1, #131	; 0x83
 800c77a:	6878      	ldr	r0, [r7, #4]
 800c77c:	f002 f9c8 	bl	800eb10 <VL53L0X_RdByte>
 800c780:	4603      	mov	r3, r0
 800c782:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800c784:	7bfb      	ldrb	r3, [r7, #15]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d10a      	bne.n	800c7a0 <VL53L0X_device_read_strobe+0x5a>
 800c78a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d106      	bne.n	800c7a0 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800c792:	693b      	ldr	r3, [r7, #16]
 800c794:	3301      	adds	r3, #1
 800c796:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800c798:	693b      	ldr	r3, [r7, #16]
 800c79a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c79e:	d3e8      	bcc.n	800c772 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c7a6:	d301      	bcc.n	800c7ac <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800c7a8:	23f9      	movs	r3, #249	; 0xf9
 800c7aa:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800c7ac:	2201      	movs	r2, #1
 800c7ae:	2183      	movs	r1, #131	; 0x83
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f002 f8f9 	bl	800e9a8 <VL53L0X_WrByte>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	7dfb      	ldrb	r3, [r7, #23]
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800c7c0:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	3718      	adds	r7, #24
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	bd80      	pop	{r7, pc}

0800c7cc <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	b098      	sub	sp, #96	; 0x60
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]
 800c7d4:	460b      	mov	r3, r1
 800c7d6:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c7d8:	2300      	movs	r3, #0
 800c7da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800c7fc:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800c800:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800c802:	2300      	movs	r3, #0
 800c804:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800c806:	2300      	movs	r3, #0
 800c808:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800c80a:	2300      	movs	r3, #0
 800c80c:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800c814:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800c818:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c81c:	2b07      	cmp	r3, #7
 800c81e:	f000 8408 	beq.w	800d032 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c822:	2201      	movs	r2, #1
 800c824:	2180      	movs	r1, #128	; 0x80
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f002 f8be 	bl	800e9a8 <VL53L0X_WrByte>
 800c82c:	4603      	mov	r3, r0
 800c82e:	461a      	mov	r2, r3
 800c830:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c834:	4313      	orrs	r3, r2
 800c836:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c83a:	2201      	movs	r2, #1
 800c83c:	21ff      	movs	r1, #255	; 0xff
 800c83e:	6878      	ldr	r0, [r7, #4]
 800c840:	f002 f8b2 	bl	800e9a8 <VL53L0X_WrByte>
 800c844:	4603      	mov	r3, r0
 800c846:	461a      	mov	r2, r3
 800c848:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c84c:	4313      	orrs	r3, r2
 800c84e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c852:	2200      	movs	r2, #0
 800c854:	2100      	movs	r1, #0
 800c856:	6878      	ldr	r0, [r7, #4]
 800c858:	f002 f8a6 	bl	800e9a8 <VL53L0X_WrByte>
 800c85c:	4603      	mov	r3, r0
 800c85e:	461a      	mov	r2, r3
 800c860:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c864:	4313      	orrs	r3, r2
 800c866:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800c86a:	2206      	movs	r2, #6
 800c86c:	21ff      	movs	r1, #255	; 0xff
 800c86e:	6878      	ldr	r0, [r7, #4]
 800c870:	f002 f89a 	bl	800e9a8 <VL53L0X_WrByte>
 800c874:	4603      	mov	r3, r0
 800c876:	461a      	mov	r2, r3
 800c878:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c87c:	4313      	orrs	r3, r2
 800c87e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800c882:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800c886:	461a      	mov	r2, r3
 800c888:	2183      	movs	r1, #131	; 0x83
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f002 f940 	bl	800eb10 <VL53L0X_RdByte>
 800c890:	4603      	mov	r3, r0
 800c892:	461a      	mov	r2, r3
 800c894:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c898:	4313      	orrs	r3, r2
 800c89a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800c89e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c8a2:	f043 0304 	orr.w	r3, r3, #4
 800c8a6:	b2db      	uxtb	r3, r3
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	2183      	movs	r1, #131	; 0x83
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f002 f87b 	bl	800e9a8 <VL53L0X_WrByte>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c8ba:	4313      	orrs	r3, r2
 800c8bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800c8c0:	2207      	movs	r2, #7
 800c8c2:	21ff      	movs	r1, #255	; 0xff
 800c8c4:	6878      	ldr	r0, [r7, #4]
 800c8c6:	f002 f86f 	bl	800e9a8 <VL53L0X_WrByte>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	461a      	mov	r2, r3
 800c8ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c8d2:	4313      	orrs	r3, r2
 800c8d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800c8d8:	2201      	movs	r2, #1
 800c8da:	2181      	movs	r1, #129	; 0x81
 800c8dc:	6878      	ldr	r0, [r7, #4]
 800c8de:	f002 f863 	bl	800e9a8 <VL53L0X_WrByte>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c8ea:	4313      	orrs	r3, r2
 800c8ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f002 f9ab 	bl	800ec4c <VL53L0X_PollingDelay>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c8fe:	4313      	orrs	r3, r2
 800c900:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c904:	2201      	movs	r2, #1
 800c906:	2180      	movs	r1, #128	; 0x80
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f002 f84d 	bl	800e9a8 <VL53L0X_WrByte>
 800c90e:	4603      	mov	r3, r0
 800c910:	461a      	mov	r2, r3
 800c912:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c916:	4313      	orrs	r3, r2
 800c918:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800c91c:	78fb      	ldrb	r3, [r7, #3]
 800c91e:	f003 0301 	and.w	r3, r3, #1
 800c922:	2b00      	cmp	r3, #0
 800c924:	f000 8098 	beq.w	800ca58 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800c928:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c92c:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800c930:	2b00      	cmp	r3, #0
 800c932:	f040 8091 	bne.w	800ca58 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800c936:	226b      	movs	r2, #107	; 0x6b
 800c938:	2194      	movs	r1, #148	; 0x94
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f002 f834 	bl	800e9a8 <VL53L0X_WrByte>
 800c940:	4603      	mov	r3, r0
 800c942:	461a      	mov	r2, r3
 800c944:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c948:	4313      	orrs	r3, r2
 800c94a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c94e:	6878      	ldr	r0, [r7, #4]
 800c950:	f7ff fef9 	bl	800c746 <VL53L0X_device_read_strobe>
 800c954:	4603      	mov	r3, r0
 800c956:	461a      	mov	r2, r3
 800c958:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c95c:	4313      	orrs	r3, r2
 800c95e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c962:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c966:	461a      	mov	r2, r3
 800c968:	2190      	movs	r1, #144	; 0x90
 800c96a:	6878      	ldr	r0, [r7, #4]
 800c96c:	f002 f932 	bl	800ebd4 <VL53L0X_RdDWord>
 800c970:	4603      	mov	r3, r0
 800c972:	461a      	mov	r2, r3
 800c974:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c978:	4313      	orrs	r3, r2
 800c97a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800c97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c980:	0a1b      	lsrs	r3, r3, #8
 800c982:	b2db      	uxtb	r3, r3
 800c984:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c988:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800c98c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c98e:	0bdb      	lsrs	r3, r3, #15
 800c990:	b2db      	uxtb	r3, r3
 800c992:	f003 0301 	and.w	r3, r3, #1
 800c996:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800c99a:	2224      	movs	r2, #36	; 0x24
 800c99c:	2194      	movs	r1, #148	; 0x94
 800c99e:	6878      	ldr	r0, [r7, #4]
 800c9a0:	f002 f802 	bl	800e9a8 <VL53L0X_WrByte>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	461a      	mov	r2, r3
 800c9a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f7ff fec7 	bl	800c746 <VL53L0X_device_read_strobe>
 800c9b8:	4603      	mov	r3, r0
 800c9ba:	461a      	mov	r2, r3
 800c9bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c9c0:	4313      	orrs	r3, r2
 800c9c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c9c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c9ca:	461a      	mov	r2, r3
 800c9cc:	2190      	movs	r1, #144	; 0x90
 800c9ce:	6878      	ldr	r0, [r7, #4]
 800c9d0:	f002 f900 	bl	800ebd4 <VL53L0X_RdDWord>
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	461a      	mov	r2, r3
 800c9d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c9dc:	4313      	orrs	r3, r2
 800c9de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800c9e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9e4:	0e1b      	lsrs	r3, r3, #24
 800c9e6:	b2db      	uxtb	r3, r3
 800c9e8:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800c9ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9ec:	0c1b      	lsrs	r3, r3, #16
 800c9ee:	b2db      	uxtb	r3, r3
 800c9f0:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800c9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9f4:	0a1b      	lsrs	r3, r3, #8
 800c9f6:	b2db      	uxtb	r3, r3
 800c9f8:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800c9fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9fc:	b2db      	uxtb	r3, r3
 800c9fe:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800ca00:	2225      	movs	r2, #37	; 0x25
 800ca02:	2194      	movs	r1, #148	; 0x94
 800ca04:	6878      	ldr	r0, [r7, #4]
 800ca06:	f001 ffcf 	bl	800e9a8 <VL53L0X_WrByte>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	461a      	mov	r2, r3
 800ca0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ca12:	4313      	orrs	r3, r2
 800ca14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f7ff fe94 	bl	800c746 <VL53L0X_device_read_strobe>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	461a      	mov	r2, r3
 800ca22:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ca26:	4313      	orrs	r3, r2
 800ca28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ca2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ca30:	461a      	mov	r2, r3
 800ca32:	2190      	movs	r1, #144	; 0x90
 800ca34:	6878      	ldr	r0, [r7, #4]
 800ca36:	f002 f8cd 	bl	800ebd4 <VL53L0X_RdDWord>
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	461a      	mov	r2, r3
 800ca3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ca42:	4313      	orrs	r3, r2
 800ca44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800ca48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca4a:	0e1b      	lsrs	r3, r3, #24
 800ca4c:	b2db      	uxtb	r3, r3
 800ca4e:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800ca50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca52:	0c1b      	lsrs	r3, r3, #16
 800ca54:	b2db      	uxtb	r3, r3
 800ca56:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800ca58:	78fb      	ldrb	r3, [r7, #3]
 800ca5a:	f003 0302 	and.w	r3, r3, #2
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	f000 8189 	beq.w	800cd76 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800ca64:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ca68:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	f040 8182 	bne.w	800cd76 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800ca72:	2202      	movs	r2, #2
 800ca74:	2194      	movs	r1, #148	; 0x94
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f001 ff96 	bl	800e9a8 <VL53L0X_WrByte>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	461a      	mov	r2, r3
 800ca80:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ca84:	4313      	orrs	r3, r2
 800ca86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f7ff fe5b 	bl	800c746 <VL53L0X_device_read_strobe>
 800ca90:	4603      	mov	r3, r0
 800ca92:	461a      	mov	r2, r3
 800ca94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ca98:	4313      	orrs	r3, r2
 800ca9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800ca9e:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800caa2:	461a      	mov	r2, r3
 800caa4:	2190      	movs	r1, #144	; 0x90
 800caa6:	6878      	ldr	r0, [r7, #4]
 800caa8:	f002 f832 	bl	800eb10 <VL53L0X_RdByte>
 800caac:	4603      	mov	r3, r0
 800caae:	461a      	mov	r2, r3
 800cab0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cab4:	4313      	orrs	r3, r2
 800cab6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800caba:	227b      	movs	r2, #123	; 0x7b
 800cabc:	2194      	movs	r1, #148	; 0x94
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f001 ff72 	bl	800e9a8 <VL53L0X_WrByte>
 800cac4:	4603      	mov	r3, r0
 800cac6:	461a      	mov	r2, r3
 800cac8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cacc:	4313      	orrs	r3, r2
 800cace:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	f7ff fe37 	bl	800c746 <VL53L0X_device_read_strobe>
 800cad8:	4603      	mov	r3, r0
 800cada:	461a      	mov	r2, r3
 800cadc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cae0:	4313      	orrs	r3, r2
 800cae2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800cae6:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800caea:	461a      	mov	r2, r3
 800caec:	2190      	movs	r1, #144	; 0x90
 800caee:	6878      	ldr	r0, [r7, #4]
 800caf0:	f002 f80e 	bl	800eb10 <VL53L0X_RdByte>
 800caf4:	4603      	mov	r3, r0
 800caf6:	461a      	mov	r2, r3
 800caf8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cafc:	4313      	orrs	r3, r2
 800cafe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800cb02:	2277      	movs	r2, #119	; 0x77
 800cb04:	2194      	movs	r1, #148	; 0x94
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f001 ff4e 	bl	800e9a8 <VL53L0X_WrByte>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	461a      	mov	r2, r3
 800cb10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cb14:	4313      	orrs	r3, r2
 800cb16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cb1a:	6878      	ldr	r0, [r7, #4]
 800cb1c:	f7ff fe13 	bl	800c746 <VL53L0X_device_read_strobe>
 800cb20:	4603      	mov	r3, r0
 800cb22:	461a      	mov	r2, r3
 800cb24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cb2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cb32:	461a      	mov	r2, r3
 800cb34:	2190      	movs	r1, #144	; 0x90
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f002 f84c 	bl	800ebd4 <VL53L0X_RdDWord>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	461a      	mov	r2, r3
 800cb40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cb44:	4313      	orrs	r3, r2
 800cb46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800cb4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb4c:	0e5b      	lsrs	r3, r3, #25
 800cb4e:	b2db      	uxtb	r3, r3
 800cb50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb54:	b2db      	uxtb	r3, r3
 800cb56:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800cb58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb5a:	0c9b      	lsrs	r3, r3, #18
 800cb5c:	b2db      	uxtb	r3, r3
 800cb5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb62:	b2db      	uxtb	r3, r3
 800cb64:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800cb66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb68:	0adb      	lsrs	r3, r3, #11
 800cb6a:	b2db      	uxtb	r3, r3
 800cb6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb70:	b2db      	uxtb	r3, r3
 800cb72:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800cb74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb76:	091b      	lsrs	r3, r3, #4
 800cb78:	b2db      	uxtb	r3, r3
 800cb7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb7e:	b2db      	uxtb	r3, r3
 800cb80:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800cb82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb84:	b2db      	uxtb	r3, r3
 800cb86:	00db      	lsls	r3, r3, #3
 800cb88:	b2db      	uxtb	r3, r3
 800cb8a:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800cb94:	2278      	movs	r2, #120	; 0x78
 800cb96:	2194      	movs	r1, #148	; 0x94
 800cb98:	6878      	ldr	r0, [r7, #4]
 800cb9a:	f001 ff05 	bl	800e9a8 <VL53L0X_WrByte>
 800cb9e:	4603      	mov	r3, r0
 800cba0:	461a      	mov	r2, r3
 800cba2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cba6:	4313      	orrs	r3, r2
 800cba8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f7ff fdca 	bl	800c746 <VL53L0X_device_read_strobe>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	461a      	mov	r2, r3
 800cbb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cbba:	4313      	orrs	r3, r2
 800cbbc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cbc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cbc4:	461a      	mov	r2, r3
 800cbc6:	2190      	movs	r1, #144	; 0x90
 800cbc8:	6878      	ldr	r0, [r7, #4]
 800cbca:	f002 f803 	bl	800ebd4 <VL53L0X_RdDWord>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	461a      	mov	r2, r3
 800cbd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cbd6:	4313      	orrs	r3, r2
 800cbd8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800cbdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbde:	0f5b      	lsrs	r3, r3, #29
 800cbe0:	b2db      	uxtb	r3, r3
 800cbe2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbe6:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800cbe8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cbec:	4413      	add	r3, r2
 800cbee:	b2db      	uxtb	r3, r3
 800cbf0:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800cbf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbf4:	0d9b      	lsrs	r3, r3, #22
 800cbf6:	b2db      	uxtb	r3, r3
 800cbf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbfc:	b2db      	uxtb	r3, r3
 800cbfe:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800cc00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc02:	0bdb      	lsrs	r3, r3, #15
 800cc04:	b2db      	uxtb	r3, r3
 800cc06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc0a:	b2db      	uxtb	r3, r3
 800cc0c:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800cc0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc10:	0a1b      	lsrs	r3, r3, #8
 800cc12:	b2db      	uxtb	r3, r3
 800cc14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc18:	b2db      	uxtb	r3, r3
 800cc1a:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800cc1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc1e:	085b      	lsrs	r3, r3, #1
 800cc20:	b2db      	uxtb	r3, r3
 800cc22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc26:	b2db      	uxtb	r3, r3
 800cc28:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800cc2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc2c:	b2db      	uxtb	r3, r3
 800cc2e:	019b      	lsls	r3, r3, #6
 800cc30:	b2db      	uxtb	r3, r3
 800cc32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc36:	b2db      	uxtb	r3, r3
 800cc38:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800cc3c:	2279      	movs	r2, #121	; 0x79
 800cc3e:	2194      	movs	r1, #148	; 0x94
 800cc40:	6878      	ldr	r0, [r7, #4]
 800cc42:	f001 feb1 	bl	800e9a8 <VL53L0X_WrByte>
 800cc46:	4603      	mov	r3, r0
 800cc48:	461a      	mov	r2, r3
 800cc4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cc4e:	4313      	orrs	r3, r2
 800cc50:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800cc54:	6878      	ldr	r0, [r7, #4]
 800cc56:	f7ff fd76 	bl	800c746 <VL53L0X_device_read_strobe>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	461a      	mov	r2, r3
 800cc5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cc62:	4313      	orrs	r3, r2
 800cc64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cc68:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cc6c:	461a      	mov	r2, r3
 800cc6e:	2190      	movs	r1, #144	; 0x90
 800cc70:	6878      	ldr	r0, [r7, #4]
 800cc72:	f001 ffaf 	bl	800ebd4 <VL53L0X_RdDWord>
 800cc76:	4603      	mov	r3, r0
 800cc78:	461a      	mov	r2, r3
 800cc7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cc7e:	4313      	orrs	r3, r2
 800cc80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800cc84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc86:	0e9b      	lsrs	r3, r3, #26
 800cc88:	b2db      	uxtb	r3, r3
 800cc8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc8e:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800cc90:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cc94:	4413      	add	r3, r2
 800cc96:	b2db      	uxtb	r3, r3
 800cc98:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800cc9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc9c:	0cdb      	lsrs	r3, r3, #19
 800cc9e:	b2db      	uxtb	r3, r3
 800cca0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cca4:	b2db      	uxtb	r3, r3
 800cca6:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800cca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccaa:	0b1b      	lsrs	r3, r3, #12
 800ccac:	b2db      	uxtb	r3, r3
 800ccae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ccb2:	b2db      	uxtb	r3, r3
 800ccb4:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800ccb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccb8:	095b      	lsrs	r3, r3, #5
 800ccba:	b2db      	uxtb	r3, r3
 800ccbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800ccc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccc6:	b2db      	uxtb	r3, r3
 800ccc8:	009b      	lsls	r3, r3, #2
 800ccca:	b2db      	uxtb	r3, r3
 800cccc:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800ccd0:	b2db      	uxtb	r3, r3
 800ccd2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800ccd6:	227a      	movs	r2, #122	; 0x7a
 800ccd8:	2194      	movs	r1, #148	; 0x94
 800ccda:	6878      	ldr	r0, [r7, #4]
 800ccdc:	f001 fe64 	bl	800e9a8 <VL53L0X_WrByte>
 800cce0:	4603      	mov	r3, r0
 800cce2:	461a      	mov	r2, r3
 800cce4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cce8:	4313      	orrs	r3, r2
 800ccea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f7ff fd29 	bl	800c746 <VL53L0X_device_read_strobe>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	461a      	mov	r2, r3
 800ccf8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ccfc:	4313      	orrs	r3, r2
 800ccfe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cd02:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cd06:	461a      	mov	r2, r3
 800cd08:	2190      	movs	r1, #144	; 0x90
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f001 ff62 	bl	800ebd4 <VL53L0X_RdDWord>
 800cd10:	4603      	mov	r3, r0
 800cd12:	461a      	mov	r2, r3
 800cd14:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cd18:	4313      	orrs	r3, r2
 800cd1a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800cd1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd20:	0f9b      	lsrs	r3, r3, #30
 800cd22:	b2db      	uxtb	r3, r3
 800cd24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd28:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800cd2a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cd2e:	4413      	add	r3, r2
 800cd30:	b2db      	uxtb	r3, r3
 800cd32:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800cd34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd36:	0ddb      	lsrs	r3, r3, #23
 800cd38:	b2db      	uxtb	r3, r3
 800cd3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd3e:	b2db      	uxtb	r3, r3
 800cd40:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800cd42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd44:	0c1b      	lsrs	r3, r3, #16
 800cd46:	b2db      	uxtb	r3, r3
 800cd48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd4c:	b2db      	uxtb	r3, r3
 800cd4e:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800cd50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd52:	0a5b      	lsrs	r3, r3, #9
 800cd54:	b2db      	uxtb	r3, r3
 800cd56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd5a:	b2db      	uxtb	r3, r3
 800cd5c:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800cd60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd62:	089b      	lsrs	r3, r3, #2
 800cd64:	b2db      	uxtb	r3, r3
 800cd66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd6a:	b2db      	uxtb	r3, r3
 800cd6c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800cd70:	2300      	movs	r3, #0
 800cd72:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800cd76:	78fb      	ldrb	r3, [r7, #3]
 800cd78:	f003 0304 	and.w	r3, r3, #4
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	f000 80f1 	beq.w	800cf64 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800cd82:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800cd86:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	f040 80ea 	bne.w	800cf64 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800cd90:	227b      	movs	r2, #123	; 0x7b
 800cd92:	2194      	movs	r1, #148	; 0x94
 800cd94:	6878      	ldr	r0, [r7, #4]
 800cd96:	f001 fe07 	bl	800e9a8 <VL53L0X_WrByte>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	461a      	mov	r2, r3
 800cd9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cda2:	4313      	orrs	r3, r2
 800cda4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	f7ff fccc 	bl	800c746 <VL53L0X_device_read_strobe>
 800cdae:	4603      	mov	r3, r0
 800cdb0:	461a      	mov	r2, r3
 800cdb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cdb6:	4313      	orrs	r3, r2
 800cdb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800cdbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	2190      	movs	r1, #144	; 0x90
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f001 ff05 	bl	800ebd4 <VL53L0X_RdDWord>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	461a      	mov	r2, r3
 800cdce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cdd2:	4313      	orrs	r3, r2
 800cdd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800cdd8:	227c      	movs	r2, #124	; 0x7c
 800cdda:	2194      	movs	r1, #148	; 0x94
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f001 fde3 	bl	800e9a8 <VL53L0X_WrByte>
 800cde2:	4603      	mov	r3, r0
 800cde4:	461a      	mov	r2, r3
 800cde6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cdea:	4313      	orrs	r3, r2
 800cdec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cdf0:	6878      	ldr	r0, [r7, #4]
 800cdf2:	f7ff fca8 	bl	800c746 <VL53L0X_device_read_strobe>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	461a      	mov	r2, r3
 800cdfa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cdfe:	4313      	orrs	r3, r2
 800ce00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800ce04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ce08:	461a      	mov	r2, r3
 800ce0a:	2190      	movs	r1, #144	; 0x90
 800ce0c:	6878      	ldr	r0, [r7, #4]
 800ce0e:	f001 fee1 	bl	800ebd4 <VL53L0X_RdDWord>
 800ce12:	4603      	mov	r3, r0
 800ce14:	461a      	mov	r2, r3
 800ce16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ce1a:	4313      	orrs	r3, r2
 800ce1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800ce20:	2273      	movs	r2, #115	; 0x73
 800ce22:	2194      	movs	r1, #148	; 0x94
 800ce24:	6878      	ldr	r0, [r7, #4]
 800ce26:	f001 fdbf 	bl	800e9a8 <VL53L0X_WrByte>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	461a      	mov	r2, r3
 800ce2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ce32:	4313      	orrs	r3, r2
 800ce34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ce38:	6878      	ldr	r0, [r7, #4]
 800ce3a:	f7ff fc84 	bl	800c746 <VL53L0X_device_read_strobe>
 800ce3e:	4603      	mov	r3, r0
 800ce40:	461a      	mov	r2, r3
 800ce42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ce46:	4313      	orrs	r3, r2
 800ce48:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ce4c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ce50:	461a      	mov	r2, r3
 800ce52:	2190      	movs	r1, #144	; 0x90
 800ce54:	6878      	ldr	r0, [r7, #4]
 800ce56:	f001 febd 	bl	800ebd4 <VL53L0X_RdDWord>
 800ce5a:	4603      	mov	r3, r0
 800ce5c:	461a      	mov	r2, r3
 800ce5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ce62:	4313      	orrs	r3, r2
 800ce64:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800ce68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce6a:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800ce6c:	b29b      	uxth	r3, r3
 800ce6e:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800ce70:	2274      	movs	r2, #116	; 0x74
 800ce72:	2194      	movs	r1, #148	; 0x94
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f001 fd97 	bl	800e9a8 <VL53L0X_WrByte>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	461a      	mov	r2, r3
 800ce7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ce82:	4313      	orrs	r3, r2
 800ce84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ce88:	6878      	ldr	r0, [r7, #4]
 800ce8a:	f7ff fc5c 	bl	800c746 <VL53L0X_device_read_strobe>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	461a      	mov	r2, r3
 800ce92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ce96:	4313      	orrs	r3, r2
 800ce98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ce9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cea0:	461a      	mov	r2, r3
 800cea2:	2190      	movs	r1, #144	; 0x90
 800cea4:	6878      	ldr	r0, [r7, #4]
 800cea6:	f001 fe95 	bl	800ebd4 <VL53L0X_RdDWord>
 800ceaa:	4603      	mov	r3, r0
 800ceac:	461a      	mov	r2, r3
 800ceae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ceb2:	4313      	orrs	r3, r2
 800ceb4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800ceb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceba:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800cebc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cebe:	4313      	orrs	r3, r2
 800cec0:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800cec2:	2275      	movs	r2, #117	; 0x75
 800cec4:	2194      	movs	r1, #148	; 0x94
 800cec6:	6878      	ldr	r0, [r7, #4]
 800cec8:	f001 fd6e 	bl	800e9a8 <VL53L0X_WrByte>
 800cecc:	4603      	mov	r3, r0
 800cece:	461a      	mov	r2, r3
 800ced0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ced4:	4313      	orrs	r3, r2
 800ced6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ceda:	6878      	ldr	r0, [r7, #4]
 800cedc:	f7ff fc33 	bl	800c746 <VL53L0X_device_read_strobe>
 800cee0:	4603      	mov	r3, r0
 800cee2:	461a      	mov	r2, r3
 800cee4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cee8:	4313      	orrs	r3, r2
 800ceea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ceee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cef2:	461a      	mov	r2, r3
 800cef4:	2190      	movs	r1, #144	; 0x90
 800cef6:	6878      	ldr	r0, [r7, #4]
 800cef8:	f001 fe6c 	bl	800ebd4 <VL53L0X_RdDWord>
 800cefc:	4603      	mov	r3, r0
 800cefe:	461a      	mov	r2, r3
 800cf00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cf04:	4313      	orrs	r3, r2
 800cf06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800cf0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf0c:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800cf0e:	b29b      	uxth	r3, r3
 800cf10:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800cf12:	2276      	movs	r2, #118	; 0x76
 800cf14:	2194      	movs	r1, #148	; 0x94
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f001 fd46 	bl	800e9a8 <VL53L0X_WrByte>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	461a      	mov	r2, r3
 800cf20:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cf24:	4313      	orrs	r3, r2
 800cf26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	f7ff fc0b 	bl	800c746 <VL53L0X_device_read_strobe>
 800cf30:	4603      	mov	r3, r0
 800cf32:	461a      	mov	r2, r3
 800cf34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cf38:	4313      	orrs	r3, r2
 800cf3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cf3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cf42:	461a      	mov	r2, r3
 800cf44:	2190      	movs	r1, #144	; 0x90
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f001 fe44 	bl	800ebd4 <VL53L0X_RdDWord>
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	461a      	mov	r2, r3
 800cf50:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cf54:	4313      	orrs	r3, r2
 800cf56:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800cf5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf5c:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800cf5e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800cf60:	4313      	orrs	r3, r2
 800cf62:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800cf64:	2200      	movs	r2, #0
 800cf66:	2181      	movs	r1, #129	; 0x81
 800cf68:	6878      	ldr	r0, [r7, #4]
 800cf6a:	f001 fd1d 	bl	800e9a8 <VL53L0X_WrByte>
 800cf6e:	4603      	mov	r3, r0
 800cf70:	461a      	mov	r2, r3
 800cf72:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cf76:	4313      	orrs	r3, r2
 800cf78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800cf7c:	2206      	movs	r2, #6
 800cf7e:	21ff      	movs	r1, #255	; 0xff
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f001 fd11 	bl	800e9a8 <VL53L0X_WrByte>
 800cf86:	4603      	mov	r3, r0
 800cf88:	461a      	mov	r2, r3
 800cf8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cf8e:	4313      	orrs	r3, r2
 800cf90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800cf94:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800cf98:	461a      	mov	r2, r3
 800cf9a:	2183      	movs	r1, #131	; 0x83
 800cf9c:	6878      	ldr	r0, [r7, #4]
 800cf9e:	f001 fdb7 	bl	800eb10 <VL53L0X_RdByte>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	461a      	mov	r2, r3
 800cfa6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cfaa:	4313      	orrs	r3, r2
 800cfac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800cfb0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cfb4:	f023 0304 	bic.w	r3, r3, #4
 800cfb8:	b2db      	uxtb	r3, r3
 800cfba:	461a      	mov	r2, r3
 800cfbc:	2183      	movs	r1, #131	; 0x83
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f001 fcf2 	bl	800e9a8 <VL53L0X_WrByte>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	461a      	mov	r2, r3
 800cfc8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cfcc:	4313      	orrs	r3, r2
 800cfce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	21ff      	movs	r1, #255	; 0xff
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	f001 fce6 	bl	800e9a8 <VL53L0X_WrByte>
 800cfdc:	4603      	mov	r3, r0
 800cfde:	461a      	mov	r2, r3
 800cfe0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800cfea:	2201      	movs	r2, #1
 800cfec:	2100      	movs	r1, #0
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f001 fcda 	bl	800e9a8 <VL53L0X_WrByte>
 800cff4:	4603      	mov	r3, r0
 800cff6:	461a      	mov	r2, r3
 800cff8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cffc:	4313      	orrs	r3, r2
 800cffe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d002:	2200      	movs	r2, #0
 800d004:	21ff      	movs	r1, #255	; 0xff
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f001 fcce 	bl	800e9a8 <VL53L0X_WrByte>
 800d00c:	4603      	mov	r3, r0
 800d00e:	461a      	mov	r2, r3
 800d010:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d014:	4313      	orrs	r3, r2
 800d016:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800d01a:	2200      	movs	r2, #0
 800d01c:	2180      	movs	r1, #128	; 0x80
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f001 fcc2 	bl	800e9a8 <VL53L0X_WrByte>
 800d024:	4603      	mov	r3, r0
 800d026:	461a      	mov	r2, r3
 800d028:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d02c:	4313      	orrs	r3, r2
 800d02e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800d032:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800d036:	2b00      	cmp	r3, #0
 800d038:	f040 808f 	bne.w	800d15a <VL53L0X_get_info_from_device+0x98e>
 800d03c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d040:	2b07      	cmp	r3, #7
 800d042:	f000 808a 	beq.w	800d15a <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800d046:	78fb      	ldrb	r3, [r7, #3]
 800d048:	f003 0301 	and.w	r3, r3, #1
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d024      	beq.n	800d09a <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800d050:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d054:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d11e      	bne.n	800d09a <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800d062:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800d06c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800d070:	2300      	movs	r3, #0
 800d072:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d074:	e00e      	b.n	800d094 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800d076:	f107 0208 	add.w	r2, r7, #8
 800d07a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d07c:	4413      	add	r3, r2
 800d07e:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800d080:	687a      	ldr	r2, [r7, #4]
 800d082:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d084:	4413      	add	r3, r2
 800d086:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800d08a:	460a      	mov	r2, r1
 800d08c:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800d08e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d090:	3301      	adds	r3, #1
 800d092:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d096:	2b05      	cmp	r3, #5
 800d098:	dded      	ble.n	800d076 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800d09a:	78fb      	ldrb	r3, [r7, #3]
 800d09c:	f003 0302 	and.w	r3, r3, #2
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d018      	beq.n	800d0d6 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800d0a4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d0a8:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d112      	bne.n	800d0d6 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0b0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0ba:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	33f3      	adds	r3, #243	; 0xf3
 800d0c8:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800d0ca:	f107 0310 	add.w	r3, r7, #16
 800d0ce:	4619      	mov	r1, r3
 800d0d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d0d2:	f002 f8a4 	bl	800f21e <strcpy>

		}

		if (((option & 4) == 4) &&
 800d0d6:	78fb      	ldrb	r3, [r7, #3]
 800d0d8:	f003 0304 	and.w	r3, r3, #4
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d030      	beq.n	800d142 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800d0e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d0e4:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d12a      	bne.n	800d142 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800d0fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d0fe:	025b      	lsls	r3, r3, #9
 800d100:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d106:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800d10a:	2300      	movs	r3, #0
 800d10c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800d110:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d112:	2b00      	cmp	r3, #0
 800d114:	d011      	beq.n	800d13a <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800d116:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d118:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d11a:	1ad3      	subs	r3, r2, r3
 800d11c:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800d11e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d120:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d124:	fb02 f303 	mul.w	r3, r2, r3
 800d128:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800d12a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800d12e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800d132:	425b      	negs	r3, r3
 800d134:	b29b      	uxth	r3, r3
 800d136:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800d13a:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800d142:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800d146:	78fb      	ldrb	r3, [r7, #3]
 800d148:	4313      	orrs	r3, r2
 800d14a:	b2db      	uxtb	r3, r3
 800d14c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800d150:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d15a:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3760      	adds	r7, #96	; 0x60
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}

0800d166 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800d166:	b480      	push	{r7}
 800d168:	b087      	sub	sp, #28
 800d16a:	af00      	add	r7, sp, #0
 800d16c:	6078      	str	r0, [r7, #4]
 800d16e:	460b      	mov	r3, r1
 800d170:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800d172:	f240 6277 	movw	r2, #1655	; 0x677
 800d176:	f04f 0300 	mov.w	r3, #0
 800d17a:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800d17e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800d182:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800d184:	78fb      	ldrb	r3, [r7, #3]
 800d186:	68fa      	ldr	r2, [r7, #12]
 800d188:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800d18c:	693a      	ldr	r2, [r7, #16]
 800d18e:	fb02 f303 	mul.w	r3, r2, r3
 800d192:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800d194:	68bb      	ldr	r3, [r7, #8]
}
 800d196:	4618      	mov	r0, r3
 800d198:	371c      	adds	r7, #28
 800d19a:	46bd      	mov	sp, r7
 800d19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a0:	4770      	bx	lr

0800d1a2 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800d1a2:	b480      	push	{r7}
 800d1a4:	b087      	sub	sp, #28
 800d1a6:	af00      	add	r7, sp, #0
 800d1a8:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d017      	beq.n	800d1ec <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	3b01      	subs	r3, #1
 800d1c0:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800d1c2:	e005      	b.n	800d1d0 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	085b      	lsrs	r3, r3, #1
 800d1c8:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800d1ca:	89fb      	ldrh	r3, [r7, #14]
 800d1cc:	3301      	adds	r3, #1
 800d1ce:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800d1d0:	693b      	ldr	r3, [r7, #16]
 800d1d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d1f4      	bne.n	800d1c4 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800d1da:	89fb      	ldrh	r3, [r7, #14]
 800d1dc:	021b      	lsls	r3, r3, #8
 800d1de:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800d1e0:	693b      	ldr	r3, [r7, #16]
 800d1e2:	b29b      	uxth	r3, r3
 800d1e4:	b2db      	uxtb	r3, r3
 800d1e6:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800d1e8:	4413      	add	r3, r2
 800d1ea:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800d1ec:	8afb      	ldrh	r3, [r7, #22]

}
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	371c      	adds	r7, #28
 800d1f2:	46bd      	mov	sp, r7
 800d1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f8:	4770      	bx	lr

0800d1fa <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800d1fa:	b480      	push	{r7}
 800d1fc:	b085      	sub	sp, #20
 800d1fe:	af00      	add	r7, sp, #0
 800d200:	4603      	mov	r3, r0
 800d202:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800d204:	2300      	movs	r3, #0
 800d206:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800d208:	88fb      	ldrh	r3, [r7, #6]
 800d20a:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800d20c:	88fa      	ldrh	r2, [r7, #6]
 800d20e:	0a12      	lsrs	r2, r2, #8
 800d210:	b292      	uxth	r2, r2
 800d212:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800d214:	3301      	adds	r3, #1
 800d216:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800d218:	68fb      	ldr	r3, [r7, #12]
}
 800d21a:	4618      	mov	r0, r3
 800d21c:	3714      	adds	r7, #20
 800d21e:	46bd      	mov	sp, r7
 800d220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d224:	4770      	bx	lr
	...

0800d228 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b088      	sub	sp, #32
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	60f8      	str	r0, [r7, #12]
 800d230:	60b9      	str	r1, [r7, #8]
 800d232:	4613      	mov	r3, r2
 800d234:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800d236:	2300      	movs	r3, #0
 800d238:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800d23a:	79fb      	ldrb	r3, [r7, #7]
 800d23c:	4619      	mov	r1, r3
 800d23e:	68f8      	ldr	r0, [r7, #12]
 800d240:	f7ff ff91 	bl	800d166 <VL53L0X_calc_macro_period_ps>
 800d244:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800d246:	69bb      	ldr	r3, [r7, #24]
 800d248:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d24c:	4a0a      	ldr	r2, [pc, #40]	; (800d278 <VL53L0X_calc_timeout_mclks+0x50>)
 800d24e:	fba2 2303 	umull	r2, r3, r2, r3
 800d252:	099b      	lsrs	r3, r3, #6
 800d254:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d25c:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800d260:	697b      	ldr	r3, [r7, #20]
 800d262:	085b      	lsrs	r3, r3, #1
 800d264:	441a      	add	r2, r3
	timeout_period_mclks =
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	fbb2 f3f3 	udiv	r3, r2, r3
 800d26c:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800d26e:	69fb      	ldr	r3, [r7, #28]
}
 800d270:	4618      	mov	r0, r3
 800d272:	3720      	adds	r7, #32
 800d274:	46bd      	mov	sp, r7
 800d276:	bd80      	pop	{r7, pc}
 800d278:	10624dd3 	.word	0x10624dd3

0800d27c <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b086      	sub	sp, #24
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	460b      	mov	r3, r1
 800d286:	807b      	strh	r3, [r7, #2]
 800d288:	4613      	mov	r3, r2
 800d28a:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800d28c:	2300      	movs	r3, #0
 800d28e:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800d290:	787b      	ldrb	r3, [r7, #1]
 800d292:	4619      	mov	r1, r3
 800d294:	6878      	ldr	r0, [r7, #4]
 800d296:	f7ff ff66 	bl	800d166 <VL53L0X_calc_macro_period_ps>
 800d29a:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800d29c:	693b      	ldr	r3, [r7, #16]
 800d29e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800d2a2:	4a0a      	ldr	r2, [pc, #40]	; (800d2cc <VL53L0X_calc_timeout_us+0x50>)
 800d2a4:	fba2 2303 	umull	r2, r3, r2, r3
 800d2a8:	099b      	lsrs	r3, r3, #6
 800d2aa:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800d2ac:	887b      	ldrh	r3, [r7, #2]
 800d2ae:	68fa      	ldr	r2, [r7, #12]
 800d2b0:	fb02 f303 	mul.w	r3, r2, r3
 800d2b4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800d2b8:	4a04      	ldr	r2, [pc, #16]	; (800d2cc <VL53L0X_calc_timeout_us+0x50>)
 800d2ba:	fba2 2303 	umull	r2, r3, r2, r3
 800d2be:	099b      	lsrs	r3, r3, #6
 800d2c0:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800d2c2:	697b      	ldr	r3, [r7, #20]
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	3718      	adds	r7, #24
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}
 800d2cc:	10624dd3 	.word	0x10624dd3

0800d2d0 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b08c      	sub	sp, #48	; 0x30
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	60f8      	str	r0, [r7, #12]
 800d2d8:	460b      	mov	r3, r1
 800d2da:	607a      	str	r2, [r7, #4]
 800d2dc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800d2f6:	7afb      	ldrb	r3, [r7, #11]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d005      	beq.n	800d308 <get_sequence_step_timeout+0x38>
 800d2fc:	7afb      	ldrb	r3, [r7, #11]
 800d2fe:	2b01      	cmp	r3, #1
 800d300:	d002      	beq.n	800d308 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800d302:	7afb      	ldrb	r3, [r7, #11]
 800d304:	2b02      	cmp	r3, #2
 800d306:	d128      	bne.n	800d35a <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d308:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800d30c:	461a      	mov	r2, r3
 800d30e:	2100      	movs	r1, #0
 800d310:	68f8      	ldr	r0, [r7, #12]
 800d312:	f7fd fa89 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800d316:	4603      	mov	r3, r0
 800d318:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800d31c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d320:	2b00      	cmp	r3, #0
 800d322:	d109      	bne.n	800d338 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800d324:	f107 0320 	add.w	r3, r7, #32
 800d328:	461a      	mov	r2, r3
 800d32a:	2146      	movs	r1, #70	; 0x46
 800d32c:	68f8      	ldr	r0, [r7, #12]
 800d32e:	f001 fbef 	bl	800eb10 <VL53L0X_RdByte>
 800d332:	4603      	mov	r3, r0
 800d334:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800d338:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d33c:	b29b      	uxth	r3, r3
 800d33e:	4618      	mov	r0, r3
 800d340:	f7ff ff5b 	bl	800d1fa <VL53L0X_decode_timeout>
 800d344:	4603      	mov	r3, r0
 800d346:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800d348:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d34c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d34e:	4619      	mov	r1, r3
 800d350:	68f8      	ldr	r0, [r7, #12]
 800d352:	f7ff ff93 	bl	800d27c <VL53L0X_calc_timeout_us>
 800d356:	62b8      	str	r0, [r7, #40]	; 0x28
 800d358:	e092      	b.n	800d480 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800d35a:	7afb      	ldrb	r3, [r7, #11]
 800d35c:	2b03      	cmp	r3, #3
 800d35e:	d135      	bne.n	800d3cc <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d360:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800d364:	461a      	mov	r2, r3
 800d366:	2100      	movs	r1, #0
 800d368:	68f8      	ldr	r0, [r7, #12]
 800d36a:	f7fd fa5d 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800d36e:	4603      	mov	r3, r0
 800d370:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800d374:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d378:	2b00      	cmp	r3, #0
 800d37a:	f040 8081 	bne.w	800d480 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d37e:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800d382:	461a      	mov	r2, r3
 800d384:	2100      	movs	r1, #0
 800d386:	68f8      	ldr	r0, [r7, #12]
 800d388:	f7fd fa4e 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800d38c:	4603      	mov	r3, r0
 800d38e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800d392:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d396:	2b00      	cmp	r3, #0
 800d398:	d109      	bne.n	800d3ae <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800d39a:	f107 031e 	add.w	r3, r7, #30
 800d39e:	461a      	mov	r2, r3
 800d3a0:	2151      	movs	r1, #81	; 0x51
 800d3a2:	68f8      	ldr	r0, [r7, #12]
 800d3a4:	f001 fbde 	bl	800eb64 <VL53L0X_RdWord>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800d3ae:	8bfb      	ldrh	r3, [r7, #30]
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7ff ff22 	bl	800d1fa <VL53L0X_decode_timeout>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800d3ba:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d3be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d3c0:	4619      	mov	r1, r3
 800d3c2:	68f8      	ldr	r0, [r7, #12]
 800d3c4:	f7ff ff5a 	bl	800d27c <VL53L0X_calc_timeout_us>
 800d3c8:	62b8      	str	r0, [r7, #40]	; 0x28
 800d3ca:	e059      	b.n	800d480 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800d3cc:	7afb      	ldrb	r3, [r7, #11]
 800d3ce:	2b04      	cmp	r3, #4
 800d3d0:	d156      	bne.n	800d480 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800d3d2:	f107 0314 	add.w	r3, r7, #20
 800d3d6:	4619      	mov	r1, r3
 800d3d8:	68f8      	ldr	r0, [r7, #12]
 800d3da:	f7fd fb2f 	bl	800aa3c <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800d3de:	2300      	movs	r3, #0
 800d3e0:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800d3e2:	7dfb      	ldrb	r3, [r7, #23]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d01d      	beq.n	800d424 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d3e8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800d3ec:	461a      	mov	r2, r3
 800d3ee:	2100      	movs	r1, #0
 800d3f0:	68f8      	ldr	r0, [r7, #12]
 800d3f2:	f7fd fa19 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800d3fc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d400:	2b00      	cmp	r3, #0
 800d402:	d10f      	bne.n	800d424 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800d404:	f107 031e 	add.w	r3, r7, #30
 800d408:	461a      	mov	r2, r3
 800d40a:	2151      	movs	r1, #81	; 0x51
 800d40c:	68f8      	ldr	r0, [r7, #12]
 800d40e:	f001 fba9 	bl	800eb64 <VL53L0X_RdWord>
 800d412:	4603      	mov	r3, r0
 800d414:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800d418:	8bfb      	ldrh	r3, [r7, #30]
 800d41a:	4618      	mov	r0, r3
 800d41c:	f7ff feed 	bl	800d1fa <VL53L0X_decode_timeout>
 800d420:	4603      	mov	r3, r0
 800d422:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800d424:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d109      	bne.n	800d440 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d42c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800d430:	461a      	mov	r2, r3
 800d432:	2101      	movs	r1, #1
 800d434:	68f8      	ldr	r0, [r7, #12]
 800d436:	f7fd f9f7 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800d43a:	4603      	mov	r3, r0
 800d43c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800d440:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d444:	2b00      	cmp	r3, #0
 800d446:	d10f      	bne.n	800d468 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800d448:	f107 031c 	add.w	r3, r7, #28
 800d44c:	461a      	mov	r2, r3
 800d44e:	2171      	movs	r1, #113	; 0x71
 800d450:	68f8      	ldr	r0, [r7, #12]
 800d452:	f001 fb87 	bl	800eb64 <VL53L0X_RdWord>
 800d456:	4603      	mov	r3, r0
 800d458:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800d45c:	8bbb      	ldrh	r3, [r7, #28]
 800d45e:	4618      	mov	r0, r3
 800d460:	f7ff fecb 	bl	800d1fa <VL53L0X_decode_timeout>
 800d464:	4603      	mov	r3, r0
 800d466:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800d468:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d46a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d46c:	1ad3      	subs	r3, r2, r3
 800d46e:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800d470:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d474:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d476:	4619      	mov	r1, r3
 800d478:	68f8      	ldr	r0, [r7, #12]
 800d47a:	f7ff feff 	bl	800d27c <VL53L0X_calc_timeout_us>
 800d47e:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d484:	601a      	str	r2, [r3, #0]

	return Status;
 800d486:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	3730      	adds	r7, #48	; 0x30
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}

0800d492 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800d492:	b580      	push	{r7, lr}
 800d494:	b08a      	sub	sp, #40	; 0x28
 800d496:	af00      	add	r7, sp, #0
 800d498:	60f8      	str	r0, [r7, #12]
 800d49a:	460b      	mov	r3, r1
 800d49c:	607a      	str	r2, [r7, #4]
 800d49e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800d4a6:	7afb      	ldrb	r3, [r7, #11]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d005      	beq.n	800d4b8 <set_sequence_step_timeout+0x26>
 800d4ac:	7afb      	ldrb	r3, [r7, #11]
 800d4ae:	2b01      	cmp	r3, #1
 800d4b0:	d002      	beq.n	800d4b8 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800d4b2:	7afb      	ldrb	r3, [r7, #11]
 800d4b4:	2b02      	cmp	r3, #2
 800d4b6:	d138      	bne.n	800d52a <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d4b8:	f107 031b 	add.w	r3, r7, #27
 800d4bc:	461a      	mov	r2, r3
 800d4be:	2100      	movs	r1, #0
 800d4c0:	68f8      	ldr	r0, [r7, #12]
 800d4c2:	f7fd f9b1 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800d4cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d11a      	bne.n	800d50a <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800d4d4:	7efb      	ldrb	r3, [r7, #27]
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	6879      	ldr	r1, [r7, #4]
 800d4da:	68f8      	ldr	r0, [r7, #12]
 800d4dc:	f7ff fea4 	bl	800d228 <VL53L0X_calc_timeout_mclks>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800d4e4:	8bbb      	ldrh	r3, [r7, #28]
 800d4e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d4ea:	d903      	bls.n	800d4f4 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800d4ec:	23ff      	movs	r3, #255	; 0xff
 800d4ee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d4f2:	e004      	b.n	800d4fe <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800d4f4:	8bbb      	ldrh	r3, [r7, #28]
 800d4f6:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800d4f8:	3b01      	subs	r3, #1
 800d4fa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d4fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d502:	b29a      	uxth	r2, r3
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800d50a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d50e:	2b00      	cmp	r3, #0
 800d510:	f040 80ab 	bne.w	800d66a <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800d514:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d518:	461a      	mov	r2, r3
 800d51a:	2146      	movs	r1, #70	; 0x46
 800d51c:	68f8      	ldr	r0, [r7, #12]
 800d51e:	f001 fa43 	bl	800e9a8 <VL53L0X_WrByte>
 800d522:	4603      	mov	r3, r0
 800d524:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800d528:	e09f      	b.n	800d66a <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800d52a:	7afb      	ldrb	r3, [r7, #11]
 800d52c:	2b03      	cmp	r3, #3
 800d52e:	d135      	bne.n	800d59c <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800d530:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d534:	2b00      	cmp	r3, #0
 800d536:	d11b      	bne.n	800d570 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d538:	f107 031b 	add.w	r3, r7, #27
 800d53c:	461a      	mov	r2, r3
 800d53e:	2100      	movs	r1, #0
 800d540:	68f8      	ldr	r0, [r7, #12]
 800d542:	f7fd f971 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800d546:	4603      	mov	r3, r0
 800d548:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800d54c:	7efb      	ldrb	r3, [r7, #27]
 800d54e:	461a      	mov	r2, r3
 800d550:	6879      	ldr	r1, [r7, #4]
 800d552:	68f8      	ldr	r0, [r7, #12]
 800d554:	f7ff fe68 	bl	800d228 <VL53L0X_calc_timeout_mclks>
 800d558:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800d55a:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800d55c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d55e:	4618      	mov	r0, r3
 800d560:	f7ff fe1f 	bl	800d1a2 <VL53L0X_encode_timeout>
 800d564:	4603      	mov	r3, r0
 800d566:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d568:	8b3a      	ldrh	r2, [r7, #24]
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800d570:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d574:	2b00      	cmp	r3, #0
 800d576:	d108      	bne.n	800d58a <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800d578:	8b3b      	ldrh	r3, [r7, #24]
 800d57a:	461a      	mov	r2, r3
 800d57c:	2151      	movs	r1, #81	; 0x51
 800d57e:	68f8      	ldr	r0, [r7, #12]
 800d580:	f001 fa36 	bl	800e9f0 <VL53L0X_WrWord>
 800d584:	4603      	mov	r3, r0
 800d586:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800d58a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d16b      	bne.n	800d66a <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	687a      	ldr	r2, [r7, #4]
 800d596:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800d59a:	e066      	b.n	800d66a <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800d59c:	7afb      	ldrb	r3, [r7, #11]
 800d59e:	2b04      	cmp	r3, #4
 800d5a0:	d160      	bne.n	800d664 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800d5a2:	f107 0310 	add.w	r3, r7, #16
 800d5a6:	4619      	mov	r1, r3
 800d5a8:	68f8      	ldr	r0, [r7, #12]
 800d5aa:	f7fd fa47 	bl	800aa3c <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800d5b2:	7cfb      	ldrb	r3, [r7, #19]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d01d      	beq.n	800d5f4 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d5b8:	f107 031b 	add.w	r3, r7, #27
 800d5bc:	461a      	mov	r2, r3
 800d5be:	2100      	movs	r1, #0
 800d5c0:	68f8      	ldr	r0, [r7, #12]
 800d5c2:	f7fd f931 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800d5cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d10f      	bne.n	800d5f4 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800d5d4:	f107 0318 	add.w	r3, r7, #24
 800d5d8:	461a      	mov	r2, r3
 800d5da:	2151      	movs	r1, #81	; 0x51
 800d5dc:	68f8      	ldr	r0, [r7, #12]
 800d5de:	f001 fac1 	bl	800eb64 <VL53L0X_RdWord>
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800d5e8:	8b3b      	ldrh	r3, [r7, #24]
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f7ff fe05 	bl	800d1fa <VL53L0X_decode_timeout>
 800d5f0:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800d5f2:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800d5f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d109      	bne.n	800d610 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d5fc:	f107 031b 	add.w	r3, r7, #27
 800d600:	461a      	mov	r2, r3
 800d602:	2101      	movs	r1, #1
 800d604:	68f8      	ldr	r0, [r7, #12]
 800d606:	f7fd f90f 	bl	800a828 <VL53L0X_GetVcselPulsePeriod>
 800d60a:	4603      	mov	r3, r0
 800d60c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800d610:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d614:	2b00      	cmp	r3, #0
 800d616:	d128      	bne.n	800d66a <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800d618:	7efb      	ldrb	r3, [r7, #27]
 800d61a:	461a      	mov	r2, r3
 800d61c:	6879      	ldr	r1, [r7, #4]
 800d61e:	68f8      	ldr	r0, [r7, #12]
 800d620:	f7ff fe02 	bl	800d228 <VL53L0X_calc_timeout_mclks>
 800d624:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800d626:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d628:	6a3a      	ldr	r2, [r7, #32]
 800d62a:	4413      	add	r3, r2
 800d62c:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800d62e:	6a38      	ldr	r0, [r7, #32]
 800d630:	f7ff fdb7 	bl	800d1a2 <VL53L0X_encode_timeout>
 800d634:	4603      	mov	r3, r0
 800d636:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800d638:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d108      	bne.n	800d652 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800d640:	8bfb      	ldrh	r3, [r7, #30]
 800d642:	461a      	mov	r2, r3
 800d644:	2171      	movs	r1, #113	; 0x71
 800d646:	68f8      	ldr	r0, [r7, #12]
 800d648:	f001 f9d2 	bl	800e9f0 <VL53L0X_WrWord>
 800d64c:	4603      	mov	r3, r0
 800d64e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800d652:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d656:	2b00      	cmp	r3, #0
 800d658:	d107      	bne.n	800d66a <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	687a      	ldr	r2, [r7, #4]
 800d65e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800d662:	e002      	b.n	800d66a <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d664:	23fc      	movs	r3, #252	; 0xfc
 800d666:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800d66a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d66e:	4618      	mov	r0, r3
 800d670:	3728      	adds	r7, #40	; 0x28
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}

0800d676 <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800d676:	b580      	push	{r7, lr}
 800d678:	b086      	sub	sp, #24
 800d67a:	af00      	add	r7, sp, #0
 800d67c:	60f8      	str	r0, [r7, #12]
 800d67e:	460b      	mov	r3, r1
 800d680:	607a      	str	r2, [r7, #4]
 800d682:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d684:	2300      	movs	r3, #0
 800d686:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800d688:	7afb      	ldrb	r3, [r7, #11]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d002      	beq.n	800d694 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800d68e:	2b01      	cmp	r3, #1
 800d690:	d00a      	beq.n	800d6a8 <VL53L0X_get_vcsel_pulse_period+0x32>
 800d692:	e013      	b.n	800d6bc <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800d694:	f107 0316 	add.w	r3, r7, #22
 800d698:	461a      	mov	r2, r3
 800d69a:	2150      	movs	r1, #80	; 0x50
 800d69c:	68f8      	ldr	r0, [r7, #12]
 800d69e:	f001 fa37 	bl	800eb10 <VL53L0X_RdByte>
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800d6a6:	e00b      	b.n	800d6c0 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800d6a8:	f107 0316 	add.w	r3, r7, #22
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	2170      	movs	r1, #112	; 0x70
 800d6b0:	68f8      	ldr	r0, [r7, #12]
 800d6b2:	f001 fa2d 	bl	800eb10 <VL53L0X_RdByte>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800d6ba:	e001      	b.n	800d6c0 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d6bc:	23fc      	movs	r3, #252	; 0xfc
 800d6be:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800d6c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d107      	bne.n	800d6d8 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800d6c8:	7dbb      	ldrb	r3, [r7, #22]
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	f7fe fff4 	bl	800c6b8 <VL53L0X_decode_vcsel_period>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	701a      	strb	r2, [r3, #0]

	return Status;
 800d6d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d6dc:	4618      	mov	r0, r3
 800d6de:	3718      	adds	r7, #24
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	bd80      	pop	{r7, pc}

0800d6e4 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b092      	sub	sp, #72	; 0x48
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
 800d6ec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800d6f4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800d6f8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800d6fa:	f240 7376 	movw	r3, #1910	; 0x776
 800d6fe:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800d700:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800d704:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800d706:	f44f 7325 	mov.w	r3, #660	; 0x294
 800d70a:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800d70c:	f240 234e 	movw	r3, #590	; 0x24e
 800d710:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800d712:	f240 23b2 	movw	r3, #690	; 0x2b2
 800d716:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800d718:	f44f 7325 	mov.w	r3, #660	; 0x294
 800d71c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800d71e:	f240 2326 	movw	r3, #550	; 0x226
 800d722:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800d724:	2300      	movs	r3, #0
 800d726:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800d728:	f644 6320 	movw	r3, #20000	; 0x4e20
 800d72c:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800d72e:	2300      	movs	r3, #0
 800d730:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800d732:	683a      	ldr	r2, [r7, #0]
 800d734:	6a3b      	ldr	r3, [r7, #32]
 800d736:	429a      	cmp	r2, r3
 800d738:	d205      	bcs.n	800d746 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d73a:	23fc      	movs	r3, #252	; 0xfc
 800d73c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800d740:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d744:	e0aa      	b.n	800d89c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800d746:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d74a:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800d74c:	683a      	ldr	r2, [r7, #0]
 800d74e:	1ad3      	subs	r3, r2, r3
 800d750:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800d752:	f107 0314 	add.w	r3, r7, #20
 800d756:	4619      	mov	r1, r3
 800d758:	6878      	ldr	r0, [r7, #4]
 800d75a:	f7fd f96f 	bl	800aa3c <VL53L0X_GetSequenceStepEnables>
 800d75e:	4603      	mov	r3, r0
 800d760:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800d764:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d15b      	bne.n	800d824 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800d76c:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d105      	bne.n	800d77e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800d772:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800d774:	2b00      	cmp	r3, #0
 800d776:	d102      	bne.n	800d77e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800d778:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d052      	beq.n	800d824 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800d77e:	f107 0310 	add.w	r3, r7, #16
 800d782:	461a      	mov	r2, r3
 800d784:	2102      	movs	r1, #2
 800d786:	6878      	ldr	r0, [r7, #4]
 800d788:	f7ff fda2 	bl	800d2d0 <get_sequence_step_timeout>
 800d78c:	4603      	mov	r3, r0
 800d78e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800d792:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d796:	2b00      	cmp	r3, #0
 800d798:	d002      	beq.n	800d7a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800d79a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d79e:	e07d      	b.n	800d89c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800d7a0:	7d3b      	ldrb	r3, [r7, #20]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d00f      	beq.n	800d7c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800d7a6:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800d7a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d7aa:	4413      	add	r3, r2
 800d7ac:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800d7ae:	69fa      	ldr	r2, [r7, #28]
 800d7b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d7b2:	429a      	cmp	r2, r3
 800d7b4:	d204      	bcs.n	800d7c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800d7b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d7b8:	69fb      	ldr	r3, [r7, #28]
 800d7ba:	1ad3      	subs	r3, r2, r3
 800d7bc:	643b      	str	r3, [r7, #64]	; 0x40
 800d7be:	e002      	b.n	800d7c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d7c0:	23fc      	movs	r3, #252	; 0xfc
 800d7c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800d7c6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d002      	beq.n	800d7d4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800d7ce:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d7d2:	e063      	b.n	800d89c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800d7d4:	7dbb      	ldrb	r3, [r7, #22]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d011      	beq.n	800d7fe <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800d7da:	693a      	ldr	r2, [r7, #16]
 800d7dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7de:	4413      	add	r3, r2
 800d7e0:	005b      	lsls	r3, r3, #1
 800d7e2:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800d7e4:	69fa      	ldr	r2, [r7, #28]
 800d7e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d204      	bcs.n	800d7f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800d7ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d7ee:	69fb      	ldr	r3, [r7, #28]
 800d7f0:	1ad3      	subs	r3, r2, r3
 800d7f2:	643b      	str	r3, [r7, #64]	; 0x40
 800d7f4:	e016      	b.n	800d824 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d7f6:	23fc      	movs	r3, #252	; 0xfc
 800d7f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800d7fc:	e012      	b.n	800d824 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800d7fe:	7d7b      	ldrb	r3, [r7, #21]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d00f      	beq.n	800d824 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d808:	4413      	add	r3, r2
 800d80a:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800d80c:	69fa      	ldr	r2, [r7, #28]
 800d80e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d810:	429a      	cmp	r2, r3
 800d812:	d204      	bcs.n	800d81e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800d814:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d816:	69fb      	ldr	r3, [r7, #28]
 800d818:	1ad3      	subs	r3, r2, r3
 800d81a:	643b      	str	r3, [r7, #64]	; 0x40
 800d81c:	e002      	b.n	800d824 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d81e:	23fc      	movs	r3, #252	; 0xfc
 800d820:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800d824:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d002      	beq.n	800d832 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800d82c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d830:	e034      	b.n	800d89c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800d832:	7dfb      	ldrb	r3, [r7, #23]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d019      	beq.n	800d86c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800d838:	f107 030c 	add.w	r3, r7, #12
 800d83c:	461a      	mov	r2, r3
 800d83e:	2103      	movs	r1, #3
 800d840:	6878      	ldr	r0, [r7, #4]
 800d842:	f7ff fd45 	bl	800d2d0 <get_sequence_step_timeout>
 800d846:	4603      	mov	r3, r0
 800d848:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d850:	4413      	add	r3, r2
 800d852:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800d854:	69fa      	ldr	r2, [r7, #28]
 800d856:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d858:	429a      	cmp	r2, r3
 800d85a:	d204      	bcs.n	800d866 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800d85c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d85e:	69fb      	ldr	r3, [r7, #28]
 800d860:	1ad3      	subs	r3, r2, r3
 800d862:	643b      	str	r3, [r7, #64]	; 0x40
 800d864:	e002      	b.n	800d86c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d866:	23fc      	movs	r3, #252	; 0xfc
 800d868:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800d86c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d870:	2b00      	cmp	r3, #0
 800d872:	d111      	bne.n	800d898 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800d874:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800d876:	2b00      	cmp	r3, #0
 800d878:	d00e      	beq.n	800d898 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800d87a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d87c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d87e:	1ad3      	subs	r3, r2, r3
 800d880:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800d882:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d884:	2104      	movs	r1, #4
 800d886:	6878      	ldr	r0, [r7, #4]
 800d888:	f7ff fe03 	bl	800d492 <set_sequence_step_timeout>
 800d88c:	4603      	mov	r3, r0
 800d88e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	683a      	ldr	r2, [r7, #0]
 800d896:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800d898:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800d89c:	4618      	mov	r0, r3
 800d89e:	3748      	adds	r7, #72	; 0x48
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}

0800d8a4 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b090      	sub	sp, #64	; 0x40
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
 800d8ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800d8b4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800d8b8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800d8ba:	f240 7376 	movw	r3, #1910	; 0x776
 800d8be:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800d8c0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800d8c4:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800d8c6:	f44f 7325 	mov.w	r3, #660	; 0x294
 800d8ca:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800d8cc:	f240 234e 	movw	r3, #590	; 0x24e
 800d8d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800d8d2:	f240 23b2 	movw	r3, #690	; 0x2b2
 800d8d6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800d8d8:	f44f 7325 	mov.w	r3, #660	; 0x294
 800d8dc:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800d8de:	f240 2326 	movw	r3, #550	; 0x226
 800d8e2:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800d8e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d8ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d8ec:	441a      	add	r2, r3
 800d8ee:	683b      	ldr	r3, [r7, #0]
 800d8f0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800d8f2:	f107 0318 	add.w	r3, r7, #24
 800d8f6:	4619      	mov	r1, r3
 800d8f8:	6878      	ldr	r0, [r7, #4]
 800d8fa:	f7fd f89f 	bl	800aa3c <VL53L0X_GetSequenceStepEnables>
 800d8fe:	4603      	mov	r3, r0
 800d900:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800d904:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d002      	beq.n	800d912 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800d90c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d910:	e075      	b.n	800d9fe <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800d912:	7e3b      	ldrb	r3, [r7, #24]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d105      	bne.n	800d924 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800d918:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d102      	bne.n	800d924 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800d91e:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800d920:	2b00      	cmp	r3, #0
 800d922:	d030      	beq.n	800d986 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800d924:	f107 0310 	add.w	r3, r7, #16
 800d928:	461a      	mov	r2, r3
 800d92a:	2102      	movs	r1, #2
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f7ff fccf 	bl	800d2d0 <get_sequence_step_timeout>
 800d932:	4603      	mov	r3, r0
 800d934:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800d938:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d122      	bne.n	800d986 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800d940:	7e3b      	ldrb	r3, [r7, #24]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d007      	beq.n	800d956 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800d94a:	6939      	ldr	r1, [r7, #16]
 800d94c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d94e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800d950:	441a      	add	r2, r3
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800d956:	7ebb      	ldrb	r3, [r7, #26]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d009      	beq.n	800d970 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800d960:	6939      	ldr	r1, [r7, #16]
 800d962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d964:	440b      	add	r3, r1
 800d966:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800d968:	441a      	add	r2, r3
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	601a      	str	r2, [r3, #0]
 800d96e:	e00a      	b.n	800d986 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800d970:	7e7b      	ldrb	r3, [r7, #25]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d007      	beq.n	800d986 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800d97a:	6939      	ldr	r1, [r7, #16]
 800d97c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d97e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800d980:	441a      	add	r2, r3
 800d982:	683b      	ldr	r3, [r7, #0]
 800d984:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d986:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d114      	bne.n	800d9b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800d98e:	7efb      	ldrb	r3, [r7, #27]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d011      	beq.n	800d9b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800d994:	f107 030c 	add.w	r3, r7, #12
 800d998:	461a      	mov	r2, r3
 800d99a:	2103      	movs	r1, #3
 800d99c:	6878      	ldr	r0, [r7, #4]
 800d99e:	f7ff fc97 	bl	800d2d0 <get_sequence_step_timeout>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800d9ac:	68f9      	ldr	r1, [r7, #12]
 800d9ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9b0:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800d9b2:	441a      	add	r2, r3
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d9b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d114      	bne.n	800d9ea <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800d9c0:	7f3b      	ldrb	r3, [r7, #28]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d011      	beq.n	800d9ea <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800d9c6:	f107 0314 	add.w	r3, r7, #20
 800d9ca:	461a      	mov	r2, r3
 800d9cc:	2104      	movs	r1, #4
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f7ff fc7e 	bl	800d2d0 <get_sequence_step_timeout>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800d9da:	683b      	ldr	r3, [r7, #0]
 800d9dc:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800d9de:	6979      	ldr	r1, [r7, #20]
 800d9e0:	6a3b      	ldr	r3, [r7, #32]
 800d9e2:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800d9e4:	441a      	add	r2, r3
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d9ea:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d103      	bne.n	800d9fa <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	681a      	ldr	r2, [r3, #0]
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d9fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800d9fe:	4618      	mov	r0, r3
 800da00:	3740      	adds	r7, #64	; 0x40
 800da02:	46bd      	mov	sp, r7
 800da04:	bd80      	pop	{r7, pc}
	...

0800da08 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	b088      	sub	sp, #32
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
 800da10:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800da12:	2300      	movs	r3, #0
 800da14:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800da16:	2300      	movs	r3, #0
 800da18:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800da1a:	e0c6      	b.n	800dbaa <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800da1c:	697b      	ldr	r3, [r7, #20]
 800da1e:	683a      	ldr	r2, [r7, #0]
 800da20:	4413      	add	r3, r2
 800da22:	781b      	ldrb	r3, [r3, #0]
 800da24:	74fb      	strb	r3, [r7, #19]
		Index++;
 800da26:	697b      	ldr	r3, [r7, #20]
 800da28:	3301      	adds	r3, #1
 800da2a:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800da2c:	7cfb      	ldrb	r3, [r7, #19]
 800da2e:	2bff      	cmp	r3, #255	; 0xff
 800da30:	f040 808d 	bne.w	800db4e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800da34:	697b      	ldr	r3, [r7, #20]
 800da36:	683a      	ldr	r2, [r7, #0]
 800da38:	4413      	add	r3, r2
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	747b      	strb	r3, [r7, #17]
			Index++;
 800da3e:	697b      	ldr	r3, [r7, #20]
 800da40:	3301      	adds	r3, #1
 800da42:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800da44:	7c7b      	ldrb	r3, [r7, #17]
 800da46:	2b03      	cmp	r3, #3
 800da48:	d87e      	bhi.n	800db48 <VL53L0X_load_tuning_settings+0x140>
 800da4a:	a201      	add	r2, pc, #4	; (adr r2, 800da50 <VL53L0X_load_tuning_settings+0x48>)
 800da4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da50:	0800da61 	.word	0x0800da61
 800da54:	0800da9b 	.word	0x0800da9b
 800da58:	0800dad5 	.word	0x0800dad5
 800da5c:	0800db0f 	.word	0x0800db0f
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800da60:	697b      	ldr	r3, [r7, #20]
 800da62:	683a      	ldr	r2, [r7, #0]
 800da64:	4413      	add	r3, r2
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	743b      	strb	r3, [r7, #16]
				Index++;
 800da6a:	697b      	ldr	r3, [r7, #20]
 800da6c:	3301      	adds	r3, #1
 800da6e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800da70:	697b      	ldr	r3, [r7, #20]
 800da72:	683a      	ldr	r2, [r7, #0]
 800da74:	4413      	add	r3, r2
 800da76:	781b      	ldrb	r3, [r3, #0]
 800da78:	73fb      	strb	r3, [r7, #15]
				Index++;
 800da7a:	697b      	ldr	r3, [r7, #20]
 800da7c:	3301      	adds	r3, #1
 800da7e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800da80:	7c3b      	ldrb	r3, [r7, #16]
 800da82:	b29b      	uxth	r3, r3
 800da84:	021b      	lsls	r3, r3, #8
 800da86:	b29a      	uxth	r2, r3
 800da88:	7bfb      	ldrb	r3, [r7, #15]
 800da8a:	b29b      	uxth	r3, r3
 800da8c:	4413      	add	r3, r2
 800da8e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	89ba      	ldrh	r2, [r7, #12]
 800da94:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800da98:	e087      	b.n	800dbaa <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800da9a:	697b      	ldr	r3, [r7, #20]
 800da9c:	683a      	ldr	r2, [r7, #0]
 800da9e:	4413      	add	r3, r2
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	743b      	strb	r3, [r7, #16]
				Index++;
 800daa4:	697b      	ldr	r3, [r7, #20]
 800daa6:	3301      	adds	r3, #1
 800daa8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800daaa:	697b      	ldr	r3, [r7, #20]
 800daac:	683a      	ldr	r2, [r7, #0]
 800daae:	4413      	add	r3, r2
 800dab0:	781b      	ldrb	r3, [r3, #0]
 800dab2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800dab4:	697b      	ldr	r3, [r7, #20]
 800dab6:	3301      	adds	r3, #1
 800dab8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800daba:	7c3b      	ldrb	r3, [r7, #16]
 800dabc:	b29b      	uxth	r3, r3
 800dabe:	021b      	lsls	r3, r3, #8
 800dac0:	b29a      	uxth	r2, r3
 800dac2:	7bfb      	ldrb	r3, [r7, #15]
 800dac4:	b29b      	uxth	r3, r3
 800dac6:	4413      	add	r3, r2
 800dac8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	89ba      	ldrh	r2, [r7, #12]
 800dace:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800dad2:	e06a      	b.n	800dbaa <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800dad4:	697b      	ldr	r3, [r7, #20]
 800dad6:	683a      	ldr	r2, [r7, #0]
 800dad8:	4413      	add	r3, r2
 800dada:	781b      	ldrb	r3, [r3, #0]
 800dadc:	743b      	strb	r3, [r7, #16]
				Index++;
 800dade:	697b      	ldr	r3, [r7, #20]
 800dae0:	3301      	adds	r3, #1
 800dae2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800dae4:	697b      	ldr	r3, [r7, #20]
 800dae6:	683a      	ldr	r2, [r7, #0]
 800dae8:	4413      	add	r3, r2
 800daea:	781b      	ldrb	r3, [r3, #0]
 800daec:	73fb      	strb	r3, [r7, #15]
				Index++;
 800daee:	697b      	ldr	r3, [r7, #20]
 800daf0:	3301      	adds	r3, #1
 800daf2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800daf4:	7c3b      	ldrb	r3, [r7, #16]
 800daf6:	b29b      	uxth	r3, r3
 800daf8:	021b      	lsls	r3, r3, #8
 800dafa:	b29a      	uxth	r2, r3
 800dafc:	7bfb      	ldrb	r3, [r7, #15]
 800dafe:	b29b      	uxth	r3, r3
 800db00:	4413      	add	r3, r2
 800db02:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	89ba      	ldrh	r2, [r7, #12]
 800db08:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800db0c:	e04d      	b.n	800dbaa <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800db0e:	697b      	ldr	r3, [r7, #20]
 800db10:	683a      	ldr	r2, [r7, #0]
 800db12:	4413      	add	r3, r2
 800db14:	781b      	ldrb	r3, [r3, #0]
 800db16:	743b      	strb	r3, [r7, #16]
				Index++;
 800db18:	697b      	ldr	r3, [r7, #20]
 800db1a:	3301      	adds	r3, #1
 800db1c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800db1e:	697b      	ldr	r3, [r7, #20]
 800db20:	683a      	ldr	r2, [r7, #0]
 800db22:	4413      	add	r3, r2
 800db24:	781b      	ldrb	r3, [r3, #0]
 800db26:	73fb      	strb	r3, [r7, #15]
				Index++;
 800db28:	697b      	ldr	r3, [r7, #20]
 800db2a:	3301      	adds	r3, #1
 800db2c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800db2e:	7c3b      	ldrb	r3, [r7, #16]
 800db30:	b29b      	uxth	r3, r3
 800db32:	021b      	lsls	r3, r3, #8
 800db34:	b29a      	uxth	r2, r3
 800db36:	7bfb      	ldrb	r3, [r7, #15]
 800db38:	b29b      	uxth	r3, r3
 800db3a:	4413      	add	r3, r2
 800db3c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	89ba      	ldrh	r2, [r7, #12]
 800db42:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800db46:	e030      	b.n	800dbaa <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800db48:	23fc      	movs	r3, #252	; 0xfc
 800db4a:	77fb      	strb	r3, [r7, #31]
 800db4c:	e02d      	b.n	800dbaa <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800db4e:	7cfb      	ldrb	r3, [r7, #19]
 800db50:	2b04      	cmp	r3, #4
 800db52:	d828      	bhi.n	800dba6 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800db54:	697b      	ldr	r3, [r7, #20]
 800db56:	683a      	ldr	r2, [r7, #0]
 800db58:	4413      	add	r3, r2
 800db5a:	781b      	ldrb	r3, [r3, #0]
 800db5c:	74bb      	strb	r3, [r7, #18]
			Index++;
 800db5e:	697b      	ldr	r3, [r7, #20]
 800db60:	3301      	adds	r3, #1
 800db62:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800db64:	2300      	movs	r3, #0
 800db66:	61bb      	str	r3, [r7, #24]
 800db68:	e00f      	b.n	800db8a <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	683a      	ldr	r2, [r7, #0]
 800db6e:	4413      	add	r3, r2
 800db70:	7819      	ldrb	r1, [r3, #0]
 800db72:	f107 0208 	add.w	r2, r7, #8
 800db76:	69bb      	ldr	r3, [r7, #24]
 800db78:	4413      	add	r3, r2
 800db7a:	460a      	mov	r2, r1
 800db7c:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800db7e:	697b      	ldr	r3, [r7, #20]
 800db80:	3301      	adds	r3, #1
 800db82:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800db84:	69bb      	ldr	r3, [r7, #24]
 800db86:	3301      	adds	r3, #1
 800db88:	61bb      	str	r3, [r7, #24]
 800db8a:	7cfb      	ldrb	r3, [r7, #19]
 800db8c:	69ba      	ldr	r2, [r7, #24]
 800db8e:	429a      	cmp	r2, r3
 800db90:	dbeb      	blt.n	800db6a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800db92:	7cfb      	ldrb	r3, [r7, #19]
 800db94:	f107 0208 	add.w	r2, r7, #8
 800db98:	7cb9      	ldrb	r1, [r7, #18]
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f000 fea8 	bl	800e8f0 <VL53L0X_WriteMulti>
 800dba0:	4603      	mov	r3, r0
 800dba2:	77fb      	strb	r3, [r7, #31]
 800dba4:	e001      	b.n	800dbaa <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dba6:	23fc      	movs	r3, #252	; 0xfc
 800dba8:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800dbaa:	697b      	ldr	r3, [r7, #20]
 800dbac:	683a      	ldr	r2, [r7, #0]
 800dbae:	4413      	add	r3, r2
 800dbb0:	781b      	ldrb	r3, [r3, #0]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d004      	beq.n	800dbc0 <VL53L0X_load_tuning_settings+0x1b8>
 800dbb6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	f43f af2e 	beq.w	800da1c <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800dbc0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800dbc4:	4618      	mov	r0, r3
 800dbc6:	3720      	adds	r7, #32
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	bd80      	pop	{r7, pc}

0800dbcc <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b088      	sub	sp, #32
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	60f8      	str	r0, [r7, #12]
 800dbd4:	60b9      	str	r1, [r7, #8]
 800dbd6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800dbe2:	f107 0313 	add.w	r3, r7, #19
 800dbe6:	4619      	mov	r1, r3
 800dbe8:	68f8      	ldr	r0, [r7, #12]
 800dbea:	f7fc ffe7 	bl	800abbc <VL53L0X_GetXTalkCompensationEnable>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800dbf2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d111      	bne.n	800dc1e <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800dbfa:	7cfb      	ldrb	r3, [r7, #19]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d00e      	beq.n	800dc1e <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	6a1b      	ldr	r3, [r3, #32]
 800dc04:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800dc06:	68bb      	ldr	r3, [r7, #8]
 800dc08:	8a9b      	ldrh	r3, [r3, #20]
 800dc0a:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800dc0c:	69bb      	ldr	r3, [r7, #24]
 800dc0e:	fb02 f303 	mul.w	r3, r2, r3
 800dc12:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800dc14:	697b      	ldr	r3, [r7, #20]
 800dc16:	3380      	adds	r3, #128	; 0x80
 800dc18:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800dc1e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800dc22:	4618      	mov	r0, r3
 800dc24:	3720      	adds	r7, #32
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}

0800dc2a <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800dc2a:	b580      	push	{r7, lr}
 800dc2c:	b086      	sub	sp, #24
 800dc2e:	af00      	add	r7, sp, #0
 800dc30:	60f8      	str	r0, [r7, #12]
 800dc32:	60b9      	str	r1, [r7, #8]
 800dc34:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dc36:	2300      	movs	r3, #0
 800dc38:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800dc3a:	68bb      	ldr	r3, [r7, #8]
 800dc3c:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800dc42:	f107 0310 	add.w	r3, r7, #16
 800dc46:	461a      	mov	r2, r3
 800dc48:	68b9      	ldr	r1, [r7, #8]
 800dc4a:	68f8      	ldr	r0, [r7, #12]
 800dc4c:	f7ff ffbe 	bl	800dbcc <VL53L0X_get_total_xtalk_rate>
 800dc50:	4603      	mov	r3, r0
 800dc52:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800dc54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d105      	bne.n	800dc68 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681a      	ldr	r2, [r3, #0]
 800dc60:	693b      	ldr	r3, [r7, #16]
 800dc62:	441a      	add	r2, r3
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	601a      	str	r2, [r3, #0]

	return Status;
 800dc68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	3718      	adds	r7, #24
 800dc70:	46bd      	mov	sp, r7
 800dc72:	bd80      	pop	{r7, pc}

0800dc74 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b09a      	sub	sp, #104	; 0x68
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	60f8      	str	r0, [r7, #12]
 800dc7c:	60b9      	str	r1, [r7, #8]
 800dc7e:	607a      	str	r2, [r7, #4]
 800dc80:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800dc82:	2312      	movs	r3, #18
 800dc84:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800dc86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800dc8a:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800dc8c:	2342      	movs	r3, #66	; 0x42
 800dc8e:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800dc90:	2306      	movs	r3, #6
 800dc92:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800dc94:	2307      	movs	r3, #7
 800dc96:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dc98:	2300      	movs	r3, #0
 800dc9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800dca4:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800dcac:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800dcae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dcb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dcb2:	fb02 f303 	mul.w	r3, r2, r3
 800dcb6:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800dcb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dcba:	3380      	adds	r3, #128	; 0x80
 800dcbc:	0a1b      	lsrs	r3, r3, #8
 800dcbe:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800dcc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dcc2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800dcc4:	fb02 f303 	mul.w	r3, r2, r3
 800dcc8:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800dcca:	2300      	movs	r3, #0
 800dccc:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d01a      	beq.n	800dd0a <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800dcd4:	68bb      	ldr	r3, [r7, #8]
 800dcd6:	029b      	lsls	r3, r3, #10
 800dcd8:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800dcde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dce0:	4413      	add	r3, r2
 800dce2:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800dce4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	fbb2 f3f3 	udiv	r3, r2, r3
 800dcec:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800dcee:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800dcf0:	4613      	mov	r3, r2
 800dcf2:	005b      	lsls	r3, r3, #1
 800dcf4:	4413      	add	r3, r2
 800dcf6:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800dcf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dcfa:	fb03 f303 	mul.w	r3, r3, r3
 800dcfe:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800dd00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dd02:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800dd06:	0c1b      	lsrs	r3, r3, #16
 800dd08:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800dd0e:	fb02 f303 	mul.w	r3, r2, r3
 800dd12:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800dd14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd16:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800dd1a:	0c1b      	lsrs	r3, r3, #16
 800dd1c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800dd1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd20:	fb03 f303 	mul.w	r3, r3, r3
 800dd24:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800dd26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dd28:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800dd2c:	0c1b      	lsrs	r3, r3, #16
 800dd2e:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800dd30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dd32:	085a      	lsrs	r2, r3, #1
 800dd34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd36:	441a      	add	r2, r3
 800dd38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dd3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd3e:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800dd40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dd44:	fb02 f303 	mul.w	r3, r2, r3
 800dd48:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800dd4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dd50:	d302      	bcc.n	800dd58 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800dd52:	4b54      	ldr	r3, [pc, #336]	; (800dea4 <VL53L0X_calc_dmax+0x230>)
 800dd54:	663b      	str	r3, [r7, #96]	; 0x60
 800dd56:	e015      	b.n	800dd84 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800dd58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dd5a:	085a      	lsrs	r2, r3, #1
 800dd5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dd5e:	441a      	add	r2, r3
 800dd60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dd62:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd66:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800dd68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dd6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dd6c:	fb02 f303 	mul.w	r3, r2, r3
 800dd70:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800dd72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dd74:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800dd78:	0c1b      	lsrs	r3, r3, #16
 800dd7a:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800dd7c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dd7e:	fb03 f303 	mul.w	r3, r3, r3
 800dd82:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800dd84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dd86:	039b      	lsls	r3, r3, #14
 800dd88:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800dd8c:	4a46      	ldr	r2, [pc, #280]	; (800dea8 <VL53L0X_calc_dmax+0x234>)
 800dd8e:	fba2 2303 	umull	r2, r3, r2, r3
 800dd92:	099b      	lsrs	r3, r3, #6
 800dd94:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800dd96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd98:	fb03 f303 	mul.w	r3, r3, r3
 800dd9c:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800dd9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dda0:	fb03 f303 	mul.w	r3, r3, r3
 800dda4:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800dda6:	6a3b      	ldr	r3, [r7, #32]
 800dda8:	3308      	adds	r3, #8
 800ddaa:	091b      	lsrs	r3, r3, #4
 800ddac:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800ddae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ddb0:	6a3b      	ldr	r3, [r7, #32]
 800ddb2:	1ad3      	subs	r3, r2, r3
 800ddb4:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800ddb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ddb8:	4613      	mov	r3, r2
 800ddba:	005b      	lsls	r3, r3, #1
 800ddbc:	4413      	add	r3, r2
 800ddbe:	011b      	lsls	r3, r3, #4
 800ddc0:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800ddc2:	69fb      	ldr	r3, [r7, #28]
 800ddc4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800ddc8:	0b9b      	lsrs	r3, r3, #14
 800ddca:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800ddcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ddce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ddd0:	4413      	add	r3, r2
 800ddd2:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800ddd4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ddd6:	085b      	lsrs	r3, r3, #1
 800ddd8:	69ba      	ldr	r2, [r7, #24]
 800ddda:	4413      	add	r3, r2
 800dddc:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800ddde:	69ba      	ldr	r2, [r7, #24]
 800dde0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dde2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dde6:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800dde8:	69bb      	ldr	r3, [r7, #24]
 800ddea:	039b      	lsls	r3, r3, #14
 800ddec:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800ddee:	69fb      	ldr	r3, [r7, #28]
 800ddf0:	085b      	lsrs	r3, r3, #1
 800ddf2:	69ba      	ldr	r2, [r7, #24]
 800ddf4:	4413      	add	r3, r2
 800ddf6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800ddf8:	69ba      	ldr	r2, [r7, #24]
 800ddfa:	69fb      	ldr	r3, [r7, #28]
 800ddfc:	fbb2 f3f3 	udiv	r3, r2, r3
 800de00:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800de02:	69bb      	ldr	r3, [r7, #24]
 800de04:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800de06:	fb02 f303 	mul.w	r3, r2, r3
 800de0a:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800de0c:	69bb      	ldr	r3, [r7, #24]
 800de0e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800de12:	4a25      	ldr	r2, [pc, #148]	; (800dea8 <VL53L0X_calc_dmax+0x234>)
 800de14:	fba2 2303 	umull	r2, r3, r2, r3
 800de18:	099b      	lsrs	r3, r3, #6
 800de1a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800de1c:	69bb      	ldr	r3, [r7, #24]
 800de1e:	011b      	lsls	r3, r3, #4
 800de20:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800de22:	69bb      	ldr	r3, [r7, #24]
 800de24:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800de28:	4a1f      	ldr	r2, [pc, #124]	; (800dea8 <VL53L0X_calc_dmax+0x234>)
 800de2a:	fba2 2303 	umull	r2, r3, r2, r3
 800de2e:	099b      	lsrs	r3, r3, #6
 800de30:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800de32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800de34:	3380      	adds	r3, #128	; 0x80
 800de36:	0a1b      	lsrs	r3, r3, #8
 800de38:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800de3a:	697b      	ldr	r3, [r7, #20]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d008      	beq.n	800de52 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800de40:	697b      	ldr	r3, [r7, #20]
 800de42:	085a      	lsrs	r2, r3, #1
 800de44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de46:	441a      	add	r2, r3
 800de48:	697b      	ldr	r3, [r7, #20]
 800de4a:	fbb2 f3f3 	udiv	r3, r2, r3
 800de4e:	65bb      	str	r3, [r7, #88]	; 0x58
 800de50:	e001      	b.n	800de56 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800de52:	2300      	movs	r3, #0
 800de54:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800de56:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800de58:	f7fe fc41 	bl	800c6de <VL53L0X_isqrt>
 800de5c:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800de5e:	69bb      	ldr	r3, [r7, #24]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d008      	beq.n	800de76 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800de64:	69bb      	ldr	r3, [r7, #24]
 800de66:	085a      	lsrs	r2, r3, #1
 800de68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de6a:	441a      	add	r2, r3
 800de6c:	69bb      	ldr	r3, [r7, #24]
 800de6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800de72:	65fb      	str	r3, [r7, #92]	; 0x5c
 800de74:	e001      	b.n	800de7a <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800de76:	2300      	movs	r3, #0
 800de78:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800de7a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800de7c:	f7fe fc2f 	bl	800c6de <VL53L0X_isqrt>
 800de80:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800de82:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800de84:	693a      	ldr	r2, [r7, #16]
 800de86:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800de88:	693a      	ldr	r2, [r7, #16]
 800de8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d902      	bls.n	800de96 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800de90:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800de92:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800de94:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800de96:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800de9a:	4618      	mov	r0, r3
 800de9c:	3768      	adds	r7, #104	; 0x68
 800de9e:	46bd      	mov	sp, r7
 800dea0:	bd80      	pop	{r7, pc}
 800dea2:	bf00      	nop
 800dea4:	fff00000 	.word	0xfff00000
 800dea8:	10624dd3 	.word	0x10624dd3

0800deac <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b0b4      	sub	sp, #208	; 0xd0
 800deb0:	af04      	add	r7, sp, #16
 800deb2:	60f8      	str	r0, [r7, #12]
 800deb4:	60b9      	str	r1, [r7, #8]
 800deb6:	607a      	str	r2, [r7, #4]
 800deb8:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800deba:	f44f 7348 	mov.w	r3, #800	; 0x320
 800debe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800dec2:	f44f 7316 	mov.w	r3, #600	; 0x258
 800dec6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800deca:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800dece:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800ded2:	f241 235c 	movw	r3, #4700	; 0x125c
 800ded6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800deda:	4b9e      	ldr	r3, [pc, #632]	; (800e154 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800dedc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800dee0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800dee4:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800dee6:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800deea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800deee:	fbb2 f3f3 	udiv	r3, r2, r3
 800def2:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800def4:	4b98      	ldr	r3, [pc, #608]	; (800e158 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800def6:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800def8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800defc:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800defe:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800df02:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800df04:	f240 6377 	movw	r3, #1655	; 0x677
 800df08:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800df0a:	2300      	movs	r3, #0
 800df0c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	6a1b      	ldr	r3, [r3, #32]
 800df14:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	691b      	ldr	r3, [r3, #16]
 800df1a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800df1e:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800df22:	0c1b      	lsrs	r3, r3, #16
 800df24:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800df26:	68bb      	ldr	r3, [r7, #8]
 800df28:	68db      	ldr	r3, [r3, #12]
 800df2a:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800df2c:	f107 0310 	add.w	r3, r7, #16
 800df30:	461a      	mov	r2, r3
 800df32:	68b9      	ldr	r1, [r7, #8]
 800df34:	68f8      	ldr	r0, [r7, #12]
 800df36:	f7ff fe78 	bl	800dc2a <VL53L0X_get_total_signal_rate>
 800df3a:	4603      	mov	r3, r0
 800df3c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800df40:	f107 0314 	add.w	r3, r7, #20
 800df44:	461a      	mov	r2, r3
 800df46:	68b9      	ldr	r1, [r7, #8]
 800df48:	68f8      	ldr	r0, [r7, #12]
 800df4a:	f7ff fe3f 	bl	800dbcc <VL53L0X_get_total_xtalk_rate>
 800df4e:	4603      	mov	r3, r0
 800df50:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800df54:	693b      	ldr	r3, [r7, #16]
 800df56:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800df5a:	fb02 f303 	mul.w	r3, r2, r3
 800df5e:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800df60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800df62:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800df66:	0c1b      	lsrs	r3, r3, #16
 800df68:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800df6a:	697b      	ldr	r3, [r7, #20]
 800df6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800df70:	fb02 f303 	mul.w	r3, r2, r3
 800df74:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800df78:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800df7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800df7e:	429a      	cmp	r2, r3
 800df80:	d902      	bls.n	800df88 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800df82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800df84:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800df88:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d168      	bne.n	800e062 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800df96:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800dfa0:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800dfa4:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800dfa8:	461a      	mov	r2, r3
 800dfaa:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800dfae:	68f8      	ldr	r0, [r7, #12]
 800dfb0:	f7ff f93a 	bl	800d228 <VL53L0X_calc_timeout_mclks>
 800dfb4:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800dfbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800dfc6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800dfca:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800dfce:	461a      	mov	r2, r3
 800dfd0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800dfd4:	68f8      	ldr	r0, [r7, #12]
 800dfd6:	f7ff f927 	bl	800d228 <VL53L0X_calc_timeout_mclks>
 800dfda:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800dfdc:	2303      	movs	r3, #3
 800dfde:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800dfe2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800dfe6:	2b08      	cmp	r3, #8
 800dfe8:	d102      	bne.n	800dff0 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800dfea:	2302      	movs	r3, #2
 800dfec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800dff0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dff2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dff4:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800dff6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800dffa:	fb02 f303 	mul.w	r3, r2, r3
 800dffe:	02db      	lsls	r3, r3, #11
 800e000:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800e004:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800e008:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800e00c:	4a53      	ldr	r2, [pc, #332]	; (800e15c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e00e:	fba2 2303 	umull	r2, r3, r2, r3
 800e012:	099b      	lsrs	r3, r3, #6
 800e014:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800e018:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800e01c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e01e:	fb02 f303 	mul.w	r3, r2, r3
 800e022:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800e026:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800e02a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800e02e:	4a4b      	ldr	r2, [pc, #300]	; (800e15c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e030:	fba2 2303 	umull	r2, r3, r2, r3
 800e034:	099b      	lsrs	r3, r3, #6
 800e036:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800e03a:	693b      	ldr	r3, [r7, #16]
 800e03c:	3380      	adds	r3, #128	; 0x80
 800e03e:	0a1b      	lsrs	r3, r3, #8
 800e040:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800e042:	693a      	ldr	r2, [r7, #16]
 800e044:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800e048:	fb02 f303 	mul.w	r3, r2, r3
 800e04c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800e050:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800e054:	3380      	adds	r3, #128	; 0x80
 800e056:	0a1b      	lsrs	r3, r3, #8
 800e058:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800e05c:	693b      	ldr	r3, [r7, #16]
 800e05e:	021b      	lsls	r3, r3, #8
 800e060:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800e062:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800e066:	2b00      	cmp	r3, #0
 800e068:	d002      	beq.n	800e070 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800e06a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800e06e:	e15e      	b.n	800e32e <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800e070:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e072:	2b00      	cmp	r3, #0
 800e074:	d10c      	bne.n	800e090 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e07c:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e084:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	2200      	movs	r2, #0
 800e08c:	601a      	str	r2, [r3, #0]
 800e08e:	e14c      	b.n	800e32a <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800e090:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800e094:	2b00      	cmp	r3, #0
 800e096:	d102      	bne.n	800e09e <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800e098:	2301      	movs	r3, #1
 800e09a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800e09e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800e0a2:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800e0a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e0a6:	041a      	lsls	r2, r3, #16
 800e0a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e0aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800e0b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e0b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e0b8:	429a      	cmp	r2, r3
 800e0ba:	d902      	bls.n	800e0c2 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800e0bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e0be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800e0c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800e0c6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800e0ca:	fb02 f303 	mul.w	r3, r2, r3
 800e0ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800e0d2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800e0d6:	4613      	mov	r3, r2
 800e0d8:	005b      	lsls	r3, r3, #1
 800e0da:	4413      	add	r3, r2
 800e0dc:	009b      	lsls	r3, r3, #2
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f7fe fafd 	bl	800c6de <VL53L0X_isqrt>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	005b      	lsls	r3, r3, #1
 800e0e8:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800e0ea:	68bb      	ldr	r3, [r7, #8]
 800e0ec:	891b      	ldrh	r3, [r3, #8]
 800e0ee:	461a      	mov	r2, r3
 800e0f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e0f2:	fb02 f303 	mul.w	r3, r2, r3
 800e0f6:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800e0f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e0fa:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800e0fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e100:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800e102:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800e104:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800e108:	4a14      	ldr	r2, [pc, #80]	; (800e15c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e10a:	fba2 2303 	umull	r2, r3, r2, r3
 800e10e:	099b      	lsrs	r3, r3, #6
 800e110:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800e112:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e114:	041b      	lsls	r3, r3, #16
 800e116:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800e11a:	4a10      	ldr	r2, [pc, #64]	; (800e15c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e11c:	fba2 2303 	umull	r2, r3, r2, r3
 800e120:	099b      	lsrs	r3, r3, #6
 800e122:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800e124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e126:	021b      	lsls	r3, r3, #8
 800e128:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800e12a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e12c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e12e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e132:	2b00      	cmp	r3, #0
 800e134:	bfb8      	it	lt
 800e136:	425b      	neglt	r3, r3
 800e138:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800e13a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e13c:	021b      	lsls	r3, r3, #8
 800e13e:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800e140:	68bb      	ldr	r3, [r7, #8]
 800e142:	7e1b      	ldrb	r3, [r3, #24]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d00b      	beq.n	800e160 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800e148:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800e14c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e150:	e033      	b.n	800e1ba <VL53L0X_calc_sigma_estimate+0x30e>
 800e152:	bf00      	nop
 800e154:	028f87ae 	.word	0x028f87ae
 800e158:	0006999a 	.word	0x0006999a
 800e15c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800e160:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e162:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e166:	fbb2 f3f3 	udiv	r3, r2, r3
 800e16a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800e16e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e170:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800e174:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e178:	fb02 f303 	mul.w	r3, r2, r3
 800e17c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800e180:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800e184:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e186:	4413      	add	r3, r2
 800e188:	0c1b      	lsrs	r3, r3, #16
 800e18a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800e18e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e192:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800e196:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800e19a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e19e:	085b      	lsrs	r3, r3, #1
 800e1a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800e1a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e1a8:	fb03 f303 	mul.w	r3, r3, r3
 800e1ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800e1b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e1b4:	0b9b      	lsrs	r3, r3, #14
 800e1b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800e1ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e1be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e1c0:	fb02 f303 	mul.w	r3, r2, r3
 800e1c4:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800e1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1c8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800e1cc:	0c1b      	lsrs	r3, r3, #16
 800e1ce:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800e1d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1d2:	fb03 f303 	mul.w	r3, r3, r3
 800e1d6:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800e1d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800e1dc:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800e1de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1e0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800e1e4:	0c1b      	lsrs	r3, r3, #16
 800e1e6:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800e1e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1ea:	fb03 f303 	mul.w	r3, r3, r3
 800e1ee:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800e1f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e1f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1f4:	4413      	add	r3, r2
 800e1f6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800e1f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e1fa:	f7fe fa70 	bl	800c6de <VL53L0X_isqrt>
 800e1fe:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800e200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e202:	041b      	lsls	r3, r3, #16
 800e204:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800e206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e208:	3332      	adds	r3, #50	; 0x32
 800e20a:	4a4b      	ldr	r2, [pc, #300]	; (800e338 <VL53L0X_calc_sigma_estimate+0x48c>)
 800e20c:	fba2 2303 	umull	r2, r3, r2, r3
 800e210:	095a      	lsrs	r2, r3, #5
 800e212:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e214:	fbb2 f3f3 	udiv	r3, r2, r3
 800e218:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800e21c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800e220:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800e224:	fb02 f303 	mul.w	r3, r2, r3
 800e228:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800e22c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800e230:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800e234:	3308      	adds	r3, #8
 800e236:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800e23a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800e23e:	4a3f      	ldr	r2, [pc, #252]	; (800e33c <VL53L0X_calc_sigma_estimate+0x490>)
 800e240:	fba2 2303 	umull	r2, r3, r2, r3
 800e244:	0b5b      	lsrs	r3, r3, #13
 800e246:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800e24a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e24e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800e250:	429a      	cmp	r2, r3
 800e252:	d902      	bls.n	800e25a <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800e254:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800e256:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800e25a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800e25e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800e262:	4413      	add	r3, r2
 800e264:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800e268:	4a35      	ldr	r2, [pc, #212]	; (800e340 <VL53L0X_calc_sigma_estimate+0x494>)
 800e26a:	fba2 2303 	umull	r2, r3, r2, r3
 800e26e:	099b      	lsrs	r3, r3, #6
 800e270:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800e272:	6a3b      	ldr	r3, [r7, #32]
 800e274:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800e276:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e27a:	441a      	add	r2, r3
 800e27c:	6a3b      	ldr	r3, [r7, #32]
 800e27e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e282:	4618      	mov	r0, r3
 800e284:	f7fe fa2b 	bl	800c6de <VL53L0X_isqrt>
 800e288:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800e28a:	69fb      	ldr	r3, [r7, #28]
 800e28c:	021b      	lsls	r3, r3, #8
 800e28e:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800e290:	69fb      	ldr	r3, [r7, #28]
 800e292:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800e296:	4a2a      	ldr	r2, [pc, #168]	; (800e340 <VL53L0X_calc_sigma_estimate+0x494>)
 800e298:	fba2 2303 	umull	r2, r3, r2, r3
 800e29c:	099b      	lsrs	r3, r3, #6
 800e29e:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800e2a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800e2a4:	fb03 f303 	mul.w	r3, r3, r3
 800e2a8:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800e2aa:	69fb      	ldr	r3, [r7, #28]
 800e2ac:	fb03 f303 	mul.w	r3, r3, r3
 800e2b0:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800e2b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e2b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2b6:	4413      	add	r3, r2
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	f7fe fa10 	bl	800c6de <VL53L0X_isqrt>
 800e2be:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800e2c0:	69bb      	ldr	r3, [r7, #24]
 800e2c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e2c6:	fb02 f303 	mul.w	r3, r2, r3
 800e2ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800e2ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d009      	beq.n	800e2e8 <VL53L0X_calc_sigma_estimate+0x43c>
 800e2d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d005      	beq.n	800e2e8 <VL53L0X_calc_sigma_estimate+0x43c>
 800e2dc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800e2e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e2e4:	429a      	cmp	r2, r3
 800e2e6:	d903      	bls.n	800e2f0 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800e2e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e2ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800e2f6:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	681a      	ldr	r2, [r3, #0]
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800e302:	6939      	ldr	r1, [r7, #16]
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	9303      	str	r3, [sp, #12]
 800e308:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800e30c:	9302      	str	r3, [sp, #8]
 800e30e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800e312:	9301      	str	r3, [sp, #4]
 800e314:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e316:	9300      	str	r3, [sp, #0]
 800e318:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e31c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e31e:	68f8      	ldr	r0, [r7, #12]
 800e320:	f7ff fca8 	bl	800dc74 <VL53L0X_calc_dmax>
 800e324:	4603      	mov	r3, r0
 800e326:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e32a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800e32e:	4618      	mov	r0, r3
 800e330:	37c0      	adds	r7, #192	; 0xc0
 800e332:	46bd      	mov	sp, r7
 800e334:	bd80      	pop	{r7, pc}
 800e336:	bf00      	nop
 800e338:	51eb851f 	.word	0x51eb851f
 800e33c:	d1b71759 	.word	0xd1b71759
 800e340:	10624dd3 	.word	0x10624dd3

0800e344 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b090      	sub	sp, #64	; 0x40
 800e348:	af00      	add	r7, sp, #0
 800e34a:	60f8      	str	r0, [r7, #12]
 800e34c:	607a      	str	r2, [r7, #4]
 800e34e:	461a      	mov	r2, r3
 800e350:	460b      	mov	r3, r1
 800e352:	72fb      	strb	r3, [r7, #11]
 800e354:	4613      	mov	r3, r2
 800e356:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e358:	2300      	movs	r3, #0
 800e35a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800e35e:	2300      	movs	r3, #0
 800e360:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800e364:	2300      	movs	r3, #0
 800e366:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800e36a:	2300      	movs	r3, #0
 800e36c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800e370:	2300      	movs	r3, #0
 800e372:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800e376:	2300      	movs	r3, #0
 800e378:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800e37c:	2300      	movs	r3, #0
 800e37e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800e382:	2300      	movs	r3, #0
 800e384:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800e388:	2300      	movs	r3, #0
 800e38a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800e38e:	2300      	movs	r3, #0
 800e390:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800e392:	2300      	movs	r3, #0
 800e394:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800e396:	7afb      	ldrb	r3, [r7, #11]
 800e398:	10db      	asrs	r3, r3, #3
 800e39a:	b2db      	uxtb	r3, r3
 800e39c:	f003 030f 	and.w	r3, r3, #15
 800e3a0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800e3a4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d017      	beq.n	800e3dc <VL53L0X_get_pal_range_status+0x98>
 800e3ac:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e3b0:	2b05      	cmp	r3, #5
 800e3b2:	d013      	beq.n	800e3dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800e3b4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e3b8:	2b07      	cmp	r3, #7
 800e3ba:	d00f      	beq.n	800e3dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800e3bc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e3c0:	2b0c      	cmp	r3, #12
 800e3c2:	d00b      	beq.n	800e3dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800e3c4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e3c8:	2b0d      	cmp	r3, #13
 800e3ca:	d007      	beq.n	800e3dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800e3cc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e3d0:	2b0e      	cmp	r3, #14
 800e3d2:	d003      	beq.n	800e3dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800e3d4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e3d8:	2b0f      	cmp	r3, #15
 800e3da:	d103      	bne.n	800e3e4 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800e3dc:	2301      	movs	r3, #1
 800e3de:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800e3e2:	e002      	b.n	800e3ea <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e3ea:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d109      	bne.n	800e406 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e3f2:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800e3f6:	461a      	mov	r2, r3
 800e3f8:	2100      	movs	r1, #0
 800e3fa:	68f8      	ldr	r0, [r7, #12]
 800e3fc:	f7fc fcb2 	bl	800ad64 <VL53L0X_GetLimitCheckEnable>
 800e400:	4603      	mov	r3, r0
 800e402:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800e406:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d02e      	beq.n	800e46c <VL53L0X_get_pal_range_status+0x128>
 800e40e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e412:	2b00      	cmp	r3, #0
 800e414:	d12a      	bne.n	800e46c <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800e416:	f107 0310 	add.w	r3, r7, #16
 800e41a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800e41e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e420:	68f8      	ldr	r0, [r7, #12]
 800e422:	f7ff fd43 	bl	800deac <VL53L0X_calc_sigma_estimate>
 800e426:	4603      	mov	r3, r0
 800e428:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800e42c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e430:	2b00      	cmp	r3, #0
 800e432:	d103      	bne.n	800e43c <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800e434:	693b      	ldr	r3, [r7, #16]
 800e436:	b29a      	uxth	r2, r3
 800e438:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e43a:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800e43c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e440:	2b00      	cmp	r3, #0
 800e442:	d113      	bne.n	800e46c <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800e444:	f107 0320 	add.w	r3, r7, #32
 800e448:	461a      	mov	r2, r3
 800e44a:	2100      	movs	r1, #0
 800e44c:	68f8      	ldr	r0, [r7, #12]
 800e44e:	f7fc fd0f 	bl	800ae70 <VL53L0X_GetLimitCheckValue>
 800e452:	4603      	mov	r3, r0
 800e454:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800e458:	6a3b      	ldr	r3, [r7, #32]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d006      	beq.n	800e46c <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800e45e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e460:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800e462:	429a      	cmp	r2, r3
 800e464:	d902      	bls.n	800e46c <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800e466:	2301      	movs	r3, #1
 800e468:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e46c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e470:	2b00      	cmp	r3, #0
 800e472:	d109      	bne.n	800e488 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e474:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800e478:	461a      	mov	r2, r3
 800e47a:	2102      	movs	r1, #2
 800e47c:	68f8      	ldr	r0, [r7, #12]
 800e47e:	f7fc fc71 	bl	800ad64 <VL53L0X_GetLimitCheckEnable>
 800e482:	4603      	mov	r3, r0
 800e484:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800e488:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d044      	beq.n	800e51a <VL53L0X_get_pal_range_status+0x1d6>
 800e490:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e494:	2b00      	cmp	r3, #0
 800e496:	d140      	bne.n	800e51a <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800e498:	f107 031c 	add.w	r3, r7, #28
 800e49c:	461a      	mov	r2, r3
 800e49e:	2102      	movs	r1, #2
 800e4a0:	68f8      	ldr	r0, [r7, #12]
 800e4a2:	f7fc fce5 	bl	800ae70 <VL53L0X_GetLimitCheckValue>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800e4ac:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d107      	bne.n	800e4c4 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800e4b4:	2201      	movs	r2, #1
 800e4b6:	21ff      	movs	r1, #255	; 0xff
 800e4b8:	68f8      	ldr	r0, [r7, #12]
 800e4ba:	f000 fa75 	bl	800e9a8 <VL53L0X_WrByte>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800e4c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d109      	bne.n	800e4e0 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800e4cc:	f107 0316 	add.w	r3, r7, #22
 800e4d0:	461a      	mov	r2, r3
 800e4d2:	21b6      	movs	r1, #182	; 0xb6
 800e4d4:	68f8      	ldr	r0, [r7, #12]
 800e4d6:	f000 fb45 	bl	800eb64 <VL53L0X_RdWord>
 800e4da:	4603      	mov	r3, r0
 800e4dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800e4e0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d107      	bne.n	800e4f8 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	21ff      	movs	r1, #255	; 0xff
 800e4ec:	68f8      	ldr	r0, [r7, #12]
 800e4ee:	f000 fa5b 	bl	800e9a8 <VL53L0X_WrByte>
 800e4f2:	4603      	mov	r3, r0
 800e4f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800e4f8:	8afb      	ldrh	r3, [r7, #22]
 800e4fa:	025b      	lsls	r3, r3, #9
 800e4fc:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e502:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800e506:	69fb      	ldr	r3, [r7, #28]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d006      	beq.n	800e51a <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800e50c:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800e50e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e510:	429a      	cmp	r2, r3
 800e512:	d902      	bls.n	800e51a <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800e514:	2301      	movs	r3, #1
 800e516:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e51a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d109      	bne.n	800e536 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e522:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e526:	461a      	mov	r2, r3
 800e528:	2103      	movs	r1, #3
 800e52a:	68f8      	ldr	r0, [r7, #12]
 800e52c:	f7fc fc1a 	bl	800ad64 <VL53L0X_GetLimitCheckEnable>
 800e530:	4603      	mov	r3, r0
 800e532:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800e536:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d023      	beq.n	800e586 <VL53L0X_get_pal_range_status+0x242>
 800e53e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e542:	2b00      	cmp	r3, #0
 800e544:	d11f      	bne.n	800e586 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800e546:	893b      	ldrh	r3, [r7, #8]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d102      	bne.n	800e552 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800e54c:	2300      	movs	r3, #0
 800e54e:	637b      	str	r3, [r7, #52]	; 0x34
 800e550:	e005      	b.n	800e55e <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	021a      	lsls	r2, r3, #8
 800e556:	893b      	ldrh	r3, [r7, #8]
 800e558:	fbb2 f3f3 	udiv	r3, r2, r3
 800e55c:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800e55e:	f107 0318 	add.w	r3, r7, #24
 800e562:	461a      	mov	r2, r3
 800e564:	2103      	movs	r1, #3
 800e566:	68f8      	ldr	r0, [r7, #12]
 800e568:	f7fc fc82 	bl	800ae70 <VL53L0X_GetLimitCheckValue>
 800e56c:	4603      	mov	r3, r0
 800e56e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800e572:	69bb      	ldr	r3, [r7, #24]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d006      	beq.n	800e586 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800e578:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800e57a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e57c:	429a      	cmp	r2, r3
 800e57e:	d202      	bcs.n	800e586 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800e580:	2301      	movs	r3, #1
 800e582:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800e586:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d14a      	bne.n	800e624 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800e58e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800e592:	2b01      	cmp	r3, #1
 800e594:	d103      	bne.n	800e59e <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800e596:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e598:	22ff      	movs	r2, #255	; 0xff
 800e59a:	701a      	strb	r2, [r3, #0]
 800e59c:	e042      	b.n	800e624 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800e59e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e5a2:	2b01      	cmp	r3, #1
 800e5a4:	d007      	beq.n	800e5b6 <VL53L0X_get_pal_range_status+0x272>
 800e5a6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e5aa:	2b02      	cmp	r3, #2
 800e5ac:	d003      	beq.n	800e5b6 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800e5ae:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e5b2:	2b03      	cmp	r3, #3
 800e5b4:	d103      	bne.n	800e5be <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800e5b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5b8:	2205      	movs	r2, #5
 800e5ba:	701a      	strb	r2, [r3, #0]
 800e5bc:	e032      	b.n	800e624 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800e5be:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e5c2:	2b06      	cmp	r3, #6
 800e5c4:	d003      	beq.n	800e5ce <VL53L0X_get_pal_range_status+0x28a>
 800e5c6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e5ca:	2b09      	cmp	r3, #9
 800e5cc:	d103      	bne.n	800e5d6 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800e5ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5d0:	2204      	movs	r2, #4
 800e5d2:	701a      	strb	r2, [r3, #0]
 800e5d4:	e026      	b.n	800e624 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800e5d6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e5da:	2b08      	cmp	r3, #8
 800e5dc:	d007      	beq.n	800e5ee <VL53L0X_get_pal_range_status+0x2aa>
 800e5de:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e5e2:	2b0a      	cmp	r3, #10
 800e5e4:	d003      	beq.n	800e5ee <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800e5e6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800e5ea:	2b01      	cmp	r3, #1
 800e5ec:	d103      	bne.n	800e5f6 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800e5ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5f0:	2203      	movs	r2, #3
 800e5f2:	701a      	strb	r2, [r3, #0]
 800e5f4:	e016      	b.n	800e624 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800e5f6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e5fa:	2b04      	cmp	r3, #4
 800e5fc:	d003      	beq.n	800e606 <VL53L0X_get_pal_range_status+0x2c2>
 800e5fe:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800e602:	2b01      	cmp	r3, #1
 800e604:	d103      	bne.n	800e60e <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800e606:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e608:	2202      	movs	r2, #2
 800e60a:	701a      	strb	r2, [r3, #0]
 800e60c:	e00a      	b.n	800e624 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800e60e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800e612:	2b01      	cmp	r3, #1
 800e614:	d103      	bne.n	800e61e <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800e616:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e618:	2201      	movs	r2, #1
 800e61a:	701a      	strb	r2, [r3, #0]
 800e61c:	e002      	b.n	800e624 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800e61e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e620:	2200      	movs	r2, #0
 800e622:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800e624:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e626:	781b      	ldrb	r3, [r3, #0]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d102      	bne.n	800e632 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800e62c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e62e:	2200      	movs	r2, #0
 800e630:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e632:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800e636:	461a      	mov	r2, r3
 800e638:	2101      	movs	r1, #1
 800e63a:	68f8      	ldr	r0, [r7, #12]
 800e63c:	f7fc fb92 	bl	800ad64 <VL53L0X_GetLimitCheckEnable>
 800e640:	4603      	mov	r3, r0
 800e642:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800e646:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d14f      	bne.n	800e6ee <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800e64e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e652:	2b00      	cmp	r3, #0
 800e654:	d003      	beq.n	800e65e <VL53L0X_get_pal_range_status+0x31a>
 800e656:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800e65a:	2b01      	cmp	r3, #1
 800e65c:	d103      	bne.n	800e666 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800e65e:	2301      	movs	r3, #1
 800e660:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e664:	e002      	b.n	800e66c <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800e666:	2300      	movs	r3, #0
 800e668:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800e672:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800e676:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e67a:	2b04      	cmp	r3, #4
 800e67c:	d003      	beq.n	800e686 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800e67e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800e682:	2b00      	cmp	r3, #0
 800e684:	d103      	bne.n	800e68e <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800e686:	2301      	movs	r3, #1
 800e688:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e68c:	e002      	b.n	800e694 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800e68e:	2300      	movs	r3, #0
 800e690:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800e69a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800e69e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d003      	beq.n	800e6ae <VL53L0X_get_pal_range_status+0x36a>
 800e6a6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800e6aa:	2b01      	cmp	r3, #1
 800e6ac:	d103      	bne.n	800e6b6 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800e6ae:	2301      	movs	r3, #1
 800e6b0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e6b4:	e002      	b.n	800e6bc <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800e6c2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800e6c6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d003      	beq.n	800e6d6 <VL53L0X_get_pal_range_status+0x392>
 800e6ce:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800e6d2:	2b01      	cmp	r3, #1
 800e6d4:	d103      	bne.n	800e6de <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800e6d6:	2301      	movs	r3, #1
 800e6d8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e6dc:	e002      	b.n	800e6e4 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800e6de:	2300      	movs	r3, #0
 800e6e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800e6ea:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e6ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	3740      	adds	r7, #64	; 0x40
 800e6f6:	46bd      	mov	sp, r7
 800e6f8:	bd80      	pop	{r7, pc}

0800e6fa <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800e6fa:	b580      	push	{r7, lr}
 800e6fc:	b086      	sub	sp, #24
 800e6fe:	af00      	add	r7, sp, #0
 800e700:	60f8      	str	r0, [r7, #12]
 800e702:	60b9      	str	r1, [r7, #8]
 800e704:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e706:	2300      	movs	r3, #0
 800e708:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 800e70a:	2102      	movs	r1, #2
 800e70c:	68f8      	ldr	r0, [r7, #12]
 800e70e:	f7fe f85d 	bl	800c7cc <VL53L0X_get_info_from_device>
 800e712:	4603      	mov	r3, r0
 800e714:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 800e716:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d11c      	bne.n	800e758 <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 800e724:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 800e726:	7dbb      	ldrb	r3, [r7, #22]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d107      	bne.n	800e73c <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 800e72c:	68bb      	ldr	r3, [r7, #8]
 800e72e:	2200      	movs	r2, #0
 800e730:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	3340      	adds	r3, #64	; 0x40
 800e736:	2200      	movs	r2, #0
 800e738:	701a      	strb	r2, [r3, #0]
 800e73a:	e00d      	b.n	800e758 <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 800e742:	68bb      	ldr	r3, [r7, #8]
 800e744:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	33f3      	adds	r3, #243	; 0xf3
 800e74a:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	3340      	adds	r3, #64	; 0x40
 800e750:	6939      	ldr	r1, [r7, #16]
 800e752:	4618      	mov	r0, r3
 800e754:	f000 fd63 	bl	800f21e <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e758:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	3718      	adds	r7, #24
 800e760:	46bd      	mov	sp, r7
 800e762:	bd80      	pop	{r7, pc}

0800e764 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800e764:	b5b0      	push	{r4, r5, r7, lr}
 800e766:	b084      	sub	sp, #16
 800e768:	af00      	add	r7, sp, #0
 800e76a:	6078      	str	r0, [r7, #4]
 800e76c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e76e:	2300      	movs	r3, #0
 800e770:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 800e772:	f107 030d 	add.w	r3, r7, #13
 800e776:	683a      	ldr	r2, [r7, #0]
 800e778:	4619      	mov	r1, r3
 800e77a:	6878      	ldr	r0, [r7, #4]
 800e77c:	f7ff ffbd 	bl	800e6fa <VL53L0X_check_part_used>
 800e780:	4603      	mov	r3, r0
 800e782:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 800e784:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d13b      	bne.n	800e804 <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 800e78c:	7b7b      	ldrb	r3, [r7, #13]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d108      	bne.n	800e7a4 <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	4a30      	ldr	r2, [pc, #192]	; (800e858 <VL53L0X_get_device_info+0xf4>)
 800e796:	461c      	mov	r4, r3
 800e798:	4613      	mov	r3, r2
 800e79a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800e79c:	6020      	str	r0, [r4, #0]
 800e79e:	6061      	str	r1, [r4, #4]
 800e7a0:	60a2      	str	r2, [r4, #8]
 800e7a2:	e027      	b.n	800e7f4 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 800e7a4:	7b7b      	ldrb	r3, [r7, #13]
 800e7a6:	2b22      	cmp	r3, #34	; 0x22
 800e7a8:	d80b      	bhi.n	800e7c2 <VL53L0X_get_device_info+0x5e>
 800e7aa:	7b7b      	ldrb	r3, [r7, #13]
 800e7ac:	2b20      	cmp	r3, #32
 800e7ae:	d008      	beq.n	800e7c2 <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	4a2a      	ldr	r2, [pc, #168]	; (800e85c <VL53L0X_get_device_info+0xf8>)
 800e7b4:	461c      	mov	r4, r3
 800e7b6:	4613      	mov	r3, r2
 800e7b8:	cb07      	ldmia	r3!, {r0, r1, r2}
 800e7ba:	6020      	str	r0, [r4, #0]
 800e7bc:	6061      	str	r1, [r4, #4]
 800e7be:	60a2      	str	r2, [r4, #8]
 800e7c0:	e018      	b.n	800e7f4 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 800e7c2:	7b7b      	ldrb	r3, [r7, #13]
 800e7c4:	2b26      	cmp	r3, #38	; 0x26
 800e7c6:	d808      	bhi.n	800e7da <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	4a25      	ldr	r2, [pc, #148]	; (800e860 <VL53L0X_get_device_info+0xfc>)
 800e7cc:	461c      	mov	r4, r3
 800e7ce:	4613      	mov	r3, r2
 800e7d0:	cb07      	ldmia	r3!, {r0, r1, r2}
 800e7d2:	6020      	str	r0, [r4, #0]
 800e7d4:	6061      	str	r1, [r4, #4]
 800e7d6:	60a2      	str	r2, [r4, #8]
 800e7d8:	e00c      	b.n	800e7f4 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	4a21      	ldr	r2, [pc, #132]	; (800e864 <VL53L0X_get_device_info+0x100>)
 800e7de:	461d      	mov	r5, r3
 800e7e0:	4614      	mov	r4, r2
 800e7e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e7e4:	6028      	str	r0, [r5, #0]
 800e7e6:	6069      	str	r1, [r5, #4]
 800e7e8:	60aa      	str	r2, [r5, #8]
 800e7ea:	60eb      	str	r3, [r5, #12]
 800e7ec:	6820      	ldr	r0, [r4, #0]
 800e7ee:	6128      	str	r0, [r5, #16]
 800e7f0:	7923      	ldrb	r3, [r4, #4]
 800e7f2:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	3320      	adds	r3, #32
 800e7f8:	491b      	ldr	r1, [pc, #108]	; (800e868 <VL53L0X_get_device_info+0x104>)
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	460b      	mov	r3, r1
 800e7fe:	cb03      	ldmia	r3!, {r0, r1}
 800e800:	6010      	str	r0, [r2, #0]
 800e802:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800e804:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d108      	bne.n	800e81e <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	3360      	adds	r3, #96	; 0x60
 800e810:	461a      	mov	r2, r3
 800e812:	21c0      	movs	r1, #192	; 0xc0
 800e814:	6878      	ldr	r0, [r7, #4]
 800e816:	f000 f97b 	bl	800eb10 <VL53L0X_RdByte>
 800e81a:	4603      	mov	r3, r0
 800e81c:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800e81e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d112      	bne.n	800e84c <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 800e826:	f107 030e 	add.w	r3, r7, #14
 800e82a:	461a      	mov	r2, r3
 800e82c:	21c2      	movs	r1, #194	; 0xc2
 800e82e:	6878      	ldr	r0, [r7, #4]
 800e830:	f000 f96e 	bl	800eb10 <VL53L0X_RdByte>
 800e834:	4603      	mov	r3, r0
 800e836:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800e838:	683b      	ldr	r3, [r7, #0]
 800e83a:	2201      	movs	r2, #1
 800e83c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 800e840:	7bbb      	ldrb	r3, [r7, #14]
 800e842:	091b      	lsrs	r3, r3, #4
 800e844:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 800e846:	683b      	ldr	r3, [r7, #0]
 800e848:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}

	return Status;
 800e84c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e850:	4618      	mov	r0, r3
 800e852:	3710      	adds	r7, #16
 800e854:	46bd      	mov	sp, r7
 800e856:	bdb0      	pop	{r4, r5, r7, pc}
 800e858:	0800feac 	.word	0x0800feac
 800e85c:	0800feb8 	.word	0x0800feb8
 800e860:	0800fec4 	.word	0x0800fec4
 800e864:	0800fed0 	.word	0x0800fed0
 800e868:	0800fee8 	.word	0x0800fee8

0800e86c <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b088      	sub	sp, #32
 800e870:	af02      	add	r7, sp, #8
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	330a      	adds	r3, #10
 800e87c:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800e88a:	b299      	uxth	r1, r3
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	b29a      	uxth	r2, r3
 800e890:	697b      	ldr	r3, [r7, #20]
 800e892:	9300      	str	r3, [sp, #0]
 800e894:	4613      	mov	r3, r2
 800e896:	68ba      	ldr	r2, [r7, #8]
 800e898:	f7f4 fa8a 	bl	8002db0 <HAL_I2C_Master_Transmit>
 800e89c:	4603      	mov	r3, r0
 800e89e:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800e8a0:	693b      	ldr	r3, [r7, #16]
}
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	3718      	adds	r7, #24
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	bd80      	pop	{r7, pc}

0800e8aa <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800e8aa:	b580      	push	{r7, lr}
 800e8ac:	b088      	sub	sp, #32
 800e8ae:	af02      	add	r7, sp, #8
 800e8b0:	60f8      	str	r0, [r7, #12]
 800e8b2:	60b9      	str	r1, [r7, #8]
 800e8b4:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	330a      	adds	r3, #10
 800e8ba:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800e8c8:	f043 0301 	orr.w	r3, r3, #1
 800e8cc:	b2db      	uxtb	r3, r3
 800e8ce:	b299      	uxth	r1, r3
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	b29a      	uxth	r2, r3
 800e8d4:	697b      	ldr	r3, [r7, #20]
 800e8d6:	9300      	str	r3, [sp, #0]
 800e8d8:	4613      	mov	r3, r2
 800e8da:	68ba      	ldr	r2, [r7, #8]
 800e8dc:	f7f4 fb80 	bl	8002fe0 <HAL_I2C_Master_Receive>
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800e8e4:	693b      	ldr	r3, [r7, #16]
}
 800e8e6:	4618      	mov	r0, r3
 800e8e8:	3718      	adds	r7, #24
 800e8ea:	46bd      	mov	sp, r7
 800e8ec:	bd80      	pop	{r7, pc}
	...

0800e8f0 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b086      	sub	sp, #24
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	60f8      	str	r0, [r7, #12]
 800e8f8:	607a      	str	r2, [r7, #4]
 800e8fa:	603b      	str	r3, [r7, #0]
 800e8fc:	460b      	mov	r3, r1
 800e8fe:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e900:	2300      	movs	r3, #0
 800e902:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	2b3f      	cmp	r3, #63	; 0x3f
 800e908:	d902      	bls.n	800e910 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800e90a:	f06f 0303 	mvn.w	r3, #3
 800e90e:	e016      	b.n	800e93e <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800e910:	4a0d      	ldr	r2, [pc, #52]	; (800e948 <VL53L0X_WriteMulti+0x58>)
 800e912:	7afb      	ldrb	r3, [r7, #11]
 800e914:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800e916:	683a      	ldr	r2, [r7, #0]
 800e918:	6879      	ldr	r1, [r7, #4]
 800e91a:	480c      	ldr	r0, [pc, #48]	; (800e94c <VL53L0X_WriteMulti+0x5c>)
 800e91c:	f000 fc87 	bl	800f22e <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	3301      	adds	r3, #1
 800e924:	461a      	mov	r2, r3
 800e926:	4908      	ldr	r1, [pc, #32]	; (800e948 <VL53L0X_WriteMulti+0x58>)
 800e928:	68f8      	ldr	r0, [r7, #12]
 800e92a:	f7ff ff9f 	bl	800e86c <_I2CWrite>
 800e92e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e930:	693b      	ldr	r3, [r7, #16]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d001      	beq.n	800e93a <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e936:	23ec      	movs	r3, #236	; 0xec
 800e938:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800e93a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e93e:	4618      	mov	r0, r3
 800e940:	3718      	adds	r7, #24
 800e942:	46bd      	mov	sp, r7
 800e944:	bd80      	pop	{r7, pc}
 800e946:	bf00      	nop
 800e948:	2000580c 	.word	0x2000580c
 800e94c:	2000580d 	.word	0x2000580d

0800e950 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800e950:	b580      	push	{r7, lr}
 800e952:	b086      	sub	sp, #24
 800e954:	af00      	add	r7, sp, #0
 800e956:	60f8      	str	r0, [r7, #12]
 800e958:	607a      	str	r2, [r7, #4]
 800e95a:	603b      	str	r3, [r7, #0]
 800e95c:	460b      	mov	r3, r1
 800e95e:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e960:	2300      	movs	r3, #0
 800e962:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800e964:	f107 030b 	add.w	r3, r7, #11
 800e968:	2201      	movs	r2, #1
 800e96a:	4619      	mov	r1, r3
 800e96c:	68f8      	ldr	r0, [r7, #12]
 800e96e:	f7ff ff7d 	bl	800e86c <_I2CWrite>
 800e972:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e974:	693b      	ldr	r3, [r7, #16]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d002      	beq.n	800e980 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e97a:	23ec      	movs	r3, #236	; 0xec
 800e97c:	75fb      	strb	r3, [r7, #23]
        goto done;
 800e97e:	e00c      	b.n	800e99a <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800e980:	683a      	ldr	r2, [r7, #0]
 800e982:	6879      	ldr	r1, [r7, #4]
 800e984:	68f8      	ldr	r0, [r7, #12]
 800e986:	f7ff ff90 	bl	800e8aa <_I2CRead>
 800e98a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e98c:	693b      	ldr	r3, [r7, #16]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d002      	beq.n	800e998 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e992:	23ec      	movs	r3, #236	; 0xec
 800e994:	75fb      	strb	r3, [r7, #23]
 800e996:	e000      	b.n	800e99a <VL53L0X_ReadMulti+0x4a>
    }
done:
 800e998:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800e99a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	3718      	adds	r7, #24
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	bd80      	pop	{r7, pc}
	...

0800e9a8 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b084      	sub	sp, #16
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
 800e9b0:	460b      	mov	r3, r1
 800e9b2:	70fb      	strb	r3, [r7, #3]
 800e9b4:	4613      	mov	r3, r2
 800e9b6:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800e9bc:	4a0b      	ldr	r2, [pc, #44]	; (800e9ec <VL53L0X_WrByte+0x44>)
 800e9be:	78fb      	ldrb	r3, [r7, #3]
 800e9c0:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800e9c2:	4a0a      	ldr	r2, [pc, #40]	; (800e9ec <VL53L0X_WrByte+0x44>)
 800e9c4:	78bb      	ldrb	r3, [r7, #2]
 800e9c6:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800e9c8:	2202      	movs	r2, #2
 800e9ca:	4908      	ldr	r1, [pc, #32]	; (800e9ec <VL53L0X_WrByte+0x44>)
 800e9cc:	6878      	ldr	r0, [r7, #4]
 800e9ce:	f7ff ff4d 	bl	800e86c <_I2CWrite>
 800e9d2:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800e9d4:	68bb      	ldr	r3, [r7, #8]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d001      	beq.n	800e9de <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e9da:	23ec      	movs	r3, #236	; 0xec
 800e9dc:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800e9de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3710      	adds	r7, #16
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
 800e9ea:	bf00      	nop
 800e9ec:	2000580c 	.word	0x2000580c

0800e9f0 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b084      	sub	sp, #16
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	70fb      	strb	r3, [r7, #3]
 800e9fc:	4613      	mov	r3, r2
 800e9fe:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ea00:	2300      	movs	r3, #0
 800ea02:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800ea04:	4a0e      	ldr	r2, [pc, #56]	; (800ea40 <VL53L0X_WrWord+0x50>)
 800ea06:	78fb      	ldrb	r3, [r7, #3]
 800ea08:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800ea0a:	883b      	ldrh	r3, [r7, #0]
 800ea0c:	0a1b      	lsrs	r3, r3, #8
 800ea0e:	b29b      	uxth	r3, r3
 800ea10:	b2da      	uxtb	r2, r3
 800ea12:	4b0b      	ldr	r3, [pc, #44]	; (800ea40 <VL53L0X_WrWord+0x50>)
 800ea14:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800ea16:	883b      	ldrh	r3, [r7, #0]
 800ea18:	b2da      	uxtb	r2, r3
 800ea1a:	4b09      	ldr	r3, [pc, #36]	; (800ea40 <VL53L0X_WrWord+0x50>)
 800ea1c:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800ea1e:	2203      	movs	r2, #3
 800ea20:	4907      	ldr	r1, [pc, #28]	; (800ea40 <VL53L0X_WrWord+0x50>)
 800ea22:	6878      	ldr	r0, [r7, #4]
 800ea24:	f7ff ff22 	bl	800e86c <_I2CWrite>
 800ea28:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800ea2a:	68bb      	ldr	r3, [r7, #8]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d001      	beq.n	800ea34 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ea30:	23ec      	movs	r3, #236	; 0xec
 800ea32:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ea34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ea38:	4618      	mov	r0, r3
 800ea3a:	3710      	adds	r7, #16
 800ea3c:	46bd      	mov	sp, r7
 800ea3e:	bd80      	pop	{r7, pc}
 800ea40:	2000580c 	.word	0x2000580c

0800ea44 <VL53L0X_WrDWord>:

VL53L0X_Error VL53L0X_WrDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t data) {
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b086      	sub	sp, #24
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	60f8      	str	r0, [r7, #12]
 800ea4c:	460b      	mov	r3, r1
 800ea4e:	607a      	str	r2, [r7, #4]
 800ea50:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ea52:	2300      	movs	r3, #0
 800ea54:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    _I2CBuffer[0] = index;
 800ea56:	4a13      	ldr	r2, [pc, #76]	; (800eaa4 <VL53L0X_WrDWord+0x60>)
 800ea58:	7afb      	ldrb	r3, [r7, #11]
 800ea5a:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = (data >> 24) & 0xFF;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	0e1b      	lsrs	r3, r3, #24
 800ea60:	b2da      	uxtb	r2, r3
 800ea62:	4b10      	ldr	r3, [pc, #64]	; (800eaa4 <VL53L0X_WrDWord+0x60>)
 800ea64:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = (data >> 16) & 0xFF;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	0c1b      	lsrs	r3, r3, #16
 800ea6a:	b2da      	uxtb	r2, r3
 800ea6c:	4b0d      	ldr	r3, [pc, #52]	; (800eaa4 <VL53L0X_WrDWord+0x60>)
 800ea6e:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = (data >> 8)  & 0xFF;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	0a1b      	lsrs	r3, r3, #8
 800ea74:	b2da      	uxtb	r2, r3
 800ea76:	4b0b      	ldr	r3, [pc, #44]	; (800eaa4 <VL53L0X_WrDWord+0x60>)
 800ea78:	70da      	strb	r2, [r3, #3]
    _I2CBuffer[4] = (data >> 0 ) & 0xFF;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	b2da      	uxtb	r2, r3
 800ea7e:	4b09      	ldr	r3, [pc, #36]	; (800eaa4 <VL53L0X_WrDWord+0x60>)
 800ea80:	711a      	strb	r2, [r3, #4]
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 5);
 800ea82:	2205      	movs	r2, #5
 800ea84:	4907      	ldr	r1, [pc, #28]	; (800eaa4 <VL53L0X_WrDWord+0x60>)
 800ea86:	68f8      	ldr	r0, [r7, #12]
 800ea88:	f7ff fef0 	bl	800e86c <_I2CWrite>
 800ea8c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ea8e:	693b      	ldr	r3, [r7, #16]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d001      	beq.n	800ea98 <VL53L0X_WrDWord+0x54>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ea94:	23ec      	movs	r3, #236	; 0xec
 800ea96:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ea98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	3718      	adds	r7, #24
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}
 800eaa4:	2000580c 	.word	0x2000580c

0800eaa8 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b084      	sub	sp, #16
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
 800eab0:	4608      	mov	r0, r1
 800eab2:	4611      	mov	r1, r2
 800eab4:	461a      	mov	r2, r3
 800eab6:	4603      	mov	r3, r0
 800eab8:	70fb      	strb	r3, [r7, #3]
 800eaba:	460b      	mov	r3, r1
 800eabc:	70bb      	strb	r3, [r7, #2]
 800eabe:	4613      	mov	r3, r2
 800eac0:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800eac2:	2300      	movs	r3, #0
 800eac4:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800eac6:	f107 020e 	add.w	r2, r7, #14
 800eaca:	78fb      	ldrb	r3, [r7, #3]
 800eacc:	4619      	mov	r1, r3
 800eace:	6878      	ldr	r0, [r7, #4]
 800ead0:	f000 f81e 	bl	800eb10 <VL53L0X_RdByte>
 800ead4:	4603      	mov	r3, r0
 800ead6:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800ead8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d110      	bne.n	800eb02 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800eae0:	7bba      	ldrb	r2, [r7, #14]
 800eae2:	78bb      	ldrb	r3, [r7, #2]
 800eae4:	4013      	ands	r3, r2
 800eae6:	b2da      	uxtb	r2, r3
 800eae8:	787b      	ldrb	r3, [r7, #1]
 800eaea:	4313      	orrs	r3, r2
 800eaec:	b2db      	uxtb	r3, r3
 800eaee:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800eaf0:	7bba      	ldrb	r2, [r7, #14]
 800eaf2:	78fb      	ldrb	r3, [r7, #3]
 800eaf4:	4619      	mov	r1, r3
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f7ff ff56 	bl	800e9a8 <VL53L0X_WrByte>
 800eafc:	4603      	mov	r3, r0
 800eafe:	73fb      	strb	r3, [r7, #15]
 800eb00:	e000      	b.n	800eb04 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800eb02:	bf00      	nop
done:
    return Status;
 800eb04:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800eb08:	4618      	mov	r0, r3
 800eb0a:	3710      	adds	r7, #16
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}

0800eb10 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b086      	sub	sp, #24
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	60f8      	str	r0, [r7, #12]
 800eb18:	460b      	mov	r3, r1
 800eb1a:	607a      	str	r2, [r7, #4]
 800eb1c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800eb1e:	2300      	movs	r3, #0
 800eb20:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800eb22:	f107 030b 	add.w	r3, r7, #11
 800eb26:	2201      	movs	r2, #1
 800eb28:	4619      	mov	r1, r3
 800eb2a:	68f8      	ldr	r0, [r7, #12]
 800eb2c:	f7ff fe9e 	bl	800e86c <_I2CWrite>
 800eb30:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800eb32:	693b      	ldr	r3, [r7, #16]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d002      	beq.n	800eb3e <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800eb38:	23ec      	movs	r3, #236	; 0xec
 800eb3a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800eb3c:	e00c      	b.n	800eb58 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800eb3e:	2201      	movs	r2, #1
 800eb40:	6879      	ldr	r1, [r7, #4]
 800eb42:	68f8      	ldr	r0, [r7, #12]
 800eb44:	f7ff feb1 	bl	800e8aa <_I2CRead>
 800eb48:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800eb4a:	693b      	ldr	r3, [r7, #16]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d002      	beq.n	800eb56 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800eb50:	23ec      	movs	r3, #236	; 0xec
 800eb52:	75fb      	strb	r3, [r7, #23]
 800eb54:	e000      	b.n	800eb58 <VL53L0X_RdByte+0x48>
    }
done:
 800eb56:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800eb58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	3718      	adds	r7, #24
 800eb60:	46bd      	mov	sp, r7
 800eb62:	bd80      	pop	{r7, pc}

0800eb64 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b086      	sub	sp, #24
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	60f8      	str	r0, [r7, #12]
 800eb6c:	460b      	mov	r3, r1
 800eb6e:	607a      	str	r2, [r7, #4]
 800eb70:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800eb72:	2300      	movs	r3, #0
 800eb74:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800eb76:	f107 030b 	add.w	r3, r7, #11
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	4619      	mov	r1, r3
 800eb7e:	68f8      	ldr	r0, [r7, #12]
 800eb80:	f7ff fe74 	bl	800e86c <_I2CWrite>
 800eb84:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800eb86:	693b      	ldr	r3, [r7, #16]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d002      	beq.n	800eb92 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800eb8c:	23ec      	movs	r3, #236	; 0xec
 800eb8e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800eb90:	e017      	b.n	800ebc2 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800eb92:	2202      	movs	r2, #2
 800eb94:	490e      	ldr	r1, [pc, #56]	; (800ebd0 <VL53L0X_RdWord+0x6c>)
 800eb96:	68f8      	ldr	r0, [r7, #12]
 800eb98:	f7ff fe87 	bl	800e8aa <_I2CRead>
 800eb9c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800eb9e:	693b      	ldr	r3, [r7, #16]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d002      	beq.n	800ebaa <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800eba4:	23ec      	movs	r3, #236	; 0xec
 800eba6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800eba8:	e00b      	b.n	800ebc2 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800ebaa:	4b09      	ldr	r3, [pc, #36]	; (800ebd0 <VL53L0X_RdWord+0x6c>)
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	b29b      	uxth	r3, r3
 800ebb0:	021b      	lsls	r3, r3, #8
 800ebb2:	b29a      	uxth	r2, r3
 800ebb4:	4b06      	ldr	r3, [pc, #24]	; (800ebd0 <VL53L0X_RdWord+0x6c>)
 800ebb6:	785b      	ldrb	r3, [r3, #1]
 800ebb8:	b29b      	uxth	r3, r3
 800ebba:	4413      	add	r3, r2
 800ebbc:	b29a      	uxth	r2, r3
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800ebc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	3718      	adds	r7, #24
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd80      	pop	{r7, pc}
 800ebce:	bf00      	nop
 800ebd0:	2000580c 	.word	0x2000580c

0800ebd4 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b086      	sub	sp, #24
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	60f8      	str	r0, [r7, #12]
 800ebdc:	460b      	mov	r3, r1
 800ebde:	607a      	str	r2, [r7, #4]
 800ebe0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800ebe6:	f107 030b 	add.w	r3, r7, #11
 800ebea:	2201      	movs	r2, #1
 800ebec:	4619      	mov	r1, r3
 800ebee:	68f8      	ldr	r0, [r7, #12]
 800ebf0:	f7ff fe3c 	bl	800e86c <_I2CWrite>
 800ebf4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ebf6:	693b      	ldr	r3, [r7, #16]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d002      	beq.n	800ec02 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ebfc:	23ec      	movs	r3, #236	; 0xec
 800ebfe:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ec00:	e01b      	b.n	800ec3a <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800ec02:	2204      	movs	r2, #4
 800ec04:	4910      	ldr	r1, [pc, #64]	; (800ec48 <VL53L0X_RdDWord+0x74>)
 800ec06:	68f8      	ldr	r0, [r7, #12]
 800ec08:	f7ff fe4f 	bl	800e8aa <_I2CRead>
 800ec0c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ec0e:	693b      	ldr	r3, [r7, #16]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d002      	beq.n	800ec1a <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ec14:	23ec      	movs	r3, #236	; 0xec
 800ec16:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ec18:	e00f      	b.n	800ec3a <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800ec1a:	4b0b      	ldr	r3, [pc, #44]	; (800ec48 <VL53L0X_RdDWord+0x74>)
 800ec1c:	781b      	ldrb	r3, [r3, #0]
 800ec1e:	061a      	lsls	r2, r3, #24
 800ec20:	4b09      	ldr	r3, [pc, #36]	; (800ec48 <VL53L0X_RdDWord+0x74>)
 800ec22:	785b      	ldrb	r3, [r3, #1]
 800ec24:	041b      	lsls	r3, r3, #16
 800ec26:	441a      	add	r2, r3
 800ec28:	4b07      	ldr	r3, [pc, #28]	; (800ec48 <VL53L0X_RdDWord+0x74>)
 800ec2a:	789b      	ldrb	r3, [r3, #2]
 800ec2c:	021b      	lsls	r3, r3, #8
 800ec2e:	4413      	add	r3, r2
 800ec30:	4a05      	ldr	r2, [pc, #20]	; (800ec48 <VL53L0X_RdDWord+0x74>)
 800ec32:	78d2      	ldrb	r2, [r2, #3]
 800ec34:	441a      	add	r2, r3
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800ec3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ec3e:	4618      	mov	r0, r3
 800ec40:	3718      	adds	r7, #24
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}
 800ec46:	bf00      	nop
 800ec48:	2000580c 	.word	0x2000580c

0800ec4c <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b084      	sub	sp, #16
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800ec54:	2300      	movs	r3, #0
 800ec56:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800ec58:	2002      	movs	r0, #2
 800ec5a:	f7f3 fb07 	bl	800226c <HAL_Delay>
    return status;
 800ec5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ec62:	4618      	mov	r0, r3
 800ec64:	3710      	adds	r7, #16
 800ec66:	46bd      	mov	sp, r7
 800ec68:	bd80      	pop	{r7, pc}
	...

0800ec6c <std>:
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	b510      	push	{r4, lr}
 800ec70:	4604      	mov	r4, r0
 800ec72:	e9c0 3300 	strd	r3, r3, [r0]
 800ec76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ec7a:	6083      	str	r3, [r0, #8]
 800ec7c:	8181      	strh	r1, [r0, #12]
 800ec7e:	6643      	str	r3, [r0, #100]	; 0x64
 800ec80:	81c2      	strh	r2, [r0, #14]
 800ec82:	6183      	str	r3, [r0, #24]
 800ec84:	4619      	mov	r1, r3
 800ec86:	2208      	movs	r2, #8
 800ec88:	305c      	adds	r0, #92	; 0x5c
 800ec8a:	f000 f9f7 	bl	800f07c <memset>
 800ec8e:	4b0d      	ldr	r3, [pc, #52]	; (800ecc4 <std+0x58>)
 800ec90:	6263      	str	r3, [r4, #36]	; 0x24
 800ec92:	4b0d      	ldr	r3, [pc, #52]	; (800ecc8 <std+0x5c>)
 800ec94:	62a3      	str	r3, [r4, #40]	; 0x28
 800ec96:	4b0d      	ldr	r3, [pc, #52]	; (800eccc <std+0x60>)
 800ec98:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ec9a:	4b0d      	ldr	r3, [pc, #52]	; (800ecd0 <std+0x64>)
 800ec9c:	6323      	str	r3, [r4, #48]	; 0x30
 800ec9e:	4b0d      	ldr	r3, [pc, #52]	; (800ecd4 <std+0x68>)
 800eca0:	6224      	str	r4, [r4, #32]
 800eca2:	429c      	cmp	r4, r3
 800eca4:	d006      	beq.n	800ecb4 <std+0x48>
 800eca6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ecaa:	4294      	cmp	r4, r2
 800ecac:	d002      	beq.n	800ecb4 <std+0x48>
 800ecae:	33d0      	adds	r3, #208	; 0xd0
 800ecb0:	429c      	cmp	r4, r3
 800ecb2:	d105      	bne.n	800ecc0 <std+0x54>
 800ecb4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ecb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ecbc:	f000 baac 	b.w	800f218 <__retarget_lock_init_recursive>
 800ecc0:	bd10      	pop	{r4, pc}
 800ecc2:	bf00      	nop
 800ecc4:	0800eecd 	.word	0x0800eecd
 800ecc8:	0800eeef 	.word	0x0800eeef
 800eccc:	0800ef27 	.word	0x0800ef27
 800ecd0:	0800ef4b 	.word	0x0800ef4b
 800ecd4:	2000584c 	.word	0x2000584c

0800ecd8 <stdio_exit_handler>:
 800ecd8:	4a02      	ldr	r2, [pc, #8]	; (800ece4 <stdio_exit_handler+0xc>)
 800ecda:	4903      	ldr	r1, [pc, #12]	; (800ece8 <stdio_exit_handler+0x10>)
 800ecdc:	4803      	ldr	r0, [pc, #12]	; (800ecec <stdio_exit_handler+0x14>)
 800ecde:	f000 b869 	b.w	800edb4 <_fwalk_sglue>
 800ece2:	bf00      	nop
 800ece4:	200002ec 	.word	0x200002ec
 800ece8:	0800faf1 	.word	0x0800faf1
 800ecec:	200002f8 	.word	0x200002f8

0800ecf0 <cleanup_stdio>:
 800ecf0:	6841      	ldr	r1, [r0, #4]
 800ecf2:	4b0c      	ldr	r3, [pc, #48]	; (800ed24 <cleanup_stdio+0x34>)
 800ecf4:	4299      	cmp	r1, r3
 800ecf6:	b510      	push	{r4, lr}
 800ecf8:	4604      	mov	r4, r0
 800ecfa:	d001      	beq.n	800ed00 <cleanup_stdio+0x10>
 800ecfc:	f000 fef8 	bl	800faf0 <_fflush_r>
 800ed00:	68a1      	ldr	r1, [r4, #8]
 800ed02:	4b09      	ldr	r3, [pc, #36]	; (800ed28 <cleanup_stdio+0x38>)
 800ed04:	4299      	cmp	r1, r3
 800ed06:	d002      	beq.n	800ed0e <cleanup_stdio+0x1e>
 800ed08:	4620      	mov	r0, r4
 800ed0a:	f000 fef1 	bl	800faf0 <_fflush_r>
 800ed0e:	68e1      	ldr	r1, [r4, #12]
 800ed10:	4b06      	ldr	r3, [pc, #24]	; (800ed2c <cleanup_stdio+0x3c>)
 800ed12:	4299      	cmp	r1, r3
 800ed14:	d004      	beq.n	800ed20 <cleanup_stdio+0x30>
 800ed16:	4620      	mov	r0, r4
 800ed18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed1c:	f000 bee8 	b.w	800faf0 <_fflush_r>
 800ed20:	bd10      	pop	{r4, pc}
 800ed22:	bf00      	nop
 800ed24:	2000584c 	.word	0x2000584c
 800ed28:	200058b4 	.word	0x200058b4
 800ed2c:	2000591c 	.word	0x2000591c

0800ed30 <global_stdio_init.part.0>:
 800ed30:	b510      	push	{r4, lr}
 800ed32:	4b0b      	ldr	r3, [pc, #44]	; (800ed60 <global_stdio_init.part.0+0x30>)
 800ed34:	4c0b      	ldr	r4, [pc, #44]	; (800ed64 <global_stdio_init.part.0+0x34>)
 800ed36:	4a0c      	ldr	r2, [pc, #48]	; (800ed68 <global_stdio_init.part.0+0x38>)
 800ed38:	601a      	str	r2, [r3, #0]
 800ed3a:	4620      	mov	r0, r4
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	2104      	movs	r1, #4
 800ed40:	f7ff ff94 	bl	800ec6c <std>
 800ed44:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ed48:	2201      	movs	r2, #1
 800ed4a:	2109      	movs	r1, #9
 800ed4c:	f7ff ff8e 	bl	800ec6c <std>
 800ed50:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ed54:	2202      	movs	r2, #2
 800ed56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed5a:	2112      	movs	r1, #18
 800ed5c:	f7ff bf86 	b.w	800ec6c <std>
 800ed60:	20005984 	.word	0x20005984
 800ed64:	2000584c 	.word	0x2000584c
 800ed68:	0800ecd9 	.word	0x0800ecd9

0800ed6c <__sfp_lock_acquire>:
 800ed6c:	4801      	ldr	r0, [pc, #4]	; (800ed74 <__sfp_lock_acquire+0x8>)
 800ed6e:	f000 ba54 	b.w	800f21a <__retarget_lock_acquire_recursive>
 800ed72:	bf00      	nop
 800ed74:	2000598d 	.word	0x2000598d

0800ed78 <__sfp_lock_release>:
 800ed78:	4801      	ldr	r0, [pc, #4]	; (800ed80 <__sfp_lock_release+0x8>)
 800ed7a:	f000 ba4f 	b.w	800f21c <__retarget_lock_release_recursive>
 800ed7e:	bf00      	nop
 800ed80:	2000598d 	.word	0x2000598d

0800ed84 <__sinit>:
 800ed84:	b510      	push	{r4, lr}
 800ed86:	4604      	mov	r4, r0
 800ed88:	f7ff fff0 	bl	800ed6c <__sfp_lock_acquire>
 800ed8c:	6a23      	ldr	r3, [r4, #32]
 800ed8e:	b11b      	cbz	r3, 800ed98 <__sinit+0x14>
 800ed90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed94:	f7ff bff0 	b.w	800ed78 <__sfp_lock_release>
 800ed98:	4b04      	ldr	r3, [pc, #16]	; (800edac <__sinit+0x28>)
 800ed9a:	6223      	str	r3, [r4, #32]
 800ed9c:	4b04      	ldr	r3, [pc, #16]	; (800edb0 <__sinit+0x2c>)
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d1f5      	bne.n	800ed90 <__sinit+0xc>
 800eda4:	f7ff ffc4 	bl	800ed30 <global_stdio_init.part.0>
 800eda8:	e7f2      	b.n	800ed90 <__sinit+0xc>
 800edaa:	bf00      	nop
 800edac:	0800ecf1 	.word	0x0800ecf1
 800edb0:	20005984 	.word	0x20005984

0800edb4 <_fwalk_sglue>:
 800edb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edb8:	4607      	mov	r7, r0
 800edba:	4688      	mov	r8, r1
 800edbc:	4614      	mov	r4, r2
 800edbe:	2600      	movs	r6, #0
 800edc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800edc4:	f1b9 0901 	subs.w	r9, r9, #1
 800edc8:	d505      	bpl.n	800edd6 <_fwalk_sglue+0x22>
 800edca:	6824      	ldr	r4, [r4, #0]
 800edcc:	2c00      	cmp	r4, #0
 800edce:	d1f7      	bne.n	800edc0 <_fwalk_sglue+0xc>
 800edd0:	4630      	mov	r0, r6
 800edd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edd6:	89ab      	ldrh	r3, [r5, #12]
 800edd8:	2b01      	cmp	r3, #1
 800edda:	d907      	bls.n	800edec <_fwalk_sglue+0x38>
 800eddc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ede0:	3301      	adds	r3, #1
 800ede2:	d003      	beq.n	800edec <_fwalk_sglue+0x38>
 800ede4:	4629      	mov	r1, r5
 800ede6:	4638      	mov	r0, r7
 800ede8:	47c0      	blx	r8
 800edea:	4306      	orrs	r6, r0
 800edec:	3568      	adds	r5, #104	; 0x68
 800edee:	e7e9      	b.n	800edc4 <_fwalk_sglue+0x10>

0800edf0 <iprintf>:
 800edf0:	b40f      	push	{r0, r1, r2, r3}
 800edf2:	b507      	push	{r0, r1, r2, lr}
 800edf4:	4906      	ldr	r1, [pc, #24]	; (800ee10 <iprintf+0x20>)
 800edf6:	ab04      	add	r3, sp, #16
 800edf8:	6808      	ldr	r0, [r1, #0]
 800edfa:	f853 2b04 	ldr.w	r2, [r3], #4
 800edfe:	6881      	ldr	r1, [r0, #8]
 800ee00:	9301      	str	r3, [sp, #4]
 800ee02:	f000 fb45 	bl	800f490 <_vfiprintf_r>
 800ee06:	b003      	add	sp, #12
 800ee08:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee0c:	b004      	add	sp, #16
 800ee0e:	4770      	bx	lr
 800ee10:	20000344 	.word	0x20000344

0800ee14 <_puts_r>:
 800ee14:	6a03      	ldr	r3, [r0, #32]
 800ee16:	b570      	push	{r4, r5, r6, lr}
 800ee18:	6884      	ldr	r4, [r0, #8]
 800ee1a:	4605      	mov	r5, r0
 800ee1c:	460e      	mov	r6, r1
 800ee1e:	b90b      	cbnz	r3, 800ee24 <_puts_r+0x10>
 800ee20:	f7ff ffb0 	bl	800ed84 <__sinit>
 800ee24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ee26:	07db      	lsls	r3, r3, #31
 800ee28:	d405      	bmi.n	800ee36 <_puts_r+0x22>
 800ee2a:	89a3      	ldrh	r3, [r4, #12]
 800ee2c:	0598      	lsls	r0, r3, #22
 800ee2e:	d402      	bmi.n	800ee36 <_puts_r+0x22>
 800ee30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ee32:	f000 f9f2 	bl	800f21a <__retarget_lock_acquire_recursive>
 800ee36:	89a3      	ldrh	r3, [r4, #12]
 800ee38:	0719      	lsls	r1, r3, #28
 800ee3a:	d513      	bpl.n	800ee64 <_puts_r+0x50>
 800ee3c:	6923      	ldr	r3, [r4, #16]
 800ee3e:	b18b      	cbz	r3, 800ee64 <_puts_r+0x50>
 800ee40:	3e01      	subs	r6, #1
 800ee42:	68a3      	ldr	r3, [r4, #8]
 800ee44:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ee48:	3b01      	subs	r3, #1
 800ee4a:	60a3      	str	r3, [r4, #8]
 800ee4c:	b9e9      	cbnz	r1, 800ee8a <_puts_r+0x76>
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	da2e      	bge.n	800eeb0 <_puts_r+0x9c>
 800ee52:	4622      	mov	r2, r4
 800ee54:	210a      	movs	r1, #10
 800ee56:	4628      	mov	r0, r5
 800ee58:	f000 f87b 	bl	800ef52 <__swbuf_r>
 800ee5c:	3001      	adds	r0, #1
 800ee5e:	d007      	beq.n	800ee70 <_puts_r+0x5c>
 800ee60:	250a      	movs	r5, #10
 800ee62:	e007      	b.n	800ee74 <_puts_r+0x60>
 800ee64:	4621      	mov	r1, r4
 800ee66:	4628      	mov	r0, r5
 800ee68:	f000 f8b0 	bl	800efcc <__swsetup_r>
 800ee6c:	2800      	cmp	r0, #0
 800ee6e:	d0e7      	beq.n	800ee40 <_puts_r+0x2c>
 800ee70:	f04f 35ff 	mov.w	r5, #4294967295
 800ee74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ee76:	07da      	lsls	r2, r3, #31
 800ee78:	d405      	bmi.n	800ee86 <_puts_r+0x72>
 800ee7a:	89a3      	ldrh	r3, [r4, #12]
 800ee7c:	059b      	lsls	r3, r3, #22
 800ee7e:	d402      	bmi.n	800ee86 <_puts_r+0x72>
 800ee80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ee82:	f000 f9cb 	bl	800f21c <__retarget_lock_release_recursive>
 800ee86:	4628      	mov	r0, r5
 800ee88:	bd70      	pop	{r4, r5, r6, pc}
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	da04      	bge.n	800ee98 <_puts_r+0x84>
 800ee8e:	69a2      	ldr	r2, [r4, #24]
 800ee90:	429a      	cmp	r2, r3
 800ee92:	dc06      	bgt.n	800eea2 <_puts_r+0x8e>
 800ee94:	290a      	cmp	r1, #10
 800ee96:	d004      	beq.n	800eea2 <_puts_r+0x8e>
 800ee98:	6823      	ldr	r3, [r4, #0]
 800ee9a:	1c5a      	adds	r2, r3, #1
 800ee9c:	6022      	str	r2, [r4, #0]
 800ee9e:	7019      	strb	r1, [r3, #0]
 800eea0:	e7cf      	b.n	800ee42 <_puts_r+0x2e>
 800eea2:	4622      	mov	r2, r4
 800eea4:	4628      	mov	r0, r5
 800eea6:	f000 f854 	bl	800ef52 <__swbuf_r>
 800eeaa:	3001      	adds	r0, #1
 800eeac:	d1c9      	bne.n	800ee42 <_puts_r+0x2e>
 800eeae:	e7df      	b.n	800ee70 <_puts_r+0x5c>
 800eeb0:	6823      	ldr	r3, [r4, #0]
 800eeb2:	250a      	movs	r5, #10
 800eeb4:	1c5a      	adds	r2, r3, #1
 800eeb6:	6022      	str	r2, [r4, #0]
 800eeb8:	701d      	strb	r5, [r3, #0]
 800eeba:	e7db      	b.n	800ee74 <_puts_r+0x60>

0800eebc <puts>:
 800eebc:	4b02      	ldr	r3, [pc, #8]	; (800eec8 <puts+0xc>)
 800eebe:	4601      	mov	r1, r0
 800eec0:	6818      	ldr	r0, [r3, #0]
 800eec2:	f7ff bfa7 	b.w	800ee14 <_puts_r>
 800eec6:	bf00      	nop
 800eec8:	20000344 	.word	0x20000344

0800eecc <__sread>:
 800eecc:	b510      	push	{r4, lr}
 800eece:	460c      	mov	r4, r1
 800eed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eed4:	f000 f952 	bl	800f17c <_read_r>
 800eed8:	2800      	cmp	r0, #0
 800eeda:	bfab      	itete	ge
 800eedc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eede:	89a3      	ldrhlt	r3, [r4, #12]
 800eee0:	181b      	addge	r3, r3, r0
 800eee2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eee6:	bfac      	ite	ge
 800eee8:	6563      	strge	r3, [r4, #84]	; 0x54
 800eeea:	81a3      	strhlt	r3, [r4, #12]
 800eeec:	bd10      	pop	{r4, pc}

0800eeee <__swrite>:
 800eeee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eef2:	461f      	mov	r7, r3
 800eef4:	898b      	ldrh	r3, [r1, #12]
 800eef6:	05db      	lsls	r3, r3, #23
 800eef8:	4605      	mov	r5, r0
 800eefa:	460c      	mov	r4, r1
 800eefc:	4616      	mov	r6, r2
 800eefe:	d505      	bpl.n	800ef0c <__swrite+0x1e>
 800ef00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef04:	2302      	movs	r3, #2
 800ef06:	2200      	movs	r2, #0
 800ef08:	f000 f926 	bl	800f158 <_lseek_r>
 800ef0c:	89a3      	ldrh	r3, [r4, #12]
 800ef0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ef12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ef16:	81a3      	strh	r3, [r4, #12]
 800ef18:	4632      	mov	r2, r6
 800ef1a:	463b      	mov	r3, r7
 800ef1c:	4628      	mov	r0, r5
 800ef1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef22:	f000 b93d 	b.w	800f1a0 <_write_r>

0800ef26 <__sseek>:
 800ef26:	b510      	push	{r4, lr}
 800ef28:	460c      	mov	r4, r1
 800ef2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef2e:	f000 f913 	bl	800f158 <_lseek_r>
 800ef32:	1c43      	adds	r3, r0, #1
 800ef34:	89a3      	ldrh	r3, [r4, #12]
 800ef36:	bf15      	itete	ne
 800ef38:	6560      	strne	r0, [r4, #84]	; 0x54
 800ef3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ef3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ef42:	81a3      	strheq	r3, [r4, #12]
 800ef44:	bf18      	it	ne
 800ef46:	81a3      	strhne	r3, [r4, #12]
 800ef48:	bd10      	pop	{r4, pc}

0800ef4a <__sclose>:
 800ef4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef4e:	f000 b89d 	b.w	800f08c <_close_r>

0800ef52 <__swbuf_r>:
 800ef52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef54:	460e      	mov	r6, r1
 800ef56:	4614      	mov	r4, r2
 800ef58:	4605      	mov	r5, r0
 800ef5a:	b118      	cbz	r0, 800ef64 <__swbuf_r+0x12>
 800ef5c:	6a03      	ldr	r3, [r0, #32]
 800ef5e:	b90b      	cbnz	r3, 800ef64 <__swbuf_r+0x12>
 800ef60:	f7ff ff10 	bl	800ed84 <__sinit>
 800ef64:	69a3      	ldr	r3, [r4, #24]
 800ef66:	60a3      	str	r3, [r4, #8]
 800ef68:	89a3      	ldrh	r3, [r4, #12]
 800ef6a:	071a      	lsls	r2, r3, #28
 800ef6c:	d525      	bpl.n	800efba <__swbuf_r+0x68>
 800ef6e:	6923      	ldr	r3, [r4, #16]
 800ef70:	b31b      	cbz	r3, 800efba <__swbuf_r+0x68>
 800ef72:	6823      	ldr	r3, [r4, #0]
 800ef74:	6922      	ldr	r2, [r4, #16]
 800ef76:	1a98      	subs	r0, r3, r2
 800ef78:	6963      	ldr	r3, [r4, #20]
 800ef7a:	b2f6      	uxtb	r6, r6
 800ef7c:	4283      	cmp	r3, r0
 800ef7e:	4637      	mov	r7, r6
 800ef80:	dc04      	bgt.n	800ef8c <__swbuf_r+0x3a>
 800ef82:	4621      	mov	r1, r4
 800ef84:	4628      	mov	r0, r5
 800ef86:	f000 fdb3 	bl	800faf0 <_fflush_r>
 800ef8a:	b9e0      	cbnz	r0, 800efc6 <__swbuf_r+0x74>
 800ef8c:	68a3      	ldr	r3, [r4, #8]
 800ef8e:	3b01      	subs	r3, #1
 800ef90:	60a3      	str	r3, [r4, #8]
 800ef92:	6823      	ldr	r3, [r4, #0]
 800ef94:	1c5a      	adds	r2, r3, #1
 800ef96:	6022      	str	r2, [r4, #0]
 800ef98:	701e      	strb	r6, [r3, #0]
 800ef9a:	6962      	ldr	r2, [r4, #20]
 800ef9c:	1c43      	adds	r3, r0, #1
 800ef9e:	429a      	cmp	r2, r3
 800efa0:	d004      	beq.n	800efac <__swbuf_r+0x5a>
 800efa2:	89a3      	ldrh	r3, [r4, #12]
 800efa4:	07db      	lsls	r3, r3, #31
 800efa6:	d506      	bpl.n	800efb6 <__swbuf_r+0x64>
 800efa8:	2e0a      	cmp	r6, #10
 800efaa:	d104      	bne.n	800efb6 <__swbuf_r+0x64>
 800efac:	4621      	mov	r1, r4
 800efae:	4628      	mov	r0, r5
 800efb0:	f000 fd9e 	bl	800faf0 <_fflush_r>
 800efb4:	b938      	cbnz	r0, 800efc6 <__swbuf_r+0x74>
 800efb6:	4638      	mov	r0, r7
 800efb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efba:	4621      	mov	r1, r4
 800efbc:	4628      	mov	r0, r5
 800efbe:	f000 f805 	bl	800efcc <__swsetup_r>
 800efc2:	2800      	cmp	r0, #0
 800efc4:	d0d5      	beq.n	800ef72 <__swbuf_r+0x20>
 800efc6:	f04f 37ff 	mov.w	r7, #4294967295
 800efca:	e7f4      	b.n	800efb6 <__swbuf_r+0x64>

0800efcc <__swsetup_r>:
 800efcc:	b538      	push	{r3, r4, r5, lr}
 800efce:	4b2a      	ldr	r3, [pc, #168]	; (800f078 <__swsetup_r+0xac>)
 800efd0:	4605      	mov	r5, r0
 800efd2:	6818      	ldr	r0, [r3, #0]
 800efd4:	460c      	mov	r4, r1
 800efd6:	b118      	cbz	r0, 800efe0 <__swsetup_r+0x14>
 800efd8:	6a03      	ldr	r3, [r0, #32]
 800efda:	b90b      	cbnz	r3, 800efe0 <__swsetup_r+0x14>
 800efdc:	f7ff fed2 	bl	800ed84 <__sinit>
 800efe0:	89a3      	ldrh	r3, [r4, #12]
 800efe2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800efe6:	0718      	lsls	r0, r3, #28
 800efe8:	d422      	bmi.n	800f030 <__swsetup_r+0x64>
 800efea:	06d9      	lsls	r1, r3, #27
 800efec:	d407      	bmi.n	800effe <__swsetup_r+0x32>
 800efee:	2309      	movs	r3, #9
 800eff0:	602b      	str	r3, [r5, #0]
 800eff2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800eff6:	81a3      	strh	r3, [r4, #12]
 800eff8:	f04f 30ff 	mov.w	r0, #4294967295
 800effc:	e034      	b.n	800f068 <__swsetup_r+0x9c>
 800effe:	0758      	lsls	r0, r3, #29
 800f000:	d512      	bpl.n	800f028 <__swsetup_r+0x5c>
 800f002:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f004:	b141      	cbz	r1, 800f018 <__swsetup_r+0x4c>
 800f006:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f00a:	4299      	cmp	r1, r3
 800f00c:	d002      	beq.n	800f014 <__swsetup_r+0x48>
 800f00e:	4628      	mov	r0, r5
 800f010:	f000 f91c 	bl	800f24c <_free_r>
 800f014:	2300      	movs	r3, #0
 800f016:	6363      	str	r3, [r4, #52]	; 0x34
 800f018:	89a3      	ldrh	r3, [r4, #12]
 800f01a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f01e:	81a3      	strh	r3, [r4, #12]
 800f020:	2300      	movs	r3, #0
 800f022:	6063      	str	r3, [r4, #4]
 800f024:	6923      	ldr	r3, [r4, #16]
 800f026:	6023      	str	r3, [r4, #0]
 800f028:	89a3      	ldrh	r3, [r4, #12]
 800f02a:	f043 0308 	orr.w	r3, r3, #8
 800f02e:	81a3      	strh	r3, [r4, #12]
 800f030:	6923      	ldr	r3, [r4, #16]
 800f032:	b94b      	cbnz	r3, 800f048 <__swsetup_r+0x7c>
 800f034:	89a3      	ldrh	r3, [r4, #12]
 800f036:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f03a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f03e:	d003      	beq.n	800f048 <__swsetup_r+0x7c>
 800f040:	4621      	mov	r1, r4
 800f042:	4628      	mov	r0, r5
 800f044:	f000 fda2 	bl	800fb8c <__smakebuf_r>
 800f048:	89a0      	ldrh	r0, [r4, #12]
 800f04a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f04e:	f010 0301 	ands.w	r3, r0, #1
 800f052:	d00a      	beq.n	800f06a <__swsetup_r+0x9e>
 800f054:	2300      	movs	r3, #0
 800f056:	60a3      	str	r3, [r4, #8]
 800f058:	6963      	ldr	r3, [r4, #20]
 800f05a:	425b      	negs	r3, r3
 800f05c:	61a3      	str	r3, [r4, #24]
 800f05e:	6923      	ldr	r3, [r4, #16]
 800f060:	b943      	cbnz	r3, 800f074 <__swsetup_r+0xa8>
 800f062:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f066:	d1c4      	bne.n	800eff2 <__swsetup_r+0x26>
 800f068:	bd38      	pop	{r3, r4, r5, pc}
 800f06a:	0781      	lsls	r1, r0, #30
 800f06c:	bf58      	it	pl
 800f06e:	6963      	ldrpl	r3, [r4, #20]
 800f070:	60a3      	str	r3, [r4, #8]
 800f072:	e7f4      	b.n	800f05e <__swsetup_r+0x92>
 800f074:	2000      	movs	r0, #0
 800f076:	e7f7      	b.n	800f068 <__swsetup_r+0x9c>
 800f078:	20000344 	.word	0x20000344

0800f07c <memset>:
 800f07c:	4402      	add	r2, r0
 800f07e:	4603      	mov	r3, r0
 800f080:	4293      	cmp	r3, r2
 800f082:	d100      	bne.n	800f086 <memset+0xa>
 800f084:	4770      	bx	lr
 800f086:	f803 1b01 	strb.w	r1, [r3], #1
 800f08a:	e7f9      	b.n	800f080 <memset+0x4>

0800f08c <_close_r>:
 800f08c:	b538      	push	{r3, r4, r5, lr}
 800f08e:	4d06      	ldr	r5, [pc, #24]	; (800f0a8 <_close_r+0x1c>)
 800f090:	2300      	movs	r3, #0
 800f092:	4604      	mov	r4, r0
 800f094:	4608      	mov	r0, r1
 800f096:	602b      	str	r3, [r5, #0]
 800f098:	f7f2 fcab 	bl	80019f2 <_close>
 800f09c:	1c43      	adds	r3, r0, #1
 800f09e:	d102      	bne.n	800f0a6 <_close_r+0x1a>
 800f0a0:	682b      	ldr	r3, [r5, #0]
 800f0a2:	b103      	cbz	r3, 800f0a6 <_close_r+0x1a>
 800f0a4:	6023      	str	r3, [r4, #0]
 800f0a6:	bd38      	pop	{r3, r4, r5, pc}
 800f0a8:	20005988 	.word	0x20005988

0800f0ac <_reclaim_reent>:
 800f0ac:	4b29      	ldr	r3, [pc, #164]	; (800f154 <_reclaim_reent+0xa8>)
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	4283      	cmp	r3, r0
 800f0b2:	b570      	push	{r4, r5, r6, lr}
 800f0b4:	4604      	mov	r4, r0
 800f0b6:	d04b      	beq.n	800f150 <_reclaim_reent+0xa4>
 800f0b8:	69c3      	ldr	r3, [r0, #28]
 800f0ba:	b143      	cbz	r3, 800f0ce <_reclaim_reent+0x22>
 800f0bc:	68db      	ldr	r3, [r3, #12]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d144      	bne.n	800f14c <_reclaim_reent+0xa0>
 800f0c2:	69e3      	ldr	r3, [r4, #28]
 800f0c4:	6819      	ldr	r1, [r3, #0]
 800f0c6:	b111      	cbz	r1, 800f0ce <_reclaim_reent+0x22>
 800f0c8:	4620      	mov	r0, r4
 800f0ca:	f000 f8bf 	bl	800f24c <_free_r>
 800f0ce:	6961      	ldr	r1, [r4, #20]
 800f0d0:	b111      	cbz	r1, 800f0d8 <_reclaim_reent+0x2c>
 800f0d2:	4620      	mov	r0, r4
 800f0d4:	f000 f8ba 	bl	800f24c <_free_r>
 800f0d8:	69e1      	ldr	r1, [r4, #28]
 800f0da:	b111      	cbz	r1, 800f0e2 <_reclaim_reent+0x36>
 800f0dc:	4620      	mov	r0, r4
 800f0de:	f000 f8b5 	bl	800f24c <_free_r>
 800f0e2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f0e4:	b111      	cbz	r1, 800f0ec <_reclaim_reent+0x40>
 800f0e6:	4620      	mov	r0, r4
 800f0e8:	f000 f8b0 	bl	800f24c <_free_r>
 800f0ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f0ee:	b111      	cbz	r1, 800f0f6 <_reclaim_reent+0x4a>
 800f0f0:	4620      	mov	r0, r4
 800f0f2:	f000 f8ab 	bl	800f24c <_free_r>
 800f0f6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f0f8:	b111      	cbz	r1, 800f100 <_reclaim_reent+0x54>
 800f0fa:	4620      	mov	r0, r4
 800f0fc:	f000 f8a6 	bl	800f24c <_free_r>
 800f100:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f102:	b111      	cbz	r1, 800f10a <_reclaim_reent+0x5e>
 800f104:	4620      	mov	r0, r4
 800f106:	f000 f8a1 	bl	800f24c <_free_r>
 800f10a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f10c:	b111      	cbz	r1, 800f114 <_reclaim_reent+0x68>
 800f10e:	4620      	mov	r0, r4
 800f110:	f000 f89c 	bl	800f24c <_free_r>
 800f114:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800f116:	b111      	cbz	r1, 800f11e <_reclaim_reent+0x72>
 800f118:	4620      	mov	r0, r4
 800f11a:	f000 f897 	bl	800f24c <_free_r>
 800f11e:	6a23      	ldr	r3, [r4, #32]
 800f120:	b1b3      	cbz	r3, 800f150 <_reclaim_reent+0xa4>
 800f122:	4620      	mov	r0, r4
 800f124:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f128:	4718      	bx	r3
 800f12a:	5949      	ldr	r1, [r1, r5]
 800f12c:	b941      	cbnz	r1, 800f140 <_reclaim_reent+0x94>
 800f12e:	3504      	adds	r5, #4
 800f130:	69e3      	ldr	r3, [r4, #28]
 800f132:	2d80      	cmp	r5, #128	; 0x80
 800f134:	68d9      	ldr	r1, [r3, #12]
 800f136:	d1f8      	bne.n	800f12a <_reclaim_reent+0x7e>
 800f138:	4620      	mov	r0, r4
 800f13a:	f000 f887 	bl	800f24c <_free_r>
 800f13e:	e7c0      	b.n	800f0c2 <_reclaim_reent+0x16>
 800f140:	680e      	ldr	r6, [r1, #0]
 800f142:	4620      	mov	r0, r4
 800f144:	f000 f882 	bl	800f24c <_free_r>
 800f148:	4631      	mov	r1, r6
 800f14a:	e7ef      	b.n	800f12c <_reclaim_reent+0x80>
 800f14c:	2500      	movs	r5, #0
 800f14e:	e7ef      	b.n	800f130 <_reclaim_reent+0x84>
 800f150:	bd70      	pop	{r4, r5, r6, pc}
 800f152:	bf00      	nop
 800f154:	20000344 	.word	0x20000344

0800f158 <_lseek_r>:
 800f158:	b538      	push	{r3, r4, r5, lr}
 800f15a:	4d07      	ldr	r5, [pc, #28]	; (800f178 <_lseek_r+0x20>)
 800f15c:	4604      	mov	r4, r0
 800f15e:	4608      	mov	r0, r1
 800f160:	4611      	mov	r1, r2
 800f162:	2200      	movs	r2, #0
 800f164:	602a      	str	r2, [r5, #0]
 800f166:	461a      	mov	r2, r3
 800f168:	f7f2 fc6a 	bl	8001a40 <_lseek>
 800f16c:	1c43      	adds	r3, r0, #1
 800f16e:	d102      	bne.n	800f176 <_lseek_r+0x1e>
 800f170:	682b      	ldr	r3, [r5, #0]
 800f172:	b103      	cbz	r3, 800f176 <_lseek_r+0x1e>
 800f174:	6023      	str	r3, [r4, #0]
 800f176:	bd38      	pop	{r3, r4, r5, pc}
 800f178:	20005988 	.word	0x20005988

0800f17c <_read_r>:
 800f17c:	b538      	push	{r3, r4, r5, lr}
 800f17e:	4d07      	ldr	r5, [pc, #28]	; (800f19c <_read_r+0x20>)
 800f180:	4604      	mov	r4, r0
 800f182:	4608      	mov	r0, r1
 800f184:	4611      	mov	r1, r2
 800f186:	2200      	movs	r2, #0
 800f188:	602a      	str	r2, [r5, #0]
 800f18a:	461a      	mov	r2, r3
 800f18c:	f7f2 fbf8 	bl	8001980 <_read>
 800f190:	1c43      	adds	r3, r0, #1
 800f192:	d102      	bne.n	800f19a <_read_r+0x1e>
 800f194:	682b      	ldr	r3, [r5, #0]
 800f196:	b103      	cbz	r3, 800f19a <_read_r+0x1e>
 800f198:	6023      	str	r3, [r4, #0]
 800f19a:	bd38      	pop	{r3, r4, r5, pc}
 800f19c:	20005988 	.word	0x20005988

0800f1a0 <_write_r>:
 800f1a0:	b538      	push	{r3, r4, r5, lr}
 800f1a2:	4d07      	ldr	r5, [pc, #28]	; (800f1c0 <_write_r+0x20>)
 800f1a4:	4604      	mov	r4, r0
 800f1a6:	4608      	mov	r0, r1
 800f1a8:	4611      	mov	r1, r2
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	602a      	str	r2, [r5, #0]
 800f1ae:	461a      	mov	r2, r3
 800f1b0:	f7f2 fc03 	bl	80019ba <_write>
 800f1b4:	1c43      	adds	r3, r0, #1
 800f1b6:	d102      	bne.n	800f1be <_write_r+0x1e>
 800f1b8:	682b      	ldr	r3, [r5, #0]
 800f1ba:	b103      	cbz	r3, 800f1be <_write_r+0x1e>
 800f1bc:	6023      	str	r3, [r4, #0]
 800f1be:	bd38      	pop	{r3, r4, r5, pc}
 800f1c0:	20005988 	.word	0x20005988

0800f1c4 <__errno>:
 800f1c4:	4b01      	ldr	r3, [pc, #4]	; (800f1cc <__errno+0x8>)
 800f1c6:	6818      	ldr	r0, [r3, #0]
 800f1c8:	4770      	bx	lr
 800f1ca:	bf00      	nop
 800f1cc:	20000344 	.word	0x20000344

0800f1d0 <__libc_init_array>:
 800f1d0:	b570      	push	{r4, r5, r6, lr}
 800f1d2:	4d0d      	ldr	r5, [pc, #52]	; (800f208 <__libc_init_array+0x38>)
 800f1d4:	4c0d      	ldr	r4, [pc, #52]	; (800f20c <__libc_init_array+0x3c>)
 800f1d6:	1b64      	subs	r4, r4, r5
 800f1d8:	10a4      	asrs	r4, r4, #2
 800f1da:	2600      	movs	r6, #0
 800f1dc:	42a6      	cmp	r6, r4
 800f1de:	d109      	bne.n	800f1f4 <__libc_init_array+0x24>
 800f1e0:	4d0b      	ldr	r5, [pc, #44]	; (800f210 <__libc_init_array+0x40>)
 800f1e2:	4c0c      	ldr	r4, [pc, #48]	; (800f214 <__libc_init_array+0x44>)
 800f1e4:	f000 fd40 	bl	800fc68 <_init>
 800f1e8:	1b64      	subs	r4, r4, r5
 800f1ea:	10a4      	asrs	r4, r4, #2
 800f1ec:	2600      	movs	r6, #0
 800f1ee:	42a6      	cmp	r6, r4
 800f1f0:	d105      	bne.n	800f1fe <__libc_init_array+0x2e>
 800f1f2:	bd70      	pop	{r4, r5, r6, pc}
 800f1f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1f8:	4798      	blx	r3
 800f1fa:	3601      	adds	r6, #1
 800f1fc:	e7ee      	b.n	800f1dc <__libc_init_array+0xc>
 800f1fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800f202:	4798      	blx	r3
 800f204:	3601      	adds	r6, #1
 800f206:	e7f2      	b.n	800f1ee <__libc_init_array+0x1e>
 800f208:	08010454 	.word	0x08010454
 800f20c:	08010454 	.word	0x08010454
 800f210:	08010454 	.word	0x08010454
 800f214:	08010458 	.word	0x08010458

0800f218 <__retarget_lock_init_recursive>:
 800f218:	4770      	bx	lr

0800f21a <__retarget_lock_acquire_recursive>:
 800f21a:	4770      	bx	lr

0800f21c <__retarget_lock_release_recursive>:
 800f21c:	4770      	bx	lr

0800f21e <strcpy>:
 800f21e:	4603      	mov	r3, r0
 800f220:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f224:	f803 2b01 	strb.w	r2, [r3], #1
 800f228:	2a00      	cmp	r2, #0
 800f22a:	d1f9      	bne.n	800f220 <strcpy+0x2>
 800f22c:	4770      	bx	lr

0800f22e <memcpy>:
 800f22e:	440a      	add	r2, r1
 800f230:	4291      	cmp	r1, r2
 800f232:	f100 33ff 	add.w	r3, r0, #4294967295
 800f236:	d100      	bne.n	800f23a <memcpy+0xc>
 800f238:	4770      	bx	lr
 800f23a:	b510      	push	{r4, lr}
 800f23c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f240:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f244:	4291      	cmp	r1, r2
 800f246:	d1f9      	bne.n	800f23c <memcpy+0xe>
 800f248:	bd10      	pop	{r4, pc}
	...

0800f24c <_free_r>:
 800f24c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f24e:	2900      	cmp	r1, #0
 800f250:	d044      	beq.n	800f2dc <_free_r+0x90>
 800f252:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f256:	9001      	str	r0, [sp, #4]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	f1a1 0404 	sub.w	r4, r1, #4
 800f25e:	bfb8      	it	lt
 800f260:	18e4      	addlt	r4, r4, r3
 800f262:	f000 f8df 	bl	800f424 <__malloc_lock>
 800f266:	4a1e      	ldr	r2, [pc, #120]	; (800f2e0 <_free_r+0x94>)
 800f268:	9801      	ldr	r0, [sp, #4]
 800f26a:	6813      	ldr	r3, [r2, #0]
 800f26c:	b933      	cbnz	r3, 800f27c <_free_r+0x30>
 800f26e:	6063      	str	r3, [r4, #4]
 800f270:	6014      	str	r4, [r2, #0]
 800f272:	b003      	add	sp, #12
 800f274:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f278:	f000 b8da 	b.w	800f430 <__malloc_unlock>
 800f27c:	42a3      	cmp	r3, r4
 800f27e:	d908      	bls.n	800f292 <_free_r+0x46>
 800f280:	6825      	ldr	r5, [r4, #0]
 800f282:	1961      	adds	r1, r4, r5
 800f284:	428b      	cmp	r3, r1
 800f286:	bf01      	itttt	eq
 800f288:	6819      	ldreq	r1, [r3, #0]
 800f28a:	685b      	ldreq	r3, [r3, #4]
 800f28c:	1949      	addeq	r1, r1, r5
 800f28e:	6021      	streq	r1, [r4, #0]
 800f290:	e7ed      	b.n	800f26e <_free_r+0x22>
 800f292:	461a      	mov	r2, r3
 800f294:	685b      	ldr	r3, [r3, #4]
 800f296:	b10b      	cbz	r3, 800f29c <_free_r+0x50>
 800f298:	42a3      	cmp	r3, r4
 800f29a:	d9fa      	bls.n	800f292 <_free_r+0x46>
 800f29c:	6811      	ldr	r1, [r2, #0]
 800f29e:	1855      	adds	r5, r2, r1
 800f2a0:	42a5      	cmp	r5, r4
 800f2a2:	d10b      	bne.n	800f2bc <_free_r+0x70>
 800f2a4:	6824      	ldr	r4, [r4, #0]
 800f2a6:	4421      	add	r1, r4
 800f2a8:	1854      	adds	r4, r2, r1
 800f2aa:	42a3      	cmp	r3, r4
 800f2ac:	6011      	str	r1, [r2, #0]
 800f2ae:	d1e0      	bne.n	800f272 <_free_r+0x26>
 800f2b0:	681c      	ldr	r4, [r3, #0]
 800f2b2:	685b      	ldr	r3, [r3, #4]
 800f2b4:	6053      	str	r3, [r2, #4]
 800f2b6:	440c      	add	r4, r1
 800f2b8:	6014      	str	r4, [r2, #0]
 800f2ba:	e7da      	b.n	800f272 <_free_r+0x26>
 800f2bc:	d902      	bls.n	800f2c4 <_free_r+0x78>
 800f2be:	230c      	movs	r3, #12
 800f2c0:	6003      	str	r3, [r0, #0]
 800f2c2:	e7d6      	b.n	800f272 <_free_r+0x26>
 800f2c4:	6825      	ldr	r5, [r4, #0]
 800f2c6:	1961      	adds	r1, r4, r5
 800f2c8:	428b      	cmp	r3, r1
 800f2ca:	bf04      	itt	eq
 800f2cc:	6819      	ldreq	r1, [r3, #0]
 800f2ce:	685b      	ldreq	r3, [r3, #4]
 800f2d0:	6063      	str	r3, [r4, #4]
 800f2d2:	bf04      	itt	eq
 800f2d4:	1949      	addeq	r1, r1, r5
 800f2d6:	6021      	streq	r1, [r4, #0]
 800f2d8:	6054      	str	r4, [r2, #4]
 800f2da:	e7ca      	b.n	800f272 <_free_r+0x26>
 800f2dc:	b003      	add	sp, #12
 800f2de:	bd30      	pop	{r4, r5, pc}
 800f2e0:	20005990 	.word	0x20005990

0800f2e4 <sbrk_aligned>:
 800f2e4:	b570      	push	{r4, r5, r6, lr}
 800f2e6:	4e0e      	ldr	r6, [pc, #56]	; (800f320 <sbrk_aligned+0x3c>)
 800f2e8:	460c      	mov	r4, r1
 800f2ea:	6831      	ldr	r1, [r6, #0]
 800f2ec:	4605      	mov	r5, r0
 800f2ee:	b911      	cbnz	r1, 800f2f6 <sbrk_aligned+0x12>
 800f2f0:	f000 fcaa 	bl	800fc48 <_sbrk_r>
 800f2f4:	6030      	str	r0, [r6, #0]
 800f2f6:	4621      	mov	r1, r4
 800f2f8:	4628      	mov	r0, r5
 800f2fa:	f000 fca5 	bl	800fc48 <_sbrk_r>
 800f2fe:	1c43      	adds	r3, r0, #1
 800f300:	d00a      	beq.n	800f318 <sbrk_aligned+0x34>
 800f302:	1cc4      	adds	r4, r0, #3
 800f304:	f024 0403 	bic.w	r4, r4, #3
 800f308:	42a0      	cmp	r0, r4
 800f30a:	d007      	beq.n	800f31c <sbrk_aligned+0x38>
 800f30c:	1a21      	subs	r1, r4, r0
 800f30e:	4628      	mov	r0, r5
 800f310:	f000 fc9a 	bl	800fc48 <_sbrk_r>
 800f314:	3001      	adds	r0, #1
 800f316:	d101      	bne.n	800f31c <sbrk_aligned+0x38>
 800f318:	f04f 34ff 	mov.w	r4, #4294967295
 800f31c:	4620      	mov	r0, r4
 800f31e:	bd70      	pop	{r4, r5, r6, pc}
 800f320:	20005994 	.word	0x20005994

0800f324 <_malloc_r>:
 800f324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f328:	1ccd      	adds	r5, r1, #3
 800f32a:	f025 0503 	bic.w	r5, r5, #3
 800f32e:	3508      	adds	r5, #8
 800f330:	2d0c      	cmp	r5, #12
 800f332:	bf38      	it	cc
 800f334:	250c      	movcc	r5, #12
 800f336:	2d00      	cmp	r5, #0
 800f338:	4607      	mov	r7, r0
 800f33a:	db01      	blt.n	800f340 <_malloc_r+0x1c>
 800f33c:	42a9      	cmp	r1, r5
 800f33e:	d905      	bls.n	800f34c <_malloc_r+0x28>
 800f340:	230c      	movs	r3, #12
 800f342:	603b      	str	r3, [r7, #0]
 800f344:	2600      	movs	r6, #0
 800f346:	4630      	mov	r0, r6
 800f348:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f34c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f420 <_malloc_r+0xfc>
 800f350:	f000 f868 	bl	800f424 <__malloc_lock>
 800f354:	f8d8 3000 	ldr.w	r3, [r8]
 800f358:	461c      	mov	r4, r3
 800f35a:	bb5c      	cbnz	r4, 800f3b4 <_malloc_r+0x90>
 800f35c:	4629      	mov	r1, r5
 800f35e:	4638      	mov	r0, r7
 800f360:	f7ff ffc0 	bl	800f2e4 <sbrk_aligned>
 800f364:	1c43      	adds	r3, r0, #1
 800f366:	4604      	mov	r4, r0
 800f368:	d155      	bne.n	800f416 <_malloc_r+0xf2>
 800f36a:	f8d8 4000 	ldr.w	r4, [r8]
 800f36e:	4626      	mov	r6, r4
 800f370:	2e00      	cmp	r6, #0
 800f372:	d145      	bne.n	800f400 <_malloc_r+0xdc>
 800f374:	2c00      	cmp	r4, #0
 800f376:	d048      	beq.n	800f40a <_malloc_r+0xe6>
 800f378:	6823      	ldr	r3, [r4, #0]
 800f37a:	4631      	mov	r1, r6
 800f37c:	4638      	mov	r0, r7
 800f37e:	eb04 0903 	add.w	r9, r4, r3
 800f382:	f000 fc61 	bl	800fc48 <_sbrk_r>
 800f386:	4581      	cmp	r9, r0
 800f388:	d13f      	bne.n	800f40a <_malloc_r+0xe6>
 800f38a:	6821      	ldr	r1, [r4, #0]
 800f38c:	1a6d      	subs	r5, r5, r1
 800f38e:	4629      	mov	r1, r5
 800f390:	4638      	mov	r0, r7
 800f392:	f7ff ffa7 	bl	800f2e4 <sbrk_aligned>
 800f396:	3001      	adds	r0, #1
 800f398:	d037      	beq.n	800f40a <_malloc_r+0xe6>
 800f39a:	6823      	ldr	r3, [r4, #0]
 800f39c:	442b      	add	r3, r5
 800f39e:	6023      	str	r3, [r4, #0]
 800f3a0:	f8d8 3000 	ldr.w	r3, [r8]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d038      	beq.n	800f41a <_malloc_r+0xf6>
 800f3a8:	685a      	ldr	r2, [r3, #4]
 800f3aa:	42a2      	cmp	r2, r4
 800f3ac:	d12b      	bne.n	800f406 <_malloc_r+0xe2>
 800f3ae:	2200      	movs	r2, #0
 800f3b0:	605a      	str	r2, [r3, #4]
 800f3b2:	e00f      	b.n	800f3d4 <_malloc_r+0xb0>
 800f3b4:	6822      	ldr	r2, [r4, #0]
 800f3b6:	1b52      	subs	r2, r2, r5
 800f3b8:	d41f      	bmi.n	800f3fa <_malloc_r+0xd6>
 800f3ba:	2a0b      	cmp	r2, #11
 800f3bc:	d917      	bls.n	800f3ee <_malloc_r+0xca>
 800f3be:	1961      	adds	r1, r4, r5
 800f3c0:	42a3      	cmp	r3, r4
 800f3c2:	6025      	str	r5, [r4, #0]
 800f3c4:	bf18      	it	ne
 800f3c6:	6059      	strne	r1, [r3, #4]
 800f3c8:	6863      	ldr	r3, [r4, #4]
 800f3ca:	bf08      	it	eq
 800f3cc:	f8c8 1000 	streq.w	r1, [r8]
 800f3d0:	5162      	str	r2, [r4, r5]
 800f3d2:	604b      	str	r3, [r1, #4]
 800f3d4:	4638      	mov	r0, r7
 800f3d6:	f104 060b 	add.w	r6, r4, #11
 800f3da:	f000 f829 	bl	800f430 <__malloc_unlock>
 800f3de:	f026 0607 	bic.w	r6, r6, #7
 800f3e2:	1d23      	adds	r3, r4, #4
 800f3e4:	1af2      	subs	r2, r6, r3
 800f3e6:	d0ae      	beq.n	800f346 <_malloc_r+0x22>
 800f3e8:	1b9b      	subs	r3, r3, r6
 800f3ea:	50a3      	str	r3, [r4, r2]
 800f3ec:	e7ab      	b.n	800f346 <_malloc_r+0x22>
 800f3ee:	42a3      	cmp	r3, r4
 800f3f0:	6862      	ldr	r2, [r4, #4]
 800f3f2:	d1dd      	bne.n	800f3b0 <_malloc_r+0x8c>
 800f3f4:	f8c8 2000 	str.w	r2, [r8]
 800f3f8:	e7ec      	b.n	800f3d4 <_malloc_r+0xb0>
 800f3fa:	4623      	mov	r3, r4
 800f3fc:	6864      	ldr	r4, [r4, #4]
 800f3fe:	e7ac      	b.n	800f35a <_malloc_r+0x36>
 800f400:	4634      	mov	r4, r6
 800f402:	6876      	ldr	r6, [r6, #4]
 800f404:	e7b4      	b.n	800f370 <_malloc_r+0x4c>
 800f406:	4613      	mov	r3, r2
 800f408:	e7cc      	b.n	800f3a4 <_malloc_r+0x80>
 800f40a:	230c      	movs	r3, #12
 800f40c:	603b      	str	r3, [r7, #0]
 800f40e:	4638      	mov	r0, r7
 800f410:	f000 f80e 	bl	800f430 <__malloc_unlock>
 800f414:	e797      	b.n	800f346 <_malloc_r+0x22>
 800f416:	6025      	str	r5, [r4, #0]
 800f418:	e7dc      	b.n	800f3d4 <_malloc_r+0xb0>
 800f41a:	605b      	str	r3, [r3, #4]
 800f41c:	deff      	udf	#255	; 0xff
 800f41e:	bf00      	nop
 800f420:	20005990 	.word	0x20005990

0800f424 <__malloc_lock>:
 800f424:	4801      	ldr	r0, [pc, #4]	; (800f42c <__malloc_lock+0x8>)
 800f426:	f7ff bef8 	b.w	800f21a <__retarget_lock_acquire_recursive>
 800f42a:	bf00      	nop
 800f42c:	2000598c 	.word	0x2000598c

0800f430 <__malloc_unlock>:
 800f430:	4801      	ldr	r0, [pc, #4]	; (800f438 <__malloc_unlock+0x8>)
 800f432:	f7ff bef3 	b.w	800f21c <__retarget_lock_release_recursive>
 800f436:	bf00      	nop
 800f438:	2000598c 	.word	0x2000598c

0800f43c <__sfputc_r>:
 800f43c:	6893      	ldr	r3, [r2, #8]
 800f43e:	3b01      	subs	r3, #1
 800f440:	2b00      	cmp	r3, #0
 800f442:	b410      	push	{r4}
 800f444:	6093      	str	r3, [r2, #8]
 800f446:	da08      	bge.n	800f45a <__sfputc_r+0x1e>
 800f448:	6994      	ldr	r4, [r2, #24]
 800f44a:	42a3      	cmp	r3, r4
 800f44c:	db01      	blt.n	800f452 <__sfputc_r+0x16>
 800f44e:	290a      	cmp	r1, #10
 800f450:	d103      	bne.n	800f45a <__sfputc_r+0x1e>
 800f452:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f456:	f7ff bd7c 	b.w	800ef52 <__swbuf_r>
 800f45a:	6813      	ldr	r3, [r2, #0]
 800f45c:	1c58      	adds	r0, r3, #1
 800f45e:	6010      	str	r0, [r2, #0]
 800f460:	7019      	strb	r1, [r3, #0]
 800f462:	4608      	mov	r0, r1
 800f464:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f468:	4770      	bx	lr

0800f46a <__sfputs_r>:
 800f46a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f46c:	4606      	mov	r6, r0
 800f46e:	460f      	mov	r7, r1
 800f470:	4614      	mov	r4, r2
 800f472:	18d5      	adds	r5, r2, r3
 800f474:	42ac      	cmp	r4, r5
 800f476:	d101      	bne.n	800f47c <__sfputs_r+0x12>
 800f478:	2000      	movs	r0, #0
 800f47a:	e007      	b.n	800f48c <__sfputs_r+0x22>
 800f47c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f480:	463a      	mov	r2, r7
 800f482:	4630      	mov	r0, r6
 800f484:	f7ff ffda 	bl	800f43c <__sfputc_r>
 800f488:	1c43      	adds	r3, r0, #1
 800f48a:	d1f3      	bne.n	800f474 <__sfputs_r+0xa>
 800f48c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f490 <_vfiprintf_r>:
 800f490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f494:	460d      	mov	r5, r1
 800f496:	b09d      	sub	sp, #116	; 0x74
 800f498:	4614      	mov	r4, r2
 800f49a:	4698      	mov	r8, r3
 800f49c:	4606      	mov	r6, r0
 800f49e:	b118      	cbz	r0, 800f4a8 <_vfiprintf_r+0x18>
 800f4a0:	6a03      	ldr	r3, [r0, #32]
 800f4a2:	b90b      	cbnz	r3, 800f4a8 <_vfiprintf_r+0x18>
 800f4a4:	f7ff fc6e 	bl	800ed84 <__sinit>
 800f4a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f4aa:	07d9      	lsls	r1, r3, #31
 800f4ac:	d405      	bmi.n	800f4ba <_vfiprintf_r+0x2a>
 800f4ae:	89ab      	ldrh	r3, [r5, #12]
 800f4b0:	059a      	lsls	r2, r3, #22
 800f4b2:	d402      	bmi.n	800f4ba <_vfiprintf_r+0x2a>
 800f4b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f4b6:	f7ff feb0 	bl	800f21a <__retarget_lock_acquire_recursive>
 800f4ba:	89ab      	ldrh	r3, [r5, #12]
 800f4bc:	071b      	lsls	r3, r3, #28
 800f4be:	d501      	bpl.n	800f4c4 <_vfiprintf_r+0x34>
 800f4c0:	692b      	ldr	r3, [r5, #16]
 800f4c2:	b99b      	cbnz	r3, 800f4ec <_vfiprintf_r+0x5c>
 800f4c4:	4629      	mov	r1, r5
 800f4c6:	4630      	mov	r0, r6
 800f4c8:	f7ff fd80 	bl	800efcc <__swsetup_r>
 800f4cc:	b170      	cbz	r0, 800f4ec <_vfiprintf_r+0x5c>
 800f4ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f4d0:	07dc      	lsls	r4, r3, #31
 800f4d2:	d504      	bpl.n	800f4de <_vfiprintf_r+0x4e>
 800f4d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f4d8:	b01d      	add	sp, #116	; 0x74
 800f4da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4de:	89ab      	ldrh	r3, [r5, #12]
 800f4e0:	0598      	lsls	r0, r3, #22
 800f4e2:	d4f7      	bmi.n	800f4d4 <_vfiprintf_r+0x44>
 800f4e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f4e6:	f7ff fe99 	bl	800f21c <__retarget_lock_release_recursive>
 800f4ea:	e7f3      	b.n	800f4d4 <_vfiprintf_r+0x44>
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	9309      	str	r3, [sp, #36]	; 0x24
 800f4f0:	2320      	movs	r3, #32
 800f4f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f4f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800f4fa:	2330      	movs	r3, #48	; 0x30
 800f4fc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800f6b0 <_vfiprintf_r+0x220>
 800f500:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f504:	f04f 0901 	mov.w	r9, #1
 800f508:	4623      	mov	r3, r4
 800f50a:	469a      	mov	sl, r3
 800f50c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f510:	b10a      	cbz	r2, 800f516 <_vfiprintf_r+0x86>
 800f512:	2a25      	cmp	r2, #37	; 0x25
 800f514:	d1f9      	bne.n	800f50a <_vfiprintf_r+0x7a>
 800f516:	ebba 0b04 	subs.w	fp, sl, r4
 800f51a:	d00b      	beq.n	800f534 <_vfiprintf_r+0xa4>
 800f51c:	465b      	mov	r3, fp
 800f51e:	4622      	mov	r2, r4
 800f520:	4629      	mov	r1, r5
 800f522:	4630      	mov	r0, r6
 800f524:	f7ff ffa1 	bl	800f46a <__sfputs_r>
 800f528:	3001      	adds	r0, #1
 800f52a:	f000 80a9 	beq.w	800f680 <_vfiprintf_r+0x1f0>
 800f52e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f530:	445a      	add	r2, fp
 800f532:	9209      	str	r2, [sp, #36]	; 0x24
 800f534:	f89a 3000 	ldrb.w	r3, [sl]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	f000 80a1 	beq.w	800f680 <_vfiprintf_r+0x1f0>
 800f53e:	2300      	movs	r3, #0
 800f540:	f04f 32ff 	mov.w	r2, #4294967295
 800f544:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f548:	f10a 0a01 	add.w	sl, sl, #1
 800f54c:	9304      	str	r3, [sp, #16]
 800f54e:	9307      	str	r3, [sp, #28]
 800f550:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f554:	931a      	str	r3, [sp, #104]	; 0x68
 800f556:	4654      	mov	r4, sl
 800f558:	2205      	movs	r2, #5
 800f55a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f55e:	4854      	ldr	r0, [pc, #336]	; (800f6b0 <_vfiprintf_r+0x220>)
 800f560:	f7f0 fe0e 	bl	8000180 <memchr>
 800f564:	9a04      	ldr	r2, [sp, #16]
 800f566:	b9d8      	cbnz	r0, 800f5a0 <_vfiprintf_r+0x110>
 800f568:	06d1      	lsls	r1, r2, #27
 800f56a:	bf44      	itt	mi
 800f56c:	2320      	movmi	r3, #32
 800f56e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f572:	0713      	lsls	r3, r2, #28
 800f574:	bf44      	itt	mi
 800f576:	232b      	movmi	r3, #43	; 0x2b
 800f578:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f57c:	f89a 3000 	ldrb.w	r3, [sl]
 800f580:	2b2a      	cmp	r3, #42	; 0x2a
 800f582:	d015      	beq.n	800f5b0 <_vfiprintf_r+0x120>
 800f584:	9a07      	ldr	r2, [sp, #28]
 800f586:	4654      	mov	r4, sl
 800f588:	2000      	movs	r0, #0
 800f58a:	f04f 0c0a 	mov.w	ip, #10
 800f58e:	4621      	mov	r1, r4
 800f590:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f594:	3b30      	subs	r3, #48	; 0x30
 800f596:	2b09      	cmp	r3, #9
 800f598:	d94d      	bls.n	800f636 <_vfiprintf_r+0x1a6>
 800f59a:	b1b0      	cbz	r0, 800f5ca <_vfiprintf_r+0x13a>
 800f59c:	9207      	str	r2, [sp, #28]
 800f59e:	e014      	b.n	800f5ca <_vfiprintf_r+0x13a>
 800f5a0:	eba0 0308 	sub.w	r3, r0, r8
 800f5a4:	fa09 f303 	lsl.w	r3, r9, r3
 800f5a8:	4313      	orrs	r3, r2
 800f5aa:	9304      	str	r3, [sp, #16]
 800f5ac:	46a2      	mov	sl, r4
 800f5ae:	e7d2      	b.n	800f556 <_vfiprintf_r+0xc6>
 800f5b0:	9b03      	ldr	r3, [sp, #12]
 800f5b2:	1d19      	adds	r1, r3, #4
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	9103      	str	r1, [sp, #12]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	bfbb      	ittet	lt
 800f5bc:	425b      	neglt	r3, r3
 800f5be:	f042 0202 	orrlt.w	r2, r2, #2
 800f5c2:	9307      	strge	r3, [sp, #28]
 800f5c4:	9307      	strlt	r3, [sp, #28]
 800f5c6:	bfb8      	it	lt
 800f5c8:	9204      	strlt	r2, [sp, #16]
 800f5ca:	7823      	ldrb	r3, [r4, #0]
 800f5cc:	2b2e      	cmp	r3, #46	; 0x2e
 800f5ce:	d10c      	bne.n	800f5ea <_vfiprintf_r+0x15a>
 800f5d0:	7863      	ldrb	r3, [r4, #1]
 800f5d2:	2b2a      	cmp	r3, #42	; 0x2a
 800f5d4:	d134      	bne.n	800f640 <_vfiprintf_r+0x1b0>
 800f5d6:	9b03      	ldr	r3, [sp, #12]
 800f5d8:	1d1a      	adds	r2, r3, #4
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	9203      	str	r2, [sp, #12]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	bfb8      	it	lt
 800f5e2:	f04f 33ff 	movlt.w	r3, #4294967295
 800f5e6:	3402      	adds	r4, #2
 800f5e8:	9305      	str	r3, [sp, #20]
 800f5ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800f6c0 <_vfiprintf_r+0x230>
 800f5ee:	7821      	ldrb	r1, [r4, #0]
 800f5f0:	2203      	movs	r2, #3
 800f5f2:	4650      	mov	r0, sl
 800f5f4:	f7f0 fdc4 	bl	8000180 <memchr>
 800f5f8:	b138      	cbz	r0, 800f60a <_vfiprintf_r+0x17a>
 800f5fa:	9b04      	ldr	r3, [sp, #16]
 800f5fc:	eba0 000a 	sub.w	r0, r0, sl
 800f600:	2240      	movs	r2, #64	; 0x40
 800f602:	4082      	lsls	r2, r0
 800f604:	4313      	orrs	r3, r2
 800f606:	3401      	adds	r4, #1
 800f608:	9304      	str	r3, [sp, #16]
 800f60a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f60e:	4829      	ldr	r0, [pc, #164]	; (800f6b4 <_vfiprintf_r+0x224>)
 800f610:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f614:	2206      	movs	r2, #6
 800f616:	f7f0 fdb3 	bl	8000180 <memchr>
 800f61a:	2800      	cmp	r0, #0
 800f61c:	d03f      	beq.n	800f69e <_vfiprintf_r+0x20e>
 800f61e:	4b26      	ldr	r3, [pc, #152]	; (800f6b8 <_vfiprintf_r+0x228>)
 800f620:	bb1b      	cbnz	r3, 800f66a <_vfiprintf_r+0x1da>
 800f622:	9b03      	ldr	r3, [sp, #12]
 800f624:	3307      	adds	r3, #7
 800f626:	f023 0307 	bic.w	r3, r3, #7
 800f62a:	3308      	adds	r3, #8
 800f62c:	9303      	str	r3, [sp, #12]
 800f62e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f630:	443b      	add	r3, r7
 800f632:	9309      	str	r3, [sp, #36]	; 0x24
 800f634:	e768      	b.n	800f508 <_vfiprintf_r+0x78>
 800f636:	fb0c 3202 	mla	r2, ip, r2, r3
 800f63a:	460c      	mov	r4, r1
 800f63c:	2001      	movs	r0, #1
 800f63e:	e7a6      	b.n	800f58e <_vfiprintf_r+0xfe>
 800f640:	2300      	movs	r3, #0
 800f642:	3401      	adds	r4, #1
 800f644:	9305      	str	r3, [sp, #20]
 800f646:	4619      	mov	r1, r3
 800f648:	f04f 0c0a 	mov.w	ip, #10
 800f64c:	4620      	mov	r0, r4
 800f64e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f652:	3a30      	subs	r2, #48	; 0x30
 800f654:	2a09      	cmp	r2, #9
 800f656:	d903      	bls.n	800f660 <_vfiprintf_r+0x1d0>
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d0c6      	beq.n	800f5ea <_vfiprintf_r+0x15a>
 800f65c:	9105      	str	r1, [sp, #20]
 800f65e:	e7c4      	b.n	800f5ea <_vfiprintf_r+0x15a>
 800f660:	fb0c 2101 	mla	r1, ip, r1, r2
 800f664:	4604      	mov	r4, r0
 800f666:	2301      	movs	r3, #1
 800f668:	e7f0      	b.n	800f64c <_vfiprintf_r+0x1bc>
 800f66a:	ab03      	add	r3, sp, #12
 800f66c:	9300      	str	r3, [sp, #0]
 800f66e:	462a      	mov	r2, r5
 800f670:	4b12      	ldr	r3, [pc, #72]	; (800f6bc <_vfiprintf_r+0x22c>)
 800f672:	a904      	add	r1, sp, #16
 800f674:	4630      	mov	r0, r6
 800f676:	f3af 8000 	nop.w
 800f67a:	4607      	mov	r7, r0
 800f67c:	1c78      	adds	r0, r7, #1
 800f67e:	d1d6      	bne.n	800f62e <_vfiprintf_r+0x19e>
 800f680:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f682:	07d9      	lsls	r1, r3, #31
 800f684:	d405      	bmi.n	800f692 <_vfiprintf_r+0x202>
 800f686:	89ab      	ldrh	r3, [r5, #12]
 800f688:	059a      	lsls	r2, r3, #22
 800f68a:	d402      	bmi.n	800f692 <_vfiprintf_r+0x202>
 800f68c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f68e:	f7ff fdc5 	bl	800f21c <__retarget_lock_release_recursive>
 800f692:	89ab      	ldrh	r3, [r5, #12]
 800f694:	065b      	lsls	r3, r3, #25
 800f696:	f53f af1d 	bmi.w	800f4d4 <_vfiprintf_r+0x44>
 800f69a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f69c:	e71c      	b.n	800f4d8 <_vfiprintf_r+0x48>
 800f69e:	ab03      	add	r3, sp, #12
 800f6a0:	9300      	str	r3, [sp, #0]
 800f6a2:	462a      	mov	r2, r5
 800f6a4:	4b05      	ldr	r3, [pc, #20]	; (800f6bc <_vfiprintf_r+0x22c>)
 800f6a6:	a904      	add	r1, sp, #16
 800f6a8:	4630      	mov	r0, r6
 800f6aa:	f000 f879 	bl	800f7a0 <_printf_i>
 800f6ae:	e7e4      	b.n	800f67a <_vfiprintf_r+0x1ea>
 800f6b0:	08010418 	.word	0x08010418
 800f6b4:	08010422 	.word	0x08010422
 800f6b8:	00000000 	.word	0x00000000
 800f6bc:	0800f46b 	.word	0x0800f46b
 800f6c0:	0801041e 	.word	0x0801041e

0800f6c4 <_printf_common>:
 800f6c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6c8:	4616      	mov	r6, r2
 800f6ca:	4699      	mov	r9, r3
 800f6cc:	688a      	ldr	r2, [r1, #8]
 800f6ce:	690b      	ldr	r3, [r1, #16]
 800f6d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f6d4:	4293      	cmp	r3, r2
 800f6d6:	bfb8      	it	lt
 800f6d8:	4613      	movlt	r3, r2
 800f6da:	6033      	str	r3, [r6, #0]
 800f6dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f6e0:	4607      	mov	r7, r0
 800f6e2:	460c      	mov	r4, r1
 800f6e4:	b10a      	cbz	r2, 800f6ea <_printf_common+0x26>
 800f6e6:	3301      	adds	r3, #1
 800f6e8:	6033      	str	r3, [r6, #0]
 800f6ea:	6823      	ldr	r3, [r4, #0]
 800f6ec:	0699      	lsls	r1, r3, #26
 800f6ee:	bf42      	ittt	mi
 800f6f0:	6833      	ldrmi	r3, [r6, #0]
 800f6f2:	3302      	addmi	r3, #2
 800f6f4:	6033      	strmi	r3, [r6, #0]
 800f6f6:	6825      	ldr	r5, [r4, #0]
 800f6f8:	f015 0506 	ands.w	r5, r5, #6
 800f6fc:	d106      	bne.n	800f70c <_printf_common+0x48>
 800f6fe:	f104 0a19 	add.w	sl, r4, #25
 800f702:	68e3      	ldr	r3, [r4, #12]
 800f704:	6832      	ldr	r2, [r6, #0]
 800f706:	1a9b      	subs	r3, r3, r2
 800f708:	42ab      	cmp	r3, r5
 800f70a:	dc26      	bgt.n	800f75a <_printf_common+0x96>
 800f70c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f710:	1e13      	subs	r3, r2, #0
 800f712:	6822      	ldr	r2, [r4, #0]
 800f714:	bf18      	it	ne
 800f716:	2301      	movne	r3, #1
 800f718:	0692      	lsls	r2, r2, #26
 800f71a:	d42b      	bmi.n	800f774 <_printf_common+0xb0>
 800f71c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f720:	4649      	mov	r1, r9
 800f722:	4638      	mov	r0, r7
 800f724:	47c0      	blx	r8
 800f726:	3001      	adds	r0, #1
 800f728:	d01e      	beq.n	800f768 <_printf_common+0xa4>
 800f72a:	6823      	ldr	r3, [r4, #0]
 800f72c:	6922      	ldr	r2, [r4, #16]
 800f72e:	f003 0306 	and.w	r3, r3, #6
 800f732:	2b04      	cmp	r3, #4
 800f734:	bf02      	ittt	eq
 800f736:	68e5      	ldreq	r5, [r4, #12]
 800f738:	6833      	ldreq	r3, [r6, #0]
 800f73a:	1aed      	subeq	r5, r5, r3
 800f73c:	68a3      	ldr	r3, [r4, #8]
 800f73e:	bf0c      	ite	eq
 800f740:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f744:	2500      	movne	r5, #0
 800f746:	4293      	cmp	r3, r2
 800f748:	bfc4      	itt	gt
 800f74a:	1a9b      	subgt	r3, r3, r2
 800f74c:	18ed      	addgt	r5, r5, r3
 800f74e:	2600      	movs	r6, #0
 800f750:	341a      	adds	r4, #26
 800f752:	42b5      	cmp	r5, r6
 800f754:	d11a      	bne.n	800f78c <_printf_common+0xc8>
 800f756:	2000      	movs	r0, #0
 800f758:	e008      	b.n	800f76c <_printf_common+0xa8>
 800f75a:	2301      	movs	r3, #1
 800f75c:	4652      	mov	r2, sl
 800f75e:	4649      	mov	r1, r9
 800f760:	4638      	mov	r0, r7
 800f762:	47c0      	blx	r8
 800f764:	3001      	adds	r0, #1
 800f766:	d103      	bne.n	800f770 <_printf_common+0xac>
 800f768:	f04f 30ff 	mov.w	r0, #4294967295
 800f76c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f770:	3501      	adds	r5, #1
 800f772:	e7c6      	b.n	800f702 <_printf_common+0x3e>
 800f774:	18e1      	adds	r1, r4, r3
 800f776:	1c5a      	adds	r2, r3, #1
 800f778:	2030      	movs	r0, #48	; 0x30
 800f77a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f77e:	4422      	add	r2, r4
 800f780:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f784:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f788:	3302      	adds	r3, #2
 800f78a:	e7c7      	b.n	800f71c <_printf_common+0x58>
 800f78c:	2301      	movs	r3, #1
 800f78e:	4622      	mov	r2, r4
 800f790:	4649      	mov	r1, r9
 800f792:	4638      	mov	r0, r7
 800f794:	47c0      	blx	r8
 800f796:	3001      	adds	r0, #1
 800f798:	d0e6      	beq.n	800f768 <_printf_common+0xa4>
 800f79a:	3601      	adds	r6, #1
 800f79c:	e7d9      	b.n	800f752 <_printf_common+0x8e>
	...

0800f7a0 <_printf_i>:
 800f7a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f7a4:	7e0f      	ldrb	r7, [r1, #24]
 800f7a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f7a8:	2f78      	cmp	r7, #120	; 0x78
 800f7aa:	4691      	mov	r9, r2
 800f7ac:	4680      	mov	r8, r0
 800f7ae:	460c      	mov	r4, r1
 800f7b0:	469a      	mov	sl, r3
 800f7b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f7b6:	d807      	bhi.n	800f7c8 <_printf_i+0x28>
 800f7b8:	2f62      	cmp	r7, #98	; 0x62
 800f7ba:	d80a      	bhi.n	800f7d2 <_printf_i+0x32>
 800f7bc:	2f00      	cmp	r7, #0
 800f7be:	f000 80d4 	beq.w	800f96a <_printf_i+0x1ca>
 800f7c2:	2f58      	cmp	r7, #88	; 0x58
 800f7c4:	f000 80c0 	beq.w	800f948 <_printf_i+0x1a8>
 800f7c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f7cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f7d0:	e03a      	b.n	800f848 <_printf_i+0xa8>
 800f7d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f7d6:	2b15      	cmp	r3, #21
 800f7d8:	d8f6      	bhi.n	800f7c8 <_printf_i+0x28>
 800f7da:	a101      	add	r1, pc, #4	; (adr r1, 800f7e0 <_printf_i+0x40>)
 800f7dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f7e0:	0800f839 	.word	0x0800f839
 800f7e4:	0800f84d 	.word	0x0800f84d
 800f7e8:	0800f7c9 	.word	0x0800f7c9
 800f7ec:	0800f7c9 	.word	0x0800f7c9
 800f7f0:	0800f7c9 	.word	0x0800f7c9
 800f7f4:	0800f7c9 	.word	0x0800f7c9
 800f7f8:	0800f84d 	.word	0x0800f84d
 800f7fc:	0800f7c9 	.word	0x0800f7c9
 800f800:	0800f7c9 	.word	0x0800f7c9
 800f804:	0800f7c9 	.word	0x0800f7c9
 800f808:	0800f7c9 	.word	0x0800f7c9
 800f80c:	0800f951 	.word	0x0800f951
 800f810:	0800f879 	.word	0x0800f879
 800f814:	0800f90b 	.word	0x0800f90b
 800f818:	0800f7c9 	.word	0x0800f7c9
 800f81c:	0800f7c9 	.word	0x0800f7c9
 800f820:	0800f973 	.word	0x0800f973
 800f824:	0800f7c9 	.word	0x0800f7c9
 800f828:	0800f879 	.word	0x0800f879
 800f82c:	0800f7c9 	.word	0x0800f7c9
 800f830:	0800f7c9 	.word	0x0800f7c9
 800f834:	0800f913 	.word	0x0800f913
 800f838:	682b      	ldr	r3, [r5, #0]
 800f83a:	1d1a      	adds	r2, r3, #4
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	602a      	str	r2, [r5, #0]
 800f840:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f844:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f848:	2301      	movs	r3, #1
 800f84a:	e09f      	b.n	800f98c <_printf_i+0x1ec>
 800f84c:	6820      	ldr	r0, [r4, #0]
 800f84e:	682b      	ldr	r3, [r5, #0]
 800f850:	0607      	lsls	r7, r0, #24
 800f852:	f103 0104 	add.w	r1, r3, #4
 800f856:	6029      	str	r1, [r5, #0]
 800f858:	d501      	bpl.n	800f85e <_printf_i+0xbe>
 800f85a:	681e      	ldr	r6, [r3, #0]
 800f85c:	e003      	b.n	800f866 <_printf_i+0xc6>
 800f85e:	0646      	lsls	r6, r0, #25
 800f860:	d5fb      	bpl.n	800f85a <_printf_i+0xba>
 800f862:	f9b3 6000 	ldrsh.w	r6, [r3]
 800f866:	2e00      	cmp	r6, #0
 800f868:	da03      	bge.n	800f872 <_printf_i+0xd2>
 800f86a:	232d      	movs	r3, #45	; 0x2d
 800f86c:	4276      	negs	r6, r6
 800f86e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f872:	485a      	ldr	r0, [pc, #360]	; (800f9dc <_printf_i+0x23c>)
 800f874:	230a      	movs	r3, #10
 800f876:	e012      	b.n	800f89e <_printf_i+0xfe>
 800f878:	682b      	ldr	r3, [r5, #0]
 800f87a:	6820      	ldr	r0, [r4, #0]
 800f87c:	1d19      	adds	r1, r3, #4
 800f87e:	6029      	str	r1, [r5, #0]
 800f880:	0605      	lsls	r5, r0, #24
 800f882:	d501      	bpl.n	800f888 <_printf_i+0xe8>
 800f884:	681e      	ldr	r6, [r3, #0]
 800f886:	e002      	b.n	800f88e <_printf_i+0xee>
 800f888:	0641      	lsls	r1, r0, #25
 800f88a:	d5fb      	bpl.n	800f884 <_printf_i+0xe4>
 800f88c:	881e      	ldrh	r6, [r3, #0]
 800f88e:	4853      	ldr	r0, [pc, #332]	; (800f9dc <_printf_i+0x23c>)
 800f890:	2f6f      	cmp	r7, #111	; 0x6f
 800f892:	bf0c      	ite	eq
 800f894:	2308      	moveq	r3, #8
 800f896:	230a      	movne	r3, #10
 800f898:	2100      	movs	r1, #0
 800f89a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f89e:	6865      	ldr	r5, [r4, #4]
 800f8a0:	60a5      	str	r5, [r4, #8]
 800f8a2:	2d00      	cmp	r5, #0
 800f8a4:	bfa2      	ittt	ge
 800f8a6:	6821      	ldrge	r1, [r4, #0]
 800f8a8:	f021 0104 	bicge.w	r1, r1, #4
 800f8ac:	6021      	strge	r1, [r4, #0]
 800f8ae:	b90e      	cbnz	r6, 800f8b4 <_printf_i+0x114>
 800f8b0:	2d00      	cmp	r5, #0
 800f8b2:	d04b      	beq.n	800f94c <_printf_i+0x1ac>
 800f8b4:	4615      	mov	r5, r2
 800f8b6:	fbb6 f1f3 	udiv	r1, r6, r3
 800f8ba:	fb03 6711 	mls	r7, r3, r1, r6
 800f8be:	5dc7      	ldrb	r7, [r0, r7]
 800f8c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f8c4:	4637      	mov	r7, r6
 800f8c6:	42bb      	cmp	r3, r7
 800f8c8:	460e      	mov	r6, r1
 800f8ca:	d9f4      	bls.n	800f8b6 <_printf_i+0x116>
 800f8cc:	2b08      	cmp	r3, #8
 800f8ce:	d10b      	bne.n	800f8e8 <_printf_i+0x148>
 800f8d0:	6823      	ldr	r3, [r4, #0]
 800f8d2:	07de      	lsls	r6, r3, #31
 800f8d4:	d508      	bpl.n	800f8e8 <_printf_i+0x148>
 800f8d6:	6923      	ldr	r3, [r4, #16]
 800f8d8:	6861      	ldr	r1, [r4, #4]
 800f8da:	4299      	cmp	r1, r3
 800f8dc:	bfde      	ittt	le
 800f8de:	2330      	movle	r3, #48	; 0x30
 800f8e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f8e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f8e8:	1b52      	subs	r2, r2, r5
 800f8ea:	6122      	str	r2, [r4, #16]
 800f8ec:	f8cd a000 	str.w	sl, [sp]
 800f8f0:	464b      	mov	r3, r9
 800f8f2:	aa03      	add	r2, sp, #12
 800f8f4:	4621      	mov	r1, r4
 800f8f6:	4640      	mov	r0, r8
 800f8f8:	f7ff fee4 	bl	800f6c4 <_printf_common>
 800f8fc:	3001      	adds	r0, #1
 800f8fe:	d14a      	bne.n	800f996 <_printf_i+0x1f6>
 800f900:	f04f 30ff 	mov.w	r0, #4294967295
 800f904:	b004      	add	sp, #16
 800f906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f90a:	6823      	ldr	r3, [r4, #0]
 800f90c:	f043 0320 	orr.w	r3, r3, #32
 800f910:	6023      	str	r3, [r4, #0]
 800f912:	4833      	ldr	r0, [pc, #204]	; (800f9e0 <_printf_i+0x240>)
 800f914:	2778      	movs	r7, #120	; 0x78
 800f916:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f91a:	6823      	ldr	r3, [r4, #0]
 800f91c:	6829      	ldr	r1, [r5, #0]
 800f91e:	061f      	lsls	r7, r3, #24
 800f920:	f851 6b04 	ldr.w	r6, [r1], #4
 800f924:	d402      	bmi.n	800f92c <_printf_i+0x18c>
 800f926:	065f      	lsls	r7, r3, #25
 800f928:	bf48      	it	mi
 800f92a:	b2b6      	uxthmi	r6, r6
 800f92c:	07df      	lsls	r7, r3, #31
 800f92e:	bf48      	it	mi
 800f930:	f043 0320 	orrmi.w	r3, r3, #32
 800f934:	6029      	str	r1, [r5, #0]
 800f936:	bf48      	it	mi
 800f938:	6023      	strmi	r3, [r4, #0]
 800f93a:	b91e      	cbnz	r6, 800f944 <_printf_i+0x1a4>
 800f93c:	6823      	ldr	r3, [r4, #0]
 800f93e:	f023 0320 	bic.w	r3, r3, #32
 800f942:	6023      	str	r3, [r4, #0]
 800f944:	2310      	movs	r3, #16
 800f946:	e7a7      	b.n	800f898 <_printf_i+0xf8>
 800f948:	4824      	ldr	r0, [pc, #144]	; (800f9dc <_printf_i+0x23c>)
 800f94a:	e7e4      	b.n	800f916 <_printf_i+0x176>
 800f94c:	4615      	mov	r5, r2
 800f94e:	e7bd      	b.n	800f8cc <_printf_i+0x12c>
 800f950:	682b      	ldr	r3, [r5, #0]
 800f952:	6826      	ldr	r6, [r4, #0]
 800f954:	6961      	ldr	r1, [r4, #20]
 800f956:	1d18      	adds	r0, r3, #4
 800f958:	6028      	str	r0, [r5, #0]
 800f95a:	0635      	lsls	r5, r6, #24
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	d501      	bpl.n	800f964 <_printf_i+0x1c4>
 800f960:	6019      	str	r1, [r3, #0]
 800f962:	e002      	b.n	800f96a <_printf_i+0x1ca>
 800f964:	0670      	lsls	r0, r6, #25
 800f966:	d5fb      	bpl.n	800f960 <_printf_i+0x1c0>
 800f968:	8019      	strh	r1, [r3, #0]
 800f96a:	2300      	movs	r3, #0
 800f96c:	6123      	str	r3, [r4, #16]
 800f96e:	4615      	mov	r5, r2
 800f970:	e7bc      	b.n	800f8ec <_printf_i+0x14c>
 800f972:	682b      	ldr	r3, [r5, #0]
 800f974:	1d1a      	adds	r2, r3, #4
 800f976:	602a      	str	r2, [r5, #0]
 800f978:	681d      	ldr	r5, [r3, #0]
 800f97a:	6862      	ldr	r2, [r4, #4]
 800f97c:	2100      	movs	r1, #0
 800f97e:	4628      	mov	r0, r5
 800f980:	f7f0 fbfe 	bl	8000180 <memchr>
 800f984:	b108      	cbz	r0, 800f98a <_printf_i+0x1ea>
 800f986:	1b40      	subs	r0, r0, r5
 800f988:	6060      	str	r0, [r4, #4]
 800f98a:	6863      	ldr	r3, [r4, #4]
 800f98c:	6123      	str	r3, [r4, #16]
 800f98e:	2300      	movs	r3, #0
 800f990:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f994:	e7aa      	b.n	800f8ec <_printf_i+0x14c>
 800f996:	6923      	ldr	r3, [r4, #16]
 800f998:	462a      	mov	r2, r5
 800f99a:	4649      	mov	r1, r9
 800f99c:	4640      	mov	r0, r8
 800f99e:	47d0      	blx	sl
 800f9a0:	3001      	adds	r0, #1
 800f9a2:	d0ad      	beq.n	800f900 <_printf_i+0x160>
 800f9a4:	6823      	ldr	r3, [r4, #0]
 800f9a6:	079b      	lsls	r3, r3, #30
 800f9a8:	d413      	bmi.n	800f9d2 <_printf_i+0x232>
 800f9aa:	68e0      	ldr	r0, [r4, #12]
 800f9ac:	9b03      	ldr	r3, [sp, #12]
 800f9ae:	4298      	cmp	r0, r3
 800f9b0:	bfb8      	it	lt
 800f9b2:	4618      	movlt	r0, r3
 800f9b4:	e7a6      	b.n	800f904 <_printf_i+0x164>
 800f9b6:	2301      	movs	r3, #1
 800f9b8:	4632      	mov	r2, r6
 800f9ba:	4649      	mov	r1, r9
 800f9bc:	4640      	mov	r0, r8
 800f9be:	47d0      	blx	sl
 800f9c0:	3001      	adds	r0, #1
 800f9c2:	d09d      	beq.n	800f900 <_printf_i+0x160>
 800f9c4:	3501      	adds	r5, #1
 800f9c6:	68e3      	ldr	r3, [r4, #12]
 800f9c8:	9903      	ldr	r1, [sp, #12]
 800f9ca:	1a5b      	subs	r3, r3, r1
 800f9cc:	42ab      	cmp	r3, r5
 800f9ce:	dcf2      	bgt.n	800f9b6 <_printf_i+0x216>
 800f9d0:	e7eb      	b.n	800f9aa <_printf_i+0x20a>
 800f9d2:	2500      	movs	r5, #0
 800f9d4:	f104 0619 	add.w	r6, r4, #25
 800f9d8:	e7f5      	b.n	800f9c6 <_printf_i+0x226>
 800f9da:	bf00      	nop
 800f9dc:	08010429 	.word	0x08010429
 800f9e0:	0801043a 	.word	0x0801043a

0800f9e4 <__sflush_r>:
 800f9e4:	898a      	ldrh	r2, [r1, #12]
 800f9e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9ea:	4605      	mov	r5, r0
 800f9ec:	0710      	lsls	r0, r2, #28
 800f9ee:	460c      	mov	r4, r1
 800f9f0:	d458      	bmi.n	800faa4 <__sflush_r+0xc0>
 800f9f2:	684b      	ldr	r3, [r1, #4]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	dc05      	bgt.n	800fa04 <__sflush_r+0x20>
 800f9f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	dc02      	bgt.n	800fa04 <__sflush_r+0x20>
 800f9fe:	2000      	movs	r0, #0
 800fa00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fa06:	2e00      	cmp	r6, #0
 800fa08:	d0f9      	beq.n	800f9fe <__sflush_r+0x1a>
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fa10:	682f      	ldr	r7, [r5, #0]
 800fa12:	6a21      	ldr	r1, [r4, #32]
 800fa14:	602b      	str	r3, [r5, #0]
 800fa16:	d032      	beq.n	800fa7e <__sflush_r+0x9a>
 800fa18:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fa1a:	89a3      	ldrh	r3, [r4, #12]
 800fa1c:	075a      	lsls	r2, r3, #29
 800fa1e:	d505      	bpl.n	800fa2c <__sflush_r+0x48>
 800fa20:	6863      	ldr	r3, [r4, #4]
 800fa22:	1ac0      	subs	r0, r0, r3
 800fa24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fa26:	b10b      	cbz	r3, 800fa2c <__sflush_r+0x48>
 800fa28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fa2a:	1ac0      	subs	r0, r0, r3
 800fa2c:	2300      	movs	r3, #0
 800fa2e:	4602      	mov	r2, r0
 800fa30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fa32:	6a21      	ldr	r1, [r4, #32]
 800fa34:	4628      	mov	r0, r5
 800fa36:	47b0      	blx	r6
 800fa38:	1c43      	adds	r3, r0, #1
 800fa3a:	89a3      	ldrh	r3, [r4, #12]
 800fa3c:	d106      	bne.n	800fa4c <__sflush_r+0x68>
 800fa3e:	6829      	ldr	r1, [r5, #0]
 800fa40:	291d      	cmp	r1, #29
 800fa42:	d82b      	bhi.n	800fa9c <__sflush_r+0xb8>
 800fa44:	4a29      	ldr	r2, [pc, #164]	; (800faec <__sflush_r+0x108>)
 800fa46:	410a      	asrs	r2, r1
 800fa48:	07d6      	lsls	r6, r2, #31
 800fa4a:	d427      	bmi.n	800fa9c <__sflush_r+0xb8>
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	6062      	str	r2, [r4, #4]
 800fa50:	04d9      	lsls	r1, r3, #19
 800fa52:	6922      	ldr	r2, [r4, #16]
 800fa54:	6022      	str	r2, [r4, #0]
 800fa56:	d504      	bpl.n	800fa62 <__sflush_r+0x7e>
 800fa58:	1c42      	adds	r2, r0, #1
 800fa5a:	d101      	bne.n	800fa60 <__sflush_r+0x7c>
 800fa5c:	682b      	ldr	r3, [r5, #0]
 800fa5e:	b903      	cbnz	r3, 800fa62 <__sflush_r+0x7e>
 800fa60:	6560      	str	r0, [r4, #84]	; 0x54
 800fa62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fa64:	602f      	str	r7, [r5, #0]
 800fa66:	2900      	cmp	r1, #0
 800fa68:	d0c9      	beq.n	800f9fe <__sflush_r+0x1a>
 800fa6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fa6e:	4299      	cmp	r1, r3
 800fa70:	d002      	beq.n	800fa78 <__sflush_r+0x94>
 800fa72:	4628      	mov	r0, r5
 800fa74:	f7ff fbea 	bl	800f24c <_free_r>
 800fa78:	2000      	movs	r0, #0
 800fa7a:	6360      	str	r0, [r4, #52]	; 0x34
 800fa7c:	e7c0      	b.n	800fa00 <__sflush_r+0x1c>
 800fa7e:	2301      	movs	r3, #1
 800fa80:	4628      	mov	r0, r5
 800fa82:	47b0      	blx	r6
 800fa84:	1c41      	adds	r1, r0, #1
 800fa86:	d1c8      	bne.n	800fa1a <__sflush_r+0x36>
 800fa88:	682b      	ldr	r3, [r5, #0]
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d0c5      	beq.n	800fa1a <__sflush_r+0x36>
 800fa8e:	2b1d      	cmp	r3, #29
 800fa90:	d001      	beq.n	800fa96 <__sflush_r+0xb2>
 800fa92:	2b16      	cmp	r3, #22
 800fa94:	d101      	bne.n	800fa9a <__sflush_r+0xb6>
 800fa96:	602f      	str	r7, [r5, #0]
 800fa98:	e7b1      	b.n	800f9fe <__sflush_r+0x1a>
 800fa9a:	89a3      	ldrh	r3, [r4, #12]
 800fa9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800faa0:	81a3      	strh	r3, [r4, #12]
 800faa2:	e7ad      	b.n	800fa00 <__sflush_r+0x1c>
 800faa4:	690f      	ldr	r7, [r1, #16]
 800faa6:	2f00      	cmp	r7, #0
 800faa8:	d0a9      	beq.n	800f9fe <__sflush_r+0x1a>
 800faaa:	0793      	lsls	r3, r2, #30
 800faac:	680e      	ldr	r6, [r1, #0]
 800faae:	bf08      	it	eq
 800fab0:	694b      	ldreq	r3, [r1, #20]
 800fab2:	600f      	str	r7, [r1, #0]
 800fab4:	bf18      	it	ne
 800fab6:	2300      	movne	r3, #0
 800fab8:	eba6 0807 	sub.w	r8, r6, r7
 800fabc:	608b      	str	r3, [r1, #8]
 800fabe:	f1b8 0f00 	cmp.w	r8, #0
 800fac2:	dd9c      	ble.n	800f9fe <__sflush_r+0x1a>
 800fac4:	6a21      	ldr	r1, [r4, #32]
 800fac6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fac8:	4643      	mov	r3, r8
 800faca:	463a      	mov	r2, r7
 800facc:	4628      	mov	r0, r5
 800face:	47b0      	blx	r6
 800fad0:	2800      	cmp	r0, #0
 800fad2:	dc06      	bgt.n	800fae2 <__sflush_r+0xfe>
 800fad4:	89a3      	ldrh	r3, [r4, #12]
 800fad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fada:	81a3      	strh	r3, [r4, #12]
 800fadc:	f04f 30ff 	mov.w	r0, #4294967295
 800fae0:	e78e      	b.n	800fa00 <__sflush_r+0x1c>
 800fae2:	4407      	add	r7, r0
 800fae4:	eba8 0800 	sub.w	r8, r8, r0
 800fae8:	e7e9      	b.n	800fabe <__sflush_r+0xda>
 800faea:	bf00      	nop
 800faec:	dfbffffe 	.word	0xdfbffffe

0800faf0 <_fflush_r>:
 800faf0:	b538      	push	{r3, r4, r5, lr}
 800faf2:	690b      	ldr	r3, [r1, #16]
 800faf4:	4605      	mov	r5, r0
 800faf6:	460c      	mov	r4, r1
 800faf8:	b913      	cbnz	r3, 800fb00 <_fflush_r+0x10>
 800fafa:	2500      	movs	r5, #0
 800fafc:	4628      	mov	r0, r5
 800fafe:	bd38      	pop	{r3, r4, r5, pc}
 800fb00:	b118      	cbz	r0, 800fb0a <_fflush_r+0x1a>
 800fb02:	6a03      	ldr	r3, [r0, #32]
 800fb04:	b90b      	cbnz	r3, 800fb0a <_fflush_r+0x1a>
 800fb06:	f7ff f93d 	bl	800ed84 <__sinit>
 800fb0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d0f3      	beq.n	800fafa <_fflush_r+0xa>
 800fb12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fb14:	07d0      	lsls	r0, r2, #31
 800fb16:	d404      	bmi.n	800fb22 <_fflush_r+0x32>
 800fb18:	0599      	lsls	r1, r3, #22
 800fb1a:	d402      	bmi.n	800fb22 <_fflush_r+0x32>
 800fb1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fb1e:	f7ff fb7c 	bl	800f21a <__retarget_lock_acquire_recursive>
 800fb22:	4628      	mov	r0, r5
 800fb24:	4621      	mov	r1, r4
 800fb26:	f7ff ff5d 	bl	800f9e4 <__sflush_r>
 800fb2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fb2c:	07da      	lsls	r2, r3, #31
 800fb2e:	4605      	mov	r5, r0
 800fb30:	d4e4      	bmi.n	800fafc <_fflush_r+0xc>
 800fb32:	89a3      	ldrh	r3, [r4, #12]
 800fb34:	059b      	lsls	r3, r3, #22
 800fb36:	d4e1      	bmi.n	800fafc <_fflush_r+0xc>
 800fb38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fb3a:	f7ff fb6f 	bl	800f21c <__retarget_lock_release_recursive>
 800fb3e:	e7dd      	b.n	800fafc <_fflush_r+0xc>

0800fb40 <__swhatbuf_r>:
 800fb40:	b570      	push	{r4, r5, r6, lr}
 800fb42:	460c      	mov	r4, r1
 800fb44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb48:	2900      	cmp	r1, #0
 800fb4a:	b096      	sub	sp, #88	; 0x58
 800fb4c:	4615      	mov	r5, r2
 800fb4e:	461e      	mov	r6, r3
 800fb50:	da0d      	bge.n	800fb6e <__swhatbuf_r+0x2e>
 800fb52:	89a3      	ldrh	r3, [r4, #12]
 800fb54:	f013 0f80 	tst.w	r3, #128	; 0x80
 800fb58:	f04f 0100 	mov.w	r1, #0
 800fb5c:	bf0c      	ite	eq
 800fb5e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800fb62:	2340      	movne	r3, #64	; 0x40
 800fb64:	2000      	movs	r0, #0
 800fb66:	6031      	str	r1, [r6, #0]
 800fb68:	602b      	str	r3, [r5, #0]
 800fb6a:	b016      	add	sp, #88	; 0x58
 800fb6c:	bd70      	pop	{r4, r5, r6, pc}
 800fb6e:	466a      	mov	r2, sp
 800fb70:	f000 f848 	bl	800fc04 <_fstat_r>
 800fb74:	2800      	cmp	r0, #0
 800fb76:	dbec      	blt.n	800fb52 <__swhatbuf_r+0x12>
 800fb78:	9901      	ldr	r1, [sp, #4]
 800fb7a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800fb7e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800fb82:	4259      	negs	r1, r3
 800fb84:	4159      	adcs	r1, r3
 800fb86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fb8a:	e7eb      	b.n	800fb64 <__swhatbuf_r+0x24>

0800fb8c <__smakebuf_r>:
 800fb8c:	898b      	ldrh	r3, [r1, #12]
 800fb8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fb90:	079d      	lsls	r5, r3, #30
 800fb92:	4606      	mov	r6, r0
 800fb94:	460c      	mov	r4, r1
 800fb96:	d507      	bpl.n	800fba8 <__smakebuf_r+0x1c>
 800fb98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fb9c:	6023      	str	r3, [r4, #0]
 800fb9e:	6123      	str	r3, [r4, #16]
 800fba0:	2301      	movs	r3, #1
 800fba2:	6163      	str	r3, [r4, #20]
 800fba4:	b002      	add	sp, #8
 800fba6:	bd70      	pop	{r4, r5, r6, pc}
 800fba8:	ab01      	add	r3, sp, #4
 800fbaa:	466a      	mov	r2, sp
 800fbac:	f7ff ffc8 	bl	800fb40 <__swhatbuf_r>
 800fbb0:	9900      	ldr	r1, [sp, #0]
 800fbb2:	4605      	mov	r5, r0
 800fbb4:	4630      	mov	r0, r6
 800fbb6:	f7ff fbb5 	bl	800f324 <_malloc_r>
 800fbba:	b948      	cbnz	r0, 800fbd0 <__smakebuf_r+0x44>
 800fbbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbc0:	059a      	lsls	r2, r3, #22
 800fbc2:	d4ef      	bmi.n	800fba4 <__smakebuf_r+0x18>
 800fbc4:	f023 0303 	bic.w	r3, r3, #3
 800fbc8:	f043 0302 	orr.w	r3, r3, #2
 800fbcc:	81a3      	strh	r3, [r4, #12]
 800fbce:	e7e3      	b.n	800fb98 <__smakebuf_r+0xc>
 800fbd0:	89a3      	ldrh	r3, [r4, #12]
 800fbd2:	6020      	str	r0, [r4, #0]
 800fbd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fbd8:	81a3      	strh	r3, [r4, #12]
 800fbda:	9b00      	ldr	r3, [sp, #0]
 800fbdc:	6163      	str	r3, [r4, #20]
 800fbde:	9b01      	ldr	r3, [sp, #4]
 800fbe0:	6120      	str	r0, [r4, #16]
 800fbe2:	b15b      	cbz	r3, 800fbfc <__smakebuf_r+0x70>
 800fbe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fbe8:	4630      	mov	r0, r6
 800fbea:	f000 f81d 	bl	800fc28 <_isatty_r>
 800fbee:	b128      	cbz	r0, 800fbfc <__smakebuf_r+0x70>
 800fbf0:	89a3      	ldrh	r3, [r4, #12]
 800fbf2:	f023 0303 	bic.w	r3, r3, #3
 800fbf6:	f043 0301 	orr.w	r3, r3, #1
 800fbfa:	81a3      	strh	r3, [r4, #12]
 800fbfc:	89a3      	ldrh	r3, [r4, #12]
 800fbfe:	431d      	orrs	r5, r3
 800fc00:	81a5      	strh	r5, [r4, #12]
 800fc02:	e7cf      	b.n	800fba4 <__smakebuf_r+0x18>

0800fc04 <_fstat_r>:
 800fc04:	b538      	push	{r3, r4, r5, lr}
 800fc06:	4d07      	ldr	r5, [pc, #28]	; (800fc24 <_fstat_r+0x20>)
 800fc08:	2300      	movs	r3, #0
 800fc0a:	4604      	mov	r4, r0
 800fc0c:	4608      	mov	r0, r1
 800fc0e:	4611      	mov	r1, r2
 800fc10:	602b      	str	r3, [r5, #0]
 800fc12:	f7f1 fefa 	bl	8001a0a <_fstat>
 800fc16:	1c43      	adds	r3, r0, #1
 800fc18:	d102      	bne.n	800fc20 <_fstat_r+0x1c>
 800fc1a:	682b      	ldr	r3, [r5, #0]
 800fc1c:	b103      	cbz	r3, 800fc20 <_fstat_r+0x1c>
 800fc1e:	6023      	str	r3, [r4, #0]
 800fc20:	bd38      	pop	{r3, r4, r5, pc}
 800fc22:	bf00      	nop
 800fc24:	20005988 	.word	0x20005988

0800fc28 <_isatty_r>:
 800fc28:	b538      	push	{r3, r4, r5, lr}
 800fc2a:	4d06      	ldr	r5, [pc, #24]	; (800fc44 <_isatty_r+0x1c>)
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	4604      	mov	r4, r0
 800fc30:	4608      	mov	r0, r1
 800fc32:	602b      	str	r3, [r5, #0]
 800fc34:	f7f1 fef9 	bl	8001a2a <_isatty>
 800fc38:	1c43      	adds	r3, r0, #1
 800fc3a:	d102      	bne.n	800fc42 <_isatty_r+0x1a>
 800fc3c:	682b      	ldr	r3, [r5, #0]
 800fc3e:	b103      	cbz	r3, 800fc42 <_isatty_r+0x1a>
 800fc40:	6023      	str	r3, [r4, #0]
 800fc42:	bd38      	pop	{r3, r4, r5, pc}
 800fc44:	20005988 	.word	0x20005988

0800fc48 <_sbrk_r>:
 800fc48:	b538      	push	{r3, r4, r5, lr}
 800fc4a:	4d06      	ldr	r5, [pc, #24]	; (800fc64 <_sbrk_r+0x1c>)
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	4604      	mov	r4, r0
 800fc50:	4608      	mov	r0, r1
 800fc52:	602b      	str	r3, [r5, #0]
 800fc54:	f7f1 ff02 	bl	8001a5c <_sbrk>
 800fc58:	1c43      	adds	r3, r0, #1
 800fc5a:	d102      	bne.n	800fc62 <_sbrk_r+0x1a>
 800fc5c:	682b      	ldr	r3, [r5, #0]
 800fc5e:	b103      	cbz	r3, 800fc62 <_sbrk_r+0x1a>
 800fc60:	6023      	str	r3, [r4, #0]
 800fc62:	bd38      	pop	{r3, r4, r5, pc}
 800fc64:	20005988 	.word	0x20005988

0800fc68 <_init>:
 800fc68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc6a:	bf00      	nop
 800fc6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc6e:	bc08      	pop	{r3}
 800fc70:	469e      	mov	lr, r3
 800fc72:	4770      	bx	lr

0800fc74 <_fini>:
 800fc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc76:	bf00      	nop
 800fc78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc7a:	bc08      	pop	{r3}
 800fc7c:	469e      	mov	lr, r3
 800fc7e:	4770      	bx	lr
