From 24eb42c2c4261e7a616d045ca2bdaba502467e60 Mon Sep 17 00:00:00 2001
From: Tien Fong Chee <tien.fong.chee@intel.com>
Date: Thu, 23 Jun 2022 19:31:44 +0800
Subject: [PATCH 2/2] HSD #14015655816: arm: dts: soc64: s10: Enable F2SDRAM
 access to 4GB DDR

This is an example of required settings to disable firewall and secure
access for FPGA to access 4GB DDR.

Upstream-Status: Pending

Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
---
 arch/arm/dts/socfpga_stratix10-u-boot.dtsi | 98 ++++++++++++++++++----
 1 file changed, 83 insertions(+), 15 deletions(-)

diff --git a/arch/arm/dts/socfpga_stratix10-u-boot.dtsi b/arch/arm/dts/socfpga_stratix10-u-boot.dtsi
index ed844c0080..a28a62f09f 100644
--- a/arch/arm/dts/socfpga_stratix10-u-boot.dtsi
+++ b/arch/arm/dts/socfpga_stratix10-u-boot.dtsi
@@ -53,6 +53,14 @@
 		u-boot,dm-pre-reloc;
 	};
 
+	soc_noc_fw_mpfe_csr_inst_0_mpfe_scr@f8020000 {
+		reg = <0xf8020000 0x0000001c>;
+		intel,offset-settings =
+			/* Enable non-secure access through F2S bridge */
+			<0x00000018 0x00000100>;
+		u-boot,dm-pre-reloc;
+	};
+
 	/*
 	 * Both firewall and QOS regs accessed by CPU in MPFE has
 	 * dependency on CCU configuration above.
@@ -65,17 +73,37 @@
 	soc_noc_fw_ddr_fpga2sdram_inst_0_ddr_scr@f8020200 {
 		reg = <0xf8020200 0x00000050>;
 		intel,offset-settings =
+			/* enable */
 			<0x0000000 0x00000000>,
+			/* enable set */
 			<0x0000004 0x00000000>,
+			/* enable clear */
 			<0x0000008 0x00000000>,
+			/*
+			 * DDR 0-2GB
+			 * mpuregion0addr_base
+			 */
 			<0x0000010 0x00000000>,
+			/* mpuregion0addr_baseext */
 			<0x0000014 0x00000000>,
-			<0x0000018 0x0000ffff>,
+			/* mpuregion0addr_limit */
+			<0x0000018 0x7fffffff>,
+			/* mpuregion0addr_limitext *
 			<0x000001c 0x00000000>,
-			<0x0000020 0x00000000>,
-			<0x0000024 0x00000000>,
-			<0x0000028 0x0000ffff>,
-			<0x000002c 0x00000000>,
+			/*
+			 * DDR 2-4GB
+			 * using alias address for >2GB memory region
+			 * mpuregion1addr_base
+			 */
+			<0x0000020 0x80000000>,
+			/* mpuregion1addr_baseext */
+			<0x0000024 0x00000010>,
+			/* mpuregion1addr_limit */
+			<0x0000028 0xffffffff>,
+			/* mpuregion1addr_limitext */
+			<0x000002c 0x00000010>,
+			/* enable set */
+			<0x0000004 0x00000003>,
 			<0x0000030 0x00000000>,
 			<0x0000034 0x00000000>,
 			<0x0000038 0x0000ffff>,
@@ -90,17 +118,37 @@
 	soc_noc_fw_ddr_fpga2sdram_inst_1_ddr_scr@f8020300 {
 		reg = <0xf8020300 0x00000050>;
 		intel,offset-settings =
+			/* enable */
 			<0x0000000 0x00000000>,
+			/* enable set */
 			<0x0000004 0x00000000>,
+			/* enable clear */
 			<0x0000008 0x00000000>,
+			/*
+			 * DDR 0-2GB
+			 * mpuregion0addr_base
+			 */
 			<0x0000010 0x00000000>,
+			/* mpuregion0addr_baseext */
 			<0x0000014 0x00000000>,
-			<0x0000018 0x0000ffff>,
+			/* mpuregion0addr_limit */
+			<0x0000018 0x7fffffff>,
+			/* mpuregion0addr_limitext *
 			<0x000001c 0x00000000>,
-			<0x0000020 0x00000000>,
-			<0x0000024 0x00000000>,
-			<0x0000028 0x0000ffff>,
-			<0x000002c 0x00000000>,
+			/*
+			 * DDR 2-4GB
+			 * using alias address for >2GB memory region
+			 * mpuregion1addr_base
+			 */
+			<0x0000020 0x80000000>,
+			/* mpuregion1addr_baseext */
+			<0x0000024 0x00000010>,
+			/* mpuregion1addr_limit */
+			<0x0000028 0xffffffff>,
+			/* mpuregion1addr_limitext */
+			<0x000002c 0x00000010>,
+			/* enable set */
+			<0x0000004 0x00000003>,
 			<0x0000030 0x00000000>,
 			<0x0000034 0x00000000>,
 			<0x0000038 0x0000ffff>,
@@ -115,17 +163,37 @@
 	soc_noc_fw_ddr_fpga2sdram_inst_2_ddr_scr@f8020400 {
 		reg = <0xf8020400 0x00000050>;
 		intel,offset-settings =
+			/* enable */
 			<0x0000000 0x00000000>,
+			/* enable set */
 			<0x0000004 0x00000000>,
+			/* enable clear */
 			<0x0000008 0x00000000>,
+			/*
+			 * DDR 0-2GB
+			 * mpuregion0addr_base
+			 */
 			<0x0000010 0x00000000>,
+			/* mpuregion0addr_baseext */
 			<0x0000014 0x00000000>,
-			<0x0000018 0x0000ffff>,
+			/* mpuregion0addr_limit */
+			<0x0000018 0x7fffffff>,
+			/* mpuregion0addr_limitext *
 			<0x000001c 0x00000000>,
-			<0x0000020 0x00000000>,
-			<0x0000024 0x00000000>,
-			<0x0000028 0x0000ffff>,
-			<0x000002c 0x00000000>,
+			/*
+			 * DDR 2-4GB
+			 * using alias address for >2GB memory region
+			 * mpuregion1addr_base
+			 */
+			<0x0000020 0x80000000>,
+			/* mpuregion1addr_baseext */
+			<0x0000024 0x00000010>,
+			/* mpuregion1addr_limit */
+			<0x0000028 0xffffffff>,
+			/* mpuregion1addr_limitext */
+			<0x000002c 0x00000010>,
+			/* enable set */
+			<0x0000004 0x00000003>,
 			<0x0000030 0x00000000>,
 			<0x0000034 0x00000000>,
 			<0x0000038 0x0000ffff>,
-- 
2.19.0

