{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 04:29:19 2015 " "Info: Processing started: Tue Apr 21 04:29:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Warning: Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "Info: set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_DATA lcd_data skeleton.v(18) " "Info (10281): Verilog HDL Declaration information at skeleton.v(18): object \"LCD_DATA\" differs only in case from object \"lcd_data\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lcd_en LCD_EN skeleton.v(19) " "Info (10281): Verilog HDL Declaration information at skeleton.v(19): object \"lcd_en\" differs only in case from object \"LCD_EN\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 skeleton.v(21) " "Info (10281): Verilog HDL Declaration information at skeleton.v(21): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 skeleton.v(21) " "Info (10281): Verilog HDL Declaration information at skeleton.v(21): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 skeleton.v(21) " "Info (10281): Verilog HDL Declaration information at skeleton.v(21): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 skeleton.v(21) " "Info (10281): Verilog HDL Declaration information at skeleton.v(21): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 skeleton.v(21) " "Info (10281): Verilog HDL Declaration information at skeleton.v(21): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 skeleton.v(21) " "Info (10281): Verilog HDL Declaration information at skeleton.v(21): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 skeleton.v(21) " "Info (10281): Verilog HDL Declaration information at skeleton.v(21): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Info: Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fiveBitEquals " "Info: Found entity 2: fiveBitEquals" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 494 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Info: Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/imem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Info: Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/dmem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Info: Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/PS2_Interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info: Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info: Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/lcd.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Info: Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info: Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/PS2_Controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info: Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxiliary.v 15 15 " "Info: Found 15 design units, including 15 entities, in source file auxiliary.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 singleCycle " "Info: Found entity 2: singleCycle" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 AddSubAndOr " "Info: Found entity 3: AddSubAndOr" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 FourBitSliceComp " "Info: Found entity 4: FourBitSliceComp" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 barrelShifter " "Info: Found entity 5: barrelShifter" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 188 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Adder " "Info: Found entity 6: Adder" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 FourBitSlice " "Info: Found entity 7: FourBitSlice" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 305 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 decoder5B " "Info: Found entity 8: decoder5B" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 337 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 multdiv " "Info: Found entity 9: multdiv" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 614 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 regFile " "Info: Found entity 10: regFile" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1074 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 register32B " "Info: Found entity 11: register32B" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1122 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 tri_set " "Info: Found entity 12: tri_set" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1134 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 DFFx " "Info: Found entity 13: DFFx" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 multdiv_pipeControl " "Info: Found entity 14: multdiv_pipeControl" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1162 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 decoder6B " "Info: Found entity 15: decoder6B" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1242 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X Grid.v(73) " "Info (10281): Verilog HDL Declaration information at Grid.v(73): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y Grid.v(73) " "Info (10281): Verilog HDL Declaration information at Grid.v(73): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Grid " "Info: Found entity 1: Grid" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "griddata.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file griddata.v" { { "Info" "ISGN_ENTITY_NAME" "1 GridData " "Info: Found entity 1: GridData" {  } { { "GridData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colordata.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file colordata.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColorData " "Info: Found entity 1: ColorData" {  } { { "ColorData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/ColorData.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i control.v(172) " "Info (10281): Verilog HDL Declaration information at control.v(172): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeControl " "Info: Found entity 1: pipeControl" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 control " "Info: Found entity 2: control" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 171 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_button processor.v(151) " "Warning (10236): Verilog HDL Implicit Net warning at processor.v(151): created implicit net for \"p1_button\"" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isCrash Grid.v(51) " "Warning (10236): Verilog HDL Implicit Net warning at Grid.v(51): created implicit net for \"isCrash\"" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isWinOne Grid.v(52) " "Warning (10236): Verilog HDL Implicit Net warning at Grid.v(52): created implicit net for \"isWinOne\"" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isWinTwo Grid.v(53) " "Warning (10236): Verilog HDL Implicit Net warning at Grid.v(53): created implicit net for \"isWinTwo\"" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "auxiliary.v(71) " "Critical Warning (10846): Verilog HDL Instantiation warning at auxiliary.v(71): instance has no name" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "auxiliary.v(72) " "Critical Warning (10846): Verilog HDL Instantiation warning at auxiliary.v(72): instance has no name" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Info: Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds skeleton.v(20) " "Warning (10034): Output port \"leds\" at skeleton.v(20) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_data skeleton.v(20) " "Warning (10034): Output port \"lcd_data\" at skeleton.v(20) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG skeleton.v(20) " "Warning (10034): Output port \"LEDG\" at skeleton.v(20) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR skeleton.v(20) " "Warning (10034): Output port \"LEDR\" at skeleton.v(20) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_en skeleton.v(19) " "Warning (10034): Output port \"lcd_en\" at skeleton.v(19) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N skeleton.v(32) " "Warning (10034): Output port \"VGA_SYNC_N\" at skeleton.v(32) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Warning: Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/reset_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(10) " "Warning (10230): Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/reset_delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_audio_pll.v 1 1 " "Warning: Using design file vga_audio_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "vga_audio_pll.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "altpll_component" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Info: Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Info: Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -10000 " "Info: Parameter \"clk2_phase_shift\" = \"-10000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Info: Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_audio_pll.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_55j2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_55j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_55j2 " "Info: Found entity 1: altpll_55j2" {  } { { "db/altpll_55j2.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altpll_55j2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_55j2 VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated " "Info: Elaborating entity \"altpll_55j2\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 4 4 " "Warning: Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 register " "Info: Found entity 2: register" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 144 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 twomux " "Info: Found entity 3: twomux" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 162 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 twomuxthirtytwo " "Info: Found entity 4: twomuxthirtytwo" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 174 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK_n vga_controller.v(38) " "Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(38): object \"VGA_CLK_n\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(63) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(63): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(68) " "Warning (10230): Verilog HDL assignment warning at vga_controller.v(68): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "video_sync_generator.v 1 1 " "Warning: Using design file video_sync_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Info: Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/video_sync_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Info: Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GridData vga_controller:vga_ins\|GridData:AccessGrid " "Info: Elaborating entity \"GridData\" for hierarchy \"vga_controller:vga_ins\|GridData:AccessGrid\"" {  } { { "vga_controller.v" "AccessGrid" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt3pram vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component " "Info: Elaborating entity \"alt3pram\" for hierarchy \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\"" {  } { { "GridData.v" "alt3pram_component" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\"" {  } { { "GridData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component " "Info: Instantiated megafunction \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Info: Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Info: Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file GridDataInitial.mif " "Info: Parameter \"lpm_file\" = \"GridDataInitial.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt3pram " "Info: Parameter \"lpm_type\" = \"alt3pram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a OFF " "Info: Parameter \"outdata_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b OFF " "Info: Parameter \"outdata_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_a OFF " "Info: Parameter \"rdaddress_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_b OFF " "Info: Parameter \"rdaddress_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_a INCLOCK " "Info: Parameter \"rdaddress_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_b INCLOCK " "Info: Parameter \"rdaddress_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_a OFF " "Info: Parameter \"rdcontrol_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b OFF " "Info: Parameter \"rdcontrol_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_a UNREGISTERED " "Info: Parameter \"rdcontrol_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b UNREGISTERED " "Info: Parameter \"rdcontrol_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Info: Parameter \"width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 12 " "Info: Parameter \"widthad\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr OFF " "Info: Parameter \"write_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_reg INCLOCK " "Info: Parameter \"write_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GridData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 " "Info: Elaborating entity \"altdpram\" for hierarchy \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\"" {  } { { "alt3pram.tdf" "altdpram_component1" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt3pram.tdf" 115 1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\", which is child of megafunction instantiation \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\"" {  } { { "alt3pram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt3pram.tdf" 115 1 0 } } { "GridData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altdpram.tdf" 204 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\", which is child of megafunction instantiation \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altdpram.tdf" 204 4 0 } } { "GridData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06s1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_06s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06s1 " "Info: Found entity 1: altsyncram_06s1" {  } { { "db/altsyncram_06s1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_06s1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06s1 vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_06s1:auto_generated " "Info: Elaborating entity \"altsyncram_06s1\" for hierarchy \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_06s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColorData vga_controller:vga_ins\|ColorData:AccessColor " "Info: Elaborating entity \"ColorData\" for hierarchy \"vga_controller:vga_ins\|ColorData:AccessColor\"" {  } { { "vga_controller.v" "AccessColor" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\"" {  } { { "colordata.v" "altsyncram_component" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\"" {  } { { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colormemmifreal.mif " "Info: Parameter \"init_file\" = \"colormemmifreal.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5a1 " "Info: Found entity 1: altsyncram_g5a1" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5a1 vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated " "Info: Elaborating entity \"altsyncram_g5a1\" for hierarchy \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Info: Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_button processor.v(151) " "Warning (10036): Verilog HDL or VHDL warning at processor.v(151): object \"p1_button\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2_button processor.v(159) " "Warning (10036): Verilog HDL or VHDL warning at processor.v(159): object \"p2_button\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_data processor.v(11) " "Warning (10034): Output port \"lcd_data\" at processor.v(11) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reg31_debug processor.v(20) " "Warning (10034): Output port \"reg31_debug\" at processor.v(20) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_write processor.v(10) " "Warning (10034): Output port \"lcd_write\" at processor.v(10) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32B processor:myprocessor\|register32B:STATUS " "Info: Elaborating entity \"register32B\" for hierarchy \"processor:myprocessor\|register32B:STATUS\"" {  } { { "processor.v" "STATUS" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFx processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[0\].a_dff " "Info: Elaborating entity \"DFFx\" for hierarchy \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[0\].a_dff\"" {  } { { "auxiliary.v" "loop1\[0\].a_dff" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grid processor:myprocessor\|Grid:myGrid " "Info: Elaborating entity \"Grid\" for hierarchy \"processor:myprocessor\|Grid:myGrid\"" {  } { { "processor.v" "myGrid" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exc_out\[31..5\] Grid.v(7) " "Warning (10034): Output port \"exc_out\[31..5\]\" at Grid.v(7) has no driver" {  } { { "Grid.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder6B processor:myprocessor\|Grid:myGrid\|decoder6B:decpla_x " "Info: Elaborating entity \"decoder6B\" for hierarchy \"processor:myprocessor\|Grid:myGrid\|decoder6B:decpla_x\"" {  } { { "Grid.v" "decpla_x" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/Grid.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile processor:myprocessor\|regFile:registers " "Info: Elaborating entity \"regFile\" for hierarchy \"processor:myprocessor\|regFile:registers\"" {  } { { "processor.v" "registers" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5B processor:myprocessor\|regFile:registers\|decoder5B:decW " "Info: Elaborating entity \"decoder5B\" for hierarchy \"processor:myprocessor\|regFile:registers\|decoder5B:decW\"" {  } { { "auxiliary.v" "decW" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1091 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_set processor:myprocessor\|regFile:registers\|tri_set:loop1\[1\].tri_a " "Info: Elaborating entity \"tri_set\" for hierarchy \"processor:myprocessor\|regFile:registers\|tri_set:loop1\[1\].tri_a\"" {  } { { "auxiliary.v" "loop1\[1\].tri_a" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:myprocessor\|control:Controller " "Info: Elaborating entity \"control\" for hierarchy \"processor:myprocessor\|control:Controller\"" {  } { { "processor.v" "Controller" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "signals\[31..29\] control.v(173) " "Warning (10034): Output port \"signals\[31..29\]\" at control.v(173) has no driver" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeControl processor:myprocessor\|pipeControl:Controller2 " "Info: Elaborating entity \"pipeControl\" for hierarchy \"processor:myprocessor\|pipeControl:Controller2\"" {  } { { "processor.v" "Controller2" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XWrites control.v(28) " "Warning (10036): Verilog HDL or VHDL warning at control.v(28): object \"XWrites\" assigned a value but never read" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isMultiCyc_X control.v(143) " "Warning (10036): Verilog HDL or VHDL warning at control.v(143): object \"isMultiCyc_X\" assigned a value but never read" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hold\[7..6\] control.v(11) " "Warning (10034): Output port \"hold\[7..6\]\" at control.v(11) has no driver" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nop\[7..6\] control.v(12) " "Warning (10034): Output port \"nop\[7..6\]\" at control.v(12) has no driver" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bypass\[7\] control.v(13) " "Warning (10034): Output port \"bypass\[7\]\" at control.v(13) has no driver" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitEquals processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq1 " "Info: Elaborating entity \"fiveBitEquals\" for hierarchy \"processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq1\"" {  } { { "control.v" "Feq1" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:myprocessor\|ALU:data_ALU " "Info: Elaborating entity \"ALU\" for hierarchy \"processor:myprocessor\|ALU:data_ALU\"" {  } { { "processor.v" "data_ALU" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 247 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleCycle processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub " "Info: Elaborating entity \"singleCycle\" for hierarchy \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\"" {  } { { "auxiliary.v" "addsub" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubAndOr processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13 " "Info: Elaborating entity \"AddSubAndOr\" for hierarchy \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\"" {  } { { "auxiliary.v" "comb_13" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitSliceComp processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00 " "Info: Elaborating entity \"FourBitSliceComp\" for hierarchy \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\"" {  } { { "auxiliary.v" "my_slice00" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifter processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14 " "Info: Elaborating entity \"barrelShifter\" for hierarchy \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\"" {  } { { "auxiliary.v" "comb_14" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:myprocessor\|ALU:data_ALU\|multdiv:md " "Info: Elaborating entity \"multdiv\" for hierarchy \"processor:myprocessor\|ALU:data_ALU\|multdiv:md\"" {  } { { "auxiliary.v" "md" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_result auxiliary.v(619) " "Warning (10034): Output port \"data_result\" at auxiliary.v(619) has no driver" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 619 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_exception auxiliary.v(620) " "Warning (10034): Output port \"data_exception\" at auxiliary.v(620) has no driver" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 620 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_inputRDY auxiliary.v(620) " "Warning (10034): Output port \"data_inputRDY\" at auxiliary.v(620) has no driver" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 620 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_resultRDY auxiliary.v(620) " "Warning (10034): Output port \"data_resultRDY\" at auxiliary.v(620) has no driver" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 620 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder processor:myprocessor\|Adder:branch_ALU " "Info: Elaborating entity \"Adder\" for hierarchy \"processor:myprocessor\|Adder:branch_ALU\"" {  } { { "processor.v" "branch_ALU" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitSlice processor:myprocessor\|Adder:branch_ALU\|FourBitSlice:my_slice00 " "Info: Elaborating entity \"FourBitSlice\" for hierarchy \"processor:myprocessor\|Adder:branch_ALU\|FourBitSlice:my_slice00\"" {  } { { "auxiliary.v" "my_slice00" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv_pipeControl processor:myprocessor\|multdiv_pipeControl:mdPipe\[0\].mdp " "Info: Elaborating entity \"multdiv_pipeControl\" for hierarchy \"processor:myprocessor\|multdiv_pipeControl:mdPipe\[0\].mdp\"" {  } { { "processor.v" "mdPipe\[0\].mdp" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 398 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DReadsRD auxiliary.v(1188) " "Warning (10036): Verilog HDL or VHDL warning at auxiliary.v(1188): object \"DReadsRD\" assigned a value but never read" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DReadsRS auxiliary.v(1188) " "Warning (10036): Verilog HDL or VHDL warning at auxiliary.v(1188): object \"DReadsRS\" assigned a value but never read" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DReadsRT auxiliary.v(1188) " "Warning (10036): Verilog HDL or VHDL warning at auxiliary.v(1188): object \"DReadsRT\" assigned a value but never read" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bpD auxiliary.v(1170) " "Warning (10034): Output port \"bpD\" at auxiliary.v(1170) has no driver" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:mydmem " "Info: Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:mydmem\"" {  } { { "processor.v" "mydmem" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 483 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/dmem.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/dmem.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Info: Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dmem.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/dmem.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvc1 " "Info: Found entity 1: altsyncram_hvc1" {  } { { "db/altsyncram_hvc1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_hvc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvc1 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated " "Info: Elaborating entity \"altsyncram_hvc1\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:myimem " "Info: Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 489 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/imem.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/imem.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Info: Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "imem.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/imem.v" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pl81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl81 " "Info: Found entity 1: altsyncram_pl81" {  } { { "db/altsyncram_pl81.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_pl81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pl81 processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_pl81:auto_generated " "Info: Elaborating entity \"altsyncram_pl81\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_pl81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Info: Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Info: Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/PS2_Interface.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Info: Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/PS2_Controller.v" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Info: Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/PS2_Controller.v" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Info: Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Info: Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_06s1:auto_generated\|q_b\[0\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_06s1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_06s1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_06s1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altdpram.tdf" 204 4 0 } } { "alt3pram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt3pram.tdf" 137 1 0 } } { "GridData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 88 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 71 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_06s1:auto_generated\|q_b\[1\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_06s1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_06s1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_06s1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altdpram.tdf" 204 4 0 } } { "alt3pram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt3pram.tdf" 137 1 0 } } { "GridData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 88 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 71 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_06s1:auto_generated\|q_b\[2\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_06s1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_06s1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_06s1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altdpram.tdf" 204 4 0 } } { "alt3pram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt3pram.tdf" 137 1 0 } } { "GridData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 88 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 71 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_06s1:auto_generated\|q_b\[3\] " "Warning (14320): Synthesized away node \"vga_controller:vga_ins\|GridData:AccessGrid\|alt3pram:alt3pram_component\|altdpram:altdpram_component2\|altsyncram:ram_block\|altsyncram_06s1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_06s1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_06s1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altdpram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altdpram.tdf" 204 4 0 } } { "alt3pram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/alt3pram.tdf" 137 1 0 } } { "GridData.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/GridData.v" 88 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 71 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|instr_W\[31\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|instr_W\[31\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 348 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|instr_W\[30\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|instr_W\[30\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 356 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|instr_W\[29\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|instr_W\[29\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 353 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|instr_W\[28\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|instr_W\[28\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 351 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|instr_W\[27\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|instr_W\[27\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 351 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|signals_W\[24\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|signals_W\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 206 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|signals_W\[23\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|signals_W\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 206 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|signals_W\[20\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|signals_W\[20\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 364 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|signals_W\[19\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|signals_W\[19\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 356 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|signals_W\[18\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|signals_W\[18\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 352 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|signals_W\[17\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|signals_W\[17\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 350 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|signals_W\[16\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|signals_W\[16\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 349 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|signals_W\[1\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|signals_W\[1\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readA\[4\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readA\[4\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 364 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readA\[3\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readA\[3\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 356 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readA\[2\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readA\[2\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 352 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readA\[1\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readA\[1\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 350 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readA\[0\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readA\[0\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 349 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readB\[4\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readB\[4\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 364 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readB\[3\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readB\[3\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 356 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readB\[2\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readB\[2\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 352 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readB\[1\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readB\[1\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 350 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|readB\[0\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|readB\[0\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 349 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|my_tri2 " "Warning: Converted tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|my_tri2\" feeding internal logic into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 82 0 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|my_tri3 " "Warning: Converted tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|my_tri3\" feeding internal logic into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 83 0 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdX\[4\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdX\[4\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdX\[3\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdX\[3\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdX\[2\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdX\[2\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdX\[1\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdX\[1\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdX\[0\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdX\[0\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdM\[4\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdM\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 498 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdM\[3\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdM\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 498 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdM\[2\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdM\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 498 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdM\[1\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdM\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 498 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|pipeControl:Controller2\|rdM\[0\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|pipeControl:Controller2\|rdM\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 498 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[20\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[20\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[19\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[19\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[18\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[18\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[17\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[17\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[16\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[16\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[6\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[6\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[5\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[5\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[4\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[4\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[3\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[3\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|control:Controller\|signals\[2\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|control:Controller\|signals\[2\]\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[31\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[31\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[30\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[30\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[29\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[29\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[28\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[28\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[27\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[27\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[26\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[26\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[25\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[25\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[24\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[24\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[23\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[23\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[22\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[22\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[21\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[21\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[20\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[20\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[19\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[19\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[18\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[18\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[17\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[17\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[16\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[16\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[15\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[15\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[14\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[14\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[13\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[13\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[12\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[12\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[11\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[11\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[10\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[10\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[9\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[9\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[8\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[8\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[7\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[7\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[6\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[6\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[5\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[5\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[4\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[4\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[3\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[3\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[2\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[2\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[1\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[1\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegA\[0\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegA\[0\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[31\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[31\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[30\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[30\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[29\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[29\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[28\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[28\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[27\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[27\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[26\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[26\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[25\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[25\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[24\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[24\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[23\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[23\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[22\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[22\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[21\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[21\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[20\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[20\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[19\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[19\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[18\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[18\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[17\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[17\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[16\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[16\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[15\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[15\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[14\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[14\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[13\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[13\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[12\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[12\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[11\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[11\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[10\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[10\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[9\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[9\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[8\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[8\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[7\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[7\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[6\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[6\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[5\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[5\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[4\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[4\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[3\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[3\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[2\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[2\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[1\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[1\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regFile:registers\|data_readRegB\[0\]\" " "Warning: Converted tri-state node \"processor:myprocessor\|regFile:registers\|data_readRegB\[0\]\" into a selector" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[20\].P_contr\|q~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[20\].P_contr\|q~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 17 " "Info: Parameter TAP_DISTANCE set to 17" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Info: Parameter WIDTH set to 12" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "auxiliary.v" "q~0" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 1148 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod1\"" {  } { { "vga_controller.v" "Mod1" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div1\"" {  } { { "vga_controller.v" "Div1" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[20\].P_contr\|altshift_taps:q_rtl_0 " "Info: Elaborated megafunction instantiation \"processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[20\].P_contr\|altshift_taps:q_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[20\].P_contr\|altshift_taps:q_rtl_0 " "Info: Instantiated megafunction \"processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[20\].P_contr\|altshift_taps:q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 17 " "Info: Parameter \"TAP_DISTANCE\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Info: Parameter \"WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t7m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_t7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t7m " "Info: Found entity 1: shift_taps_t7m" {  } { { "db/shift_taps_t7m.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/shift_taps_t7m.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4h81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4h81 " "Info: Found entity 1: altsyncram_4h81" {  } { { "db/altsyncram_4h81.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_4h81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqf " "Info: Found entity 1: cntr_rqf" {  } { { "db/cntr_rqf.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/cntr_rqf.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Info: Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Info: Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Info: Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/lpm_divide_ocm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Info: Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Info: Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Info: Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Info: Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/lpm_divide_fcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Info: Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a5f " "Info: Found entity 1: alt_u_div_a5f" {  } { { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/alt_u_div_a5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div1 " "Info: Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Info: Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Info: Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Info: Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div0 " "Info: Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Info: Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 68 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Info: Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "107 " "Warning: 107 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:myprocessor\|loop1\[26\].mult_bp_insn0 processor:myprocessor\|pipeControl:Controller2\|loop1\[4\].jalW1 " "Warning: Removed fan-out from the always-disabled I/O buffer \"processor:myprocessor\|loop1\[26\].mult_bp_insn0\" to the node \"processor:myprocessor\|pipeControl:Controller2\|loop1\[4\].jalW1\"" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 338 0 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:myprocessor\|loop1\[25\].mult_bp_insn0 processor:myprocessor\|pipeControl:Controller2\|loop1\[3\].jalW1 " "Warning: Removed fan-out from the always-disabled I/O buffer \"processor:myprocessor\|loop1\[25\].mult_bp_insn0\" to the node \"processor:myprocessor\|pipeControl:Controller2\|loop1\[3\].jalW1\"" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 338 0 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:myprocessor\|loop1\[24\].mult_bp_insn0 processor:myprocessor\|pipeControl:Controller2\|loop1\[2\].jalW1 " "Warning: Removed fan-out from the always-disabled I/O buffer \"processor:myprocessor\|loop1\[24\].mult_bp_insn0\" to the node \"processor:myprocessor\|pipeControl:Controller2\|loop1\[2\].jalW1\"" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 338 0 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:myprocessor\|loop1\[23\].mult_bp_insn0 processor:myprocessor\|pipeControl:Controller2\|loop1\[1\].jalW1 " "Warning: Removed fan-out from the always-disabled I/O buffer \"processor:myprocessor\|loop1\[23\].mult_bp_insn0\" to the node \"processor:myprocessor\|pipeControl:Controller2\|loop1\[1\].jalW1\"" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 338 0 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "processor:myprocessor\|loop1\[22\].mult_bp_insn0 processor:myprocessor\|pipeControl:Controller2\|loop1\[0\].jalW1 " "Warning: Removed fan-out from the always-disabled I/O buffer \"processor:myprocessor\|loop1\[22\].mult_bp_insn0\" to the node \"processor:myprocessor\|pipeControl:Controller2\|loop1\[0\].jalW1\"" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 338 0 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[3\].mult_bp_data1 processor:myprocessor\|loop1\[3\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[3\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[3\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[2\].mult_bp_data1 processor:myprocessor\|loop1\[2\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[2\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[2\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[1\].mult_bp_data1 processor:myprocessor\|loop1\[1\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[1\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[1\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[0\].mult_bp_data1 processor:myprocessor\|loop1\[0\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[0\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[0\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[0\].ALURes1 processor:myprocessor\|loop1\[0\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[0\].ALURes1\" to the node \"processor:myprocessor\|loop1\[0\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[1\].ALURes1 processor:myprocessor\|loop1\[1\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[1\].ALURes1\" to the node \"processor:myprocessor\|loop1\[1\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[2\].ALURes1 processor:myprocessor\|loop1\[2\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[2\].ALURes1\" to the node \"processor:myprocessor\|loop1\[2\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[3\].ALURes1 processor:myprocessor\|loop1\[3\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[3\].ALURes1\" to the node \"processor:myprocessor\|loop1\[3\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[4\].ALURes1 processor:myprocessor\|loop1\[4\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[4\].ALURes1\" to the node \"processor:myprocessor\|loop1\[4\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[5\].ALURes1 processor:myprocessor\|loop1\[5\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[5\].ALURes1\" to the node \"processor:myprocessor\|loop1\[5\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[6\].ALURes1 processor:myprocessor\|loop1\[6\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[6\].ALURes1\" to the node \"processor:myprocessor\|loop1\[6\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[7\].ALURes1 processor:myprocessor\|loop1\[7\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[7\].ALURes1\" to the node \"processor:myprocessor\|loop1\[7\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[8\].ALURes1 processor:myprocessor\|loop1\[8\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[8\].ALURes1\" to the node \"processor:myprocessor\|loop1\[8\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[9\].ALURes1 processor:myprocessor\|loop1\[9\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[9\].ALURes1\" to the node \"processor:myprocessor\|loop1\[9\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[10\].ALURes1 processor:myprocessor\|loop1\[10\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[10\].ALURes1\" to the node \"processor:myprocessor\|loop1\[10\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[11\].ALURes1 processor:myprocessor\|loop1\[11\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[11\].ALURes1\" to the node \"processor:myprocessor\|loop1\[11\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[4\].mult_bp_data1 processor:myprocessor\|loop1\[4\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[4\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[4\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[5\].mult_bp_data1 processor:myprocessor\|loop1\[5\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[5\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[5\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[6\].mult_bp_data1 processor:myprocessor\|loop1\[6\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[6\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[6\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[7\].mult_bp_data1 processor:myprocessor\|loop1\[7\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[7\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[7\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[0\].stat_keyvgrid0 processor:myprocessor\|loop1\[0\].stat_setvgame1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[0\].stat_keyvgrid0\" to the node \"processor:myprocessor\|loop1\[0\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 292 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[1\].stat_keyvgrid0 processor:myprocessor\|loop1\[1\].stat_setvgame1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[1\].stat_keyvgrid0\" to the node \"processor:myprocessor\|loop1\[1\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 292 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[3\].stat_keyvgrid0 processor:myprocessor\|loop1\[3\].stat_setvgame1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[3\].stat_keyvgrid0\" to the node \"processor:myprocessor\|loop1\[3\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 292 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[8\].mult_bp_data1 processor:myprocessor\|loop1\[8\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[8\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[8\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[9\].mult_bp_data1 processor:myprocessor\|loop1\[9\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[9\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[9\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[10\].mult_bp_data1 processor:myprocessor\|loop1\[10\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[10\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[10\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[11\].mult_bp_data1 processor:myprocessor\|loop1\[11\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[11\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[11\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[12\].mult_bp_data1 processor:myprocessor\|loop1\[12\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[12\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[12\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[13\].mult_bp_data1 processor:myprocessor\|loop1\[13\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[13\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[13\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[14\].mult_bp_data1 processor:myprocessor\|loop1\[14\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[14\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[14\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[15\].mult_bp_data1 processor:myprocessor\|loop1\[15\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[15\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[15\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[16\].mult_bp_data1 processor:myprocessor\|loop1\[16\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[16\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[16\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[17\].mult_bp_data1 processor:myprocessor\|loop1\[17\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[17\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[17\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[18\].mult_bp_data1 processor:myprocessor\|loop1\[18\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[18\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[18\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[19\].mult_bp_data1 processor:myprocessor\|loop1\[19\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[19\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[19\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[20\].mult_bp_data1 processor:myprocessor\|loop1\[20\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[20\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[20\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[21\].mult_bp_data1 processor:myprocessor\|loop1\[21\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[21\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[21\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[22\].mult_bp_data1 processor:myprocessor\|loop1\[22\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[22\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[22\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[23\].mult_bp_data1 processor:myprocessor\|loop1\[23\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[23\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[23\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[24\].mult_bp_data1 processor:myprocessor\|loop1\[24\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[24\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[24\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[25\].mult_bp_data1 processor:myprocessor\|loop1\[25\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[25\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[25\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[26\].mult_bp_data1 processor:myprocessor\|loop1\[26\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[26\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[26\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[27\].mult_bp_data1 processor:myprocessor\|loop1\[27\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[27\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[27\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[28\].mult_bp_data1 processor:myprocessor\|loop1\[28\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[28\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[28\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[29\].mult_bp_data1 processor:myprocessor\|loop1\[29\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[29\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[29\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[30\].mult_bp_data1 processor:myprocessor\|loop1\[30\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[30\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[30\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[31\].mult_bp_data1 processor:myprocessor\|loop1\[31\].RegW1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[31\].mult_bp_data1\" to the node \"processor:myprocessor\|loop1\[31\].RegW1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 332 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[3\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[3\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[3\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[3\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[2\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[2\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[2\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[2\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[1\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[1\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[1\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[1\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[0\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[0\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[0\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[0\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[3\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[3\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[3\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[3\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[2\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[2\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[2\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[2\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[1\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[1\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[1\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[1\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[0\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[0\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[0\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[0\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[3\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[3\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[3\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[3\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[2\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[2\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[2\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[2\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[1\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[1\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[1\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[1\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[0\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[0\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[0\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[0\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[3\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[3\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[3\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[3\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[2\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[2\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[2\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[2\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[1\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[1\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[1\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[1\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[0\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[0\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[0\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[0\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[3\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[3\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[3\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[3\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[2\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[2\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[2\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[2\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[1\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[1\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[1\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[1\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[0\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[0\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[0\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[0\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[3\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[3\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[3\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[3\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[2\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[2\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[2\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[2\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[1\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[1\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[1\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[1\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[0\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[0\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[0\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[0\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[3\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[3\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[3\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[3\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[2\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[2\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[2\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[2\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[1\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[1\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[1\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[1\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[0\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[0\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[0\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[0\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[3\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[3\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[3\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[3\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[2\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[2\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[2\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[2\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[1\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[1\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[1\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[1\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[0\].my_tri3 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[0\].my_tri5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[0\].my_tri3\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[0\].my_tri5\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 179 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[0\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[0\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[0\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[0\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[1\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[1\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[1\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[1\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[2\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[2\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[2\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[2\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[3\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[3\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[3\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[3\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[4\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[4\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[4\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[4\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[5\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[5\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[5\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[5\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[6\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[6\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[6\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[6\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[7\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[7\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[7\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[7\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[8\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[8\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[8\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[8\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[9\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[9\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[9\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[9\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[10\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[10\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[10\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[10\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[11\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[11\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[11\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[11\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[12\].ALURes1 processor:myprocessor\|loop1\[12\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[12\].ALURes1\" to the node \"processor:myprocessor\|loop1\[12\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[13\].ALURes1 processor:myprocessor\|loop1\[13\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[13\].ALURes1\" to the node \"processor:myprocessor\|loop1\[13\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[14\].ALURes1 processor:myprocessor\|loop1\[14\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[14\].ALURes1\" to the node \"processor:myprocessor\|loop1\[14\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[15\].ALURes1 processor:myprocessor\|loop1\[15\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[15\].ALURes1\" to the node \"processor:myprocessor\|loop1\[15\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[16\].ALURes1 processor:myprocessor\|loop1\[16\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[16\].ALURes1\" to the node \"processor:myprocessor\|loop1\[16\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[17\].ALURes1 processor:myprocessor\|loop1\[17\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[17\].ALURes1\" to the node \"processor:myprocessor\|loop1\[17\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[18\].ALURes1 processor:myprocessor\|loop1\[18\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[18\].ALURes1\" to the node \"processor:myprocessor\|loop1\[18\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[19\].ALURes1 processor:myprocessor\|loop1\[19\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[19\].ALURes1\" to the node \"processor:myprocessor\|loop1\[19\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[20\].ALURes1 processor:myprocessor\|loop1\[20\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[20\].ALURes1\" to the node \"processor:myprocessor\|loop1\[20\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[21\].ALURes1 processor:myprocessor\|loop1\[21\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[21\].ALURes1\" to the node \"processor:myprocessor\|loop1\[21\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[22\].ALURes1 processor:myprocessor\|loop1\[22\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[22\].ALURes1\" to the node \"processor:myprocessor\|loop1\[22\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[23\].ALURes1 processor:myprocessor\|loop1\[23\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[23\].ALURes1\" to the node \"processor:myprocessor\|loop1\[23\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[24\].ALURes1 processor:myprocessor\|loop1\[24\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[24\].ALURes1\" to the node \"processor:myprocessor\|loop1\[24\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[25\].ALURes1 processor:myprocessor\|loop1\[25\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[25\].ALURes1\" to the node \"processor:myprocessor\|loop1\[25\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[26\].ALURes1 processor:myprocessor\|loop1\[26\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[26\].ALURes1\" to the node \"processor:myprocessor\|loop1\[26\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[27\].ALURes1 processor:myprocessor\|loop1\[27\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[27\].ALURes1\" to the node \"processor:myprocessor\|loop1\[27\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[28\].ALURes1 processor:myprocessor\|loop1\[28\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[28\].ALURes1\" to the node \"processor:myprocessor\|loop1\[28\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[29\].ALURes1 processor:myprocessor\|loop1\[29\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[29\].ALURes1\" to the node \"processor:myprocessor\|loop1\[29\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[30\].ALURes1 processor:myprocessor\|loop1\[30\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[30\].ALURes1\" to the node \"processor:myprocessor\|loop1\[30\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|loop1\[31\].ALURes1 processor:myprocessor\|loop1\[31\].read_status0 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|loop1\[31\].ALURes1\" to the node \"processor:myprocessor\|loop1\[31\].read_status0\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 50 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[12\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[12\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[12\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[12\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[13\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[13\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[13\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[13\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[14\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[14\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[14\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[14\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[15\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[15\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[15\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[15\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[16\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[16\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[16\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[16\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[17\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[17\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[17\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[17\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[18\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[18\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[18\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[18\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[19\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[19\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[19\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[19\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[20\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[20\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[20\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[20\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[21\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[21\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[21\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[21\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[22\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[22\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[22\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[22\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[23\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[23\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[23\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[23\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[24\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[24\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[24\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[24\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[25\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[25\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[25\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[25\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[26\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[26\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[26\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[26\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[27\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[27\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[27\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[27\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[28\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[28\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[28\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[28\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[29\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[29\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[29\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[29\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[30\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[30\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[30\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[30\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[31\].my_tri1 processor:myprocessor\|ALU:data_ALU\|loop1\[31\].ALURes2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[31\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|loop1\[31\].ALURes2\" into a wire" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[0\].MemWriteData02 debug_word\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[0\].MemWriteData02\" to the node \"debug_word\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[1\].MemWriteData02 debug_word\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[1\].MemWriteData02\" to the node \"debug_word\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[2\].MemWriteData02 debug_word\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[2\].MemWriteData02\" to the node \"debug_word\[2\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[3\].MemWriteData02 debug_word\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[3\].MemWriteData02\" to the node \"debug_word\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[4\].MemWriteData02 debug_word\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[4\].MemWriteData02\" to the node \"debug_word\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[5\].MemWriteData02 debug_word\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[5\].MemWriteData02\" to the node \"debug_word\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[6\].MemWriteData02 debug_word\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[6\].MemWriteData02\" to the node \"debug_word\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[7\].MemWriteData02 debug_word\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[7\].MemWriteData02\" to the node \"debug_word\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[8\].MemWriteData02 debug_word\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[8\].MemWriteData02\" to the node \"debug_word\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[9\].MemWriteData02 debug_word\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[9\].MemWriteData02\" to the node \"debug_word\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[10\].MemWriteData02 debug_word\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[10\].MemWriteData02\" to the node \"debug_word\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[11\].MemWriteData02 debug_word\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[11\].MemWriteData02\" to the node \"debug_word\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[12\].MemWriteData02 debug_word\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[12\].MemWriteData02\" to the node \"debug_word\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[13\].MemWriteData02 debug_word\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[13\].MemWriteData02\" to the node \"debug_word\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[14\].MemWriteData02 debug_word\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[14\].MemWriteData02\" to the node \"debug_word\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[15\].MemWriteData02 debug_word\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[15\].MemWriteData02\" to the node \"debug_word\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[16\].MemWriteData02 debug_word\[16\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[16\].MemWriteData02\" to the node \"debug_word\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[17\].MemWriteData02 debug_word\[17\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[17\].MemWriteData02\" to the node \"debug_word\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[18\].MemWriteData02 debug_word\[18\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[18\].MemWriteData02\" to the node \"debug_word\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[19\].MemWriteData02 debug_word\[19\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[19\].MemWriteData02\" to the node \"debug_word\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[20\].MemWriteData02 debug_word\[20\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[20\].MemWriteData02\" to the node \"debug_word\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[21\].MemWriteData02 debug_word\[21\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[21\].MemWriteData02\" to the node \"debug_word\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[22\].MemWriteData02 debug_word\[22\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[22\].MemWriteData02\" to the node \"debug_word\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[23\].MemWriteData02 debug_word\[23\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[23\].MemWriteData02\" to the node \"debug_word\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[24\].MemWriteData02 debug_word\[24\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[24\].MemWriteData02\" to the node \"debug_word\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[25\].MemWriteData02 debug_word\[25\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[25\].MemWriteData02\" to the node \"debug_word\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[26\].MemWriteData02 debug_word\[26\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[26\].MemWriteData02\" to the node \"debug_word\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[27\].MemWriteData02 debug_word\[27\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[27\].MemWriteData02\" to the node \"debug_word\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[28\].MemWriteData02 debug_word\[28\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[28\].MemWriteData02\" to the node \"debug_word\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[29\].MemWriteData02 debug_word\[29\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[29\].MemWriteData02\" to the node \"debug_word\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[30\].MemWriteData02 debug_word\[30\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[30\].MemWriteData02\" to the node \"debug_word\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[31\].MemWriteData02 debug_word\[31\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[31\].MemWriteData02\" to the node \"debug_word\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[0\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[0\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[0\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[1\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[1\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[1\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[2\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[2\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[2\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[3\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[3\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[4\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[4\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[5\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[5\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[6\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[6\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[7\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[7\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[8\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[8\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[9\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[9\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[10\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[10\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[11\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[11\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[12\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[12\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[13\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[13\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[14\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[14\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[15\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[15\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[16\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[16\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[16\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[17\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[17\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[17\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[18\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[18\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[18\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[19\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[19\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[19\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[20\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[20\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[20\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[21\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[21\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[21\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[22\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[22\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[22\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[23\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[23\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[23\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[24\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[24\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[24\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[25\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[25\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[25\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[26\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[26\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[26\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[27\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[27\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[27\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[28\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[28\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[28\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[29\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[29\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[29\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[30\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[30\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[30\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:myprocessor\|loop1\[31\].MemWriteData02 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[31\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"processor:myprocessor\|loop1\[31\].MemWriteData02\" to the node \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_hvc1:auto_generated\|q_a\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 320 0 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_OPNDRN_REMOVED_HDR" "" "Warning: Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[2\].stat_keyvgrid1 processor:myprocessor\|loop1\[2\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[2\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[2\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[4\].stat_keyvgrid1 processor:myprocessor\|loop1\[4\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[4\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[4\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[5\].stat_keyvgrid1 processor:myprocessor\|loop1\[5\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[5\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[5\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[6\].stat_keyvgrid1 processor:myprocessor\|loop1\[6\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[6\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[6\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[7\].stat_keyvgrid1 processor:myprocessor\|loop1\[7\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[7\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[7\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[8\].stat_keyvgrid1 processor:myprocessor\|loop1\[8\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[8\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[8\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[9\].stat_keyvgrid1 processor:myprocessor\|loop1\[9\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[9\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[9\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[10\].stat_keyvgrid1 processor:myprocessor\|loop1\[10\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[10\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[10\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[11\].stat_keyvgrid1 processor:myprocessor\|loop1\[11\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[11\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[11\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[12\].stat_keyvgrid1 processor:myprocessor\|loop1\[12\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[12\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[12\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[13\].stat_keyvgrid1 processor:myprocessor\|loop1\[13\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[13\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[13\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[14\].stat_keyvgrid1 processor:myprocessor\|loop1\[14\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[14\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[14\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[15\].stat_keyvgrid1 processor:myprocessor\|loop1\[15\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[15\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[15\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[16\].stat_keyvgrid1 processor:myprocessor\|loop1\[16\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[16\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[16\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[17\].stat_keyvgrid1 processor:myprocessor\|loop1\[17\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[17\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[17\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[18\].stat_keyvgrid1 processor:myprocessor\|loop1\[18\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[18\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[18\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[19\].stat_keyvgrid1 processor:myprocessor\|loop1\[19\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[19\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[19\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[20\].stat_keyvgrid1 processor:myprocessor\|loop1\[20\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[20\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[20\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[21\].stat_keyvgrid1 processor:myprocessor\|loop1\[21\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[21\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[21\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[22\].stat_keyvgrid1 processor:myprocessor\|loop1\[22\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[22\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[22\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[23\].stat_keyvgrid1 processor:myprocessor\|loop1\[23\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[23\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[23\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[24\].stat_keyvgrid1 processor:myprocessor\|loop1\[24\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[24\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[24\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[25\].stat_keyvgrid1 processor:myprocessor\|loop1\[25\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[25\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[25\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[26\].stat_keyvgrid1 processor:myprocessor\|loop1\[26\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[26\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[26\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[27\].stat_keyvgrid1 processor:myprocessor\|loop1\[27\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[27\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[27\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[28\].stat_keyvgrid1 processor:myprocessor\|loop1\[28\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[28\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[28\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[29\].stat_keyvgrid1 processor:myprocessor\|loop1\[29\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[29\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[29\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[30\].stat_keyvgrid1 processor:myprocessor\|loop1\[30\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[30\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[30\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "processor:myprocessor\|loop1\[31\].stat_keyvgrid1 processor:myprocessor\|loop1\[31\].stat_setvgame1 " "Warning: Converted the fanout from the open-drain buffer \"processor:myprocessor\|loop1\[31\].stat_keyvgrid1\" to the node \"processor:myprocessor\|loop1\[31\].stat_setvgame1\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 293 0 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[3\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[3\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[3\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[3\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[2\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[2\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[2\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[2\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[1\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[1\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[1\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[1\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[0\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[0\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[0\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[0\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[0\].read_status1 processor:myprocessor\|DFFx:Latches1\[0\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[0\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[0\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[1\].read_status1 processor:myprocessor\|DFFx:Latches1\[1\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[1\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[1\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[2\].read_status1 processor:myprocessor\|DFFx:Latches1\[2\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[2\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[2\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[3\].read_status1 processor:myprocessor\|DFFx:Latches1\[3\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[3\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[3\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[4\].read_status1 processor:myprocessor\|DFFx:Latches1\[4\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[4\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[4\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[5\].read_status1 processor:myprocessor\|DFFx:Latches1\[5\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[5\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[5\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[6\].read_status1 processor:myprocessor\|DFFx:Latches1\[6\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[6\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[6\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[7\].read_status1 processor:myprocessor\|DFFx:Latches1\[7\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[7\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[7\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[8\].read_status1 processor:myprocessor\|DFFx:Latches1\[8\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[8\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[8\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[9\].read_status1 processor:myprocessor\|DFFx:Latches1\[9\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[9\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[9\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[10\].read_status1 processor:myprocessor\|DFFx:Latches1\[10\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[10\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[10\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[11\].read_status1 processor:myprocessor\|DFFx:Latches1\[11\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[11\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[11\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[4\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[4\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[4\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[4\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[5\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[5\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[5\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[5\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[6\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[6\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[6\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[6\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[7\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[7\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[7\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[7\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[0\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[0\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[0\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[0\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[1\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[1\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[1\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[1\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[2\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[2\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[2\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[2\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[3\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[3\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[3\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[3\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|pipeControl:Controller2\|loop1\[4\].jalW1 processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|pipeControl:Controller2\|loop1\[4\].jalW1\" to the node \"processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff\" into an OR gate" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 69 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|pipeControl:Controller2\|loop1\[3\].jalW1 processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|pipeControl:Controller2\|loop1\[3\].jalW1\" to the node \"processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff\" into an OR gate" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 69 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|pipeControl:Controller2\|loop1\[2\].jalW1 processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|pipeControl:Controller2\|loop1\[2\].jalW1\" to the node \"processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff\" into an OR gate" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 69 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|pipeControl:Controller2\|loop1\[1\].jalW1 processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|pipeControl:Controller2\|loop1\[1\].jalW1\" to the node \"processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff\" into an OR gate" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 69 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|pipeControl:Controller2\|loop1\[0\].jalW1 processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|pipeControl:Controller2\|loop1\[0\].jalW1\" to the node \"processor:myprocessor\|pipeControl:Controller2\|fiveBitEquals:Feq5\|areDiff\" into an OR gate" {  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 69 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[8\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[8\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[8\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[8\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[9\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[9\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[9\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[9\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[10\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[10\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[10\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[10\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[11\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[11\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[11\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[11\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[12\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[12\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[12\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[12\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[13\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[13\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[13\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[13\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[14\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[14\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[14\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[14\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[15\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[15\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[15\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[15\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[16\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[16\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[16\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[16\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[17\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[17\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[17\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[17\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[18\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[18\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[18\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[18\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[19\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[19\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[19\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[19\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[20\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[20\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[20\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[20\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[21\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[21\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[21\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[21\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[22\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[22\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[22\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[22\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[23\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[23\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[23\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[23\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[24\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[24\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[24\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[24\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[25\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[25\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[25\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[25\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[26\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[26\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[26\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[26\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[27\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[27\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[27\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[27\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[28\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[28\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[28\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[28\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[29\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[29\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[29\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[29\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[30\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[30\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[30\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[30\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[31\].RegW3 processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[31\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[31\].RegW3\" to the node \"processor:myprocessor\|regFile:registers\|register32B:loop1\[8\].my_reg\|DFFx:loop1\[31\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[3\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[3\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[2\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[2\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[1\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[1\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[0\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[0\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[3\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[3\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[2\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[2\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[1\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[1\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[0\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[0\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[3\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[3\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[2\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[2\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[1\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[1\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[0\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[0\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[3\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[3\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[2\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[2\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[1\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[1\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[0\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[0\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[3\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[3\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[2\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[2\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[1\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[1\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[0\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[0\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[3\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[3\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[2\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[2\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[1\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[1\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[0\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[0\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[3\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[3\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[2\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[2\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[1\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[1\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[0\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[0\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[3\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or2 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[3\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or2\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[2\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[2\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[1\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[1\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[0\].my_tri5 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[0\].my_tri5\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|or1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[29\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[29\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[26\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[26\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[2\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[2\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[2\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[0\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[0\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[0\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[24\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[24\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[25\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[25\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[1\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[1\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[1\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[27\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[27\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[3\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|loop1\[3\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|P\[3\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[0\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[0\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[0\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[0\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[0\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[1\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[1\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[1\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[1\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[1\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[2\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[2\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[2\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[2\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[2\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[3\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[3\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[3\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|loop1\[3\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|P\[3\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[4\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[4\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[0\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[0\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[0\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[5\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[5\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[1\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[1\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[1\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[6\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[6\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[2\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[2\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[2\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[7\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[7\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[3\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|loop1\[3\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|P\[3\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[8\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[8\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[0\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[0\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[0\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[9\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[9\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[1\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[1\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[1\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[10\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[10\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[2\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[2\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[2\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[11\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[11\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[3\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|loop1\[3\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|P\[3\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[12\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[12\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[0\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[0\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[0\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[13\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[13\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[1\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[1\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[1\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[14\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[14\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[2\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[2\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[2\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[15\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[15\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[3\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|loop1\[3\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|P\[3\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[16\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[16\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[0\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[0\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[0\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[17\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[17\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[1\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[1\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[1\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[18\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[18\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[2\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[2\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[2\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[19\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[19\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[3\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|loop1\[3\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|P\[3\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[20\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[20\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[0\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[0\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[0\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[21\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[21\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[1\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[1\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[1\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[22\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[22\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[2\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[2\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[2\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[23\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[23\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[3\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[3\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|loop1\[3\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|P\[3\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[28\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[28\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[0\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|S\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[0\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|S\[0\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[1\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|S\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[1\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|S\[1\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[30\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[30\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[2\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|S\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[2\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|S\[2\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[3\].my_tri1 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|S\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|loop1\[3\].my_tri1\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|S\[3\]\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[31\].ALUOperandA02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[31\].ALUOperandA02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[13\].mult_bp_addr1 processor:myprocessor\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[13\].mult_bp_addr1\" to the node \"processor:myprocessor\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 335 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[11\].mult_bp_addr1 processor:myprocessor\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[11\].mult_bp_addr1\" to the node \"processor:myprocessor\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 335 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[0\].RegAData03 processor:myprocessor\|DFFx:Latches1\[0\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[0\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[0\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[1\].RegAData03 processor:myprocessor\|DFFx:Latches1\[1\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[1\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[1\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[2\].RegAData03 processor:myprocessor\|DFFx:Latches1\[2\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[2\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[2\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[3\].RegAData03 processor:myprocessor\|DFFx:Latches1\[3\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[3\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[3\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[4\].RegAData03 processor:myprocessor\|DFFx:Latches1\[4\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[4\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[4\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[5\].RegAData03 processor:myprocessor\|DFFx:Latches1\[5\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[5\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[5\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[6\].RegAData03 processor:myprocessor\|DFFx:Latches1\[6\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[6\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[6\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[7\].RegAData03 processor:myprocessor\|DFFx:Latches1\[7\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[7\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[7\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[8\].RegAData03 processor:myprocessor\|DFFx:Latches1\[8\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[8\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[8\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[9\].RegAData03 processor:myprocessor\|DFFx:Latches1\[9\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[9\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[9\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[10\].RegAData03 processor:myprocessor\|DFFx:Latches1\[10\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[10\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[10\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[11\].RegAData03 processor:myprocessor\|DFFx:Latches1\[11\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[11\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[11\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[12\].RegAData03 processor:myprocessor\|DFFx:Latches1\[12\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[12\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[12\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[13\].RegAData03 processor:myprocessor\|DFFx:Latches1\[13\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[13\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[13\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[14\].RegAData03 processor:myprocessor\|DFFx:Latches1\[14\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[14\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[14\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[15\].RegAData03 processor:myprocessor\|DFFx:Latches1\[15\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[15\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[15\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[16\].RegAData03 processor:myprocessor\|DFFx:Latches1\[16\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[16\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[16\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[17\].RegAData03 processor:myprocessor\|DFFx:Latches1\[17\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[17\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[17\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[18\].RegAData03 processor:myprocessor\|DFFx:Latches1\[18\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[18\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[18\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[19\].RegAData03 processor:myprocessor\|DFFx:Latches1\[19\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[19\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[19\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[20\].RegAData03 processor:myprocessor\|DFFx:Latches1\[20\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[20\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[20\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[21\].RegAData03 processor:myprocessor\|DFFx:Latches1\[21\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[21\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[21\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[22\].RegAData03 processor:myprocessor\|DFFx:Latches1\[22\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[22\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[22\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[23\].RegAData03 processor:myprocessor\|DFFx:Latches1\[23\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[23\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[23\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[24\].RegAData03 processor:myprocessor\|DFFx:Latches1\[24\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[24\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[24\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[25\].RegAData03 processor:myprocessor\|DFFx:Latches1\[25\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[25\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[25\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[26\].RegAData03 processor:myprocessor\|DFFx:Latches1\[26\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[26\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[26\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[27\].RegAData03 processor:myprocessor\|DFFx:Latches1\[27\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[27\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[27\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[28\].RegAData03 processor:myprocessor\|DFFx:Latches1\[28\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[28\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[28\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[29\].RegAData03 processor:myprocessor\|DFFx:Latches1\[29\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[29\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[29\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[30\].RegAData03 processor:myprocessor\|DFFx:Latches1\[30\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[30\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[30\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[31\].RegAData03 processor:myprocessor\|DFFx:Latches1\[31\].xm_readRegA\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[31\].RegAData03\" to the node \"processor:myprocessor\|DFFx:Latches1\[31\].xm_readRegA\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[4\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[4\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[4\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[4\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[5\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[5\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[5\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[5\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[6\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[6\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[6\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[6\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[7\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[7\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[7\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[7\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[8\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[8\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[8\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[8\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[9\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[9\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[9\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[9\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[10\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[10\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[10\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[10\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[11\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[11\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[11\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[11\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[12\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[12\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[12\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[12\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[13\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[13\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[13\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[13\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[14\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[14\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[14\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[14\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[15\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[15\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[15\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[15\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[16\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[16\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[16\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[16\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[17\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[17\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[17\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[17\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[18\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[18\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[18\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[18\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[19\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[19\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[19\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[19\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[20\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[20\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[20\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[20\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[21\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[21\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[21\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[21\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[22\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[22\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[22\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[22\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[23\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[23\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[23\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[23\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[24\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[24\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[24\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[24\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[25\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[25\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[25\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[25\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[26\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[26\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[26\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[26\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[27\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[27\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[27\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[27\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[28\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[28\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[28\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[28\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[29\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[29\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[29\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[29\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[30\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[30\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[30\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[30\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[31\].stat_setvgame2 processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[31\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[31\].stat_setvgame2\" to the node \"processor:myprocessor\|register32B:STATUS\|DFFx:loop1\[31\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 297 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[29\].RegBData03 processor:myprocessor\|loop1\[29\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[29\].RegBData03\" to the node \"processor:myprocessor\|loop1\[29\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[26\].RegBData03 processor:myprocessor\|loop1\[26\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[26\].RegBData03\" to the node \"processor:myprocessor\|loop1\[26\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[26\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[26\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[24\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[24\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[24\].RegBData03 processor:myprocessor\|loop1\[24\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[24\].RegBData03\" to the node \"processor:myprocessor\|loop1\[24\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[25\].RegBData03 processor:myprocessor\|loop1\[25\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[25\].RegBData03\" to the node \"processor:myprocessor\|loop1\[25\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[25\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[25\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[27\].RegBData03 processor:myprocessor\|loop1\[27\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[27\].RegBData03\" to the node \"processor:myprocessor\|loop1\[27\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[27\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[27\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[6\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[0\].RegBData03 processor:myprocessor\|loop1\[0\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[0\].RegBData03\" to the node \"processor:myprocessor\|loop1\[0\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[0\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[0\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[1\].RegBData03 processor:myprocessor\|loop1\[1\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[1\].RegBData03\" to the node \"processor:myprocessor\|loop1\[1\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[1\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[1\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[2\].RegBData03 processor:myprocessor\|loop1\[2\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[2\].RegBData03\" to the node \"processor:myprocessor\|loop1\[2\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[2\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[2\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[3\].RegBData03 processor:myprocessor\|loop1\[3\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[3\].RegBData03\" to the node \"processor:myprocessor\|loop1\[3\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[3\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[3\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice00\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[4\].RegBData03 processor:myprocessor\|loop1\[4\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[4\].RegBData03\" to the node \"processor:myprocessor\|loop1\[4\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[4\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[4\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[5\].RegBData03 processor:myprocessor\|loop1\[5\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[5\].RegBData03\" to the node \"processor:myprocessor\|loop1\[5\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[5\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[5\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[6\].RegBData03 processor:myprocessor\|loop1\[6\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[6\].RegBData03\" to the node \"processor:myprocessor\|loop1\[6\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[6\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[6\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[7\].RegBData03 processor:myprocessor\|loop1\[7\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[7\].RegBData03\" to the node \"processor:myprocessor\|loop1\[7\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[7\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[7\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[1\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[8\].RegBData03 processor:myprocessor\|loop1\[8\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[8\].RegBData03\" to the node \"processor:myprocessor\|loop1\[8\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[8\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[8\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[9\].RegBData03 processor:myprocessor\|loop1\[9\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[9\].RegBData03\" to the node \"processor:myprocessor\|loop1\[9\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[9\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[9\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[10\].RegBData03 processor:myprocessor\|loop1\[10\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[10\].RegBData03\" to the node \"processor:myprocessor\|loop1\[10\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[10\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[10\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[11\].RegBData03 processor:myprocessor\|loop1\[11\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[11\].RegBData03\" to the node \"processor:myprocessor\|loop1\[11\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[11\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[11\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[2\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[12\].RegBData03 processor:myprocessor\|loop1\[12\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[12\].RegBData03\" to the node \"processor:myprocessor\|loop1\[12\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[12\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[12\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[13\].RegBData03 processor:myprocessor\|loop1\[13\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[13\].RegBData03\" to the node \"processor:myprocessor\|loop1\[13\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[13\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[13\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[14\].RegBData03 processor:myprocessor\|loop1\[14\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[14\].RegBData03\" to the node \"processor:myprocessor\|loop1\[14\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[14\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[14\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[15\].RegBData03 processor:myprocessor\|loop1\[15\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[15\].RegBData03\" to the node \"processor:myprocessor\|loop1\[15\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[15\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[15\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[3\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[16\].RegBData03 processor:myprocessor\|loop1\[16\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[16\].RegBData03\" to the node \"processor:myprocessor\|loop1\[16\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[16\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[16\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[17\].RegBData03 processor:myprocessor\|loop1\[17\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[17\].RegBData03\" to the node \"processor:myprocessor\|loop1\[17\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[17\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[17\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[18\].RegBData03 processor:myprocessor\|loop1\[18\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[18\].RegBData03\" to the node \"processor:myprocessor\|loop1\[18\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[18\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[18\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[19\].RegBData03 processor:myprocessor\|loop1\[19\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[19\].RegBData03\" to the node \"processor:myprocessor\|loop1\[19\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[19\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[19\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[4\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[20\].RegBData03 processor:myprocessor\|loop1\[20\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[20\].RegBData03\" to the node \"processor:myprocessor\|loop1\[20\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[20\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[20\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[21\].RegBData03 processor:myprocessor\|loop1\[21\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[21\].RegBData03\" to the node \"processor:myprocessor\|loop1\[21\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[21\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[21\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[22\].RegBData03 processor:myprocessor\|loop1\[22\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[22\].RegBData03\" to the node \"processor:myprocessor\|loop1\[22\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[22\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[22\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[23\].RegBData03 processor:myprocessor\|loop1\[23\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[23\].RegBData03\" to the node \"processor:myprocessor\|loop1\[23\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[23\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[23\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:loop1\[5\].my_slice\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[28\].RegBData03 processor:myprocessor\|loop1\[28\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[28\].RegBData03\" to the node \"processor:myprocessor\|loop1\[28\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[28\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[28\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[29\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[29\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[30\].RegBData03 processor:myprocessor\|loop1\[30\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[30\].RegBData03\" to the node \"processor:myprocessor\|loop1\[30\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[30\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[30\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[31\].ALUOperandB02 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[31\].ALUOperandB02\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|AddSubAndOr:comb_13\|FourBitSliceComp:my_slice2\|comb\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[31\].RegBData03 processor:myprocessor\|loop1\[31\].ALUOperandA02 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[31\].RegBData03\" to the node \"processor:myprocessor\|loop1\[31\].ALUOperandA02\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[0\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[0\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[0\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[0\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[1\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[1\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[1\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[1\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[2\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[2\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[2\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[2\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[3\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[3\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[3\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[3\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[4\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[4\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[4\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[4\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[5\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[5\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[5\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[5\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[6\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[6\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[6\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[6\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[7\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[7\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[7\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[7\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[8\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[8\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[8\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[8\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[9\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[9\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[9\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[9\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[10\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[10\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[10\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[10\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[11\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[11\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[11\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[11\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[12\].read_status1 processor:myprocessor\|DFFx:Latches1\[12\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[12\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[12\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[13\].read_status1 processor:myprocessor\|DFFx:Latches1\[13\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[13\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[13\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[14\].read_status1 processor:myprocessor\|DFFx:Latches1\[14\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[14\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[14\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[15\].read_status1 processor:myprocessor\|DFFx:Latches1\[15\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[15\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[15\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[16\].read_status1 processor:myprocessor\|DFFx:Latches1\[16\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[16\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[16\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[17\].read_status1 processor:myprocessor\|DFFx:Latches1\[17\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[17\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[17\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[18\].read_status1 processor:myprocessor\|DFFx:Latches1\[18\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[18\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[18\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[19\].read_status1 processor:myprocessor\|DFFx:Latches1\[19\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[19\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[19\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[20\].read_status1 processor:myprocessor\|DFFx:Latches1\[20\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[20\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[20\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[21\].read_status1 processor:myprocessor\|DFFx:Latches1\[21\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[21\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[21\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[22\].read_status1 processor:myprocessor\|DFFx:Latches1\[22\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[22\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[22\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[23\].read_status1 processor:myprocessor\|DFFx:Latches1\[23\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[23\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[23\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[24\].read_status1 processor:myprocessor\|DFFx:Latches1\[24\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[24\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[24\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[25\].read_status1 processor:myprocessor\|DFFx:Latches1\[25\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[25\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[25\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[26\].read_status1 processor:myprocessor\|DFFx:Latches1\[26\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[26\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[26\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[27\].read_status1 processor:myprocessor\|DFFx:Latches1\[27\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[27\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[27\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[28\].read_status1 processor:myprocessor\|DFFx:Latches1\[28\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[28\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[28\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[29\].read_status1 processor:myprocessor\|DFFx:Latches1\[29\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[29\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[29\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[30\].read_status1 processor:myprocessor\|DFFx:Latches1\[30\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[30\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[30\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[31\].read_status1 processor:myprocessor\|DFFx:Latches1\[31\].xm_alu_res\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[31\].read_status1\" to the node \"processor:myprocessor\|DFFx:Latches1\[31\].xm_alu_res\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|my_triL2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[0\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|my_triL2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[0\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 266 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[1\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[1\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[1\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[1\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[2\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[2\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[2\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[2\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[3\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[3\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[3\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[3\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[4\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[4\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[4\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[4\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[5\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[5\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[5\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[5\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[6\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[6\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[6\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[6\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[7\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[7\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[7\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[7\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[8\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[8\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[8\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[8\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[9\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[9\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[9\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[9\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[10\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[10\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[10\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[10\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[11\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[11\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[11\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[11\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[12\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[12\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[12\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[12\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[13\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[13\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[13\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[13\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[14\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[14\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[14\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[14\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[15\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[15\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[15\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[15\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[16\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[16\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[16\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[16\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[17\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[17\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[17\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[17\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[18\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[18\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[18\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[18\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[19\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[19\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[19\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[19\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[20\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[20\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[20\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[20\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[21\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[21\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[21\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[21\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[22\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[22\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[22\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[22\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[23\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[23\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[23\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[23\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[24\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[24\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[24\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[24\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[25\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[25\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[25\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[25\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[26\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[26\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[26\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[26\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[27\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[27\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[27\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[27\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[28\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[28\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[28\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[28\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[29\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[29\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[29\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[29\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[30\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[30\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[30\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[30\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|loop1\[31\].nextPC4 processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[31\].a_dff\|q " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|loop1\[31\].nextPC4\" to the node \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[31\].a_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 329 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop8\[1\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[0\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop8\[1\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[0\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 255 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop8\[0\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[0\].my_tri0not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop8\[0\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[0\].my_tri0not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 255 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[2\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[1\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[2\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[1\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[3\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[2\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[3\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[2\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[4\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[3\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[4\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[3\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[5\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[4\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[5\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[4\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[6\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[5\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[6\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[5\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[7\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[6\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[7\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[6\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[8\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[7\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[8\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[7\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[9\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[8\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[9\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[8\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[10\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[9\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[10\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[9\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[11\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[10\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[11\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[10\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[12\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[11\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[12\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[11\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[3\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[1\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[3\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[1\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 243 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[1\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[1\].my_tri1not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[1\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[1\].my_tri1not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 243 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[2\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[0\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[2\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[0\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 243 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[0\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[0\].my_tri1not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[0\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[0\].my_tri1not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 243 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[4\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[2\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[4\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[2\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[5\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[3\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[5\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[3\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[6\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[4\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[6\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[4\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[7\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[5\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[7\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[5\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[8\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[6\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[8\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[6\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[9\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[7\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[9\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[7\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[10\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[8\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[10\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[8\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[11\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[9\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[11\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[9\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[12\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[10\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[12\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[10\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[13\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[11\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[13\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[11\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[14\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[12\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[14\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[12\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[12\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[12\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[12\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[12\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[13\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[13\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[13\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[13\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[14\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[14\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[14\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[14\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[15\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[15\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[15\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[15\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[16\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[16\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[16\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[16\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[17\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[17\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[17\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[17\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[18\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[18\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[18\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[18\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[19\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[19\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[19\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[19\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[20\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[20\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[20\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[20\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[21\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[21\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[21\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[21\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[22\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[22\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[22\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[22\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[23\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[23\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[23\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[23\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[24\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[24\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[24\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[24\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[25\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[25\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[25\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[25\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[26\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[26\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[26\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[26\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[27\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[27\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[27\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[27\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[28\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[28\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[28\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[28\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[29\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[29\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[29\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[29\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[30\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[30\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[30\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[30\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 260 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[31\].my_tri1 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|loop1\[31\].my_tri1\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 265 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[7\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[3\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[7\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[3\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[3\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[3\].my_tri2not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[3\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[3\].my_tri2not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[5\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[1\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[5\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[1\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[1\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[1\].my_tri2not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[1\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[1\].my_tri2not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[6\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[2\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[6\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[2\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[2\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[2\].my_tri2not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[2\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[2\].my_tri2not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[4\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[0\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[4\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[0\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[0\].my_triL processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[0\].my_tri2not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[0\].my_triL\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[0\].my_tri2not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[8\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[4\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[8\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[4\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[9\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[5\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[9\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[5\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[10\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[6\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[10\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[6\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[11\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[7\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[11\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[7\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[12\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[8\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[12\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[8\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[13\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[9\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[13\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[9\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[14\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[10\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[14\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[10\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[15\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[11\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[15\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[11\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[16\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[12\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[16\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[12\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[17\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[13\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[17\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[13\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[18\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[14\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[18\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[14\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[13\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[12\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[13\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[12\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[14\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[13\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[14\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[13\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[15\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[14\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[15\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[14\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[16\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[15\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[16\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[15\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[17\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[16\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[17\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[16\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[18\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[17\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[18\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[17\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[19\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[18\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[19\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[18\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[20\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[19\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[20\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[19\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[21\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[20\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[21\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[20\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[22\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[21\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[22\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[21\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[23\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[22\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[23\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[22\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[24\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[23\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[24\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[23\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[25\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[24\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[25\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[24\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[26\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[25\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[26\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[25\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[27\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[26\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[27\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[26\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[28\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[27\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[28\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[27\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[29\].my_triR2_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[28\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[29\].my_triR2_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[28\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop8\[0\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[29\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop8\[0\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[29\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 254 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop8\[1\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[30\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop8\[1\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop9\[30\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 254 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[15\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[7\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[15\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[7\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[7\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[7\].my_tri3not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[7\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[7\].my_tri3not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[11\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[3\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[11\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[3\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[3\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[3\].my_tri3not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[3\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[3\].my_tri3not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[13\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[5\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[13\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[5\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[5\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[5\].my_tri3not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[5\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[5\].my_tri3not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[9\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[1\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[9\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[1\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[1\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[1\].my_tri3not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[1\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[1\].my_tri3not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[14\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[6\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[14\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[6\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[6\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[6\].my_tri3not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[6\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[6\].my_tri3not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[10\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[2\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[10\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[2\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[2\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[2\].my_tri3not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[2\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[2\].my_tri3not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[12\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[4\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[12\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[4\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[4\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[4\].my_tri3not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[4\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[4\].my_tri3not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[8\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[0\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[8\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[0\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[0\].my_triL16_2 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[0\].my_tri3not " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[0\].my_triL16_2\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop1\[0\].my_tri3not\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[0\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[8\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[0\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[8\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[1\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[9\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[1\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[9\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[2\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[10\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[2\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[10\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[3\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[11\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[3\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[11\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[4\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[12\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[4\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[12\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[5\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[13\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[5\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[13\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[6\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[14\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[6\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[14\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[7\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[15\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[7\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[15\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[8\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[16\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[8\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[16\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[9\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[17\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[9\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[17\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[10\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[18\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[10\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[18\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[15\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[13\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[15\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[13\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[16\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[14\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[16\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[14\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[17\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[15\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[17\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[15\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[18\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[16\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[18\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[16\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[19\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[17\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[19\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[17\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[20\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[18\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[20\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[18\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[21\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[19\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[21\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[19\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[22\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[20\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[22\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[20\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[23\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[21\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[23\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[21\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[24\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[22\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[24\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[22\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[25\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[23\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[25\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[23\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[26\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[24\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[26\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[24\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[27\].my_triR4_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[25\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[27\].my_triR4_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[25\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[0\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[26\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[0\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[26\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 242 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[1\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[27\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[1\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[27\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 242 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[2\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[28\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[2\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[28\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 242 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[3\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[29\].my_triR2_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop6\[3\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop7\[29\].my_triR2_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 242 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[19\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[15\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[19\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[15\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[20\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[16\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[20\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[16\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[21\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[17\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[21\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[17\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[22\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[18\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[22\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[18\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[23\].my_triR8_0 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[19\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[23\].my_triR8_0\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[19\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[0\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[20\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[0\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[20\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[1\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[21\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[1\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[21\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[2\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[22\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[2\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[22\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[3\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[23\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[3\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[23\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[4\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[24\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[4\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[24\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[5\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[25\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[5\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[25\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[6\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[26\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[6\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[26\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[7\].my_triR processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[27\].my_triR4_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop4\[7\].my_triR\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop5\[27\].my_triR4_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[11\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[19\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[11\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[19\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[12\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[20\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[12\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[20\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[13\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[21\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[13\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[21\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[14\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[22\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[14\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[22\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[15\].my_triL16 processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[23\].my_triR8_0 " "Warning: Converted the fan-out from the tri-state buffer \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop2\[15\].my_triL16\" to the node \"processor:myprocessor\|ALU:data_ALU\|singleCycle:addsub\|barrelShifter:comb_14\|loop3\[23\].my_triR8_0\" into an OR gate" {  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "leds\[0\] GND " "Warning (13410): Pin \"leds\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds\[1\] GND " "Warning (13410): Pin \"leds\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds\[2\] GND " "Warning (13410): Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds\[3\] GND " "Warning (13410): Pin \"leds\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds\[4\] GND " "Warning (13410): Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds\[5\] GND " "Warning (13410): Pin \"leds\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds\[6\] GND " "Warning (13410): Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "leds\[7\] GND " "Warning (13410): Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_data\[0\] GND " "Warning (13410): Pin \"lcd_data\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_data\[1\] GND " "Warning (13410): Pin \"lcd_data\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_data\[2\] GND " "Warning (13410): Pin \"lcd_data\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_data\[3\] GND " "Warning (13410): Pin \"lcd_data\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_data\[4\] GND " "Warning (13410): Pin \"lcd_data\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_data\[5\] GND " "Warning (13410): Pin \"lcd_data\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_data\[6\] GND " "Warning (13410): Pin \"lcd_data\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_data\[7\] GND " "Warning (13410): Pin \"lcd_data\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_rw GND " "Warning (13410): Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_en GND " "Warning (13410): Pin \"lcd_en\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_rs GND " "Warning (13410): Pin \"lcd_rs\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_on VCC " "Warning (13410): Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_blon VCC " "Warning (13410): Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[0\] GND " "Warning (13410): Pin \"LCD_DATA\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[1\] GND " "Warning (13410): Pin \"LCD_DATA\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[2\] GND " "Warning (13410): Pin \"LCD_DATA\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[3\] GND " "Warning (13410): Pin \"LCD_DATA\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[4\] GND " "Warning (13410): Pin \"LCD_DATA\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[5\] GND " "Warning (13410): Pin \"LCD_DATA\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[6\] GND " "Warning (13410): Pin \"LCD_DATA\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_DATA\[7\] GND " "Warning (13410): Pin \"LCD_DATA\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "311 311 " "Info: 311 registers lost all their fanouts during netlist optimizations. The first 311 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd:mylcd\|prestart " "Info: Register \"lcd:mylcd\|prestart\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[7\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[6\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[5\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[4\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[3\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[2\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[1\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[0\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|idle_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[10\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[9\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[8\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[6\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[5\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[4\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[2\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[12\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[11\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[7\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[3\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[1\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_initiate_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[20\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[18\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[17\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[15\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[14\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[13\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[9\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[8\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[6\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[5\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[19\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[16\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[12\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[11\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[10\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[7\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[4\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[3\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[2\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[1\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|waiting_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[17\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[16\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[11\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[10\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[8\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[6\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[15\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[14\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[13\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[12\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[9\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[7\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[5\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[4\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[3\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[2\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[1\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|transfer_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_was_sent " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|command_was_sent\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|error_communication_timed_out " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|error_communication_timed_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|data_count\[3\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|data_count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|data_count\[2\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|data_count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|data_count\[1\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|data_count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|data_count\[0\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|data_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[0\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[0\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[1\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[1\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[2\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[2\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[3\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[3\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[4\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[4\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[5\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[5\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[6\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[6\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[7\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[7\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[8\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[8\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[9\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[9\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[10\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[10\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[11\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[11\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[12\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[12\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[13\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[13\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[14\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[14\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[15\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[15\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[16\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[16\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[17\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[17\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[18\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[18\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[19\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[19\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[20\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[20\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[21\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[21\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[22\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[22\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[23\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[23\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[24\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[24\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[25\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[25\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[26\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[26\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[27\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[27\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[28\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[28\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[29\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[29\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[30\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[30\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[31\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[31\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[32\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[32\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[33\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[33\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[34\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[34\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[35\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[35\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[36\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[36\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[37\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[37\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[38\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[38\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[39\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[39\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[40\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[40\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[41\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[41\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[42\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[42\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[43\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[43\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[44\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[44\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[45\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[45\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[46\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[46\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[47\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[47\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[48\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[48\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[49\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[49\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[50\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[50\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[51\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[51\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[52\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[52\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[53\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[53\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[54\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[54\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[55\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[55\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[56\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[56\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[57\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[57\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[58\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[58\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[59\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[59\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[60\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[60\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[61\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[61\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[62\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[62\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:X\[63\].df_x_p1_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:X\[63\].df_x_p1_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[0\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[0\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[1\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[1\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[2\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[2\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[3\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[3\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[4\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[4\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[5\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[5\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[6\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[6\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[7\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[7\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[8\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[8\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[9\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[9\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[10\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[10\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[11\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[11\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[12\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[12\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[13\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[13\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[14\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[14\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[15\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[15\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[16\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[16\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[17\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[17\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[18\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[18\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[19\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[19\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[20\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[20\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[21\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[21\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[22\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[22\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[23\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[23\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[24\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[24\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[25\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[25\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[26\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[26\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[27\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[27\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[28\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[28\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[29\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[29\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[30\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[30\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[31\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[31\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[32\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[32\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[33\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[33\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[34\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[34\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[35\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[35\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[36\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[36\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[37\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[37\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[38\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[38\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[39\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[39\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[40\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[40\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[41\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[41\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[42\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[42\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[43\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[43\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[44\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[44\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[45\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[45\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[46\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[46\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[47\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[47\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[48\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[48\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[49\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[49\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[50\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[50\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[51\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[51\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[52\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[52\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[53\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[53\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[54\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[54\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[55\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[55\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[56\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[56\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[57\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[57\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[58\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[58\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[59\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[59\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[60\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[60\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[61\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[61\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[62\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[62\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|Grid:myGrid\|DFFx:Y\[63\].df_y_p2_p\|q " "Info: Register \"processor:myprocessor\|Grid:myGrid\|DFFx:Y\[63\].df_y_p2_p\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|ps2_command\[1\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|ps2_command\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|ps2_command\[3\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|ps2_command\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|ps2_command\[5\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|ps2_command\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|ps2_command\[7\] " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|ps2_command\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[31\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[31\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[30\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[30\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[29\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[29\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[28\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[28\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[16\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[15\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[14\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[13\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[12\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[11\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[10\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[9\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[8\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[7\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[6\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[5\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[4\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[3\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[2\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[1\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[27\].P_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:mdPipe\[0\].instrStore\[27\].P_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:Latches1\[3\].dx_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:Latches1\[3\].dx_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:Latches1\[4\].dx_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:Latches1\[4\].dx_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:Latches1\[5\].dx_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:Latches1\[5\].dx_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:myprocessor\|DFFx:Latches1\[6\].dx_instr\|q " "Info: Register \"processor:myprocessor\|DFFx:Latches1\[6\].dx_instr\|q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_0_IDLE " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_0_IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_1_DATA_IN " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_1_DATA_IN\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver~2 " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver~3 " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~2 " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~3 " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~4 " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2 " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3 " "Info: Register \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|ALTSYNCRAM 1 " "Info: Removed 1 MSB VCC or GND address nodes from RAM block \"vga_controller:vga_ins\|ColorData:AccessColor\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altsyncram_g5a1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "colordata.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/colordata.v" 81 0 0 } } { "vga_controller.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_controller.v" 76 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 91 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Warning: Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.map.smsg " "Info: Generated suppressed messages file C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "Warning: PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_55j2.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altpll_55j2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "vga_audio_pll.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 64 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5561 " "Info: Implemented 5561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "175 " "Info: Implemented 175 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5272 " "Info: Implemented 5272 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Info: Implemented 104 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 966 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 966 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Info: Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 04:30:57 2015 " "Info: Processing ended: Tue Apr 21 04:30:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Info: Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Info: Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 04:30:58 2015 " "Info: Processing started: Tue Apr 21 04:30:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_55j2.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altpll_55j2.tdf" 28 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_55j2.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altpll_55j2.tdf" 32 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 21604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 21606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 21608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 21610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 21612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 184 " "Critical Warning: No exact pin location assignment(s) for 68 pins of 184 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12932 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[0\] " "Info: Pin debug_word\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[0] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[1\] " "Info: Pin debug_word\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[1] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[2\] " "Info: Pin debug_word\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[2] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[3\] " "Info: Pin debug_word\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[3] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[4\] " "Info: Pin debug_word\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[4] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[5\] " "Info: Pin debug_word\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[5] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[6\] " "Info: Pin debug_word\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[6] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[7\] " "Info: Pin debug_word\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[7] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[8\] " "Info: Pin debug_word\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[8] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[9\] " "Info: Pin debug_word\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[9] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[10\] " "Info: Pin debug_word\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[10] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[11\] " "Info: Pin debug_word\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[11] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[12\] " "Info: Pin debug_word\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[12] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[13\] " "Info: Pin debug_word\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[13] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[14\] " "Info: Pin debug_word\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[14] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[15\] " "Info: Pin debug_word\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[15] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[16\] " "Info: Pin debug_word\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[16] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[17\] " "Info: Pin debug_word\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[17] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[18\] " "Info: Pin debug_word\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[18] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[19\] " "Info: Pin debug_word\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[19] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[20\] " "Info: Pin debug_word\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[20] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[21\] " "Info: Pin debug_word\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[21] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[22\] " "Info: Pin debug_word\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[22] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[23\] " "Info: Pin debug_word\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[23] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[24\] " "Info: Pin debug_word\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[24] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[25\] " "Info: Pin debug_word\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[25] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[26\] " "Info: Pin debug_word\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[26] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[27\] " "Info: Pin debug_word\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[27] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[28\] " "Info: Pin debug_word\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[28] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[29\] " "Info: Pin debug_word\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[29] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[30\] " "Info: Pin debug_word\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[30] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[31\] " "Info: Pin debug_word\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[31] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[0\] " "Info: Pin debug_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[0] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[1\] " "Info: Pin debug_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[1] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[2\] " "Info: Pin debug_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[2] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[3\] " "Info: Pin debug_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[3] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[4\] " "Info: Pin debug_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[4] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[5\] " "Info: Pin debug_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[5] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[6\] " "Info: Pin debug_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[6] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[7\] " "Info: Pin debug_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[7] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[8\] " "Info: Pin debug_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[8] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[9\] " "Info: Pin debug_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[9] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[10\] " "Info: Pin debug_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[10] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[11\] " "Info: Pin debug_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[11] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[0\] " "Info: Pin leds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[0] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[1\] " "Info: Pin leds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[1] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[2\] " "Info: Pin leds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[2] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[3\] " "Info: Pin leds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[3] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[4\] " "Info: Pin leds\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[4] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[5\] " "Info: Pin leds\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[5] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[6\] " "Info: Pin leds\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[6] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[7\] " "Info: Pin leds\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[7] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[0\] " "Info: Pin lcd_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[0] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[1\] " "Info: Pin lcd_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[1] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[2\] " "Info: Pin lcd_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[2] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[3\] " "Info: Pin lcd_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[3] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[4\] " "Info: Pin lcd_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[4] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[5\] " "Info: Pin lcd_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[5] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[6\] " "Info: Pin lcd_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[6] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[7\] " "Info: Pin lcd_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[7] } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rw " "Info: Pin lcd_rw not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_rw } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_en " "Info: Pin lcd_en not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_en } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12936 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rs " "Info: Pin lcd_rs not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_rs } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12937 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_on " "Info: Pin lcd_on not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_on } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12938 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_blon " "Info: Pin lcd_blon not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_blon } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_blon } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12939 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2_clock " "Info: Pin ps2_clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ps2_clock } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2_data " "Info: Pin ps2_data not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ps2_data } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12934 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2121 " "Warning: Found combinational loop of 2121 nodes" { { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[28\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[28\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[28\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[28\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[28\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[23\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[23\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[23\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[23\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[23\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[23\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[23\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[23\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[22\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[22\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[22\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[22\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[22\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[22\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[25\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[25\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[25\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[25\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[25\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[25\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[25\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[25\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[18\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[18\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[18\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[18\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[18\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[21\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[21\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[21\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[21\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[21\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[21\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[21\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[21\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[24\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[24\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[24\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[24\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[24\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[19\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[19\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[19\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[19\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[19\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[19\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[19\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[19\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[16\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[16\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[16\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[16\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[16\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[16\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[13\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[13\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[13\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[13\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[13\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[13\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[14\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[14\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[14\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[14\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[14\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[14\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[15\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[15\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[15\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[15\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[15\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[15\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[15\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[15\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[12\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[12\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[12\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[12\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[12\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[12\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[9\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[9\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[9\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[9\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[9\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[9\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~3\|datad " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[9\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[9\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[26\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[26\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[26\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[26\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[26\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[26\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[11\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[11\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[11\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[11\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[11\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[11\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[27\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[27\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[27\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[27\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[27\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[27\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[27\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[5\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[5\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[5\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[5\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[5\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[5\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[6\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[6\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[6\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[6\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[6\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[6\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~3\|datad " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[7\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[7\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[7\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[7\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[7\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[7\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~3\|datad " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[10\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[10\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[10\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[10\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[10\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[10\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~3\|datad " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[3\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[3\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[3\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[3\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[3\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[3\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~3\|datad " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~3\|datad " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[4\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[4\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[4\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[4\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[4\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[4\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[8\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[8\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[8\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[8\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[8\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[8\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[29\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[29\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[29\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[29\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[29\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[29\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[2\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[2\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[2\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[2\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[2\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[2\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~3\|datad " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[2\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[2\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[1\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[1\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[1\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[1\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[1\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[1\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[0\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegW3~2\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].RegW3~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegW3~2\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegW3~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegBData03~0\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].RegBData03~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegBData03~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegBData03~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegBData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].RegBData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegBData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegBData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandA02~0\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandA02~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandA02~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandA02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegAData03~0\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].RegAData03~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegAData03~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegAData03~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandA02~0\|datac " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandA02~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[1\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[1\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[2\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[2\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[2\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~3\|datac " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~3\|dataa " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[30\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[30\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[30\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[30\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[30\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[30\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[31\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[31\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[31\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[31\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[31\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[31\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[31\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[31\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[30\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[30\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[29\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[29\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[8\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[8\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[4\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[4\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[3\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[3\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[3\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[3\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[3\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[10\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[10\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[7\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[7\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[7\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[7\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[7\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[6\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[6\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[5\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[5\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[5\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[5\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[5\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[27\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[27\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[20\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[20\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[20\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[20\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[20\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[20\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[20\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[20\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegW1~0\|datac " "Warning: Node \"myprocessor\|loop1\[17\].RegW1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[17\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[17\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[17\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[17\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[17\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[17\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[17\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[17\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[11\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[11\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[26\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[26\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[9\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[9\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[9\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[12\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[12\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[15\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[15\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[15\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[14\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[14\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[13\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[13\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[16\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[16\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[19\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[19\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[19\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[24\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[24\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[21\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[21\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[21\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[18\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[18\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[25\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[25\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[25\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[22\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[22\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[23\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[23\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[23\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[28\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[28\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 159 -1 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 322 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 242 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 95 -1 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 156 -1 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 152 -1 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 243 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 255 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 78 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 254 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 155 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "2121 " "Critical Warning: Design contains combinational loop of 2121 nodes. Estimating the delays through the loop." {  } {  } 1 0 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Warning: Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]\|combout " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|isNOP_W~0\|dataa " "Warning: Node \"myprocessor\|isNOP_W~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|isNOP_W~0\|combout " "Warning: Node \"myprocessor\|isNOP_W~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~3\|datab " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~3\|combout " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]\|dataa " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~2\|datad " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~2\|combout " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~3\|dataa " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 11 -1 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 206 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_55j2.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altpll_55j2.tdf" 32 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|altpll_55j2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12665 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 21598 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "out_100hz  " "Info: Automatically promoted node out_100hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_100hz~0 " "Info: Destination node out_100hz~0" {  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_100hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 17245 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_100hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12929 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Extra Info: Packed 32 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 2.5V 1 65 2 " "Info: Number of I/O pins in group: 68 (unused VREF, 2.5V VCCIO, 1 input, 65 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 43 " "Info: I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 49 " "Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 19 53 " "Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1 0 " "Warning: PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/altpll_55j2.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altpll_55j2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "vga_audio_pll.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 64 0 0 } }  } 0 0 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "Warning: PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_55j2:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_55j2.tdf" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/db/altpll_55j2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "vga_audio_pll.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/vga_audio_pll.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 64 0 0 } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 28 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Warning: Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning: Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Warning: Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Warning: Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Warning: Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Warning: Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Warning: Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Warning: Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Warning: Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Warning: Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Warning: Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Warning: Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Warning: Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Warning: Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Warning: Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Warning: Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Warning: Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Warning: Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Warning: Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Warning: Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Warning: Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Warning: Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Warning: Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Warning: Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Warning: Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Warning: Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Warning: Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Warning: Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Warning: Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Warning: Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Warning: Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Warning: Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Warning: Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Warning: Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Warning: Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Warning: Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Warning: Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Warning: Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Warning: Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Warning: Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Warning: Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Warning: Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Warning: Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Warning: Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Warning: Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Warning: Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Warning: Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Warning: Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Warning: Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Warning: Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Warning: Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Warning: Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Warning: Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Warning: Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Warning: Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Warning: Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Warning: Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Warning: Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Warning: Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Warning: Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Warning: Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Warning: Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Warning: Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Warning: Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Warning: Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Warning: Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Warning: Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Warning: Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Warning: Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Warning: Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Warning: Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Warning: Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Warning: Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Warning: Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Warning: Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Warning: Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Warning: Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Warning: Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Warning: Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Warning: Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Warning: Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Warning: Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Warning: Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Warning: Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Warning: Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Warning: Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Warning: Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Warning: Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Warning: Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Warning: Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Warning: Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Warning: Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Warning: Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Warning: Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Warning: Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Warning: Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Warning: Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Warning: Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Warning: Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Warning: Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Warning: Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Warning: Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Warning: Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Warning: Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Warning: Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Warning: Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Warning: Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning: Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning: Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning: Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Warning: Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning: Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Warning: Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Warning: Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Warning: Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Warning: Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Warning: Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Warning: Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Warning: Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Warning: Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Warning: Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Warning: Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Warning: Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Warning: Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Warning: Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Warning: Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Warning: Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Warning: Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Warning: Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Warning: Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Warning: Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Warning: Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:37 " "Info: Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Info: Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X46_Y37 X57_Y48 " "Info: Peak interconnect usage is 48% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:46 " "Info: Fitter routing operations ending: elapsed time is 00:00:46" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Info: Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ps2_clock } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Info: Pin ps2_data has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ps2_data } } } { "skeleton.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/" 0 { } { { 0 { 0 ""} 0 12934 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2546 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2546 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Info: Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 04:33:40 2015 " "Info: Processing ended: Tue Apr 21 04:33:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:42 " "Info: Elapsed time: 00:02:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:40 " "Info: Total CPU time (on all processors): 00:02:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 04:33:41 2015 " "Info: Processing started: Tue Apr 21 04:33:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Warning: Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "Info: set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 04:33:42 2015 " "Info: Processing started: Tue Apr 21 04:33:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skeleton -c skeleton " "Info: Command: quartus_sta skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Warning: Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK2_50 CLOCK2_50 " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK2_50 CLOCK2_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name out_100hz out_100hz " "Info: create_clock -period 1.000 -name out_100hz out_100hz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2121 " "Warning: Found combinational loop of 2121 nodes" { { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~3\|datac " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[18\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[18\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[18\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[18\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[18\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[23\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[23\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[23\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[23\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[23\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[23\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~3\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[27\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[27\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[27\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[27\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[27\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[29\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[29\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[29\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[29\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[29\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[29\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~3\|dataa " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegW1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[19\].RegW1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[19\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[19\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[19\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[19\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[19\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[22\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[22\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[22\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[22\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[22\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[22\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[25\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[25\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[25\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[25\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[25\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[25\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[25\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[25\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~3\|datac " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[21\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[21\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[21\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[21\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[21\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[21\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[21\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[21\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[24\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[24\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[24\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[24\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[24\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~3\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[17\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[17\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[17\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[17\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[17\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[17\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegW1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[14\].RegW1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[14\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[14\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[14\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[14\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[14\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[19\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~3\|dataa " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[20\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[20\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[20\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[20\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[20\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[20\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandB02~0\|dataa " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandB02~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[23\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[26\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~3\|datac " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~3\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[28\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[28\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegW3~1\|datac " "Warning: Node \"myprocessor\|loop1\[28\].RegW3~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[28\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[28\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[18\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[13\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[13\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[13\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[13\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[13\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[13\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegW1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[12\].RegW1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[12\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[12\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[12\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[12\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[12\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegW1~0\|datad " "Warning: Node \"myprocessor\|loop1\[16\].RegW1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[16\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[16\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[16\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[16\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[16\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[20\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegW1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[11\].RegW1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[11\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[11\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[11\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[11\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[11\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[13\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[14\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegW1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[15\].RegW1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[15\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[15\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[15\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[15\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[15\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[15\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[15\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[18\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[19\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[21\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~3\|datad " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[26\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[26\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[26\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[26\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[26\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[26\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[14\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[15\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[17\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[12\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[9\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[9\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegW3~1\|datac " "Warning: Node \"myprocessor\|loop1\[9\].RegW3~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[9\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[9\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[9\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~3\|dataa " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[9\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[9\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[9\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[17\].my_triR4_0~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[13\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[8\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[8\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegW3~1\|datac " "Warning: Node \"myprocessor\|loop1\[8\].RegW3~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[8\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[8\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[8\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[8\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[16\].my_triR8_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegW1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[10\].RegW1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[10\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[10\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[10\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[10\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[10\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~3\|dataa " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[10\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[12\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[11\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[10\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[10\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[10\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[10\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[7\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[7\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegW3~1\|datac " "Warning: Node \"myprocessor\|loop1\[7\].RegW3~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[7\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[7\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[7\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[7\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[7\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[7\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~3\|datac " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[30\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[30\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[30\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[30\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[30\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[30\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[18\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[14\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[10\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[8\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[5\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[5\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[5\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[5\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[5\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[5\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[5\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[5\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[5\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[21\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[13\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[4\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[4\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[4\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[4\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[4\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[4\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[6\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[6\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[6\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[6\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[6\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[6\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[22\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[14\].my_triR8_0~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triL~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[6\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[6\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[6\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~3\|datac " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[4\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[16\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[12\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[8\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[3\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[3\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[3\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[3\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[3\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[3\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].read_status1~2\|dataa " "Warning: Node \"myprocessor\|loop1\[3\].read_status1~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~5\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[3\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[3\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[31\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[31\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegW3~1\|dataa " "Warning: Node \"myprocessor\|loop1\[31\].RegW3~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[31\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[31\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[31\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[13\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[12\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[23\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[10\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[18\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[9\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[19\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[9\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[6\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[6\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegW1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[1\].RegW1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[1\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[1\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[1\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[1\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[1\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~3\|datab " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~3\|combout " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegW1~0\|datab " "Warning: Node \"myprocessor\|loop1\[2\].RegW1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[2\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegW3~1\|datab " "Warning: Node \"myprocessor\|loop1\[2\].RegW3~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegW3~1\|combout " "Warning: Node \"myprocessor\|loop1\[2\].RegW3~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[2\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[2\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[2\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[2\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[10\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~1\|combout " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~2\|combout " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegW1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].RegW1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegW1~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegW1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegW3~2\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].RegW3~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegW3~2\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegW3~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegBData03~0\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].RegBData03~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegBData03~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegBData03~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegBData03~1\|datad " "Warning: Node \"myprocessor\|loop1\[0\].RegBData03~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegBData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegBData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[1\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[0\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandA02~0\|datab " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandA02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandA02~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandA02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[6\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[4\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[2\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[0\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegAData03~0\|dataa " "Warning: Node \"myprocessor\|loop1\[0\].RegAData03~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].RegAData03~0\|combout " "Warning: Node \"myprocessor\|loop1\[0\].RegAData03~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[0\].ALUOperandA02~0\|datac " "Warning: Node \"myprocessor\|loop1\[0\].ALUOperandA02~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[2\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[2\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[2\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[2\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|S\[1\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[1\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegAData03~1\|datac " "Warning: Node \"myprocessor\|loop1\[1\].RegAData03~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[1\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[1\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[1\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[2\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[2\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[0\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[31\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[31\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[31\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[31\].read_status1~0\|datac " "Warning: Node \"myprocessor\|loop1\[31\].read_status1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[15\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[11\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[7\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triL~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice00\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[3\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[3\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[3\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[3\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[1\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triL~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[0\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegAData03~1\|datac " "Warning: Node \"myprocessor\|loop1\[4\].RegAData03~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[4\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[4\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[4\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[2\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triL~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[1\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[5\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[5\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[5\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[5\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[3\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[4\].my_tri1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].read_status1~2\|datab " "Warning: Node \"myprocessor\|loop1\[30\].read_status1~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[30\].my_tri~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[3\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[30\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[30\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandB02~0\|datac " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandB02~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[30\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[30\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[29\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[29\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[1\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[3\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[15\].my_triR8_0~4\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triL~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~4\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[1\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[7\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[7\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[7\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[7\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[5\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[4\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triL~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~8\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[8\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[8\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[8\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[8\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[6\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[5\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[3\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~6\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[1\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[9\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[9\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[9\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[9\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[8\].my_tri1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[7\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[6\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triL~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[26\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[26\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[26\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[24\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[27\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[2\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[0\].my_triR~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[7\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[15\].my_triL16_2~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[15\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[15\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[15\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[15\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[3\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[19\].my_triR8_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[11\].my_triR8_0~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~7\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|P\[3\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|Go~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[2\].my_slice\|loop1\[3\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[11\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[11\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[11\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[11\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[10\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[8\].my_triR8_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[0\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~14\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[16\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[16\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[16\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~11\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[20\].my_triR8_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[12\].my_triR8_0~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[0\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[12\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[12\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[12\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[12\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[11\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[10\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[9\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[7\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triL~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[13\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[13\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~9\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|P\[1\]~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[13\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[13\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[1\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[14\].my_tri1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[4\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[12\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[0\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegAData03~1\|dataa " "Warning: Node \"myprocessor\|loop1\[28\].RegAData03~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[28\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[28\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[28\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop8\[0\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[4\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[0\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[20\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[20\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[20\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[16\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[22\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[6\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[14\].my_triL16_2~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[14\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[14\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[14\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[14\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~10\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[3\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|loop1\[15\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[16\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[16\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[13\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[11\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[9\].my_triR4_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[5\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[1\].my_triL~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[1\].my_triL16~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[17\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[17\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[17\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[17\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~12\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[1\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[22\].my_triR2_0~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[24\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[0\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[8\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[24\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[24\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri1~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[1\]~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[24\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[24\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[0\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[27\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[25\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[5\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~2\|datad " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[21\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[21\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[21\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri1~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~15\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~0\|datab " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~0\|combout " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~1\|datab " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[23\].my_triR2_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[1\].my_triR~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[17\].my_triR8_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[9\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].read_status1~2\|datac " "Warning: Node \"myprocessor\|loop1\[25\].read_status1~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[25\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[25\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~18\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[25\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[25\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].read_status1~0\|dataa " "Warning: Node \"myprocessor\|loop1\[27\].read_status1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[26\].read_status1~1\|datad " "Warning: Node \"myprocessor\|loop1\[26\].read_status1~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[28\].my_triR2_0~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[6\].my_triL16_2~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[22\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[22\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandB02~0\|datad " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandB02~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[22\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri1~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|C~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[1\].my_tri5~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~17\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[19\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[19\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[3\].my_triR~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[3\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[3\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[19\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[19\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[19\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[19\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[20\].read_status1~0\|datad " "Warning: Node \"myprocessor\|loop1\[20\].read_status1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[15\].my_triR2_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[17\].my_triR2_0~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[25\].my_triR4_0~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[21\].my_triR4_0~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop4\[5\].my_triR~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[13\].my_triL16_2~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[2\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegBData03~2\|datab " "Warning: Node \"myprocessor\|loop1\[29\].RegBData03~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[29\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandB02~0\|datab " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandB02~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[1\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|loop1\[1\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[29\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[29\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|C~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|my_slice2\|S\[0\]\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].ALUOperandA02~1\|datac " "Warning: Node \"myprocessor\|loop1\[27\].ALUOperandA02~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[27\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[11\].my_triL16_2~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[3\].my_tri5~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~19\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|Go~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[27\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[27\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[27\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[27\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|C~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|loop1\[1\].my_tri5~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~20\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[6\].my_slice\|S\[0\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].ALUOperandA02~1\|datad " "Warning: Node \"myprocessor\|loop1\[23\].ALUOperandA02~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].ALUOperandA02~1\|combout " "Warning: Node \"myprocessor\|loop1\[23\].ALUOperandA02~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop3\[23\].my_triR8_0~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[7\].my_triL16_2~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|loop1\[3\].my_tri5~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~16\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[5\].my_slice\|Go~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegAData03~1\|datab " "Warning: Node \"myprocessor\|loop1\[23\].RegAData03~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].RegAData03~1\|combout " "Warning: Node \"myprocessor\|loop1\[23\].RegAData03~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[23\].ALUOperandA02~1\|datab " "Warning: Node \"myprocessor\|loop1\[23\].ALUOperandA02~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[22\].read_status1~1\|dataa " "Warning: Node \"myprocessor\|loop1\[22\].read_status1~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[21\].read_status1~1\|datac " "Warning: Node \"myprocessor\|loop1\[21\].read_status1~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[20\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop7\[24\].my_triR2_0~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop5\[26\].my_triR4_0~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop6\[2\].my_triR~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|dataa " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_14\|loop2\[2\].my_triL16_2~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datab " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~1\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegBData03~2\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].RegBData03~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].RegBData03~2\|combout " "Warning: Node \"myprocessor\|loop1\[18\].RegBData03~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandB02~0\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandB02~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandB02~0\|combout " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandB02~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri5~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri1~0\|datac " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri1~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri1~0\|combout " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|loop1\[2\].my_tri1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|C\[3\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|Ci~13\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|Go~1\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datad " "Warning: Node \"myprocessor\|data_ALU\|addsub\|comb_13\|loop1\[4\].my_slice\|S\[2\]\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|loop1\[18\].ALUOperandA02~1\|dataa " "Warning: Node \"myprocessor\|loop1\[18\].ALUOperandA02~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 181 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 302 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 322 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 324 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 310 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 306 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 230 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 236 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 248 0 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 317 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 174 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 95 -1 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 156 -1 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 159 -1 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 217 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 223 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 218 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 79 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 152 -1 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 313 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 242 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 231 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 243 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 254 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 255 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 78 0 0 } } { "auxiliary.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/auxiliary.v" 155 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "2121 " "Critical Warning: Design contains combinational loop of 2121 nodes. Estimating the delays through the loop." {  } {  } 1 0 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Warning: Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]\|combout " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|isNOP_W~0\|datab " "Warning: Node \"myprocessor\|isNOP_W~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|isNOP_W~0\|combout " "Warning: Node \"myprocessor\|isNOP_W~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~3\|datab " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~3\|combout " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]\|dataa " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~2\|datab " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~2\|combout " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "myprocessor\|Controller2\|hold\[3\]~3\|dataa " "Warning: Node \"myprocessor\|Controller2\|hold\[3\]~3\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/control.v" 11 -1 0 } } { "processor.v" "" { Text "C:/Users/Juwan Hong/Desktop/FinalProject ECE v 3.0/processor.v" 206 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Info: Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 04:34:00 2015 " "Info: Processing ended: Tue Apr 21 04:34:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.350 " "Info: Worst-case setup slack is -26.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.350       -75.342 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -26.350       -75.342 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.860    -16755.908 out_100hz  " "Info:   -20.860    -16755.908 out_100hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.049      -142.115 CLOCK_50  " "Info:    -3.049      -142.115 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.013 " "Info: Worst-case hold slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013         0.000 CLOCK_50  " "Info:     0.013         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364         0.000 out_100hz  " "Info:     0.364         0.000 out_100hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.432         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.349 " "Info: Worst-case recovery slack is -2.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349       -90.213 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.349       -90.213 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.011 " "Info: Worst-case removal slack is 2.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.011         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     2.011         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -72.390 CLOCK_50  " "Info:    -3.000       -72.390 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693     -2369.660 out_100hz  " "Info:    -2.693     -2369.660 out_100hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.893         0.000 CLOCK2_50  " "Info:     9.893         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    19.700         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.919 " "Info: Worst-case setup slack is -21.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.919       -63.714 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   -21.919       -63.714 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.343    -15580.929 out_100hz  " "Info:   -19.343    -15580.929 out_100hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.730      -125.320 CLOCK_50  " "Info:    -2.730      -125.320 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.047 " "Info: Worst-case hold slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047         0.000 CLOCK_50  " "Info:     0.047         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360         0.000 out_100hz  " "Info:     0.360         0.000 out_100hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.389         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.011 " "Info: Worst-case recovery slack is -2.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011       -77.193 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.011       -77.193 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.814 " "Info: Worst-case removal slack is 1.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.814         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.814         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -72.390 CLOCK_50  " "Info:    -3.000       -72.390 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649     -2365.480 out_100hz  " "Info:    -2.649     -2365.480 out_100hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.893         0.000 CLOCK2_50  " "Info:     9.893         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.703         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    19.703         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{out_100hz\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{out_100hz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.387 " "Info: Worst-case setup slack is -10.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.387     -8076.833 out_100hz  " "Info:   -10.387     -8076.833 out_100hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.529       -14.368 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.529       -14.368 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969       -39.635 CLOCK_50  " "Info:    -0.969       -39.635 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.205 " "Info: Worst-case hold slack is -0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205        -0.205 CLOCK_50  " "Info:    -0.205        -0.205 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155         0.000 out_100hz  " "Info:     0.155         0.000 out_100hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.186         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.827 " "Info: Worst-case recovery slack is -0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827       -29.844 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.827       -29.844 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.934 " "Info: Worst-case removal slack is 0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.934         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -60.279 CLOCK_50  " "Info:    -3.000       -60.279 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000     -1740.000 out_100hz  " "Info:    -1.000     -1740.000 out_100hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.600         0.000 CLOCK2_50  " "Info:     9.600         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.761         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    19.761         0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2153 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Info: Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 04:34:53 2015 " "Info: Processing ended: Tue Apr 21 04:34:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Info: Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Info: Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5665 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5665 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
