{"vcs1":{"timestamp_begin":1730986347.370501823, "rt":2.01, "ut":0.85, "st":0.26}}
{"vcselab":{"timestamp_begin":1730986349.463070163, "rt":1.70, "ut":0.30, "st":0.15}}
{"link":{"timestamp_begin":1730986351.236218066, "rt":0.35, "ut":0.16, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730986346.714236883}
{"VCS_COMP_START_TIME": 1730986346.714236883}
{"VCS_COMP_END_TIME": 1730986352.866263943}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332012}}
{"stitch_vcselab": {"peak_mem": 231524}}
