\doxysection{hello\+\_\+fpga Namespace Reference}
\label{namespacehello__fpga}\index{hello\_fpga@{hello\_fpga}}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classhello__fpga_1_1he__cmd}{he\+\_\+cmd}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__dfh}{he\+\_\+dfh}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__dsm__base}{he\+\_\+dsm\+\_\+base}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__ctl}{he\+\_\+ctl}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__info}{he\+\_\+info}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__num__lines}{he\+\_\+wr\+\_\+num\+\_\+lines}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__byte__enable}{he\+\_\+wr\+\_\+byte\+\_\+enable}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__config}{he\+\_\+wr\+\_\+config}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__addr__table__ctrl}{he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__addr__table__data}{he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+data}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__rd__num__lines}{he\+\_\+rd\+\_\+num\+\_\+lines}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__rd__config}{he\+\_\+rd\+\_\+config}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__rd__addr__table__ctrl}{he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+ctrl}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__rd__addr__table__data}{he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+data}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__err__status}{he\+\_\+err\+\_\+status}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__cache__dsm__status}{he\+\_\+cache\+\_\+dsm\+\_\+status}}
\item 
class \mbox{\hyperlink{classhello__fpga_1_1hello__fpga}{hello\+\_\+fpga}}
\item 
class \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd}{he\+\_\+cache\+\_\+cmd}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__dfh_8____unnamed3____}{he\+\_\+dfh.\+\_\+\+\_\+unnamed3\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__dsm__base_8____unnamed6____}{he\+\_\+dsm\+\_\+base.\+\_\+\+\_\+unnamed6\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__ctl_8____unnamed9____}{he\+\_\+ctl.\+\_\+\+\_\+unnamed9\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__info_8____unnamed12____}{he\+\_\+info.\+\_\+\+\_\+unnamed12\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__num__lines_8____unnamed15____}{he\+\_\+wr\+\_\+num\+\_\+lines.\+\_\+\+\_\+unnamed15\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____}{he\+\_\+wr\+\_\+byte\+\_\+enable.\+\_\+\+\_\+unnamed18\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__config_8____unnamed21____}{he\+\_\+wr\+\_\+config.\+\_\+\+\_\+unnamed21\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____}{he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl.\+\_\+\+\_\+unnamed24\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____}{he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+data.\+\_\+\+\_\+unnamed27\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__rd__num__lines_8____unnamed30____}{he\+\_\+rd\+\_\+num\+\_\+lines.\+\_\+\+\_\+unnamed30\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__rd__config_8____unnamed33____}{he\+\_\+rd\+\_\+config.\+\_\+\+\_\+unnamed33\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____}{he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+ctrl.\+\_\+\+\_\+unnamed36\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____}{he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+data.\+\_\+\+\_\+unnamed39\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__err__status_8____unnamed42____}{he\+\_\+err\+\_\+status.\+\_\+\+\_\+unnamed42\+\_\+\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{namespacehello__fpga_adef8d944c6fcc0d7e3ae45b39d4d5627}{test\+\_\+afu}} = \mbox{\hyperlink{classopae_1_1afu__test_1_1afu}{opae\+::afu\+\_\+test\+::afu}}
\item 
using \mbox{\hyperlink{namespacehello__fpga_aaf2b708aef68575d6f707cd88444d81a}{test\+\_\+command}} = \mbox{\hyperlink{classopae_1_1afu__test_1_1command}{opae\+::afu\+\_\+test\+::command}}
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \{ \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b}{HE\+\_\+\+DFH}} = 0x0000
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f}{HE\+\_\+\+ID\+\_\+L}} = 0x0008
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0}{HE\+\_\+\+ID\+\_\+H}} = 0x0010
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28}{HE\+\_\+\+DFH\+\_\+\+RSVD0}} = 0x0018
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1}{HE\+\_\+\+DFH\+\_\+\+RSVD1}} = 0x0020
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754}{HE\+\_\+\+SCRATCHPAD0}} = 0x028
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592}{HE\+\_\+\+DSM\+\_\+\+BASE}} = 0x030
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede}{HE\+\_\+\+CTL}} = 0x038
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc}{HE\+\_\+\+INFO}} = 0x040
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5}{HE\+\_\+\+WR\+\_\+\+NUM\+\_\+\+LINES}} = 0x048
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d}{HE\+\_\+\+WR\+\_\+\+BYTE\+\_\+\+ENABLE}} = 0x050
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35}{HE\+\_\+\+WR\+\_\+\+CONFIG}} = 0x058
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627}{HE\+\_\+\+WR\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+CTRL}} = 0x060
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b}{HE\+\_\+\+WR\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+DATA}} = 0x068
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d}{HE\+\_\+\+RD\+\_\+\+NUM\+\_\+\+LINES}} = 0x070
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be}{HE\+\_\+\+RD\+\_\+\+CONFIG}} = 0x078
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f}{HE\+\_\+\+RD\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+CTRL}} = 0x080
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f}{HE\+\_\+\+RD\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+DATA}} = 0x088
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e}{HE\+\_\+\+ERROR\+\_\+\+STATUS}} = 0x090
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c}{HE\+\_\+\+ERROR\+\_\+\+EXP\+\_\+\+DATA}} = 0x098
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742}{HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA0}} = 0x0\+A0
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e}{HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA1}} = 0x0\+A8
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436}{HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA2}} = 0x0\+B0
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37}{HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA3}} = 0x0\+B8
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747}{HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA4}} = 0x0\+C0
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e}{HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA5}} = 0x0\+C8
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228}{HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA6}} = 0x0\+D0
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656}{HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA7}} = 0x0\+D8
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7}{he\+\_\+rd\+\_\+opcode}} \{ \mbox{\hyperlink{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8}{RD\+\_\+\+LINE\+\_\+I}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f}{RD\+\_\+\+LINE\+\_\+S}} = 0x1
, \mbox{\hyperlink{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d}{RD\+\_\+\+LINE\+\_\+\+EM}} = 0x2
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4cea}{he\+\_\+wr\+\_\+opcode}} \{ \newline
\mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d}{WR\+\_\+\+LINE\+\_\+I}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632}{WR\+\_\+\+LINE\+\_\+M}} = 0x1
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483}{WR\+\_\+\+PUSH\+\_\+I}} = 0x2
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad}{WR\+\_\+\+BARRIER\+\_\+\+FRNCE}} = 0x3
, \newline
\mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196}{WR\+\_\+\+FLUSH\+\_\+\+CL}} = 0x4
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c}{WR\+\_\+\+FLUSH\+\_\+\+CL\+\_\+\+HCOH}} = 0x5
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38}{WR\+\_\+\+FLUSH\+\_\+\+CL\+\_\+\+DCOH}} = 0x6
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a99b54a6c59fb3f11737e224c99bcf217}{he\+\_\+test\+\_\+mode}} \{ \mbox{\hyperlink{namespacehello__fpga_a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3}{HE\+\_\+\+HELLO\+\_\+\+FPGA}} = 0x0
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0}{he\+\_\+target}} \{ \mbox{\hyperlink{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81}{HE\+\_\+\+TARGET\+\_\+\+HOST}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9}{HE\+\_\+\+TARGET\+\_\+\+FPGA}} = 0x1
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1a}{he\+\_\+cxl\+\_\+latency}} \{ \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202}{HE\+\_\+\+CXL\+\_\+\+LATENCY\+\_\+\+NONE}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3}{HE\+\_\+\+CXL\+\_\+\+RD\+\_\+\+LATENCY}} = 0x1
, \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c}{HE\+\_\+\+CXL\+\_\+\+WR\+\_\+\+LATENCY}} = 0x2
, \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182}{HE\+\_\+\+CXL\+\_\+\+RD\+\_\+\+WR\+\_\+\+LATENCY}} = 0x3
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4}{he\+\_\+bisa\+\_\+support}} \{ \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123}{HOSTMEM\+\_\+\+BIAS}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f}{HOST\+\_\+\+BIAS\+\_\+\+NA}} = 0x1
, \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522}{FPGAMEM\+\_\+\+HOST\+\_\+\+BIAS}} = 0x2
, \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e}{FPGAMEM\+\_\+\+DEVICE\+\_\+\+BIAS}} = 0x3
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459}{he\+\_\+cxl\+\_\+dev}} \{ \mbox{\hyperlink{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399}{HE\+\_\+\+CXL\+\_\+\+DEVICE0}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2}{HE\+\_\+\+CXL\+\_\+\+DEVICE1}} = 0x1
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634ca}{he\+\_\+addrtable\+\_\+size}} \{ \newline
\mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE4096}} = 0xC
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE2048}} = 0xB
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE1024}} = 0xA
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE512}} = 0x9
, \newline
\mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE256}} = 0x8
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE128}} = 0x7
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE64}} = 0x6
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE32}} = 0x5
, \newline
\mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE16}} = 0x4
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE8}} = 0x3
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE4}} = 0x2
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258}{HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE2}} = 0x1
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cd}{he\+\_\+traffic\+\_\+enable}} \{ \mbox{\hyperlink{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff}{HE\+\_\+\+ENABLE\+\_\+\+TRAFFIC\+\_\+\+STAGE}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565}{HE\+\_\+\+SIP\+\_\+\+SEQ\+\_\+\+STAGE}} = 0x1
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a094eedd5b254c38c0de5e0523a2750de}{HE\+\_\+\+CACHE\+\_\+\+TEST\+\_\+\+TIMEOUT}} = 30000
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a2d3524a49468fd2cf2f7de9045ab1c47}{HE\+\_\+\+CACHE\+\_\+\+TEST\+\_\+\+SLEEP\+\_\+\+INVL}} = 100
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a76fa42340ade7d46ade85c334cdf6352}{CL}} = 64
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_aa143e52c0533a63c1cc963597d540128}{KB}} = 1024
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_af4a0543bd451d12284a92c9d33930ea5}{MB}} = \mbox{\hyperlink{namespacehello__fpga_aa143e52c0533a63c1cc963597d540128}{KB}} $\ast$ 1024
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a85a3369d653bae9ec631cff6e5428301}{BUFFER\+\_\+\+SIZE\+\_\+2\+MB}} = 2 $\ast$ \mbox{\hyperlink{namespacehello__fpga_af4a0543bd451d12284a92c9d33930ea5}{MB}}
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a58603c424af273424ab307943286c12d}{BUFFER\+\_\+\+SIZE\+\_\+32\+KB}} = 32 $\ast$ \mbox{\hyperlink{namespacehello__fpga_aa143e52c0533a63c1cc963597d540128}{KB}}
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_aff6fdfc524dcb0a794aee05c7637fe2f}{FPGA\+\_\+32\+KB\+\_\+\+CACHE\+\_\+\+LINES}} = (32 $\ast$ \mbox{\hyperlink{namespacehello__fpga_aa143e52c0533a63c1cc963597d540128}{KB}}) / 64
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_ad283866644364911ac083135181ac2be}{FPGA\+\_\+2\+MB\+\_\+\+CACHE\+\_\+\+LINES}} = (2 $\ast$ \mbox{\hyperlink{namespacehello__fpga_af4a0543bd451d12284a92c9d33930ea5}{MB}}) / 64
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a1e9e2648346baa60a0f6211f9a284a04}{FPGA\+\_\+512\+CACHE\+\_\+\+LINES}} = 512
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a85764c193b527d68458813f561a8416f}{HELLO\+\_\+\+FPGA\+\_\+\+NUMCACHE\+\_\+\+LINES}} = 5
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_af8421bbe5c82420605f63ac2d6017d80}{he\+\_\+test\+\_\+modes}}
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_a3854ee58186c9347b9e6f40fab1d4111}{he\+\_\+targets}}
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_a726d4af37b742e10979998c20618380c}{he\+\_\+bias}}
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_ad702dd8dfc4e378848e43406c99078b2}{he\+\_\+cxl\+\_\+device}}
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_a64c2430934a9728d30d630039b79b2bc}{traffic\+\_\+enable}}
\item 
std\+::map$<$ uint32\+\_\+t, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_a077c65c743b0848871dcfb005df7263c}{addrtable\+\_\+size}}
\end{DoxyCompactItemize}


\doxysubsection{Data Structure Documentation}
\index{hello\_fpga::he\_cache\_dsm\_status@{hello\_fpga::he\_cache\_dsm\_status}}\label{structhello__fpga_1_1he__cache__dsm__status}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+cache\+\_\+dsm\+\_\+status}


Definition at line 267 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a12d59ba57032563b32ecd46f1ddd7532}} 
uint32\_t&
test\_completed: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a0cb51f879357f6340acf70faee96f84d}} 
uint32\_t&
dsm\_number: 15&
\\
\hline

\mbox{\label{namespacehello__fpga_a09637455d734fd0902441d6d1af8009b}} 
uint32\_t&
res1: 16&
\\
\hline

\mbox{\label{namespacehello__fpga_a515795201ea0fbab85c01d87744d59be}} 
uint32\_t&
err\_vector: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a752e6b346ec430de81702bbe985b8478}} 
uint64\_t&
num\_ticks: 64&
\\
\hline

\mbox{\label{namespacehello__fpga_a79a08c4a27508c36513d8b39bced6856}} 
uint32\_t&
num\_reads: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_ad2b3abdadc346f3b1ac456196b91f24f}} 
uint32\_t&
num\_writes: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a2445cecca01d1790db6cf9a1c2d8bc2a}} 
uint32\_t&
penalty\_start: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a70a69c01df06d52ef53a23d6a328acf1}} 
uint32\_t&
penalty\_end: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a6fb4bf4fb1be5e2e24d70a2b688d47d3}} 
uint32\_t&
actual\_data: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a50368a48e0bb7d35d926d3cf2a55f2d3}} 
uint32\_t&
expected\_data: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_ab42a06b4e337c7f362db9aecad8253b1}} 
uint32\_t&
res5\mbox{[}2\mbox{]}&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_dfh.\_\_unnamed3\_\_@{hello\_fpga::he\_dfh.\_\_unnamed3\_\_}}\label{structhello__fpga_1_1he__dfh_8____unnamed3____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+dfh.\+\_\+\+\_\+unnamed3\+\_\+\+\_\+}


Definition at line 104 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_ab18ae725c16f7d13bebcf9a10965a91d}} 
uint64\_t&
CcipVersionNumber: 12&
\\
\hline

\mbox{\label{namespacehello__fpga_a8990d1a04a0288d5610740229a1d710f}} 
uint64\_t&
AfuMajVersion: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_a717c28589ac515ac0fe0037939fee723}} 
uint64\_t&
NextDfhOffset: 24&
\\
\hline

\mbox{\label{namespacehello__fpga_aecd284e164bdc984d109aea9e86e695c}} 
uint64\_t&
EOL: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a942d4e37dd5607ab68e54755540d4a47}} 
uint64\_t&
Reserved: 19&
\\
\hline

\mbox{\label{namespacehello__fpga_ad3abdac08cd922b2c2e5fe50b23ae5b2}} 
uint64\_t&
FeatureType: 4&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_dsm\_base.\_\_unnamed6\_\_@{hello\_fpga::he\_dsm\_base.\_\_unnamed6\_\_}}\label{structhello__fpga_1_1he__dsm__base_8____unnamed6____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+dsm\+\_\+base.\+\_\+\+\_\+unnamed6\+\_\+\+\_\+}


Definition at line 118 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a7a2e3d4c39e049659c85bedc400d04d7}} 
uint64\_t&
DsmBase: 64&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_ctl.\_\_unnamed9\_\_@{hello\_fpga::he\_ctl.\_\_unnamed9\_\_}}\label{structhello__fpga_1_1he__ctl_8____unnamed9____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+ctl.\+\_\+\+\_\+unnamed9\+\_\+\+\_\+}


Definition at line 127 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a413c7c71e8225663455de88e7693026f}} 
uint64\_t&
ResetL: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_aa6122a65eaa676f700ae68d393054a37}} 
uint64\_t&
Start: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_aff7373bf6fefae550cf7a7d7431a3cbc}} 
uint64\_t&
ForcedTestCmpl: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a355866a76cb4578ae11a08d2c68a3fb8}} 
uint64\_t&
bias\_support: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a942d4e37dd5607ab68e54755540d4a47}} 
uint64\_t&
Reserved: 59&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_info.\_\_unnamed12\_\_@{hello\_fpga::he\_info.\_\_unnamed12\_\_}}\label{structhello__fpga_1_1he__info_8____unnamed12____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+info.\+\_\+\+\_\+unnamed12\+\_\+\+\_\+}


Definition at line 140 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a409e358f64917dbe8b6ac2ae142f0532}} 
uint64\_t&
write\_addr\_table\_size: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_abafdaa1c66c594388107242944f8e182}} 
uint64\_t&
read\_addr\_table\_size: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_a942d4e37dd5607ab68e54755540d4a47}} 
uint64\_t&
Reserved: 56&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_num\_lines.\_\_unnamed15\_\_@{hello\_fpga::he\_wr\_num\_lines.\_\_unnamed15\_\_}}\label{structhello__fpga_1_1he__wr__num__lines_8____unnamed15____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+num\+\_\+lines.\+\_\+\+\_\+unnamed15\+\_\+\+\_\+}


Definition at line 151 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a04c4bda156e24e30095580f754d2baae}} 
uint64\_t&
write\_num\_lines: 16&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 48&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_byte\_enable.\_\_unnamed18\_\_@{hello\_fpga::he\_wr\_byte\_enable.\_\_unnamed18\_\_}}\label{structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+byte\+\_\+enable.\+\_\+\+\_\+unnamed18\+\_\+\+\_\+}


Definition at line 161 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a9cd78695742babe209a3ae2d19a9f487}} 
uint64\_t&
write\_byte\_enable: 64&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_config.\_\_unnamed21\_\_@{hello\_fpga::he\_wr\_config.\_\_unnamed21\_\_}}\label{structhello__fpga_1_1he__wr__config_8____unnamed21____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+config.\+\_\+\+\_\+unnamed21\+\_\+\+\_\+}


Definition at line 170 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a39bbf8f3a91bd2bf34e1b019eb8e3757}} 
uint64\_t&
write\_traffic\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_abbcd533076ac57dfb4faccad32a40a47}} 
uint64\_t&
continuous\_mode\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a4e3ab1b93dfa6fc41ce1a432f784830b}} 
uint64\_t&
waitfor\_completion: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a82595b3061136abd20a8680b652b9c92}} 
uint64\_t&
preread\_sync\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a8ce194270c81e5cd9e4636552c6b435d}} 
uint64\_t&
postread\_sync\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a622b5dd94df8d38fdb95dcb7f0684354}} 
uint64\_t&
data\_pattern: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a3109ca2a59c024a637d163975a027d12}} 
uint64\_t&
cl\_evict\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a882c467d02aec1bcbdb94b1a18d9b210}} 
uint64\_t&
opcode: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_a99130608aa1134c70e232717498cd4ae}} 
uint64\_t&
line\_repeat\_count: 8&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 44&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_addr\_table\_ctrl.\_\_unnamed24\_\_@{hello\_fpga::he\_wr\_addr\_table\_ctrl.\_\_unnamed24\_\_}}\label{structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl.\+\_\+\+\_\+unnamed24\+\_\+\+\_\+}


Definition at line 188 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_afa0605e0c361b4d97eb76beb46e12ed4}} 
uint64\_t&
enable\_address\_table: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_ab3a002a398f5a657b2971a9b417a9850}} 
uint64\_t&
enable\_address\_stride: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a47101375aa96fa02cfb1d55fd00af989}} 
uint64\_t&
stride: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 60&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_addr\_table\_data.\_\_unnamed27\_\_@{hello\_fpga::he\_wr\_addr\_table\_data.\_\_unnamed27\_\_}}\label{structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+data.\+\_\+\+\_\+unnamed27\+\_\+\+\_\+}


Definition at line 200 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a78d9019fc5b454bf912bed7595d9f434}} 
uint64\_t&
address\_table\_value: 64&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_rd\_num\_lines.\_\_unnamed30\_\_@{hello\_fpga::he\_rd\_num\_lines.\_\_unnamed30\_\_}}\label{structhello__fpga_1_1he__rd__num__lines_8____unnamed30____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+rd\+\_\+num\+\_\+lines.\+\_\+\+\_\+unnamed30\+\_\+\+\_\+}


Definition at line 209 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a40616ff53c294fe14f47e171881250e5}} 
uint64\_t&
read\_num\_lines: 16&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 48&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_rd\_config.\_\_unnamed33\_\_@{hello\_fpga::he\_rd\_config.\_\_unnamed33\_\_}}\label{structhello__fpga_1_1he__rd__config_8____unnamed33____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+rd\+\_\+config.\+\_\+\+\_\+unnamed33\+\_\+\+\_\+}


Definition at line 219 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a9aa6fb6e85ad466e5fb25f8c78698326}} 
uint64\_t&
read\_traffic\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_ac54927e17e42434020bcb10dfbdf704a}} 
uint64\_t&
continuous\_mode\_Enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a4e3ab1b93dfa6fc41ce1a432f784830b}} 
uint64\_t&
waitfor\_completion: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_aedb8dfd59548687260e8ee5d4f2f98c1}} 
uint64\_t&
prewrite\_sync\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_aebda1b9f4a54b21dd8a600aaa1561bdc}} 
uint64\_t&
postwrite\_sync\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a622b5dd94df8d38fdb95dcb7f0684354}} 
uint64\_t&
data\_pattern: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a3109ca2a59c024a637d163975a027d12}} 
uint64\_t&
cl\_evict\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a882c467d02aec1bcbdb94b1a18d9b210}} 
uint64\_t&
opcode: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_a99130608aa1134c70e232717498cd4ae}} 
uint64\_t&
line\_repeat\_count: 8&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 44&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_rd\_addr\_table\_ctrl.\_\_unnamed36\_\_@{hello\_fpga::he\_rd\_addr\_table\_ctrl.\_\_unnamed36\_\_}}\label{structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+ctrl.\+\_\+\+\_\+unnamed36\+\_\+\+\_\+}


Definition at line 237 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_afa0605e0c361b4d97eb76beb46e12ed4}} 
uint64\_t&
enable\_address\_table: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_ab3a002a398f5a657b2971a9b417a9850}} 
uint64\_t&
enable\_address\_stride: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a47101375aa96fa02cfb1d55fd00af989}} 
uint64\_t&
stride: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 60&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_rd\_addr\_table\_data.\_\_unnamed39\_\_@{hello\_fpga::he\_rd\_addr\_table\_data.\_\_unnamed39\_\_}}\label{structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+data.\+\_\+\+\_\+unnamed39\+\_\+\+\_\+}


Definition at line 249 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a78d9019fc5b454bf912bed7595d9f434}} 
uint64\_t&
address\_table\_value: 64&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_err\_status.\_\_unnamed42\_\_@{hello\_fpga::he\_err\_status.\_\_unnamed42\_\_}}\label{structhello__fpga_1_1he__err__status_8____unnamed42____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+err\+\_\+status.\+\_\+\+\_\+unnamed42\+\_\+\+\_\+}


Definition at line 258 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_ace29e8f64e6faa54eea929ee7b698c7f}} 
uint64\_t&
data\_error: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a2e59fd4a2e93f065e82bde5d425fd332}} 
uint64\_t&
rsvd1: 15&
\\
\hline

\mbox{\label{namespacehello__fpga_a94657f12bf0cd985092032df2e94de31}} 
uint64\_t&
err\_index: 16&
\\
\hline

\mbox{\label{namespacehello__fpga_a0fcc3e567374f3c99a54d84d9697d68f}} 
uint64\_t&
rsvd2: 32&
\\
\hline

\end{DoxyFields}


\doxysubsection{Typedef Documentation}
\mbox{\label{namespacehello__fpga_adef8d944c6fcc0d7e3ae45b39d4d5627}} 
\index{hello\_fpga@{hello\_fpga}!test\_afu@{test\_afu}}
\index{test\_afu@{test\_afu}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{test\_afu}{test\_afu}}
{\footnotesize\ttfamily using \mbox{\hyperlink{namespacehello__fpga_adef8d944c6fcc0d7e3ae45b39d4d5627}{hello\+\_\+fpga\+::test\+\_\+afu}} = typedef \mbox{\hyperlink{classopae_1_1afu__test_1_1afu}{opae\+::afu\+\_\+test\+::afu}}}



Definition at line 374 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_aaf2b708aef68575d6f707cd88444d81a}} 
\index{hello\_fpga@{hello\_fpga}!test\_command@{test\_command}}
\index{test\_command@{test\_command}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{test\_command}{test\_command}}
{\footnotesize\ttfamily using \mbox{\hyperlink{namespacehello__fpga_aaf2b708aef68575d6f707cd88444d81a}{hello\+\_\+fpga\+::test\+\_\+command}} = typedef \mbox{\hyperlink{classopae_1_1afu__test_1_1command}{opae\+::afu\+\_\+test\+::command}}}



Definition at line 375 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Enumeration Type Documentation}
\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_DFH@{HE\_DFH}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_DFH@{HE\_DFH}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b}} 
HE\+\_\+\+DFH&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ID\_L@{HE\_ID\_L}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ID\_L@{HE\_ID\_L}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f}} 
HE\+\_\+\+ID\+\_\+L&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ID\_H@{HE\_ID\_H}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ID\_H@{HE\_ID\_H}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0}} 
HE\+\_\+\+ID\+\_\+H&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_DFH\_RSVD0@{HE\_DFH\_RSVD0}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_DFH\_RSVD0@{HE\_DFH\_RSVD0}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28}} 
HE\+\_\+\+DFH\+\_\+\+RSVD0&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_DFH\_RSVD1@{HE\_DFH\_RSVD1}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_DFH\_RSVD1@{HE\_DFH\_RSVD1}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1}} 
HE\+\_\+\+DFH\+\_\+\+RSVD1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_SCRATCHPAD0@{HE\_SCRATCHPAD0}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_SCRATCHPAD0@{HE\_SCRATCHPAD0}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754}} 
HE\+\_\+\+SCRATCHPAD0&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_DSM\_BASE@{HE\_DSM\_BASE}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_DSM\_BASE@{HE\_DSM\_BASE}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592}} 
HE\+\_\+\+DSM\+\_\+\+BASE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_CTL@{HE\_CTL}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_CTL@{HE\_CTL}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede}} 
HE\+\_\+\+CTL&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_INFO@{HE\_INFO}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_INFO@{HE\_INFO}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc}} 
HE\+\_\+\+INFO&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_WR\_NUM\_LINES@{HE\_WR\_NUM\_LINES}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_WR\_NUM\_LINES@{HE\_WR\_NUM\_LINES}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5}} 
HE\+\_\+\+WR\+\_\+\+NUM\+\_\+\+LINES&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_WR\_BYTE\_ENABLE@{HE\_WR\_BYTE\_ENABLE}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_WR\_BYTE\_ENABLE@{HE\_WR\_BYTE\_ENABLE}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d}} 
HE\+\_\+\+WR\+\_\+\+BYTE\+\_\+\+ENABLE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_WR\_CONFIG@{HE\_WR\_CONFIG}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_WR\_CONFIG@{HE\_WR\_CONFIG}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35}} 
HE\+\_\+\+WR\+\_\+\+CONFIG&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_WR\_ADDR\_TABLE\_CTRL@{HE\_WR\_ADDR\_TABLE\_CTRL}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_WR\_ADDR\_TABLE\_CTRL@{HE\_WR\_ADDR\_TABLE\_CTRL}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627}} 
HE\+\_\+\+WR\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+CTRL&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_WR\_ADDR\_TABLE\_DATA@{HE\_WR\_ADDR\_TABLE\_DATA}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_WR\_ADDR\_TABLE\_DATA@{HE\_WR\_ADDR\_TABLE\_DATA}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b}} 
HE\+\_\+\+WR\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+DATA&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_RD\_NUM\_LINES@{HE\_RD\_NUM\_LINES}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_RD\_NUM\_LINES@{HE\_RD\_NUM\_LINES}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d}} 
HE\+\_\+\+RD\+\_\+\+NUM\+\_\+\+LINES&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_RD\_CONFIG@{HE\_RD\_CONFIG}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_RD\_CONFIG@{HE\_RD\_CONFIG}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be}} 
HE\+\_\+\+RD\+\_\+\+CONFIG&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_RD\_ADDR\_TABLE\_CTRL@{HE\_RD\_ADDR\_TABLE\_CTRL}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_RD\_ADDR\_TABLE\_CTRL@{HE\_RD\_ADDR\_TABLE\_CTRL}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f}} 
HE\+\_\+\+RD\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+CTRL&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_RD\_ADDR\_TABLE\_DATA@{HE\_RD\_ADDR\_TABLE\_DATA}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_RD\_ADDR\_TABLE\_DATA@{HE\_RD\_ADDR\_TABLE\_DATA}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f}} 
HE\+\_\+\+RD\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+DATA&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_STATUS@{HE\_ERROR\_STATUS}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_STATUS@{HE\_ERROR\_STATUS}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e}} 
HE\+\_\+\+ERROR\+\_\+\+STATUS&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_EXP\_DATA@{HE\_ERROR\_EXP\_DATA}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_EXP\_DATA@{HE\_ERROR\_EXP\_DATA}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c}} 
HE\+\_\+\+ERROR\+\_\+\+EXP\+\_\+\+DATA&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_ACT\_DATA0@{HE\_ERROR\_ACT\_DATA0}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_ACT\_DATA0@{HE\_ERROR\_ACT\_DATA0}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742}} 
HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA0&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_ACT\_DATA1@{HE\_ERROR\_ACT\_DATA1}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_ACT\_DATA1@{HE\_ERROR\_ACT\_DATA1}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e}} 
HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA1&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_ACT\_DATA2@{HE\_ERROR\_ACT\_DATA2}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_ACT\_DATA2@{HE\_ERROR\_ACT\_DATA2}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436}} 
HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA2&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_ACT\_DATA3@{HE\_ERROR\_ACT\_DATA3}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_ACT\_DATA3@{HE\_ERROR\_ACT\_DATA3}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37}} 
HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA3&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_ACT\_DATA4@{HE\_ERROR\_ACT\_DATA4}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_ACT\_DATA4@{HE\_ERROR\_ACT\_DATA4}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747}} 
HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_ACT\_DATA5@{HE\_ERROR\_ACT\_DATA5}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_ACT\_DATA5@{HE\_ERROR\_ACT\_DATA5}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e}} 
HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA5&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_ACT\_DATA6@{HE\_ERROR\_ACT\_DATA6}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_ACT\_DATA6@{HE\_ERROR\_ACT\_DATA6}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228}} 
HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA6&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ERROR\_ACT\_DATA7@{HE\_ERROR\_ACT\_DATA7}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ERROR\_ACT\_DATA7@{HE\_ERROR\_ACT\_DATA7}}}\mbox{\label{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656}} 
HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA7&\\
\hline

\end{DoxyEnumFields}


Definition at line 51 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7}} 
\index{hello\_fpga@{hello\_fpga}!he\_rd\_opcode@{he\_rd\_opcode}}
\index{he\_rd\_opcode@{he\_rd\_opcode}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_rd\_opcode}{he\_rd\_opcode}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+opcode}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{RD\_LINE\_I@{RD\_LINE\_I}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!RD\_LINE\_I@{RD\_LINE\_I}}}\mbox{\label{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8}} 
RD\+\_\+\+LINE\+\_\+I&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RD\_LINE\_S@{RD\_LINE\_S}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!RD\_LINE\_S@{RD\_LINE\_S}}}\mbox{\label{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f}} 
RD\+\_\+\+LINE\+\_\+S&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RD\_LINE\_EM@{RD\_LINE\_EM}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!RD\_LINE\_EM@{RD\_LINE\_EM}}}\mbox{\label{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d}} 
RD\+\_\+\+LINE\+\_\+\+EM&\\
\hline

\end{DoxyEnumFields}


Definition at line 83 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4cea}} 
\index{hello\_fpga@{hello\_fpga}!he\_wr\_opcode@{he\_wr\_opcode}}
\index{he\_wr\_opcode@{he\_wr\_opcode}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_wr\_opcode}{he\_wr\_opcode}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4cea}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+opcode}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{WR\_LINE\_I@{WR\_LINE\_I}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!WR\_LINE\_I@{WR\_LINE\_I}}}\mbox{\label{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d}} 
WR\+\_\+\+LINE\+\_\+I&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WR\_LINE\_M@{WR\_LINE\_M}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!WR\_LINE\_M@{WR\_LINE\_M}}}\mbox{\label{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632}} 
WR\+\_\+\+LINE\+\_\+M&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WR\_PUSH\_I@{WR\_PUSH\_I}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!WR\_PUSH\_I@{WR\_PUSH\_I}}}\mbox{\label{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483}} 
WR\+\_\+\+PUSH\+\_\+I&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WR\_BARRIER\_FRNCE@{WR\_BARRIER\_FRNCE}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!WR\_BARRIER\_FRNCE@{WR\_BARRIER\_FRNCE}}}\mbox{\label{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad}} 
WR\+\_\+\+BARRIER\+\_\+\+FRNCE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WR\_FLUSH\_CL@{WR\_FLUSH\_CL}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!WR\_FLUSH\_CL@{WR\_FLUSH\_CL}}}\mbox{\label{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196}} 
WR\+\_\+\+FLUSH\+\_\+\+CL&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WR\_FLUSH\_CL\_HCOH@{WR\_FLUSH\_CL\_HCOH}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!WR\_FLUSH\_CL\_HCOH@{WR\_FLUSH\_CL\_HCOH}}}\mbox{\label{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c}} 
WR\+\_\+\+FLUSH\+\_\+\+CL\+\_\+\+HCOH&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WR\_FLUSH\_CL\_DCOH@{WR\_FLUSH\_CL\_DCOH}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!WR\_FLUSH\_CL\_DCOH@{WR\_FLUSH\_CL\_DCOH}}}\mbox{\label{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38}} 
WR\+\_\+\+FLUSH\+\_\+\+CL\+\_\+\+DCOH&\\
\hline

\end{DoxyEnumFields}


Definition at line 90 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a99b54a6c59fb3f11737e224c99bcf217}} 
\index{hello\_fpga@{hello\_fpga}!he\_test\_mode@{he\_test\_mode}}
\index{he\_test\_mode@{he\_test\_mode}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_test\_mode}{he\_test\_mode}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacehello__fpga_a99b54a6c59fb3f11737e224c99bcf217}{hello\+\_\+fpga\+::he\+\_\+test\+\_\+mode}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_HELLO\_FPGA@{HE\_HELLO\_FPGA}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_HELLO\_FPGA@{HE\_HELLO\_FPGA}}}\mbox{\label{namespacehello__fpga_a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3}} 
HE\+\_\+\+HELLO\+\_\+\+FPGA&\\
\hline

\end{DoxyEnumFields}


Definition at line 283 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0}} 
\index{hello\_fpga@{hello\_fpga}!he\_target@{he\_target}}
\index{he\_target@{he\_target}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_target}{he\_target}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0}{hello\+\_\+fpga\+::he\+\_\+target}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_TARGET\_HOST@{HE\_TARGET\_HOST}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_TARGET\_HOST@{HE\_TARGET\_HOST}}}\mbox{\label{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81}} 
HE\+\_\+\+TARGET\+\_\+\+HOST&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_TARGET\_FPGA@{HE\_TARGET\_FPGA}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_TARGET\_FPGA@{HE\_TARGET\_FPGA}}}\mbox{\label{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9}} 
HE\+\_\+\+TARGET\+\_\+\+FPGA&\\
\hline

\end{DoxyEnumFields}


Definition at line 290 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1a}} 
\index{hello\_fpga@{hello\_fpga}!he\_cxl\_latency@{he\_cxl\_latency}}
\index{he\_cxl\_latency@{he\_cxl\_latency}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_cxl\_latency}{he\_cxl\_latency}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1a}{hello\+\_\+fpga\+::he\+\_\+cxl\+\_\+latency}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_CXL\_LATENCY\_NONE@{HE\_CXL\_LATENCY\_NONE}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_CXL\_LATENCY\_NONE@{HE\_CXL\_LATENCY\_NONE}}}\mbox{\label{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202}} 
HE\+\_\+\+CXL\+\_\+\+LATENCY\+\_\+\+NONE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_CXL\_RD\_LATENCY@{HE\_CXL\_RD\_LATENCY}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_CXL\_RD\_LATENCY@{HE\_CXL\_RD\_LATENCY}}}\mbox{\label{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3}} 
HE\+\_\+\+CXL\+\_\+\+RD\+\_\+\+LATENCY&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_CXL\_WR\_LATENCY@{HE\_CXL\_WR\_LATENCY}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_CXL\_WR\_LATENCY@{HE\_CXL\_WR\_LATENCY}}}\mbox{\label{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c}} 
HE\+\_\+\+CXL\+\_\+\+WR\+\_\+\+LATENCY&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_CXL\_RD\_WR\_LATENCY@{HE\_CXL\_RD\_WR\_LATENCY}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_CXL\_RD\_WR\_LATENCY@{HE\_CXL\_RD\_WR\_LATENCY}}}\mbox{\label{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182}} 
HE\+\_\+\+CXL\+\_\+\+RD\+\_\+\+WR\+\_\+\+LATENCY&\\
\hline

\end{DoxyEnumFields}


Definition at line 296 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4}} 
\index{hello\_fpga@{hello\_fpga}!he\_bisa\_support@{he\_bisa\_support}}
\index{he\_bisa\_support@{he\_bisa\_support}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_bisa\_support}{he\_bisa\_support}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4}{hello\+\_\+fpga\+::he\+\_\+bisa\+\_\+support}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HOSTMEM\_BIAS@{HOSTMEM\_BIAS}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HOSTMEM\_BIAS@{HOSTMEM\_BIAS}}}\mbox{\label{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123}} 
HOSTMEM\+\_\+\+BIAS&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HOST\_BIAS\_NA@{HOST\_BIAS\_NA}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HOST\_BIAS\_NA@{HOST\_BIAS\_NA}}}\mbox{\label{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f}} 
HOST\+\_\+\+BIAS\+\_\+\+NA&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FPGAMEM\_HOST\_BIAS@{FPGAMEM\_HOST\_BIAS}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!FPGAMEM\_HOST\_BIAS@{FPGAMEM\_HOST\_BIAS}}}\mbox{\label{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522}} 
FPGAMEM\+\_\+\+HOST\+\_\+\+BIAS&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FPGAMEM\_DEVICE\_BIAS@{FPGAMEM\_DEVICE\_BIAS}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!FPGAMEM\_DEVICE\_BIAS@{FPGAMEM\_DEVICE\_BIAS}}}\mbox{\label{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e}} 
FPGAMEM\+\_\+\+DEVICE\+\_\+\+BIAS&\\
\hline

\end{DoxyEnumFields}


Definition at line 308 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459}} 
\index{hello\_fpga@{hello\_fpga}!he\_cxl\_dev@{he\_cxl\_dev}}
\index{he\_cxl\_dev@{he\_cxl\_dev}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_cxl\_dev}{he\_cxl\_dev}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459}{hello\+\_\+fpga\+::he\+\_\+cxl\+\_\+dev}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_CXL\_DEVICE0@{HE\_CXL\_DEVICE0}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_CXL\_DEVICE0@{HE\_CXL\_DEVICE0}}}\mbox{\label{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399}} 
HE\+\_\+\+CXL\+\_\+\+DEVICE0&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_CXL\_DEVICE1@{HE\_CXL\_DEVICE1}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_CXL\_DEVICE1@{HE\_CXL\_DEVICE1}}}\mbox{\label{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2}} 
HE\+\_\+\+CXL\+\_\+\+DEVICE1&\\
\hline

\end{DoxyEnumFields}


Definition at line 327 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634ca}} 
\index{hello\_fpga@{hello\_fpga}!he\_addrtable\_size@{he\_addrtable\_size}}
\index{he\_addrtable\_size@{he\_addrtable\_size}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_addrtable\_size}{he\_addrtable\_size}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634ca}{hello\+\_\+fpga\+::he\+\_\+addrtable\+\_\+size}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE4096@{HE\_ADDRTABLE\_SIZE4096}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE4096@{HE\_ADDRTABLE\_SIZE4096}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE4096&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE2048@{HE\_ADDRTABLE\_SIZE2048}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE2048@{HE\_ADDRTABLE\_SIZE2048}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE2048&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE1024@{HE\_ADDRTABLE\_SIZE1024}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE1024@{HE\_ADDRTABLE\_SIZE1024}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE1024&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE512@{HE\_ADDRTABLE\_SIZE512}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE512@{HE\_ADDRTABLE\_SIZE512}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE512&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE256@{HE\_ADDRTABLE\_SIZE256}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE256@{HE\_ADDRTABLE\_SIZE256}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE256&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE128@{HE\_ADDRTABLE\_SIZE128}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE128@{HE\_ADDRTABLE\_SIZE128}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE128&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE64@{HE\_ADDRTABLE\_SIZE64}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE64@{HE\_ADDRTABLE\_SIZE64}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE64&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE32@{HE\_ADDRTABLE\_SIZE32}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE32@{HE\_ADDRTABLE\_SIZE32}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE32&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE16@{HE\_ADDRTABLE\_SIZE16}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE16@{HE\_ADDRTABLE\_SIZE16}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE16&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE8@{HE\_ADDRTABLE\_SIZE8}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE8@{HE\_ADDRTABLE\_SIZE8}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE8&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE4@{HE\_ADDRTABLE\_SIZE4}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE4@{HE\_ADDRTABLE\_SIZE4}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE4&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ADDRTABLE\_SIZE2@{HE\_ADDRTABLE\_SIZE2}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ADDRTABLE\_SIZE2@{HE\_ADDRTABLE\_SIZE2}}}\mbox{\label{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258}} 
HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE2&\\
\hline

\end{DoxyEnumFields}


Definition at line 338 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cd}} 
\index{hello\_fpga@{hello\_fpga}!he\_traffic\_enable@{he\_traffic\_enable}}
\index{he\_traffic\_enable@{he\_traffic\_enable}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_traffic\_enable}{he\_traffic\_enable}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cd}{hello\+\_\+fpga\+::he\+\_\+traffic\+\_\+enable}}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_ENABLE\_TRAFFIC\_STAGE@{HE\_ENABLE\_TRAFFIC\_STAGE}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_ENABLE\_TRAFFIC\_STAGE@{HE\_ENABLE\_TRAFFIC\_STAGE}}}\mbox{\label{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff}} 
HE\+\_\+\+ENABLE\+\_\+\+TRAFFIC\+\_\+\+STAGE&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{HE\_SIP\_SEQ\_STAGE@{HE\_SIP\_SEQ\_STAGE}!hello\_fpga@{hello\_fpga}}\index{hello\_fpga@{hello\_fpga}!HE\_SIP\_SEQ\_STAGE@{HE\_SIP\_SEQ\_STAGE}}}\mbox{\label{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565}} 
HE\+\_\+\+SIP\+\_\+\+SEQ\+\_\+\+STAGE&\\
\hline

\end{DoxyEnumFields}


Definition at line 354 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Variable Documentation}
\mbox{\label{namespacehello__fpga_a094eedd5b254c38c0de5e0523a2750de}} 
\index{hello\_fpga@{hello\_fpga}!HE\_CACHE\_TEST\_TIMEOUT@{HE\_CACHE\_TEST\_TIMEOUT}}
\index{HE\_CACHE\_TEST\_TIMEOUT@{HE\_CACHE\_TEST\_TIMEOUT}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{HE\_CACHE\_TEST\_TIMEOUT}{HE\_CACHE\_TEST\_TIMEOUT}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+HE\+\_\+\+CACHE\+\_\+\+TEST\+\_\+\+TIMEOUT = 30000\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 38 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+wait\+\_\+test\+\_\+completion().

\mbox{\label{namespacehello__fpga_a2d3524a49468fd2cf2f7de9045ab1c47}} 
\index{hello\_fpga@{hello\_fpga}!HE\_CACHE\_TEST\_SLEEP\_INVL@{HE\_CACHE\_TEST\_SLEEP\_INVL}}
\index{HE\_CACHE\_TEST\_SLEEP\_INVL@{HE\_CACHE\_TEST\_SLEEP\_INVL}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{HE\_CACHE\_TEST\_SLEEP\_INVL}{HE\_CACHE\_TEST\_SLEEP\_INVL}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+HE\+\_\+\+CACHE\+\_\+\+TEST\+\_\+\+SLEEP\+\_\+\+INVL = 100\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 39 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+wait\+\_\+test\+\_\+completion().

\mbox{\label{namespacehello__fpga_a76fa42340ade7d46ade85c334cdf6352}} 
\index{hello\_fpga@{hello\_fpga}!CL@{CL}}
\index{CL@{CL}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{CL}{CL}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+CL = 64\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 40 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::hello\+\_\+fpga\+\_\+data\+\_\+intg\+\_\+check().

\mbox{\label{namespacehello__fpga_aa143e52c0533a63c1cc963597d540128}} 
\index{hello\_fpga@{hello\_fpga}!KB@{KB}}
\index{KB@{KB}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{KB}{KB}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+KB = 1024\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 41 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_af4a0543bd451d12284a92c9d33930ea5}} 
\index{hello\_fpga@{hello\_fpga}!MB@{MB}}
\index{MB@{MB}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{MB}{MB}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+MB = \mbox{\hyperlink{namespacehello__fpga_aa143e52c0533a63c1cc963597d540128}{KB}} $\ast$ 1024\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 42 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a85a3369d653bae9ec631cff6e5428301}} 
\index{hello\_fpga@{hello\_fpga}!BUFFER\_SIZE\_2MB@{BUFFER\_SIZE\_2MB}}
\index{BUFFER\_SIZE\_2MB@{BUFFER\_SIZE\_2MB}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{BUFFER\_SIZE\_2MB}{BUFFER\_SIZE\_2MB}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+BUFFER\+\_\+\+SIZE\+\_\+2\+MB = 2 $\ast$ \mbox{\hyperlink{namespacehello__fpga_af4a0543bd451d12284a92c9d33930ea5}{MB}}\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 43 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::he\+\_\+run\+\_\+hello\+\_\+fpga\+\_\+test().

\mbox{\label{namespacehello__fpga_a58603c424af273424ab307943286c12d}} 
\index{hello\_fpga@{hello\_fpga}!BUFFER\_SIZE\_32KB@{BUFFER\_SIZE\_32KB}}
\index{BUFFER\_SIZE\_32KB@{BUFFER\_SIZE\_32KB}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{BUFFER\_SIZE\_32KB}{BUFFER\_SIZE\_32KB}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+BUFFER\+\_\+\+SIZE\+\_\+32\+KB = 32 $\ast$ \mbox{\hyperlink{namespacehello__fpga_aa143e52c0533a63c1cc963597d540128}{KB}}\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 44 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_aff6fdfc524dcb0a794aee05c7637fe2f}} 
\index{hello\_fpga@{hello\_fpga}!FPGA\_32KB\_CACHE\_LINES@{FPGA\_32KB\_CACHE\_LINES}}
\index{FPGA\_32KB\_CACHE\_LINES@{FPGA\_32KB\_CACHE\_LINES}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{FPGA\_32KB\_CACHE\_LINES}{FPGA\_32KB\_CACHE\_LINES}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+FPGA\+\_\+32\+KB\+\_\+\+CACHE\+\_\+\+LINES = (32 $\ast$ \mbox{\hyperlink{namespacehello__fpga_aa143e52c0533a63c1cc963597d540128}{KB}}) / 64\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 45 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_ad283866644364911ac083135181ac2be}} 
\index{hello\_fpga@{hello\_fpga}!FPGA\_2MB\_CACHE\_LINES@{FPGA\_2MB\_CACHE\_LINES}}
\index{FPGA\_2MB\_CACHE\_LINES@{FPGA\_2MB\_CACHE\_LINES}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{FPGA\_2MB\_CACHE\_LINES}{FPGA\_2MB\_CACHE\_LINES}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+FPGA\+\_\+2\+MB\+\_\+\+CACHE\+\_\+\+LINES = (2 $\ast$ \mbox{\hyperlink{namespacehello__fpga_af4a0543bd451d12284a92c9d33930ea5}{MB}}) / 64\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 46 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a1e9e2648346baa60a0f6211f9a284a04}} 
\index{hello\_fpga@{hello\_fpga}!FPGA\_512CACHE\_LINES@{FPGA\_512CACHE\_LINES}}
\index{FPGA\_512CACHE\_LINES@{FPGA\_512CACHE\_LINES}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{FPGA\_512CACHE\_LINES}{FPGA\_512CACHE\_LINES}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+FPGA\+\_\+512\+CACHE\+\_\+\+LINES = 512\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 47 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a85764c193b527d68458813f561a8416f}} 
\index{hello\_fpga@{hello\_fpga}!HELLO\_FPGA\_NUMCACHE\_LINES@{HELLO\_FPGA\_NUMCACHE\_LINES}}
\index{HELLO\_FPGA\_NUMCACHE\_LINES@{HELLO\_FPGA\_NUMCACHE\_LINES}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{HELLO\_FPGA\_NUMCACHE\_LINES}{HELLO\_FPGA\_NUMCACHE\_LINES}}
{\footnotesize\ttfamily const uint64\+\_\+t hello\+\_\+fpga\+::\+HELLO\+\_\+\+FPGA\+\_\+\+NUMCACHE\+\_\+\+LINES = 5\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 48 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::he\+\_\+run\+\_\+hello\+\_\+fpga\+\_\+test(), and hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::hello\+\_\+fpga\+\_\+data\+\_\+intg\+\_\+check().

\mbox{\label{namespacehello__fpga_af8421bbe5c82420605f63ac2d6017d80}} 
\index{hello\_fpga@{hello\_fpga}!he\_test\_modes@{he\_test\_modes}}
\index{he\_test\_modes@{he\_test\_modes}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_test\_modes}{he\_test\_modes}}
{\footnotesize\ttfamily const std\+::map$<$std\+::string, uint32\+\_\+t$>$ hello\+\_\+fpga\+::he\+\_\+test\+\_\+modes}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{    \{\textcolor{stringliteral}{"{}hellofpga"{}}, HE\_HELLO\_FPGA\},}
\DoxyCodeLine{\}}

\end{DoxyCode}


Definition at line 303 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::add\+\_\+options().

\mbox{\label{namespacehello__fpga_a3854ee58186c9347b9e6f40fab1d4111}} 
\index{hello\_fpga@{hello\_fpga}!he\_targets@{he\_targets}}
\index{he\_targets@{he\_targets}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_targets}{he\_targets}}
{\footnotesize\ttfamily const std\+::map$<$std\+::string, uint32\+\_\+t$>$ hello\+\_\+fpga\+::he\+\_\+targets}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{    \{\textcolor{stringliteral}{"{}host"{}}, HE\_TARGET\_HOST\},}
\DoxyCodeLine{    \{\textcolor{stringliteral}{"{}fpga"{}}, HE\_TARGET\_FPGA\},}
\DoxyCodeLine{\}}

\end{DoxyCode}


Definition at line 315 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a726d4af37b742e10979998c20618380c}} 
\index{hello\_fpga@{hello\_fpga}!he\_bias@{he\_bias}}
\index{he\_bias@{he\_bias}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_bias}{he\_bias}}
{\footnotesize\ttfamily const std\+::map$<$std\+::string, uint32\+\_\+t$>$ hello\+\_\+fpga\+::he\+\_\+bias}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{    \{\textcolor{stringliteral}{"{}host"{}}, HOSTMEM\_BIAS\},}
\DoxyCodeLine{    \{\textcolor{stringliteral}{"{}device"{}}, FPGAMEM\_DEVICE\_BIAS\},}
\DoxyCodeLine{\}}

\end{DoxyCode}


Definition at line 321 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_ad702dd8dfc4e378848e43406c99078b2}} 
\index{hello\_fpga@{hello\_fpga}!he\_cxl\_device@{he\_cxl\_device}}
\index{he\_cxl\_device@{he\_cxl\_device}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{he\_cxl\_device}{he\_cxl\_device}}
{\footnotesize\ttfamily const std\+::map$<$std\+::string, uint32\+\_\+t$>$ hello\+\_\+fpga\+::he\+\_\+cxl\+\_\+device}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{    \{\textcolor{stringliteral}{"{}/dev/dfl-\/cxl-\/cache.0"{}}, HE\_CXL\_DEVICE0\},}
\DoxyCodeLine{    \{\textcolor{stringliteral}{"{}/dev/dfl-\/cxl-\/cache.1"{}}, HE\_CXL\_DEVICE1\},}
\DoxyCodeLine{\}}

\end{DoxyCode}


Definition at line 332 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a64c2430934a9728d30d630039b79b2bc}} 
\index{hello\_fpga@{hello\_fpga}!traffic\_enable@{traffic\_enable}}
\index{traffic\_enable@{traffic\_enable}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{traffic\_enable}{traffic\_enable}}
{\footnotesize\ttfamily const std\+::map$<$std\+::string, uint32\+\_\+t$>$ hello\+\_\+fpga\+::traffic\+\_\+enable}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{    \{\textcolor{stringliteral}{"{}enable"{}}, HE\_ENABLE\_TRAFFIC\_STAGE\},}
\DoxyCodeLine{    \{\textcolor{stringliteral}{"{}skip"{}}, HE\_SIP\_SEQ\_STAGE\},}
\DoxyCodeLine{\}}

\end{DoxyCode}


Definition at line 359 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{namespacehello__fpga_a077c65c743b0848871dcfb005df7263c}} 
\index{hello\_fpga@{hello\_fpga}!addrtable\_size@{addrtable\_size}}
\index{addrtable\_size@{addrtable\_size}!hello\_fpga@{hello\_fpga}}
\doxysubsubsection{\texorpdfstring{addrtable\_size}{addrtable\_size}}
{\footnotesize\ttfamily std\+::map$<$uint32\+\_\+t, uint32\+\_\+t$>$ hello\+\_\+fpga\+::addrtable\+\_\+size}

{\bfseries Initial value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{= \{}
\DoxyCodeLine{    \{HE\_ADDRTABLE\_SIZE4096, 4096\}, \{HE\_ADDRTABLE\_SIZE2048, 2048\},}
\DoxyCodeLine{    \{HE\_ADDRTABLE\_SIZE1024, 1024\}, \{HE\_ADDRTABLE\_SIZE512, 512\},}
\DoxyCodeLine{    \{HE\_ADDRTABLE\_SIZE256, 256\},   \{HE\_ADDRTABLE\_SIZE128, 128\},}
\DoxyCodeLine{    \{HE\_ADDRTABLE\_SIZE64, 64\},     \{HE\_ADDRTABLE\_SIZE32, 32\},}
\DoxyCodeLine{    \{HE\_ADDRTABLE\_SIZE16, 16\},     \{HE\_ADDRTABLE\_SIZE8, 8\},}
\DoxyCodeLine{    \{HE\_ADDRTABLE\_SIZE4, 4\},       \{HE\_ADDRTABLE\_SIZE2, 2\},}
\DoxyCodeLine{}
\DoxyCodeLine{\}}

\end{DoxyCode}


Definition at line 364 of file cxl\+\_\+hello\+\_\+fpga.\+h.

