"""RTL8922AU USB register-access transport, ported from rtw89-7.2 usb.c.

Every register op is a vendor control transfer on endpoint 0 (rtw89_usb_vendorreq). A read of
a CMAC-window register can come back R32_DEAD until its clock is on, so read_cmac re-enables
the clock and re-reads. This is the layer every later op sits on.
"""
import struct
import threading
from typing import Optional

import usb.core

from .constants import (
    RTW89_USB_VENQT, RTW89_USB_VENQT_READ, RTW89_USB_VENQT_WRITE,
    RTW89_USB_VENDORREQ_ATTEMPTS, RTW89_USB_VENDORREQ_TIMEOUT_MS,
    R_AX_CMAC_REG_START, R_AX_CMAC_REG_END, RTW89_R32_DEAD, MAC_REG_POOL_COUNT,
    R_AX_CK_EN, B_AX_CMAC_ALLCKEN,
)


def _access_cmac(addr: int) -> bool:
    """True for the CMAC register window. [SRC] mac.h:587 ACCESS_CMAC."""
    return R_AX_CMAC_REG_START <= addr <= R_AX_CMAC_REG_END


class RfkWait:
    """Cross-thread wait for a firmware RFK-report C2H, the userland analog of
    rtw89_phy_rfk_report_wait (phy.c:4055). The tuner arms it (`prep`) before an RFK offload H2C
    and blocks on `wait`; the RX reader thread parses the pkt_type=10 report and calls `signal`.
    Signalled off the reader thread (not the asyncio loop) so a wait works whether the tuner runs
    on the loop (connect) or an executor (set_channel). `armed` lets the reader skip the C2H scan
    when no RFK is pending. [SRC] core.c:6491 rtw89_wait_for_cond, phy.c:4045 report_prep."""

    def __init__(self) -> None:
        self._event = threading.Event()
        self.enabled = False                   # set True once a live C2H receiver (the RX reader)
        #                                        exists; when False (e.g. pcap replay) waits no-op
        self.armed = False
        self.state: Optional[int] = None       # enum rtw89_rfk_report_state; 1 == OK

    def prep(self) -> None:
        self.state = None
        self._event.clear()
        self.armed = True

    def signal(self, state: int) -> None:
        self.state = state
        self.armed = False
        self._event.set()

    def wait(self, timeout_s: float) -> Optional[int]:
        got = self._event.wait(timeout_s)
        self.armed = False
        return self.state if got else None


class RTL8922AUTransport:
    """Vendor-control register access for the rtw89 8922A over USB."""

    def __init__(self, dev: usb.core.Device):
        self.dev = dev
        self.rfk_wait = RfkWait()   # firmware RFK-report completion, signalled from the RX reader
        self.h2c_counter = 0        # fw_info h2c/c2h register-mailbox counters. [SRC] fw.c:2012-2015
        self.c2h_counter = 0
        self.h2c_seq = 0            # fw_info.h2c_seq: fwcmd sequence number. [SRC] fw.c:1639,2012
        self.cmac_pwr = set()       # RTW89_FLAG_CMACn_PWR: which CMACs are powered. [SRC] mac_be.c:810
        self.wl_scbd = 0x00004003   # btc wl->scbd (BTC_WSCB_INIT), toggled by _write_scbd. coex.c:698
        self.coex_policy = None      # last SET_CX_POLICY payload; _run_coex re-sends only on change
        self.cv = 0                 # chip cut version (hal.cv), set from read_chip_ver at connect
        self.bb_gain = None         # decoded BB-gain FW element (be gain arrays), cached lazily
        self.byr = None             # by-rate txpwr table [band][bw] from the fw element, cached lazily
        self.lmt_2g = None          # 2G txpwr limit table from the fw element, cached lazily
        self.lmt_ru_2g = None       # 2G txpwr limit-RU table from the fw element, cached lazily
        self.lmt_5g = None          # 5G txpwr limit table from the fw element, cached lazily
        self.lmt_ru_5g = None       # 5G txpwr limit-RU table from the fw element, cached lazily
        self.tx_shape_lmt = None    # tx-shape limit table from the fw element, cached lazily
        self.gain_offset = [[0] * 5, [0] * 5]   # efuse rx-gain offset per path (2G_CCK/OFDM, 5G L/M/H)
        self.gain_offset_valid = False          # efuse_gain.offset_valid. rtw8922a.c:826
        self.mlo_1_1 = True         # mlo_dbcc_mode == MLO_1_PLUS_1_1RF: core_init default for BE;
        #                             recalcs to MLO_2_PLUS_0_1RF once the PHY_0 vif has a chanctx.
        #                             [SRC] core.c:6995, chan.c:485-534.
        self.entity_active = [False, False]   # hal.entity_active[phy]: per-PHY, set once tuned.
        self.last_band = [None, None]         # prev chan band per PHY, for chan_rcd->band_changed.
        #                                       [SRC] core.h:5507, chan.c:212, core.c:541-558.
        # Periodic DM watchdog (rtw89_track_work) state for PHY_0's BB. All one-shot at the first
        # firing while idle. [SRC] phy.c env_monitor/dig/edcca track.
        self.env_ifs_clm_mntr_time = 0        # env->ifs_clm_mntr_time (0 -> 1900 first firing)
        self.dig_igi_fa_rssi = 0              # dig->igi_fa_rssi accumulator (-> 12 while no-link)
        self.dig_fa_rssi_ofst = 0             # dig->fa_rssi_ofst (stays 0 until a noisy firing)
        self.edcca_th_old = 0                 # edcca_bak->th_old (0 -> 249 first firing)
        self.rfe_type = 0           # efuse->rfe_type, from the RF-block logical parse. [SRC] rtw8922a.c:866
        self.tssi_cck = [0, 0]      # efuse TSSI cck_tssi[0] per path (2G group 0). [SRC] rtw8922a.c:744
        self.tssi_mcs = [0, 0]      # efuse TSSI bw40_tssi[0] per path (2G group 0)
        self.tssi_therm = [0, 0]    # efuse per-path thermal (path_a/b_therm)
        self.xtal_cap = 0           # efuse->xtal_cap. [SRC] rtw8922a.c:867
        self.pg_pa_bias_trim = False   # phycap PA/PAD-bias PG present. [SRC] rtw8922a.c:954
        self.pa_bias_trim = [0, 0]     # per-path PA bias nibbles from phycap. [SRC] rtw8922a.c:957
        self.pad_bias_trim = [0, 0]    # per-path PAD bias nibbles. [SRC] rtw8922a.c:1000

    def _vendorreq(self, addr: int, data: bytes, length: int, reqtype: int) -> bytes:
        """rtw89_usb_vendorreq: one endpoint-0 vendor control transfer, retried up to 10
        times. [SRC] usb.c:20-73. wValue = addr & 0xFFFF, wIndex = (addr >> 16) & 0xFF."""
        value = addr & 0xFFFF
        index = (addr >> 16) & 0xFF
        for _ in range(RTW89_USB_VENDORREQ_ATTEMPTS):
            try:
                if reqtype == RTW89_USB_VENQT_READ:
                    res = self.dev.ctrl_transfer(reqtype, RTW89_USB_VENQT, value, index,
                                                 length, RTW89_USB_VENDORREQ_TIMEOUT_MS)
                    if len(res) == length:
                        return bytes(res)
                else:
                    n = self.dev.ctrl_transfer(reqtype, RTW89_USB_VENQT, value, index,
                                               data, RTW89_USB_VENDORREQ_TIMEOUT_MS)
                    if n == length:
                        return b""
            except usb.core.USBError:
                pass
        # TODO: verify, untested here. The kernel flags RTW89_FLAG_UNPLUGGED after 4
        # continual I/O errors ([SRC] usb.c:59-72); wire it once the unplug path is ported.
        return b""

    def read8(self, addr: int) -> int:
        """rtw89_usb_ops_read8. [SRC] usb.c:113-123."""
        if _access_cmac(addr):
            return self._read_cmac(addr) & 0xFF
        d = self._vendorreq(addr, b"", 1, RTW89_USB_VENQT_READ)
        return d[0] if len(d) >= 1 else 0

    def read16(self, addr: int) -> int:
        """rtw89_usb_ops_read16. [SRC] usb.c:125-135."""
        if _access_cmac(addr):
            return self._read_cmac(addr) & 0xFFFF
        d = self._vendorreq(addr, b"", 2, RTW89_USB_VENQT_READ)
        return struct.unpack("<H", d)[0] if len(d) >= 2 else 0

    def read32(self, addr: int) -> int:
        """rtw89_usb_ops_read32. [SRC] usb.c:137-148."""
        if _access_cmac(addr):
            return self._read_cmac(addr)
        d = self._vendorreq(addr, b"", 4, RTW89_USB_VENQT_READ)
        return struct.unpack("<I", d)[0] if len(d) >= 4 else 0

    def write8(self, addr: int, val: int) -> None:
        """rtw89_usb_ops_write8. [SRC] usb.c:150-155."""
        self._vendorreq(addr, struct.pack("<B", val & 0xFF), 1, RTW89_USB_VENQT_WRITE)

    def write16(self, addr: int, val: int) -> None:
        """rtw89_usb_ops_write16. [SRC] usb.c:157-162."""
        self._vendorreq(addr, struct.pack("<H", val & 0xFFFF), 2, RTW89_USB_VENQT_WRITE)

    def write32(self, addr: int, val: int) -> None:
        """rtw89_usb_ops_write32. [SRC] usb.c:164-169."""
        self._vendorreq(addr, struct.pack("<I", val & 0xFFFFFFFF), 4, RTW89_USB_VENQT_WRITE)

    def write32_quiet(self, addr: int, val: int) -> None:
        """write32 with the kernel's warn suppressed; identical wire op. [SRC] usb.c:171-177."""
        self.write32(addr, val)

    def write32_set(self, addr: int, bits: int) -> None:
        """rtw89_write32_set: read-modify-write, bits OR'd in. [SRC] core.h:7201."""
        self.write32(addr, self.read32(addr) | bits)

    def write32_clr(self, addr: int, bits: int) -> None:
        """rtw89_write32_clr: read-modify-write, bits masked out. [SRC] core.h:7228."""
        self.write32(addr, self.read32(addr) & ~bits & 0xFFFFFFFF)

    def write8_set(self, addr: int, bits: int) -> None:
        """rtw89_write8_set: byte read-modify-write, bits OR'd in. [SRC] core.h:7183."""
        self.write8(addr, self.read8(addr) | bits)

    def write8_clr(self, addr: int, bits: int) -> None:
        """rtw89_write8_clr: byte read-modify-write, bits masked out. [SRC] core.h:7210."""
        self.write8(addr, self.read8(addr) & ~bits & 0xFF)

    def write16_set(self, addr: int, bits: int) -> None:
        """rtw89_write16_set: 16-bit read-modify-write, bits OR'd in. [SRC] core.h."""
        self.write16(addr, self.read16(addr) | bits)

    def write16_clr(self, addr: int, bits: int) -> None:
        """rtw89_write16_clr: 16-bit read-modify-write, bits masked out. [SRC] core.h."""
        self.write16(addr, self.read16(addr) & ~bits & 0xFFFF)

    def read32_mask(self, addr: int, mask: int) -> int:
        """rtw89_read32_mask: read `addr`, return `mask`'s field shifted down. [SRC] core.h."""
        shift = (mask & -mask).bit_length() - 1
        return (self.read32(addr) & mask) >> shift

    def write32_mask(self, addr: int, mask: int, data: int) -> None:
        """rtw89_write32_mask: read-modify-write `mask`'s field to `data`. [SRC] core.h.
        shift = mask's trailing-zero count."""
        shift = (mask & -mask).bit_length() - 1
        val = (self.read32(addr) & ~mask & 0xFFFFFFFF) | ((data << shift) & mask)
        self.write32(addr, val)

    def write16_mask(self, addr: int, mask: int, data: int) -> None:
        """rtw89_write16_mask: 16-bit read-modify-write `mask`'s field to `data`. [SRC] core.h."""
        shift = (mask & -mask).bit_length() - 1
        val = (self.read16(addr) & ~mask & 0xFFFF) | ((data << shift) & mask)
        self.write16(addr, val)

    def write8_mask(self, addr: int, mask: int, data: int) -> None:
        """rtw89_write8_mask: byte read-modify-write `mask`'s field to `data`. [SRC] core.h."""
        shift = (mask & -mask).bit_length() - 1
        val = (self.read8(addr) & ~mask & 0xFF) | ((data << shift) & mask)
        self.write8(addr, val)

    def bulk_out(self, endpoint: int, data: bytes) -> None:
        """One bulk-OUT transfer (firmware chunk / H2C). rtw89_usb_write_port submits a URB to
        the DMA channel's OUT pipe. [SRC] usb.c:264-289."""
        self.dev.write(endpoint, data, RTW89_USB_VENDORREQ_TIMEOUT_MS)

    def _read_cmac(self, addr: int) -> int:
        """rtw89_usb_read_cmac: read a CMAC-window register, re-enabling its clock and
        re-reading while it returns R32_DEAD. [SRC] usb.c:83-108."""
        addr32 = addr & ~0x3
        shift = (addr & 0x3) * 8
        count = 0
        while True:
            d = self._vendorreq(addr32, b"", 4, RTW89_USB_VENQT_READ)
            val32 = struct.unpack("<I", d)[0] if len(d) >= 4 else RTW89_R32_DEAD
            if val32 != RTW89_R32_DEAD:
                break
            if count >= MAC_REG_POOL_COUNT:
                val32 = RTW89_R32_DEAD
                break
            self.write32(R_AX_CK_EN, B_AX_CMAC_ALLCKEN)
            count += 1
        return val32 >> shift
