DECL|_ARC_V2_AP_BUILD|macro|_ARC_V2_AP_BUILD
DECL|_ARC_V2_AUX_IRQ_ACT|macro|_ARC_V2_AUX_IRQ_ACT
DECL|_ARC_V2_AUX_IRQ_CTRL|macro|_ARC_V2_AUX_IRQ_CTRL
DECL|_ARC_V2_AUX_IRQ_HINT|macro|_ARC_V2_AUX_IRQ_HINT
DECL|_ARC_V2_AUX_REGS__H_|macro|_ARC_V2_AUX_REGS__H_
DECL|_ARC_V2_BARREL_BUILD|macro|_ARC_V2_BARREL_BUILD
DECL|_ARC_V2_CC_BUILD|macro|_ARC_V2_CC_BUILD
DECL|_ARC_V2_DCCM_BUILD|macro|_ARC_V2_DCCM_BUILD
DECL|_ARC_V2_DC_CTRL|macro|_ARC_V2_DC_CTRL
DECL|_ARC_V2_DC_FLDL|macro|_ARC_V2_DC_FLDL
DECL|_ARC_V2_DC_FLSH|macro|_ARC_V2_DC_FLSH
DECL|_ARC_V2_DC_IVDC|macro|_ARC_V2_DC_IVDC
DECL|_ARC_V2_DC_IVDL|macro|_ARC_V2_DC_IVDL
DECL|_ARC_V2_DC_LDL|macro|_ARC_V2_DC_LDL
DECL|_ARC_V2_DPFP_BUILD|macro|_ARC_V2_DPFP_BUILD
DECL|_ARC_V2_D_CACHE_BUILD|macro|_ARC_V2_D_CACHE_BUILD
DECL|_ARC_V2_EA_BUILD|macro|_ARC_V2_EA_BUILD
DECL|_ARC_V2_ECR_CODE|macro|_ARC_V2_ECR_CODE
DECL|_ARC_V2_ECR_PARAMETER|macro|_ARC_V2_ECR_PARAMETER
DECL|_ARC_V2_ECR_VECTOR|macro|_ARC_V2_ECR_VECTOR
DECL|_ARC_V2_ECR|macro|_ARC_V2_ECR
DECL|_ARC_V2_EFA|macro|_ARC_V2_EFA
DECL|_ARC_V2_EI_BASE|macro|_ARC_V2_EI_BASE
DECL|_ARC_V2_ERET|macro|_ARC_V2_ERET
DECL|_ARC_V2_ERSEC_STAT|macro|_ARC_V2_ERSEC_STAT
DECL|_ARC_V2_ERSTATUS|macro|_ARC_V2_ERSTATUS
DECL|_ARC_V2_FPU_CTRL|macro|_ARC_V2_FPU_CTRL
DECL|_ARC_V2_FPU_DPFP1H|macro|_ARC_V2_FPU_DPFP1H
DECL|_ARC_V2_FPU_DPFP1L|macro|_ARC_V2_FPU_DPFP1L
DECL|_ARC_V2_FPU_DPFP2H|macro|_ARC_V2_FPU_DPFP2H
DECL|_ARC_V2_FPU_DPFP2L|macro|_ARC_V2_FPU_DPFP2L
DECL|_ARC_V2_FPU_STATUS|macro|_ARC_V2_FPU_STATUS
DECL|_ARC_V2_FP_BUILD|macro|_ARC_V2_FP_BUILD
DECL|_ARC_V2_ICAUSE|macro|_ARC_V2_ICAUSE
DECL|_ARC_V2_ICCM_BUILD|macro|_ARC_V2_ICCM_BUILD
DECL|_ARC_V2_IC_CTRL|macro|_ARC_V2_IC_CTRL
DECL|_ARC_V2_IC_DATA|macro|_ARC_V2_IC_DATA
DECL|_ARC_V2_IC_IVIC|macro|_ARC_V2_IC_IVIC
DECL|_ARC_V2_IC_IVIL|macro|_ARC_V2_IC_IVIL
DECL|_ARC_V2_IC_LIL|macro|_ARC_V2_IC_LIL
DECL|_ARC_V2_IDENTITY|macro|_ARC_V2_IDENTITY
DECL|_ARC_V2_IRQ_BUILD|macro|_ARC_V2_IRQ_BUILD
DECL|_ARC_V2_IRQ_ENABLE|macro|_ARC_V2_IRQ_ENABLE
DECL|_ARC_V2_IRQ_PENDING|macro|_ARC_V2_IRQ_PENDING
DECL|_ARC_V2_IRQ_PRIORITY_SECURE|macro|_ARC_V2_IRQ_PRIORITY_SECURE
DECL|_ARC_V2_IRQ_PRIORITY|macro|_ARC_V2_IRQ_PRIORITY
DECL|_ARC_V2_IRQ_PRIO_PEND|macro|_ARC_V2_IRQ_PRIO_PEND
DECL|_ARC_V2_IRQ_PULSE_CANCEL|macro|_ARC_V2_IRQ_PULSE_CANCEL
DECL|_ARC_V2_IRQ_SELECT|macro|_ARC_V2_IRQ_SELECT
DECL|_ARC_V2_IRQ_STATUS|macro|_ARC_V2_IRQ_STATUS
DECL|_ARC_V2_IRQ_TRIGGER|macro|_ARC_V2_IRQ_TRIGGER
DECL|_ARC_V2_IRQ_VECT_BASE_S|macro|_ARC_V2_IRQ_VECT_BASE_S
DECL|_ARC_V2_IRQ_VECT_BASE|macro|_ARC_V2_IRQ_VECT_BASE
DECL|_ARC_V2_ISA_CONFIG|macro|_ARC_V2_ISA_CONFIG
DECL|_ARC_V2_I_CACHE_BUILD|macro|_ARC_V2_I_CACHE_BUILD
DECL|_ARC_V2_JLI_BASE|macro|_ARC_V2_JLI_BASE
DECL|_ARC_V2_KSTACK_BASE|macro|_ARC_V2_KSTACK_BASE
DECL|_ARC_V2_KSTACK_TOP|macro|_ARC_V2_KSTACK_TOP
DECL|_ARC_V2_LDI_BASE|macro|_ARC_V2_LDI_BASE
DECL|_ARC_V2_LP_END|macro|_ARC_V2_LP_END
DECL|_ARC_V2_LP_START|macro|_ARC_V2_LP_START
DECL|_ARC_V2_MINMAX_BUILD|macro|_ARC_V2_MINMAX_BUILD
DECL|_ARC_V2_MMU_BUILD|macro|_ARC_V2_MMU_BUILD
DECL|_ARC_V2_MPU_BUILD|macro|_ARC_V2_MPU_BUILD
DECL|_ARC_V2_MULTIPLY_BUILD|macro|_ARC_V2_MULTIPLY_BUILD
DECL|_ARC_V2_NORM_BUILD|macro|_ARC_V2_NORM_BUILD
DECL|_ARC_V2_PCT_BUILD|macro|_ARC_V2_PCT_BUILD
DECL|_ARC_V2_RF_BUILD|macro|_ARC_V2_RF_BUILD
DECL|_ARC_V2_SEC_K_SP|macro|_ARC_V2_SEC_K_SP
DECL|_ARC_V2_SEC_STAT_IRM_BIT|macro|_ARC_V2_SEC_STAT_IRM_BIT
DECL|_ARC_V2_SEC_STAT_IRM|macro|_ARC_V2_SEC_STAT_IRM
DECL|_ARC_V2_SEC_STAT_NIC_BIT|macro|_ARC_V2_SEC_STAT_NIC_BIT
DECL|_ARC_V2_SEC_STAT_NIC|macro|_ARC_V2_SEC_STAT_NIC
DECL|_ARC_V2_SEC_STAT_NSRT_BIT|macro|_ARC_V2_SEC_STAT_NSRT_BIT
DECL|_ARC_V2_SEC_STAT_NSRT|macro|_ARC_V2_SEC_STAT_NSRT
DECL|_ARC_V2_SEC_STAT_NSRU_BIT|macro|_ARC_V2_SEC_STAT_NSRU_BIT
DECL|_ARC_V2_SEC_STAT_NSRU|macro|_ARC_V2_SEC_STAT_NSRU
DECL|_ARC_V2_SEC_STAT_SSC_BIT|macro|_ARC_V2_SEC_STAT_SSC_BIT
DECL|_ARC_V2_SEC_STAT_SSC|macro|_ARC_V2_SEC_STAT_SSC
DECL|_ARC_V2_SEC_STAT_SUE_BIT|macro|_ARC_V2_SEC_STAT_SUE_BIT
DECL|_ARC_V2_SEC_STAT_SUE|macro|_ARC_V2_SEC_STAT_SUE
DECL|_ARC_V2_SEC_STAT|macro|_ARC_V2_SEC_STAT
DECL|_ARC_V2_SEC_U_SP|macro|_ARC_V2_SEC_U_SP
DECL|_ARC_V2_SEP_BUILD|macro|_ARC_V2_SEP_BUILD
DECL|_ARC_V2_STATUS32_AE_BIT|macro|_ARC_V2_STATUS32_AE_BIT
DECL|_ARC_V2_STATUS32_AE|macro|_ARC_V2_STATUS32_AE
DECL|_ARC_V2_STATUS32_C|macro|_ARC_V2_STATUS32_C
DECL|_ARC_V2_STATUS32_DE|macro|_ARC_V2_STATUS32_DE
DECL|_ARC_V2_STATUS32_DZ|macro|_ARC_V2_STATUS32_DZ
DECL|_ARC_V2_STATUS32_ES|macro|_ARC_V2_STATUS32_ES
DECL|_ARC_V2_STATUS32_E|macro|_ARC_V2_STATUS32_E
DECL|_ARC_V2_STATUS32_H|macro|_ARC_V2_STATUS32_H
DECL|_ARC_V2_STATUS32_IE|macro|_ARC_V2_STATUS32_IE
DECL|_ARC_V2_STATUS32_L|macro|_ARC_V2_STATUS32_L
DECL|_ARC_V2_STATUS32_N|macro|_ARC_V2_STATUS32_N
DECL|_ARC_V2_STATUS32_P0|macro|_ARC_V2_STATUS32_P0
DECL|_ARC_V2_STATUS32_RB|macro|_ARC_V2_STATUS32_RB
DECL|_ARC_V2_STATUS32_SC_BIT|macro|_ARC_V2_STATUS32_SC_BIT
DECL|_ARC_V2_STATUS32_SC|macro|_ARC_V2_STATUS32_SC
DECL|_ARC_V2_STATUS32_US_BIT|macro|_ARC_V2_STATUS32_US_BIT
DECL|_ARC_V2_STATUS32_US|macro|_ARC_V2_STATUS32_US
DECL|_ARC_V2_STATUS32_U_BIT|macro|_ARC_V2_STATUS32_U_BIT
DECL|_ARC_V2_STATUS32_U|macro|_ARC_V2_STATUS32_U
DECL|_ARC_V2_STATUS32_V|macro|_ARC_V2_STATUS32_V
DECL|_ARC_V2_STATUS32_Z|macro|_ARC_V2_STATUS32_Z
DECL|_ARC_V2_STATUS32|macro|_ARC_V2_STATUS32
DECL|_ARC_V2_SWAP_BUILD|macro|_ARC_V2_SWAP_BUILD
DECL|_ARC_V2_S_KSTACK_BASE|macro|_ARC_V2_S_KSTACK_BASE
DECL|_ARC_V2_S_KSTACK_TOP|macro|_ARC_V2_S_KSTACK_TOP
DECL|_ARC_V2_S_USTACK_BASE|macro|_ARC_V2_S_USTACK_BASE
DECL|_ARC_V2_S_USTACK_TOP|macro|_ARC_V2_S_USTACK_TOP
DECL|_ARC_V2_TIMER_BUILD|macro|_ARC_V2_TIMER_BUILD
DECL|_ARC_V2_TMR0_CONTROL|macro|_ARC_V2_TMR0_CONTROL
DECL|_ARC_V2_TMR0_COUNT|macro|_ARC_V2_TMR0_COUNT
DECL|_ARC_V2_TMR0_LIMIT|macro|_ARC_V2_TMR0_LIMIT
DECL|_ARC_V2_TMR1_CONTROL|macro|_ARC_V2_TMR1_CONTROL
DECL|_ARC_V2_TMR1_COUNT|macro|_ARC_V2_TMR1_COUNT
DECL|_ARC_V2_TMR1_LIMIT|macro|_ARC_V2_TMR1_LIMIT
DECL|_ARC_V2_USER_SP|macro|_ARC_V2_USER_SP
DECL|_ARC_V2_USTACK_BASE|macro|_ARC_V2_USTACK_BASE
DECL|_ARC_V2_USTACK_TOP|macro|_ARC_V2_USTACK_TOP
DECL|_ARC_V2_VECBASE_AC_BUILD|macro|_ARC_V2_VECBASE_AC_BUILD
DECL|_ARC_V2_VECBASE_BUILD|macro|_ARC_V2_VECBASE_BUILD
DECL|_arc_v2_aux_reg_read|macro|_arc_v2_aux_reg_read
DECL|_arc_v2_aux_reg_read|macro|_arc_v2_aux_reg_read
DECL|_arc_v2_aux_reg_write|macro|_arc_v2_aux_reg_write
DECL|_arc_v2_aux_reg_write|macro|_arc_v2_aux_reg_write
