Release 14.3 Map P.40xd (nt64)
Xilinx Mapping Report File for Design 'lcd_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-2 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o lcd_top_map.ncd lcd_top.ngd lcd_top.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Sun Nov 03 20:32:03 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:   33
Slice Logic Utilization:
  Number of Slice Registers:                   282 out of  69,120    1%
    Number used as Flip Flops:                 274
    Number used as Latches:                      8
  Number of Slice LUTs:                      1,450 out of  69,120    2%
    Number used as logic:                    1,446 out of  69,120    2%
      Number using O6 output only:           1,360
      Number using O5 output only:              52
      Number using O5 and O6:                   34
    Number used as exclusive route-thru:         4
  Number of route-thrus:                        56
    Number using O6 output only:                56

Slice Logic Distribution:
  Number of occupied Slices:                   568 out of  17,280    3%
  Number of LUT Flip Flop pairs used:        1,490
    Number with an unused Flip Flop:         1,208 out of   1,490   81%
    Number with an unused LUT:                  40 out of   1,490    2%
    Number of fully used LUT-FF pairs:         242 out of   1,490   16%
    Number of unique control sets:              20
    Number of slice register sites lost
      to control set restrictions:              26 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     640    9%
    Number of LOCed IOBs:                       58 out of      58  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      16 out of     148   10%
    Number using BlockRAM only:                 16
    Total primitives used:
      Number of 36k BlockRAM used:              16
    Total Memory used (KB):                    576 out of   5,328   10%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2

Average Fanout of Non-Clock Nets:                5.46

Peak Memory Usage:  597 MB
Total REAL time to MAP completion:  20 secs 
Total CPU time to MAP completion:   19 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your license support version '2013.11' for ISE expires in
27 days after which you will not qualify for Xilinx software updates or new
releases.
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   1].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   1].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   1].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   1].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   1].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   1].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   1].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   1].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   2].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   2].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   2].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   2].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   2].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   2].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   2].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   2].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   3].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   3].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   3].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   3].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   3].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   3].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   3].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   3].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   4].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   4].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   4].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   4].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   4].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   4].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   4].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   4].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   5].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   5].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   5].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   5].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   5].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   5].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   5].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   5].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   6].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   br/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[
   7].ram.r/v5_noinit.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   gb80_cpu/gb80_alu/alu_data_out_7_not0001 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2101@xilinx-lic.ece.cmu.edu'.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
INFO:LIT:243 - Logical network flash_wait_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 10 more times for the
   following (max. 5 shown):
   GPIO_SW_E_IBUF,
   GPIO_SW_W_IBUF,
   flash_d<15>_IBUF,
   flash_d<14>_IBUF,
   flash_d<13>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  22 block(s) removed
   4 block(s) optimized away

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<0>2" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<0>4" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<0>5" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<1>1" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<1>2" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<1>4" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<1>5" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<2>1" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<2>2" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<2>5" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lut<3>1" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi10" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi11" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi12" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi13" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi2" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi3" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi4" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi5" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi6" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi7" (ROM) removed.
Loadless block "lcd/Mcompar_control_cmp_gt0000_lutdi9" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		br/XST_GND
VCC 		br/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| GPIO_SW_C                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_SW_E                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_SW_S                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_SW_W                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| LCD_FPGA_DB4                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LCD_FPGA_DB5                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LCD_FPGA_DB6                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LCD_FPGA_DB7                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LCD_FPGA_E                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LCD_FPGA_RS                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LCD_FPGA_RW                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ac97_bitclk                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_a<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<7>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<8>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<9>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<10>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<11>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<12>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<13>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<14>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<15>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<16>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<17>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<18>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<19>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<20>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<21>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<22>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_a<23>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_adv_n                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_ce_n                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_clk                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_d<0>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<1>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<2>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<3>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<4>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<5>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<6>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<7>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<8>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<9>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<10>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<11>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<12>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<13>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<14>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_d<15>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_oe_n                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| flash_wait                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| flash_we_n                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
