m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/ProgramsWorkspace/Vivado/fpga_arm/verilog
vrom
Z0 !s110 1731423917
!i10b 1
!s100 a=QmmjAA@84oYNi=zaS8]3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IXIa8WJ]dWfUcW][7o]RMZ2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom
w1731423913
8C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom.v
FC:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom.v
!i122 92
L0 8 22
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1731423917.000000
!s107 C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vrom_tb
R0
!i10b 1
!s100 5T8]7<;FUfWT^5I5;8W<S3
R1
Iad<EXUXhz`f7`jFZP8QJD3
R2
R3
w1731420678
8C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v
FC:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v
!i122 93
L0 3 60
R4
r1
!s85 0
31
R5
!s107 C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v|
!i113 1
R6
R7
