<module name="SCRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="REVISION_SCRM" acronym="REVISION_SCRM" offset="0x0" width="32" description="This register contains the IP revision code for the SCRM.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="0x- - TI Internal data." description="Revision Number" range="" rwaccess="R"/>
  </register>
  <register id="CLKSETUPTIME" acronym="CLKSETUPTIME" offset="0x100" width="32" description="This register holds the clock setup time counters of the system clock source supplier.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="DOWNTIME" width="6" begin="21" end="16" resetval="0x00" description="Holds the number of 32 kHz clock cycles it takes to gate the clock source supplier." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SETUPTIME" width="12" begin="11" end="0" resetval="0x000" description="Holds the number of 32 kHz clock cycles it takes to stabilize the clock source supplier." range="" rwaccess="RW"/>
  </register>
  <register id="PMICSETUPTIME" acronym="PMICSETUPTIME" offset="0x104" width="32" description="This register holds the setup time counters for the sleep mode of the PMIC.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="WAKEUPTIME" width="6" begin="21" end="16" resetval="0x00" description="Holds the number of 32 kHz clock cycles it takes to exit the PMIC from sleep mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SLEEPTIME" width="6" begin="5" end="0" resetval="0x00" description="Holds the number of 32 kHz clock cycles it takes to enter the PMIC in sleep mode." range="" rwaccess="RW"/>
  </register>
  <register id="ALTCLKSRC" acronym="ALTCLKSRC" offset="0x110" width="32" description="This register controls the alternate system clock source supplier.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE_EXT" width="1" begin="3" end="3" resetval="0" description="This bit allows to enable and disable the output alternate system clock version. This bit is intended to be used in order to gate this clock path while the source is stabilizing." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_EXT_0" description="The alternate system clock version is disabled."/>
      <bitenum value="1" id="1" token="ENABLE_EXT_1" description="The alternate system clock version is enabled."/>
    </bitfield>
    <bitfield id="ENABLE_INT" width="1" begin="2" end="2" resetval="0" description="This bit allows to enable and disable the alternate system clock version used to generate the auxiliary clocks. This bit is intended to be used in order to gate this clock path while the source is stabilizing and also to gate this clock path while switching the auxiliary clock paths on / from this possible source." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_INT_0" description="The alternate system clock version is disabled."/>
      <bitenum value="1" id="1" token="ENABLE_INT_1" description="The alternate system clock version is enabled."/>
    </bitfield>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="This bit field defines the functional mode of the alternate system clock supplier." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODE_0" description="The alternate system clock source supplier is powered-down."/>
      <bitenum value="1" id="1" token="MODE_1" description="The alternate system clock source supplier is active."/>
      <bitenum value="2" id="2" token="MODE_2" description="The alternate system clock source supplier is bypassed."/>
      <bitenum value="3" id="3" token="MODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="C2CCLKM" acronym="C2CCLKM" offset="0x11C" width="32" description="This register controls the clocks of the external C2C interface.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SYSCLK" width="1" begin="1" end="1" resetval="0" description="This bit allows to enable and disable the system clock version of the external C2C interface." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYSCLK_0" description="The system clock version for the external C2C interface is disabled."/>
      <bitenum value="1" id="1" token="SYSCLK_1" description="The system clock version for the external C2C interface is enabled."/>
    </bitfield>
    <bitfield id="CLK_32KHZ" width="1" begin="0" end="0" resetval="0" description="This bit allows to enable and disable the 32 kHz clock version of the external C2C interface." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLK_32KHZ_0" description="The 32 kHz clock version for the external C2C interface is disabled."/>
      <bitenum value="1" id="1" token="CLK_32KHZ_1" description="The 32 kHz clock version for the external C2C interface is enabled."/>
    </bitfield>
  </register>
  <register id="EXTCLKREQ" acronym="EXTCLKREQ" offset="0x200" width="32" description="This register holds qualifiers for the external clock request.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the external clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The external clock request is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The external clock request is active high."/>
    </bitfield>
  </register>
  <register id="ACCCLKREQ" acronym="ACCCLKREQ" offset="0x204" width="32" description="This register holds qualifiers for the accurate clock request.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The accurate clock request is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The accurate clock request is active high."/>
    </bitfield>
  </register>
  <register id="PWRREQ" acronym="PWRREQ" offset="0x208" width="32" description="This register holds qualifiers for the external power request.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the external power request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The external power request is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The external power request is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ0" acronym="AUXCLKREQ0" offset="0x210" width="32" description="This register holds qualifiers for the auxiliary clock request #0.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x0" description="This field allows re-mapping the auxiliary clock request #0 on another auxiliary clock output than auxiliary clock #0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MAPPING_0" description="The auxiliary clock request #0 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="1" token="MAPPING_1" description="The auxiliary clock request #0 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="2" token="MAPPING_2" description="The auxiliary clock request #0 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="3" token="MAPPING_3" description="The auxiliary clock request #0 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="4" token="MAPPING_4" description="The auxiliary clock request #0 is mapped on the auxiliary clock #4."/>
      <bitenum value="5" id="5" token="MAPPING_5" description="The auxiliary clock request #0 is mapped on the auxiliary clock #5."/>
      <bitenum value="6" id="6" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="7" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #0 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCURACY_0" description="An active auxiliary clock request #0 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="1" token="ACCURACY_1" description="An active auxiliary clock request #0 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock request #0 is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock request #0 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ1" acronym="AUXCLKREQ1" offset="0x214" width="32" description="This register holds qualifiers for the auxiliary clock request #1.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x1" description="This field allows re-mapping the auxiliary clock request #1 on another auxiliary clock output than auxiliary clock #1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MAPPING_0" description="The auxiliary clock request #1 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="1" token="MAPPING_1" description="The auxiliary clock request #1 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="2" token="MAPPING_2" description="The auxiliary clock request #1 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="3" token="MAPPING_3" description="The auxiliary clock request #1 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="4" token="MAPPING_4" description="The auxiliary clock request #1 is mapped on the auxiliary clock #4."/>
      <bitenum value="5" id="5" token="MAPPING_5" description="The auxiliary clock request #1 is mapped on the auxiliary clock #5."/>
      <bitenum value="6" id="6" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="7" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #1 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCURACY_0" description="An active auxiliary clock request #1 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="1" token="ACCURACY_1" description="An active auxiliary clock request #1 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock request #1 is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock request #1 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ2" acronym="AUXCLKREQ2" offset="0x218" width="32" description="This register holds qualifiers for the auxiliary clock request #2.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x2" description="This field allows re-mapping the auxiliary clock request #2 on another auxiliary clock output than auxiliary clock #2." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MAPPING_0" description="The auxiliary clock request #2 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="1" token="MAPPING_1" description="The auxiliary clock request #2 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="2" token="MAPPING_2" description="The auxiliary clock request #2 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="3" token="MAPPING_3" description="The auxiliary clock request #2 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="4" token="MAPPING_4" description="The auxiliary clock request #2 is mapped on the auxiliary clock #4."/>
      <bitenum value="5" id="5" token="MAPPING_5" description="The auxiliary clock request #2 is mapped on the auxiliary clock #5."/>
      <bitenum value="6" id="6" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="7" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #2 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCURACY_0" description="An active auxiliary clock request #2 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="1" token="ACCURACY_1" description="An active auxiliary clock request #2 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #2." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock request #2 is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock request #2 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ3" acronym="AUXCLKREQ3" offset="0x21C" width="32" description="This register holds qualifiers for the auxiliary clock request #3.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x3" description="This field allows re-mapping the auxiliary clock request #3 on another auxiliary clock output than auxiliary clock #3." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MAPPING_0" description="The auxiliary clock request #3 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="1" token="MAPPING_1" description="The auxiliary clock request #3 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="2" token="MAPPING_2" description="The auxiliary clock request #3 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="3" token="MAPPING_3" description="The auxiliary clock request #3 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="4" token="MAPPING_4" description="The auxiliary clock request #3 is mapped on the auxiliary clock #4."/>
      <bitenum value="5" id="5" token="MAPPING_5" description="The auxiliary clock request #3 is mapped on the auxiliary clock #5."/>
      <bitenum value="6" id="6" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="7" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #3 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCURACY_0" description="An active auxiliary clock request #3 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="1" token="ACCURACY_1" description="An active auxiliary clock request #3 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #3." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock request #3 is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock request #3 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ4" acronym="AUXCLKREQ4" offset="0x220" width="32" description="This register holds qualifiers for the auxiliary clock request #4.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x4" description="This field allows re-mapping the auxiliary clock request #4 on another auxiliary clock output than auxiliary clock #4." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MAPPING_0" description="The auxiliary clock request #4 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="1" token="MAPPING_1" description="The auxiliary clock request #4 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="2" token="MAPPING_2" description="The auxiliary clock request #4 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="3" token="MAPPING_3" description="The auxiliary clock request #4 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="4" token="MAPPING_4" description="The auxiliary clock request #4 is mapped on the auxiliary clock #4."/>
      <bitenum value="5" id="5" token="MAPPING_5" description="The auxiliary clock request #4 is mapped on the auxiliary clock #5."/>
      <bitenum value="6" id="6" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="7" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #4 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCURACY_0" description="An active auxiliary clock request #4 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="1" token="ACCURACY_1" description="An active auxiliary clock request #4 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #4." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock request #4 is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock request #4 is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLKREQ5" acronym="AUXCLKREQ5" offset="0x224" width="32" description="This register holds qualifiers for the auxiliary clock request #5.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="MAPPING" width="3" begin="4" end="2" resetval="0x5" description="This field allows re-mapping the auxiliary clock request #5 on another auxiliary clock output than auxiliary clock #5." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MAPPING_0" description="The auxiliary clock request #5 is mapped on the auxiliary clock #0."/>
      <bitenum value="1" id="1" token="MAPPING_1" description="The auxiliary clock request #5 is mapped on the auxiliary clock #1."/>
      <bitenum value="2" id="2" token="MAPPING_2" description="The auxiliary clock request #5 is mapped on the auxiliary clock #2."/>
      <bitenum value="3" id="3" token="MAPPING_3" description="The auxiliary clock request #5 is mapped on the auxiliary clock #3."/>
      <bitenum value="4" id="4" token="MAPPING_4" description="The auxiliary clock request #5 is mapped on the auxiliary clock #4."/>
      <bitenum value="5" id="5" token="MAPPING_5" description="The auxiliary clock request #5 is mapped on the auxiliary clock #5."/>
      <bitenum value="6" id="6" token="MAPPING_6" description="Reserved"/>
      <bitenum value="7" id="7" token="MAPPING_7" description="Reserved"/>
    </bitfield>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the auxiliary clock request #5 as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCURACY_0" description="An active auxiliary clock request #5 doesn't generate an accurate clock request."/>
      <bitenum value="1" id="1" token="ACCURACY_1" description="An active auxiliary clock request #5 generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the auxiliary clock request #5." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock request #5 is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock request #5 is active high."/>
    </bitfield>
  </register>
  <register id="C2CCLKREQ" acronym="C2CCLKREQ" offset="0x234" width="32" description="This register holds qualifiers for the external C2C interface clock request.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ACCURACY" width="1" begin="1" end="1" resetval="0" description="This bit qualifies the external C2C interface clock request as an accurate clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ACCURACY_0" description="An active external C2C interface clock request doesn't generate an accurate clock request."/>
      <bitenum value="1" id="1" token="ACCURACY_1" description="An active external C2C interface clock request generates an accurate clock request."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="1" description="This bit defines the active level of the external C2C interface clock request." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The external C2C interface clock request is active low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The external C2C interface clock request is active high."/>
    </bitfield>
  </register>
  <register id="AUXCLK0" acronym="AUXCLK0" offset="0x310" width="32" description="This register holds qualifiers for the auxiliary clock #0.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x0" description="This field holds the divider value for the auxiliary clock #0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKDIV_0" description="The auxiliary clock #0 is divided by 1."/>
      <bitenum value="1" id="1" token="CLKDIV_1" description="The auxiliary clock #0 is divided by 2."/>
      <bitenum value="2" id="2" token="CLKDIV_2" description="The auxiliary clock #0 is divided by 3."/>
      <bitenum value="3" id="3" token="CLKDIV_3" description="The auxiliary clock #0 is divided by 4."/>
      <bitenum value="4" id="4" token="CLKDIV_4" description="The auxiliary clock #0 is divided by 5."/>
      <bitenum value="5" id="5" token="CLKDIV_5" description="The auxiliary clock #0 is divided by 6."/>
      <bitenum value="6" id="6" token="CLKDIV_6" description="The auxiliary clock #0 is divided by 7."/>
      <bitenum value="7" id="7" token="CLKDIV_7" description="The auxiliary clock #0 is divided by 8."/>
      <bitenum value="8" id="8" token="CLKDIV_8" description="The auxiliary clock #0 is divided by 9."/>
      <bitenum value="9" id="9" token="CLKDIV_9" description="The auxiliary clock #0 is divided by 10."/>
      <bitenum value="10" id="10" token="CLKDIV_10" description="The auxiliary clock #0 is divided by 11."/>
      <bitenum value="11" id="11" token="CLKDIV_11" description="The auxiliary clock #0 is divided by 12."/>
      <bitenum value="12" id="12" token="CLKDIV_12" description="The auxiliary clock #0 is divided by 13."/>
      <bitenum value="13" id="13" token="CLKDIV_13" description="The auxiliary clock #0 is divided by 14."/>
      <bitenum value="14" id="14" token="CLKDIV_14" description="The auxiliary clock #0 is divided by 15."/>
      <bitenum value="15" id="15" token="CLKDIV_15" description="The auxiliary clock #0 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="DISABLECLK" width="1" begin="9" end="9" resetval="0" description="This bit allows to gate the auxiliary clock #0 without condition. This is bit is intended to be used only when the SOC is not clock provider." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DISABLECLK_0" description="The auxiliary clock #0 is gated upon normal condition: auxiliary clock requests mapped on this path or ENABLE bit set."/>
      <bitenum value="1" id="1" token="DISABLECLK_1" description="The auxiliary clock #0 is gated wihout conditon."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="0" description="This bit allows to request the auxiliary clock #0 by software." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The auxiliary clock #0 is not requested by software."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The auxiliary clock #0 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRCSELECT_0" description="The clock source is the system clock."/>
      <bitenum value="1" id="1" token="SRCSELECT_1" description="The clock source is the version from the CORE DPLL."/>
      <bitenum value="2" id="2" token="SRCSELECT_2" description="The clock source is the version from the PER DPLL."/>
      <bitenum value="3" id="3" token="SRCSELECT_3" description="The clock source is the alternate clock."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #0 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock #0 is gated low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock #0 is gated high."/>
    </bitfield>
  </register>
  <register id="AUXCLK1" acronym="AUXCLK1" offset="0x314" width="32" description="This register holds qualifiers for the auxiliary clock #1.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x0" description="This field holds the divider value for the auxiliary clock #1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKDIV_0" description="The auxiliary clock #1 is divided by 1."/>
      <bitenum value="1" id="1" token="CLKDIV_1" description="The auxiliary clock #1 is divided by 2."/>
      <bitenum value="2" id="2" token="CLKDIV_2" description="The auxiliary clock #1 is divided by 3."/>
      <bitenum value="3" id="3" token="CLKDIV_3" description="The auxiliary clock #1 is divided by 4."/>
      <bitenum value="4" id="4" token="CLKDIV_4" description="The auxiliary clock #1 is divided by 5."/>
      <bitenum value="5" id="5" token="CLKDIV_5" description="The auxiliary clock #1 is divided by 6."/>
      <bitenum value="6" id="6" token="CLKDIV_6" description="The auxiliary clock #1 is divided by 7."/>
      <bitenum value="7" id="7" token="CLKDIV_7" description="The auxiliary clock #1 is divided by 8."/>
      <bitenum value="8" id="8" token="CLKDIV_8" description="The auxiliary clock #1 is divided by 9."/>
      <bitenum value="9" id="9" token="CLKDIV_9" description="The auxiliary clock #1 is divided by 10."/>
      <bitenum value="10" id="10" token="CLKDIV_10" description="The auxiliary clock #1 is divided by 11."/>
      <bitenum value="11" id="11" token="CLKDIV_11" description="The auxiliary clock #1 is divided by 12."/>
      <bitenum value="12" id="12" token="CLKDIV_12" description="The auxiliary clock #1 is divided by 13."/>
      <bitenum value="13" id="13" token="CLKDIV_13" description="The auxiliary clock #1 is divided by 14."/>
      <bitenum value="14" id="14" token="CLKDIV_14" description="The auxiliary clock #1 is divided by 15."/>
      <bitenum value="15" id="15" token="CLKDIV_15" description="The auxiliary clock #1 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="0" description="This bit allows to request the auxiliary clock #1 by software." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The auxiliary clock #1 is not requested by software."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The auxiliary clock #1 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRCSELECT_0" description="The clock source is the system clock."/>
      <bitenum value="1" id="1" token="SRCSELECT_1" description="The clock source is the version from the CORE DPLL."/>
      <bitenum value="2" id="2" token="SRCSELECT_2" description="The clock source is the version from the PER DPLL."/>
      <bitenum value="3" id="3" token="SRCSELECT_3" description="The clock source is the alternate clock."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #1 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock #1 is gated low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock #1 is gated high."/>
    </bitfield>
  </register>
  <register id="AUXCLK2" acronym="AUXCLK2" offset="0x318" width="32" description="This register holds qualifiers for the auxiliary clock #2.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x0" description="This field holds the divider value for the auxiliary clock #2." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKDIV_0" description="The auxiliary clock #2 is divided by 1."/>
      <bitenum value="1" id="1" token="CLKDIV_1" description="The auxiliary clock #2 is divided by 2."/>
      <bitenum value="2" id="2" token="CLKDIV_2" description="The auxiliary clock #2 is divided by 3."/>
      <bitenum value="3" id="3" token="CLKDIV_3" description="The auxiliary clock #2 is divided by 4."/>
      <bitenum value="4" id="4" token="CLKDIV_4" description="The auxiliary clock #2 is divided by 5."/>
      <bitenum value="5" id="5" token="CLKDIV_5" description="The auxiliary clock #2 is divided by 6."/>
      <bitenum value="6" id="6" token="CLKDIV_6" description="The auxiliary clock #2 is divided by 7."/>
      <bitenum value="7" id="7" token="CLKDIV_7" description="The auxiliary clock #2 is divided by 8."/>
      <bitenum value="8" id="8" token="CLKDIV_8" description="The auxiliary clock #2 is divided by 9."/>
      <bitenum value="9" id="9" token="CLKDIV_9" description="The auxiliary clock #2 is divided by 10."/>
      <bitenum value="10" id="10" token="CLKDIV_10" description="The auxiliary clock #2 is divided by 11."/>
      <bitenum value="11" id="11" token="CLKDIV_11" description="The auxiliary clock #2 is divided by 12."/>
      <bitenum value="12" id="12" token="CLKDIV_12" description="The auxiliary clock #2 is divided by 13."/>
      <bitenum value="13" id="13" token="CLKDIV_13" description="The auxiliary clock #2 is divided by 14."/>
      <bitenum value="14" id="14" token="CLKDIV_14" description="The auxiliary clock #2 is divided by 15."/>
      <bitenum value="15" id="15" token="CLKDIV_15" description="The auxiliary clock #2 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="0" description="This bit allows to request the auxiliary clock #2 by software." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The auxiliary clock #2 is not requested by software."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The auxiliary clock #2 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #2." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRCSELECT_0" description="The clock source is the system clock."/>
      <bitenum value="1" id="1" token="SRCSELECT_1" description="The clock source is the version from the CORE DPLL."/>
      <bitenum value="2" id="2" token="SRCSELECT_2" description="The clock source is the version from the PER DPLL."/>
      <bitenum value="3" id="3" token="SRCSELECT_3" description="The clock source is the alternate clock."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #2 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock #2 is gated low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock #2 is gated high."/>
    </bitfield>
  </register>
  <register id="AUXCLK3" acronym="AUXCLK3" offset="0x31C" width="32" description="This register holds qualifiers for the auxiliary clock #3.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x0" description="This field holds the divider value for the auxiliary clock #3." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKDIV_0" description="The auxiliary clock #3 is divided by 1."/>
      <bitenum value="1" id="1" token="CLKDIV_1" description="The auxiliary clock #3 is divided by 2."/>
      <bitenum value="2" id="2" token="CLKDIV_2" description="The auxiliary clock #3 is divided by 3."/>
      <bitenum value="3" id="3" token="CLKDIV_3" description="The auxiliary clock #3 is divided by 4."/>
      <bitenum value="4" id="4" token="CLKDIV_4" description="The auxiliary clock #3 is divided by 5."/>
      <bitenum value="5" id="5" token="CLKDIV_5" description="The auxiliary clock #3 is divided by 6."/>
      <bitenum value="6" id="6" token="CLKDIV_6" description="The auxiliary clock #3 is divided by 7."/>
      <bitenum value="7" id="7" token="CLKDIV_7" description="The auxiliary clock #3 is divided by 8."/>
      <bitenum value="8" id="8" token="CLKDIV_8" description="The auxiliary clock #3 is divided by 9."/>
      <bitenum value="9" id="9" token="CLKDIV_9" description="The auxiliary clock #3 is divided by 10."/>
      <bitenum value="10" id="10" token="CLKDIV_10" description="The auxiliary clock #3 is divided by 11."/>
      <bitenum value="11" id="11" token="CLKDIV_11" description="The auxiliary clock #3 is divided by 12."/>
      <bitenum value="12" id="12" token="CLKDIV_12" description="The auxiliary clock #3 is divided by 13."/>
      <bitenum value="13" id="13" token="CLKDIV_13" description="The auxiliary clock #3 is divided by 14."/>
      <bitenum value="14" id="14" token="CLKDIV_14" description="The auxiliary clock #3 is divided by 15."/>
      <bitenum value="15" id="15" token="CLKDIV_15" description="The auxiliary clock #3 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="0" description="This bit allows to request the auxiliary clock #3 by software." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The auxiliary clock #3 is disabled by software."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The auxiliary clock #3 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #3." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRCSELECT_0" description="The clock source is the system clock."/>
      <bitenum value="1" id="1" token="SRCSELECT_1" description="The clock source is the version from the CORE DPLL."/>
      <bitenum value="2" id="2" token="SRCSELECT_2" description="The clock source is the version from the PER DPLL."/>
      <bitenum value="3" id="3" token="SRCSELECT_3" description="The clock source is the alternate clock."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #3 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock #3 is gated low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock #3 is gated high."/>
    </bitfield>
  </register>
  <register id="AUXCLK4" acronym="AUXCLK4" offset="0x320" width="32" description="This register holds qualifiers for the auxiliary clock #4.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x1" description="This field holds the divider value for the auxiliary clock #4." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKDIV_0" description="The auxiliary clock #4 is divided by 1."/>
      <bitenum value="1" id="1" token="CLKDIV_1" description="The auxiliary clock #4 is divided by 2."/>
      <bitenum value="2" id="2" token="CLKDIV_2" description="The auxiliary clock #4 is divided by 3."/>
      <bitenum value="3" id="3" token="CLKDIV_3" description="The auxiliary clock #4 is divided by 4."/>
      <bitenum value="4" id="4" token="CLKDIV_4" description="The auxiliary clock #4 is divided by 5."/>
      <bitenum value="5" id="5" token="CLKDIV_5" description="The auxiliary clock #4 is divided by 6."/>
      <bitenum value="6" id="6" token="CLKDIV_6" description="The auxiliary clock #4 is divided by 7."/>
      <bitenum value="7" id="7" token="CLKDIV_7" description="The auxiliary clock #4 is divided by 8."/>
      <bitenum value="8" id="8" token="CLKDIV_8" description="The auxiliary clock #4 is divided by 9."/>
      <bitenum value="9" id="9" token="CLKDIV_9" description="The auxiliary clock #4 is divided by 10."/>
      <bitenum value="10" id="10" token="CLKDIV_10" description="The auxiliary clock #4 is divided by 11."/>
      <bitenum value="11" id="11" token="CLKDIV_11" description="The auxiliary clock #4 is divided by 12."/>
      <bitenum value="12" id="12" token="CLKDIV_12" description="The auxiliary clock #4 is divided by 13."/>
      <bitenum value="13" id="13" token="CLKDIV_13" description="The auxiliary clock #4 is divided by 14."/>
      <bitenum value="14" id="14" token="CLKDIV_14" description="The auxiliary clock #4 is divided by 15."/>
      <bitenum value="15" id="15" token="CLKDIV_15" description="The auxiliary clock #4 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="1" description="This bit allows to request the auxiliary clock #4 by software." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The auxiliary clock #4 is not requested by software."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The auxiliary clock #4 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #4." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRCSELECT_0" description="The clock source is the system clock."/>
      <bitenum value="1" id="1" token="SRCSELECT_1" description="The clock source is the version from the CORE DPLL."/>
      <bitenum value="2" id="2" token="SRCSELECT_2" description="The clock source is the version from the PER DPLL."/>
      <bitenum value="3" id="3" token="SRCSELECT_3" description="The clock source is the alternate clock."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #4 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock #4 is gated low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock #4 is gated high."/>
    </bitfield>
  </register>
  <register id="AUXCLK5" acronym="AUXCLK5" offset="0x324" width="32" description="This register holds qualifiers for the auxiliary clock #5.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="4" begin="19" end="16" resetval="0x0" description="This field holds the divider value for the auxiliary clock #5." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKDIV_0" description="The auxiliary clock #5 is divided by 1."/>
      <bitenum value="1" id="1" token="CLKDIV_1" description="The auxiliary clock #5 is divided by 2."/>
      <bitenum value="2" id="2" token="CLKDIV_2" description="The auxiliary clock #5 is divided by 3."/>
      <bitenum value="3" id="3" token="CLKDIV_3" description="The auxiliary clock #5 is divided by 4."/>
      <bitenum value="4" id="4" token="CLKDIV_4" description="The auxiliary clock #5 is divided by 5."/>
      <bitenum value="5" id="5" token="CLKDIV_5" description="The auxiliary clock #5 is divided by 6."/>
      <bitenum value="6" id="6" token="CLKDIV_6" description="The auxiliary clock #5 is divided by 7."/>
      <bitenum value="7" id="7" token="CLKDIV_7" description="The auxiliary clock #5 is divided by 8."/>
      <bitenum value="8" id="8" token="CLKDIV_8" description="The auxiliary clock #5 is divided by 9."/>
      <bitenum value="9" id="9" token="CLKDIV_9" description="The auxiliary clock #5 is divided by 10."/>
      <bitenum value="10" id="10" token="CLKDIV_10" description="The auxiliary clock #5 is divided by 11."/>
      <bitenum value="11" id="11" token="CLKDIV_11" description="The auxiliary clock #5 is divided by 12."/>
      <bitenum value="12" id="12" token="CLKDIV_12" description="The auxiliary clock #5 is divided by 13."/>
      <bitenum value="13" id="13" token="CLKDIV_13" description="The auxiliary clock #5 is divided by 14."/>
      <bitenum value="14" id="14" token="CLKDIV_14" description="The auxiliary clock #5 is divided by 15."/>
      <bitenum value="15" id="15" token="CLKDIV_15" description="The auxiliary clock #5 is divided by 16."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="8" end="8" resetval="0" description="This bit allows to request the auxiliary clock #5 by software." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The auxiliary clock #5 is not requested by software."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The auxiliary clock #5 is requested by software."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRCSELECT" width="2" begin="2" end="1" resetval="0x0" description="This field allows selecting the clock source of the auxiliary clock #5." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRCSELECT_0" description="The clock source is the system clock."/>
      <bitenum value="1" id="1" token="SRCSELECT_1" description="The clock source is the version from the CORE DPLL."/>
      <bitenum value="2" id="2" token="SRCSELECT_2" description="The clock source is the version from the PER DPLL."/>
      <bitenum value="3" id="3" token="SRCSELECT_3" description="The clock source is the alternate clock."/>
    </bitfield>
    <bitfield id="POLARITY" width="1" begin="0" end="0" resetval="0" description="This bit defines the output level when the auxiliary clock #5 is gated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POLARITY_0" description="The auxiliary clock #5 is gated low."/>
      <bitenum value="1" id="1" token="POLARITY_1" description="The auxiliary clock #5 is gated high."/>
    </bitfield>
  </register>
  <register id="RSTTIME_REG" acronym="RSTTIME_REG" offset="0x400" width="32" description="This register holds the reset time counter which is used to extend the reset lines beyond the release of the pad reset.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="RSTTIME" width="4" begin="3" end="0" resetval="0x4" description="Holds the number of 32 kHz clock cycles for which the reset duration is extended. Values 0,1 and 2 are not allowed. 0x0: Reserved. 0x1: Reserved. 0x2: Reserved." range="" rwaccess="RW"/>
  </register>
  <register id="C2CRSTCTRL" acronym="C2CRSTCTRL" offset="0x41C" width="32" description="This register controls the release of the external C2C interface reset lines.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="WARMRST" width="1" begin="1" end="1" resetval="1" description="This bit allows to release the warm reset line of the external C2C interface. [warm reset sensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WARMRST_0" description="Clearing this bit has for effect to release the warm reset line of the external C2C interface."/>
      <bitenum value="1" id="1" token="WARMRST_1" description="Writing this bit has for effect to assert the warm reset line of the external C2C interface."/>
    </bitfield>
    <bitfield id="COLDRST" width="1" begin="0" end="0" resetval="1" description="This bit allows to release the cold reset line of the external C2C interface." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="COLDRST_0" description="Clearing this bit has for effect to release the cold reset line of the external C2C interface."/>
      <bitenum value="1" id="1" token="COLDRST_1" description="Writing this bit has for effect to assert the cold reset line of the external C2C interface."/>
    </bitfield>
  </register>
  <register id="EXTPWRONRSTCTRL" acronym="EXTPWRONRSTCTRL" offset="0x420" width="32" description="This register allows the software to perform an external power-on reset.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="PWRONRST" width="1" begin="1" end="1" resetval="0" description="This bit controls the assertion and the de-assertion of the external power-on reset." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="0" token="PWRONRST_0" description="De-asserts the external power-on reset."/>
      <bitenum value="1" id="1" token="PWRONRST_1" description="Asserts the external power-on reset."/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="This bit must be set to 1 to allow the software to assert the external power-on reset." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="0" token="ENABLE_0" description="Prevents the software to assert the external power-on reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Allows the software to assert the external power-on reset."/>
    </bitfield>
  </register>
  <register id="EXTWARMRSTST_REG" acronym="EXTWARMRSTST_REG" offset="0x510" width="32" description="This register logs the source of warm reset output. Each bit is set upon release of the warm reset output and must be cleared by software.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="EXTWARMRSTST" width="1" begin="0" end="0" resetval="0" description="This bit logs the external warm reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="EXTWARMRSTST_0" description="No external warm reset occurred."/>
      <bitenum value="1" id="1" token="EXTWARMRSTST_1" description="An external warm reset occurred."/>
    </bitfield>
  </register>
  <register id="APEWARMRSTST_REG" acronym="APEWARMRSTST_REG" offset="0x514" width="32" description="This register logs the source of warm reset on the APE. Each bit is set upon release of the APE warm reset and must be cleared by software.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="APEWARMRSTST" width="1" begin="1" end="1" resetval="0" description="This bit logs the APE warm reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="APEWARMRSTST_0" description="No APE warm reset occurred."/>
      <bitenum value="1" id="1" token="APEWARMRSTST_1" description="An APE warm reset occurred."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reads returns 0." range="" rwaccess="R"/>
  </register>
  <register id="C2CWARMRSTST_REG" acronym="C2CWARMRSTST_REG" offset="0x51C" width="32" description="This register logs the source of warm reset on the external C2C interface. Each bit is set upon release of the external C2C interface warm reset and must be cleared by software.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="C2CWARMRSTST" width="1" begin="3" end="3" resetval="0" description="This bit logs the C2C warm reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="C2CWARMRSTST_0" description="No C2C warm reset occurred."/>
      <bitenum value="1" id="1" token="C2CWARMRSTST_1" description="A C2C warm reset occurred."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reads returns 0." range="" rwaccess="R"/>
  </register>
</module>
