Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/28-openroad-globalplacement/top.odb'…
Reading design constraints file at '/home/designer/shared/FSE-LMS/design/constrains/constrains.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO RSZ-0027] Inserted 4 sg13g2_buf_1 input buffers.
[INFO RSZ-0028] Inserted 1 sg13g2_buf_1 output buffers.
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     12596
     1000 |     +0.3% |       0 |      67 |            41 |     11596
     2000 |     +0.3% |       0 |      73 |            44 |     10596
     3000 |     +0.3% |       0 |      73 |            44 |      9596
     4000 |     +0.3% |       0 |      73 |            44 |      8596
     5000 |     +0.3% |       0 |      73 |            44 |      7596
     6000 |     +0.6% |       0 |     138 |            61 |      6596
     7000 |     +1.0% |       0 |     229 |            70 |      5596
     8000 |     +1.1% |       0 |     244 |            72 |      4596
     9000 |     +1.2% |       0 |     264 |            77 |      3596
    10000 |     +1.4% |       0 |     317 |           105 |      2596
    11000 |     +1.8% |       0 |     403 |           122 |      1596
    12000 |     +4.3% |       0 |     937 |           290 |       596
    final |     +4.7% |       0 |    1038 |           292 |         0
---------------------------------------------------------------------
[INFO RSZ-0034] Found 20 slew violations.
[INFO RSZ-0035] Found 292 fanout violations.
[INFO RSZ-0038] Inserted 1038 buffers in 292 nets.
[INFO RSZ-0042] Inserted 585 tie sg13g2_tiehi instances.
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement      43297.6 u
average displacement        3.2 u
max displacement           28.2 u
original HPWL          269562.7 u
legalized HPWL         310967.1 u
delta HPWL                   15 %

[INFO DPL-0020] Mirrored 5221 instances
[INFO DPL-0021] HPWL before          310967.1 u
[INFO DPL-0022] HPWL after           304462.2 u
[INFO DPL-0023] HPWL delta               -2.1 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 3256 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Buffer                                    4      29.03
  Timing Repair Buffer                   1043    7569.68
  Inverter                                397    2160.95
  Sequential cell                         804   39387.00
  Multi-Input combinational cell        11380  117300.96
  Total                                 13628  166447.61
Writing OpenROAD database to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/32-openroad-repairdesignpostgpl/top.odb'…
Writing netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/32-openroad-repairdesignpostgpl/top.nl.v'…
Writing powered netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/32-openroad-repairdesignpostgpl/top.pnl.v'…
Writing layout to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/32-openroad-repairdesignpostgpl/top.def'…
Writing timing constraints to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_20-16-41/32-openroad-repairdesignpostgpl/top.sdc'…
