# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FinalProject.ip_user_files/bd/system_control/ip/system_control_axi_dma_0_0/sim/system_control_axi_dma_0_0.vhd" \
"../../../../FinalProject.ip_user_files/bd/system_control/ip/system_control_rst_ps7_0_100M_0/sim/system_control_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
