
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command ` read_liberty -lib /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; read_verilog /root/project/code/supplied/*.v /root/project/code/src/*.v; hierarchy -top CPU; proc; opt_clean; fsm; opt_clean; techmap; opt_clean; flatten CPU; dfflibmap -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; abc -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; stat -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; ' --

1. Executing Liberty frontend.
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: /root/project/code/supplied/Data_Memory.v
Parsing Verilog input from `/root/project/code/supplied/Data_Memory.v' to AST representation.
Generating RTLIL representation for module `\Data_Memory'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /root/project/code/supplied/Instruction_Memory.v
Parsing Verilog input from `/root/project/code/supplied/Instruction_Memory.v' to AST representation.
Generating RTLIL representation for module `\Instruction_Memory'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /root/project/code/supplied/PC.v
Parsing Verilog input from `/root/project/code/supplied/PC.v' to AST representation.
Generating RTLIL representation for module `\PC'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /root/project/code/supplied/Registers.v
Parsing Verilog input from `/root/project/code/supplied/Registers.v' to AST representation.
Generating RTLIL representation for module `\Registers'.
Warning: Replacing memory \register with list of registers. See /root/project/code/supplied/Registers.v:37
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /root/project/code/src/ALU.v
Parsing Verilog input from `/root/project/code/src/ALU.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /root/project/code/src/ALU_Control.v
Parsing Verilog input from `/root/project/code/src/ALU_Control.v' to AST representation.
Generating RTLIL representation for module `\ALU_Control'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /root/project/code/src/Adder.v
Parsing Verilog input from `/root/project/code/src/Adder.v' to AST representation.
Generating RTLIL representation for module `\Adder'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /root/project/code/src/CPU.v
Parsing Verilog input from `/root/project/code/src/CPU.v' to AST representation.
Generating RTLIL representation for module `\CPU'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /root/project/code/src/Control.v
Parsing Verilog input from `/root/project/code/src/Control.v' to AST representation.
Generating RTLIL representation for module `\Control'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /root/project/code/src/EX_MEM.v
Parsing Verilog input from `/root/project/code/src/EX_MEM.v' to AST representation.
Generating RTLIL representation for module `\EX_MEM'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /root/project/code/src/Forwarding.v
Parsing Verilog input from `/root/project/code/src/Forwarding.v' to AST representation.
Generating RTLIL representation for module `\Forwarding'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /root/project/code/src/Hazard_Detection.v
Parsing Verilog input from `/root/project/code/src/Hazard_Detection.v' to AST representation.
Generating RTLIL representation for module `\Hazard_Detection'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /root/project/code/src/ID_EX.v
Parsing Verilog input from `/root/project/code/src/ID_EX.v' to AST representation.
Generating RTLIL representation for module `\ID_EX'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /root/project/code/src/IF_ID.v
Parsing Verilog input from `/root/project/code/src/IF_ID.v' to AST representation.
Generating RTLIL representation for module `\IF_ID'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /root/project/code/src/MEM_WB.v
Parsing Verilog input from `/root/project/code/src/MEM_WB.v' to AST representation.
Generating RTLIL representation for module `\MEM_WB'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /root/project/code/src/MUX32.v
Parsing Verilog input from `/root/project/code/src/MUX32.v' to AST representation.
Generating RTLIL representation for module `\MUX32'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /root/project/code/src/MUX4.v
Parsing Verilog input from `/root/project/code/src/MUX4.v' to AST representation.
Generating RTLIL representation for module `\MUX4'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /root/project/code/src/Sign_Extend.v
Parsing Verilog input from `/root/project/code/src/Sign_Extend.v' to AST representation.
Generating RTLIL representation for module `\Sign_Extend'.
Successfully finished Verilog frontend.

20. Executing HIERARCHY pass (managing design hierarchy).

20.1. Analyzing design hierarchy..
Top module:  \CPU
Used module:     \MUX32
Used module:     \MEM_WB
Used module:     \Data_Memory
Used module:     \EX_MEM
Used module:     \ALU
Used module:     \ALU_Control
Used module:     \MUX4
Used module:     \Forwarding
Used module:     \ID_EX
Used module:     \Adder
Used module:     \Sign_Extend
Used module:     \Registers
Used module:     \Control
Used module:     \Hazard_Detection
Used module:     \IF_ID
Used module:     \Instruction_Memory
Used module:     \PC

20.2. Analyzing design hierarchy..
Top module:  \CPU
Used module:     \MUX32
Used module:     \MEM_WB
Used module:     \Data_Memory
Used module:     \EX_MEM
Used module:     \ALU
Used module:     \ALU_Control
Used module:     \MUX4
Used module:     \Forwarding
Used module:     \ID_EX
Used module:     \Adder
Used module:     \Sign_Extend
Used module:     \Registers
Used module:     \Control
Used module:     \Hazard_Detection
Used module:     \IF_ID
Used module:     \Instruction_Memory
Used module:     \PC
Removed 0 unused modules.
Warning: Resizing cell port CPU.u_ALU.ALUCtrl_i from 4 bits to 3 bits.

21. Executing PROC pass (convert processes to netlists).

21.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

21.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/Sign_Extend.v:9$131 in module Sign_Extend.
Removed 1 dead cases from process $proc$/root/project/code/src/MUX4.v:9$130 in module MUX4.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/MUX4.v:9$130 in module MUX4.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/MEM_WB.v:15$127 in module MEM_WB.
Marked 2 switch rules as full_case in process $proc$/root/project/code/src/IF_ID.v:11$124 in module IF_ID.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/ID_EX.v:33$122 in module ID_EX.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/Hazard_Detection.v:10$117 in module Hazard_Detection.
Marked 4 switch rules as full_case in process $proc$/root/project/code/src/Forwarding.v:11$88 in module Forwarding.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/EX_MEM.v:19$86 in module EX_MEM.
Marked 2 switch rules as full_case in process $proc$/root/project/code/src/Control.v:12$85 in module Control.
Removed 1 dead cases from process $proc$/root/project/code/src/ALU_Control.v:19$80 in module ALU_Control.
Marked 5 switch rules as full_case in process $proc$/root/project/code/src/ALU_Control.v:19$80 in module ALU_Control.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/ALU.v:7$72 in module ALU.
Removed 1 dead cases from process $proc$/root/project/code/supplied/Registers.v:1$69 in module Registers.
Marked 1 switch rules as full_case in process $proc$/root/project/code/supplied/Registers.v:1$69 in module Registers.
Removed 1 dead cases from process $proc$/root/project/code/supplied/Registers.v:1$66 in module Registers.
Marked 1 switch rules as full_case in process $proc$/root/project/code/supplied/Registers.v:1$66 in module Registers.
Marked 3 switch rules as full_case in process $proc$/root/project/code/supplied/Registers.v:34$56 in module Registers.
Marked 1 switch rules as full_case in process $proc$/root/project/code/supplied/PC.v:21$13 in module PC.
Removed a total of 4 dead cases.

21.3. Executing PROC_INIT pass (extract init attributes).

21.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_i in `\MEM_WB.$proc$/root/project/code/src/MEM_WB.v:15$127'.
Found async reset \rst_i in `\IF_ID.$proc$/root/project/code/src/IF_ID.v:11$124'.
Found async reset \rst_i in `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
Found async reset \rst_i in `\EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
Found async reset \rst_n in `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
Found async reset \rst_n in `\PC.$proc$/root/project/code/supplied/PC.v:21$13'.

21.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Sign_Extend.$proc$/root/project/code/src/Sign_Extend.v:9$131'.
     1/2: $1\imm_o[31:0]
     2/2: $0\imm_o[31:0]
Creating decoders for process `\MUX4.$proc$/root/project/code/src/MUX4.v:9$130'.
     1/2: $1\data_o[31:0]
     2/2: $0\data_o[31:0]
Creating decoders for process `\MEM_WB.$proc$/root/project/code/src/MEM_WB.v:15$127'.
     1/5: $0\ReadData_o[31:0]
     2/5: $0\RDaddr_o[4:0]
     3/5: $0\MemtoReg_o[0:0]
     4/5: $0\RegWrite_o[0:0]
     5/5: $0\ALUResult_o[31:0]
Creating decoders for process `\IF_ID.$proc$/root/project/code/src/IF_ID.v:11$124'.
     1/2: $0\pc_o[31:0]
     2/2: $0\instr_o[31:0]
Creating decoders for process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
     1/14: $0\RDaddr_o[4:0]
     2/14: $0\RS2addr_o[4:0]
     3/14: $0\RS1addr_o[4:0]
     4/14: $0\funct7_o[6:0]
     5/14: $0\funct3_o[2:0]
     6/14: $0\imm_o[31:0]
     7/14: $0\ALUSrc_o[0:0]
     8/14: $0\ALUOp_o[1:0]
     9/14: $0\MemWrite_o[0:0]
    10/14: $0\MemRead_o[0:0]
    11/14: $0\MemtoReg_o[0:0]
    12/14: $0\RegWrite_o[0:0]
    13/14: $0\RS2data_o[31:0]
    14/14: $0\RS1data_o[31:0]
Creating decoders for process `\Hazard_Detection.$proc$/root/project/code/src/Hazard_Detection.v:10$117'.
     1/6: $1\NoOP_o[0:0]
     2/6: $1\PCWrite_o[0:0]
     3/6: $1\Stall_o[0:0]
     4/6: $0\NoOP_o[0:0]
     5/6: $0\PCWrite_o[0:0]
     6/6: $0\Stall_o[0:0]
Creating decoders for process `\Forwarding.$proc$/root/project/code/src/Forwarding.v:11$88'.
     1/6: $2\ForwardB_o[1:0]
     2/6: $2\ForwardA_o[1:0]
     3/6: $1\ForwardB_o[1:0]
     4/6: $1\ForwardA_o[1:0]
     5/6: $0\ForwardB_o[1:0]
     6/6: $0\ForwardA_o[1:0]
Creating decoders for process `\EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
     1/7: $0\ALUinB_o[31:0]
     2/7: $0\RDaddr_o[4:0]
     3/7: $0\MemWrite_o[0:0]
     4/7: $0\MemRead_o[0:0]
     5/7: $0\MemtoReg_o[0:0]
     6/7: $0\RegWrite_o[0:0]
     7/7: $0\ALUResult_o[31:0]
Creating decoders for process `\Control.$proc$/root/project/code/src/Control.v:12$85'.
     1/21: $2\ALUOp_o[1:0]
     2/21: $2\Branch_o[0:0]
     3/21: $2\MemWrite_o[0:0]
     4/21: $2\MemRead_o[0:0]
     5/21: $2\RegWrite_o[0:0]
     6/21: $2\MemtoReg_o[0:0]
     7/21: $2\ALUSrc_o[0:0]
     8/21: $1\Branch_o[0:0]
     9/21: $1\ALUSrc_o[0:0]
    10/21: $1\ALUOp_o[1:0]
    11/21: $1\MemWrite_o[0:0]
    12/21: $1\MemRead_o[0:0]
    13/21: $1\MemtoReg_o[0:0]
    14/21: $1\RegWrite_o[0:0]
    15/21: $0\Branch_o[0:0]
    16/21: $0\ALUSrc_o[0:0]
    17/21: $0\ALUOp_o[1:0]
    18/21: $0\MemWrite_o[0:0]
    19/21: $0\MemRead_o[0:0]
    20/21: $0\MemtoReg_o[0:0]
    21/21: $0\RegWrite_o[0:0]
Creating decoders for process `\ALU_Control.$proc$/root/project/code/src/ALU_Control.v:19$80'.
     1/6: $5\ALUCtrl_o[3:0]
     2/6: $4\ALUCtrl_o[3:0]
     3/6: $3\ALUCtrl_o[3:0]
     4/6: $2\ALUCtrl_o[3:0]
     5/6: $1\ALUCtrl_o[3:0]
     6/6: $0\ALUCtrl_o[3:0]
Creating decoders for process `\ALU.$proc$/root/project/code/src/ALU.v:7$72'.
     1/2: $1\ALUResult_o[31:0]
     2/2: $0\ALUResult_o[31:0]
Creating decoders for process `\Registers.$proc$/root/project/code/supplied/Registers.v:1$69'.
     1/2: $1$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:31$48_DATA[31:0]$71
     2/2: $0$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:31$48_DATA[31:0]$70
Creating decoders for process `\Registers.$proc$/root/project/code/supplied/Registers.v:1$66'.
     1/2: $1$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:30$47_DATA[31:0]$68
     2/2: $0$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:30$47_DATA[31:0]$67
Creating decoders for process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
     1/40: $2$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$49_ADDR[4:0]$64
     2/40: $2$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$49_DATA[31:0]$65
     3/40: $1$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$49_DATA[31:0]$61
     4/40: $1$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$49_ADDR[4:0]$60
     5/40: $1\i[31:0]
     6/40: $0$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$49_DATA[31:0]$58
     7/40: $0$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$49_ADDR[4:0]$57
     8/40: $0\i[31:0]
     9/40: $0\register[31][31:0]
    10/40: $0\register[30][31:0]
    11/40: $0\register[29][31:0]
    12/40: $0\register[28][31:0]
    13/40: $0\register[27][31:0]
    14/40: $0\register[26][31:0]
    15/40: $0\register[25][31:0]
    16/40: $0\register[24][31:0]
    17/40: $0\register[23][31:0]
    18/40: $0\register[22][31:0]
    19/40: $0\register[21][31:0]
    20/40: $0\register[20][31:0]
    21/40: $0\register[19][31:0]
    22/40: $0\register[18][31:0]
    23/40: $0\register[17][31:0]
    24/40: $0\register[16][31:0]
    25/40: $0\register[15][31:0]
    26/40: $0\register[14][31:0]
    27/40: $0\register[13][31:0]
    28/40: $0\register[12][31:0]
    29/40: $0\register[11][31:0]
    30/40: $0\register[10][31:0]
    31/40: $0\register[9][31:0]
    32/40: $0\register[8][31:0]
    33/40: $0\register[7][31:0]
    34/40: $0\register[6][31:0]
    35/40: $0\register[5][31:0]
    36/40: $0\register[4][31:0]
    37/40: $0\register[3][31:0]
    38/40: $0\register[2][31:0]
    39/40: $0\register[1][31:0]
    40/40: $0\register[0][31:0]
Creating decoders for process `\PC.$proc$/root/project/code/supplied/PC.v:21$13'.
     1/1: $0\pc_o[31:0]
Creating decoders for process `\Data_Memory.$proc$/root/project/code/supplied/Data_Memory.v:24$5'.
     1/3: $0$memwr$\memory$/root/project/code/supplied/Data_Memory.v:27$1_EN[31:0]$8
     2/3: $0$memwr$\memory$/root/project/code/supplied/Data_Memory.v:27$1_DATA[31:0]$7
     3/3: $0$memwr$\memory$/root/project/code/supplied/Data_Memory.v:27$1_ADDR[31:0]$6

21.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Sign_Extend.\imm_o' from process `\Sign_Extend.$proc$/root/project/code/src/Sign_Extend.v:9$131'.
No latch inferred for signal `\MUX4.\data_o' from process `\MUX4.$proc$/root/project/code/src/MUX4.v:9$130'.
No latch inferred for signal `\Hazard_Detection.\Stall_o' from process `\Hazard_Detection.$proc$/root/project/code/src/Hazard_Detection.v:10$117'.
No latch inferred for signal `\Hazard_Detection.\PCWrite_o' from process `\Hazard_Detection.$proc$/root/project/code/src/Hazard_Detection.v:10$117'.
No latch inferred for signal `\Hazard_Detection.\NoOP_o' from process `\Hazard_Detection.$proc$/root/project/code/src/Hazard_Detection.v:10$117'.
No latch inferred for signal `\Forwarding.\ForwardA_o' from process `\Forwarding.$proc$/root/project/code/src/Forwarding.v:11$88'.
No latch inferred for signal `\Forwarding.\ForwardB_o' from process `\Forwarding.$proc$/root/project/code/src/Forwarding.v:11$88'.
No latch inferred for signal `\Control.\RegWrite_o' from process `\Control.$proc$/root/project/code/src/Control.v:12$85'.
No latch inferred for signal `\Control.\MemtoReg_o' from process `\Control.$proc$/root/project/code/src/Control.v:12$85'.
No latch inferred for signal `\Control.\MemRead_o' from process `\Control.$proc$/root/project/code/src/Control.v:12$85'.
No latch inferred for signal `\Control.\MemWrite_o' from process `\Control.$proc$/root/project/code/src/Control.v:12$85'.
No latch inferred for signal `\Control.\ALUOp_o' from process `\Control.$proc$/root/project/code/src/Control.v:12$85'.
No latch inferred for signal `\Control.\ALUSrc_o' from process `\Control.$proc$/root/project/code/src/Control.v:12$85'.
No latch inferred for signal `\Control.\Branch_o' from process `\Control.$proc$/root/project/code/src/Control.v:12$85'.
No latch inferred for signal `\ALU_Control.\ALUCtrl_o' from process `\ALU_Control.$proc$/root/project/code/src/ALU_Control.v:19$80'.
No latch inferred for signal `\ALU.\ALUResult_o' from process `\ALU.$proc$/root/project/code/src/ALU.v:7$72'.
No latch inferred for signal `\Registers.$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:31$48_DATA' from process `\Registers.$proc$/root/project/code/supplied/Registers.v:1$69'.
No latch inferred for signal `\Registers.$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:30$47_DATA' from process `\Registers.$proc$/root/project/code/supplied/Registers.v:1$66'.

21.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MEM_WB.\ALUResult_o' using process `\MEM_WB.$proc$/root/project/code/src/MEM_WB.v:15$127'.
  created $adff cell `$procdff$1051' with positive edge clock and negative level reset.
Creating register for signal `\MEM_WB.\RegWrite_o' using process `\MEM_WB.$proc$/root/project/code/src/MEM_WB.v:15$127'.
  created $adff cell `$procdff$1052' with positive edge clock and negative level reset.
Creating register for signal `\MEM_WB.\MemtoReg_o' using process `\MEM_WB.$proc$/root/project/code/src/MEM_WB.v:15$127'.
  created $adff cell `$procdff$1053' with positive edge clock and negative level reset.
Creating register for signal `\MEM_WB.\RDaddr_o' using process `\MEM_WB.$proc$/root/project/code/src/MEM_WB.v:15$127'.
  created $adff cell `$procdff$1054' with positive edge clock and negative level reset.
Creating register for signal `\MEM_WB.\ReadData_o' using process `\MEM_WB.$proc$/root/project/code/src/MEM_WB.v:15$127'.
  created $adff cell `$procdff$1055' with positive edge clock and negative level reset.
Creating register for signal `\IF_ID.\instr_o' using process `\IF_ID.$proc$/root/project/code/src/IF_ID.v:11$124'.
  created $adff cell `$procdff$1056' with positive edge clock and negative level reset.
Creating register for signal `\IF_ID.\pc_o' using process `\IF_ID.$proc$/root/project/code/src/IF_ID.v:11$124'.
  created $adff cell `$procdff$1057' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\RS1data_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1058' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\RS2data_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1059' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\RegWrite_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1060' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\MemtoReg_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1061' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\MemRead_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1062' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\MemWrite_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1063' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\ALUOp_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1064' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\ALUSrc_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1065' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\imm_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1066' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\funct3_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1067' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\funct7_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1068' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\RS1addr_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1069' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\RS2addr_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1070' with positive edge clock and negative level reset.
Creating register for signal `\ID_EX.\RDaddr_o' using process `\ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
  created $adff cell `$procdff$1071' with positive edge clock and negative level reset.
Creating register for signal `\EX_MEM.\ALUResult_o' using process `\EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
  created $adff cell `$procdff$1072' with positive edge clock and negative level reset.
Creating register for signal `\EX_MEM.\RegWrite_o' using process `\EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
  created $adff cell `$procdff$1073' with positive edge clock and negative level reset.
Creating register for signal `\EX_MEM.\MemtoReg_o' using process `\EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
  created $adff cell `$procdff$1074' with positive edge clock and negative level reset.
Creating register for signal `\EX_MEM.\MemRead_o' using process `\EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
  created $adff cell `$procdff$1075' with positive edge clock and negative level reset.
Creating register for signal `\EX_MEM.\MemWrite_o' using process `\EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
  created $adff cell `$procdff$1076' with positive edge clock and negative level reset.
Creating register for signal `\EX_MEM.\RDaddr_o' using process `\EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
  created $adff cell `$procdff$1077' with positive edge clock and negative level reset.
Creating register for signal `\EX_MEM.\ALUinB_o' using process `\EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
  created $adff cell `$procdff$1078' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\i' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1079' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[0]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1080' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[1]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1081' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[2]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1082' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[3]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1083' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[4]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1084' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[5]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1085' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[6]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1086' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[7]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1087' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[8]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1088' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[9]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1089' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[10]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1090' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[11]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1091' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[12]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1092' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[13]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1093' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[14]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1094' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[15]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1095' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[16]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1096' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[17]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1097' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[18]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1098' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[19]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1099' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[20]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1100' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[21]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1101' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[22]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1102' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[23]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1103' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[24]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1104' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[25]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1105' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[26]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1106' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[27]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1107' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[28]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1108' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[29]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1109' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[30]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1110' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[31]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1111' with positive edge clock and negative level reset.
Creating register for signal `\Registers.$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$49_ADDR' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1112' with positive edge clock and negative level reset.
Creating register for signal `\Registers.$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$49_DATA' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
  created $adff cell `$procdff$1113' with positive edge clock and negative level reset.
Creating register for signal `\PC.\pc_o' using process `\PC.$proc$/root/project/code/supplied/PC.v:21$13'.
  created $adff cell `$procdff$1114' with positive edge clock and negative level reset.
Creating register for signal `\Data_Memory.$memwr$\memory$/root/project/code/supplied/Data_Memory.v:27$1_ADDR' using process `\Data_Memory.$proc$/root/project/code/supplied/Data_Memory.v:24$5'.
  created $dff cell `$procdff$1115' with positive edge clock.
Creating register for signal `\Data_Memory.$memwr$\memory$/root/project/code/supplied/Data_Memory.v:27$1_DATA' using process `\Data_Memory.$proc$/root/project/code/supplied/Data_Memory.v:24$5'.
  created $dff cell `$procdff$1116' with positive edge clock.
Creating register for signal `\Data_Memory.$memwr$\memory$/root/project/code/supplied/Data_Memory.v:27$1_EN' using process `\Data_Memory.$proc$/root/project/code/supplied/Data_Memory.v:24$5'.
  created $dff cell `$procdff$1117' with positive edge clock.

21.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\Sign_Extend.$proc$/root/project/code/src/Sign_Extend.v:9$131'.
Removing empty process `Sign_Extend.$proc$/root/project/code/src/Sign_Extend.v:9$131'.
Found and cleaned up 1 empty switch in `\MUX4.$proc$/root/project/code/src/MUX4.v:9$130'.
Removing empty process `MUX4.$proc$/root/project/code/src/MUX4.v:9$130'.
Removing empty process `MEM_WB.$proc$/root/project/code/src/MEM_WB.v:15$127'.
Found and cleaned up 2 empty switches in `\IF_ID.$proc$/root/project/code/src/IF_ID.v:11$124'.
Removing empty process `IF_ID.$proc$/root/project/code/src/IF_ID.v:11$124'.
Removing empty process `ID_EX.$proc$/root/project/code/src/ID_EX.v:33$122'.
Found and cleaned up 1 empty switch in `\Hazard_Detection.$proc$/root/project/code/src/Hazard_Detection.v:10$117'.
Removing empty process `Hazard_Detection.$proc$/root/project/code/src/Hazard_Detection.v:10$117'.
Found and cleaned up 4 empty switches in `\Forwarding.$proc$/root/project/code/src/Forwarding.v:11$88'.
Removing empty process `Forwarding.$proc$/root/project/code/src/Forwarding.v:11$88'.
Removing empty process `EX_MEM.$proc$/root/project/code/src/EX_MEM.v:19$86'.
Found and cleaned up 2 empty switches in `\Control.$proc$/root/project/code/src/Control.v:12$85'.
Removing empty process `Control.$proc$/root/project/code/src/Control.v:12$85'.
Found and cleaned up 5 empty switches in `\ALU_Control.$proc$/root/project/code/src/ALU_Control.v:19$80'.
Removing empty process `ALU_Control.$proc$/root/project/code/src/ALU_Control.v:19$80'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/root/project/code/src/ALU.v:7$72'.
Removing empty process `ALU.$proc$/root/project/code/src/ALU.v:7$72'.
Found and cleaned up 1 empty switch in `\Registers.$proc$/root/project/code/supplied/Registers.v:1$69'.
Removing empty process `Registers.$proc$/root/project/code/supplied/Registers.v:1$69'.
Found and cleaned up 1 empty switch in `\Registers.$proc$/root/project/code/supplied/Registers.v:1$66'.
Removing empty process `Registers.$proc$/root/project/code/supplied/Registers.v:1$66'.
Found and cleaned up 2 empty switches in `\Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
Removing empty process `Registers.$proc$/root/project/code/supplied/Registers.v:34$56'.
Found and cleaned up 1 empty switch in `\PC.$proc$/root/project/code/supplied/PC.v:21$13'.
Removing empty process `PC.$proc$/root/project/code/supplied/PC.v:21$13'.
Found and cleaned up 1 empty switch in `\Data_Memory.$proc$/root/project/code/supplied/Data_Memory.v:24$5'.
Removing empty process `Data_Memory.$proc$/root/project/code/supplied/Data_Memory.v:24$5'.
Cleaned up 23 empty switches.

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Sign_Extend..
Finding unused cells or wires in module \MUX4..
Finding unused cells or wires in module \MUX32..
Finding unused cells or wires in module \MEM_WB..
Finding unused cells or wires in module \IF_ID..
Finding unused cells or wires in module \ID_EX..
Finding unused cells or wires in module \Hazard_Detection..
Finding unused cells or wires in module \Forwarding..
Finding unused cells or wires in module \EX_MEM..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Adder..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \Registers..
Finding unused cells or wires in module \PC..
Finding unused cells or wires in module \Instruction_Memory..
Finding unused cells or wires in module \Data_Memory..
Removed 11 unused cells and 224 unused wires.
<suppressed ~31 debug messages>

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking Data_Memory.$memwr$\memory$/root/project/code/supplied/Data_Memory.v:27$1_EN as FSM state register:
    Users of register don't seem to benefit from recoding.

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \Adder..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \Data_Memory..
Finding unused cells or wires in module \EX_MEM..
Finding unused cells or wires in module \Forwarding..
Finding unused cells or wires in module \Hazard_Detection..
Finding unused cells or wires in module \ID_EX..
Finding unused cells or wires in module \IF_ID..
Finding unused cells or wires in module \Instruction_Memory..
Finding unused cells or wires in module \MEM_WB..
Finding unused cells or wires in module \MUX32..
Finding unused cells or wires in module \MUX4..
Finding unused cells or wires in module \PC..
Finding unused cells or wires in module \Registers..
Finding unused cells or wires in module \Sign_Extend..

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \Adder..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \Data_Memory..
Finding unused cells or wires in module \EX_MEM..
Finding unused cells or wires in module \Forwarding..
Finding unused cells or wires in module \Hazard_Detection..
Finding unused cells or wires in module \ID_EX..
Finding unused cells or wires in module \IF_ID..
Finding unused cells or wires in module \Instruction_Memory..
Finding unused cells or wires in module \MEM_WB..
Finding unused cells or wires in module \MUX32..
Finding unused cells or wires in module \MUX4..
Finding unused cells or wires in module \PC..
Finding unused cells or wires in module \Registers..
Finding unused cells or wires in module \Sign_Extend..

25. Executing TECHMAP pass (map to technology primitives).

25.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.2. Continuing TECHMAP pass.
Using template $paramod$constmap:22b2028cdffe89ff3d875a51d89cecc56b5f8b29$paramod$9adb41d1d67a0cc18e1b9bbefe6615369714005d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=32 for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $xor.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:b9a86d073741c2a0f7bb241e73c2dd11747f3288$paramod$8c0dd5ff1d42c73e7701ae7a633831fc809160d1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \ALUin1_i * \ALUin2_i (32x32 bits, unsigned)
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32 for cells of type $fa.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
No more expansions possible.
<suppressed ~3405 debug messages>

26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \Adder..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \Data_Memory..
Finding unused cells or wires in module \EX_MEM..
Finding unused cells or wires in module \Forwarding..
Finding unused cells or wires in module \Hazard_Detection..
Finding unused cells or wires in module \ID_EX..
Finding unused cells or wires in module \IF_ID..
Finding unused cells or wires in module \Instruction_Memory..
Finding unused cells or wires in module \MEM_WB..
Finding unused cells or wires in module \MUX32..
Finding unused cells or wires in module \MUX4..
Finding unused cells or wires in module \PC..
Finding unused cells or wires in module \Registers..
Finding unused cells or wires in module \Sign_Extend..
Removed 154 unused cells and 1352 unused wires.
<suppressed ~166 debug messages>

27. Executing FLATTEN pass (flatten design).
Using template Instruction_Memory for cells of type Instruction_Memory.
Using template IF_ID for cells of type IF_ID.
Using template Forwarding for cells of type Forwarding.
Using template MUX32 for cells of type MUX32.
Using template MUX4 for cells of type MUX4.
Using template ALU_Control for cells of type ALU_Control.
Using template ALU for cells of type ALU.
Using template EX_MEM for cells of type EX_MEM.
Using template Data_Memory for cells of type Data_Memory.
Using template MEM_WB for cells of type MEM_WB.
Using template Registers for cells of type Registers.
Using template Control for cells of type Control.
Using template Sign_Extend for cells of type Sign_Extend.
Using template ID_EX for cells of type ID_EX.
Using template Hazard_Detection for cells of type Hazard_Detection.
Using template PC for cells of type PC.
Using template Adder for cells of type Adder.
<suppressed ~21 debug messages>
No more expansions possible.

28. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\ALU':
Mapping DFF cells in module `\ALU_Control':
Mapping DFF cells in module `\Adder':
Mapping DFF cells in module `\CPU':
  mapped 1392 $_DFF_PN0_ cells to \DFFR_X1 cells.
  mapped 96 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\Control':
Mapping DFF cells in module `\Data_Memory':
  mapped 96 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\EX_MEM':
  mapped 73 $_DFF_PN0_ cells to \DFFR_X1 cells.
Mapping DFF cells in module `\Forwarding':
Mapping DFF cells in module `\Hazard_Detection':
Mapping DFF cells in module `\ID_EX':
  mapped 128 $_DFF_PN0_ cells to \DFFR_X1 cells.
Mapping DFF cells in module `\IF_ID':
  mapped 64 $_DFF_PN0_ cells to \DFFR_X1 cells.
Mapping DFF cells in module `\Instruction_Memory':
Mapping DFF cells in module `\MEM_WB':
  mapped 71 $_DFF_PN0_ cells to \DFFR_X1 cells.
Mapping DFF cells in module `\MUX32':
Mapping DFF cells in module `\MUX4':
Mapping DFF cells in module `\PC':
  mapped 32 $_DFF_PN0_ cells to \DFFR_X1 cells.
Mapping DFF cells in module `\Registers':
  mapped 1024 $_DFF_PN0_ cells to \DFFR_X1 cells.
Mapping DFF cells in module `\Sign_Extend':

29. Executing ABC pass (technology mapping using ABC).

29.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 7564 gates and 7633 wires to a netlist network with 67 inputs and 32 outputs.

29.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      137
ABC RESULTS:           AND3_X1 cells:       95
ABC RESULTS:           AND4_X1 cells:       17
ABC RESULTS:         AOI211_X1 cells:       46
ABC RESULTS:          AOI21_X1 cells:      352
ABC RESULTS:         AOI221_X1 cells:       17
ABC RESULTS:         AOI222_X1 cells:        4
ABC RESULTS:          AOI22_X1 cells:       58
ABC RESULTS:            INV_X1 cells:      225
ABC RESULTS:           MUX2_X1 cells:       80
ABC RESULTS:          NAND2_X1 cells:      717
ABC RESULTS:          NAND3_X1 cells:      113
ABC RESULTS:          NAND4_X1 cells:       11
ABC RESULTS:           NOR2_X1 cells:      526
ABC RESULTS:           NOR3_X1 cells:       68
ABC RESULTS:           NOR4_X1 cells:        8
ABC RESULTS:         OAI211_X1 cells:       31
ABC RESULTS:          OAI21_X1 cells:      304
ABC RESULTS:         OAI221_X1 cells:       27
ABC RESULTS:         OAI222_X1 cells:        1
ABC RESULTS:          OAI22_X1 cells:       23
ABC RESULTS:          OAI33_X1 cells:        3
ABC RESULTS:            OR2_X1 cells:      113
ABC RESULTS:            OR3_X1 cells:      101
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:          XNOR2_X1 cells:      437
ABC RESULTS:           XOR2_X1 cells:      370
ABC RESULTS:        internal signals:     7534
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       32
Removing temp directory.

29.2. Extracting gate netlist of module `\ALU_Control' to `<abc-temp-dir>/input.blif'..
Extracted 277 gates and 292 wires to a netlist network with 12 inputs and 4 outputs.

29.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.2.2. Re-integrating ABC results.
ABC RESULTS:           AND4_X1 cells:        1
ABC RESULTS:          AOI21_X1 cells:        2
ABC RESULTS:            INV_X1 cells:        4
ABC RESULTS:          NAND2_X1 cells:        4
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        1
ABC RESULTS:           NOR3_X1 cells:        3
ABC RESULTS:           NOR4_X1 cells:        1
ABC RESULTS:         OAI211_X1 cells:        1
ABC RESULTS:          OAI21_X1 cells:        1
ABC RESULTS:          OAI22_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:        1
ABC RESULTS:            OR4_X1 cells:        1
ABC RESULTS:        internal signals:      276
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        4
Removing temp directory.

29.3. Extracting gate netlist of module `\Adder' to `<abc-temp-dir>/input.blif'..
Extracted 287 gates and 352 wires to a netlist network with 64 inputs and 32 outputs.

29.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.3.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        9
ABC RESULTS:           AND3_X1 cells:        2
ABC RESULTS:          AOI21_X1 cells:       10
ABC RESULTS:            INV_X1 cells:        4
ABC RESULTS:          NAND2_X1 cells:       35
ABC RESULTS:          NAND3_X1 cells:        9
ABC RESULTS:           NOR2_X1 cells:        9
ABC RESULTS:         OAI211_X1 cells:        3
ABC RESULTS:          OAI21_X1 cells:       11
ABC RESULTS:            OR2_X1 cells:        9
ABC RESULTS:          XNOR2_X1 cells:       31
ABC RESULTS:           XOR2_X1 cells:       24
ABC RESULTS:        internal signals:      256
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       32
Removing temp directory.

29.4. Extracting gate netlist of module `\CPU' to `<abc-temp-dir>/input.blif'..
Extracted 17647 gates and 19102 wires to a netlist network with 1452 inputs and 1415 outputs.

29.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.4.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      143
ABC RESULTS:           AND3_X1 cells:       34
ABC RESULTS:           AND4_X1 cells:       37
ABC RESULTS:         AOI211_X1 cells:       56
ABC RESULTS:          AOI21_X1 cells:      183
ABC RESULTS:         AOI221_X1 cells:       91
ABC RESULTS:         AOI222_X1 cells:      276
ABC RESULTS:          AOI22_X1 cells:      587
ABC RESULTS:            BUF_X1 cells:       64
ABC RESULTS:            INV_X1 cells:      241
ABC RESULTS:           MUX2_X1 cells:     1160
ABC RESULTS:          NAND2_X1 cells:      295
ABC RESULTS:          NAND3_X1 cells:       95
ABC RESULTS:          NAND4_X1 cells:      154
ABC RESULTS:           NOR2_X1 cells:      209
ABC RESULTS:           NOR3_X1 cells:      129
ABC RESULTS:           NOR4_X1 cells:       19
ABC RESULTS:         OAI211_X1 cells:       28
ABC RESULTS:          OAI21_X1 cells:      130
ABC RESULTS:         OAI221_X1 cells:       43
ABC RESULTS:         OAI222_X1 cells:        4
ABC RESULTS:          OAI22_X1 cells:       41
ABC RESULTS:          OAI33_X1 cells:        6
ABC RESULTS:            OR2_X1 cells:       42
ABC RESULTS:            OR3_X1 cells:       20
ABC RESULTS:            OR4_X1 cells:        6
ABC RESULTS:          XNOR2_X1 cells:      118
ABC RESULTS:           XOR2_X1 cells:       44
ABC RESULTS:          _const0_ cells:        2
ABC RESULTS:        internal signals:    16235
ABC RESULTS:           input signals:     1452
ABC RESULTS:          output signals:     1415
Removing temp directory.

29.5. Extracting gate netlist of module `\Control' to `<abc-temp-dir>/input.blif'..
Extracted 232 gates and 243 wires to a netlist network with 8 inputs and 8 outputs.

29.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.5.2. Re-integrating ABC results.
ABC RESULTS:          AOI21_X1 cells:        2
ABC RESULTS:            INV_X1 cells:        2
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:          NAND4_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        3
ABC RESULTS:           NOR3_X1 cells:        4
ABC RESULTS:          OAI33_X1 cells:        1
ABC RESULTS:            OR2_X1 cells:        1
ABC RESULTS:        internal signals:      227
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

29.6. Extracting gate netlist of module `\Data_Memory' to `<abc-temp-dir>/input.blif'..
Extracted 128 gates and 227 wires to a netlist network with 96 inputs and 128 outputs.

29.6.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.6.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       94
ABC RESULTS:            BUF_X1 cells:       32
ABC RESULTS:          _const0_ cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:      128
Removing temp directory.

29.7. Extracting gate netlist of module `\EX_MEM' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

29.8. Extracting gate netlist of module `\Forwarding' to `<abc-temp-dir>/input.blif'..
Extracted 462 gates and 486 wires to a netlist network with 22 inputs and 4 outputs.

29.8.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.8.2. Re-integrating ABC results.
ABC RESULTS:          NAND3_X1 cells:        4
ABC RESULTS:           NOR3_X1 cells:        4
ABC RESULTS:           NOR4_X1 cells:        2
ABC RESULTS:          OAI21_X1 cells:        2
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:          XNOR2_X1 cells:       10
ABC RESULTS:           XOR2_X1 cells:       10
ABC RESULTS:        internal signals:      460
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        4
Removing temp directory.

29.9. Extracting gate netlist of module `\Hazard_Detection' to `<abc-temp-dir>/input.blif'..
Extracted 25 gates and 43 wires to a netlist network with 16 inputs and 3 outputs.

29.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.9.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        2
ABC RESULTS:         AOI221_X1 cells:        2
ABC RESULTS:          AOI22_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        5
ABC RESULTS:          NAND2_X1 cells:        2
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:         OAI211_X1 cells:        1
ABC RESULTS:         OAI221_X1 cells:        1
ABC RESULTS:          OAI22_X1 cells:        2
ABC RESULTS:          XNOR2_X1 cells:        2
ABC RESULTS:           XOR2_X1 cells:        2
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        3
Removing temp directory.

29.10. Extracting gate netlist of module `\ID_EX' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

29.11. Extracting gate netlist of module `\IF_ID' to `<abc-temp-dir>/input.blif'..
Extracted 129 gates and 260 wires to a netlist network with 130 inputs and 64 outputs.

29.11.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.11.2. Re-integrating ABC results.
ABC RESULTS:         AOI211_X1 cells:       64
ABC RESULTS:            INV_X1 cells:       64
ABC RESULTS:           NOR2_X1 cells:       64
ABC RESULTS:        internal signals:       66
ABC RESULTS:           input signals:      130
ABC RESULTS:          output signals:       64
Removing temp directory.

29.12. Extracting gate netlist of module `\Instruction_Memory' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

29.13. Extracting gate netlist of module `\MEM_WB' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

29.14. Extracting gate netlist of module `\MUX32' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 97 wires to a netlist network with 65 inputs and 32 outputs.

29.14.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.08 sec
ABC: Memory =    8.88 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.14.2. Re-integrating ABC results.
ABC RESULTS:           MUX2_X1 cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

29.15. Extracting gate netlist of module `\MUX4' to `<abc-temp-dir>/input.blif'..
Extracted 275 gates and 408 wires to a netlist network with 130 inputs and 32 outputs.

29.15.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.15.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        2
ABC RESULTS:          NAND2_X1 cells:       64
ABC RESULTS:          NAND3_X1 cells:       64
ABC RESULTS:          NAND4_X1 cells:       32
ABC RESULTS:           NOR2_X1 cells:        1
ABC RESULTS:        internal signals:      246
ABC RESULTS:           input signals:      130
ABC RESULTS:          output signals:       32
Removing temp directory.

29.16. Extracting gate netlist of module `\PC' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 97 wires to a netlist network with 65 inputs and 32 outputs.

29.16.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.16.2. Re-integrating ABC results.
ABC RESULTS:           MUX2_X1 cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

29.17. Extracting gate netlist of module `\Registers' to `<abc-temp-dir>/input.blif'..
Extracted 7262 gates and 8337 wires to a netlist network with 1072 inputs and 1088 outputs.

29.17.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.17.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        1
ABC RESULTS:           AND3_X1 cells:        2
ABC RESULTS:           AND4_X1 cells:        9
ABC RESULTS:         AOI211_X1 cells:        1
ABC RESULTS:          AOI21_X1 cells:        3
ABC RESULTS:         AOI221_X1 cells:        4
ABC RESULTS:         AOI222_X1 cells:       88
ABC RESULTS:          AOI22_X1 cells:      951
ABC RESULTS:            BUF_X1 cells:       32
ABC RESULTS:            INV_X1 cells:       51
ABC RESULTS:           MUX2_X1 cells:      992
ABC RESULTS:          NAND2_X1 cells:       91
ABC RESULTS:          NAND3_X1 cells:       88
ABC RESULTS:          NAND4_X1 cells:      169
ABC RESULTS:           NOR2_X1 cells:       61
ABC RESULTS:           NOR3_X1 cells:      108
ABC RESULTS:           NOR4_X1 cells:       26
ABC RESULTS:         OAI211_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:        4
ABC RESULTS:          XNOR2_X1 cells:        6
ABC RESULTS:        internal signals:     6177
ABC RESULTS:           input signals:     1072
ABC RESULTS:          output signals:     1088
Removing temp directory.

29.18. Extracting gate netlist of module `\Sign_Extend' to `<abc-temp-dir>/input.blif'..
Extracted 251 gates and 277 wires to a netlist network with 24 inputs and 32 outputs.

29.18.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.18.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       26
ABC RESULTS:          AOI21_X1 cells:        1
ABC RESULTS:            INV_X1 cells:        8
ABC RESULTS:          NAND2_X1 cells:        5
ABC RESULTS:          NAND3_X1 cells:        2
ABC RESULTS:           NOR4_X1 cells:        2
ABC RESULTS:          OAI21_X1 cells:        6
ABC RESULTS:            OR2_X1 cells:        2
ABC RESULTS:            OR4_X1 cells:        1
ABC RESULTS:        internal signals:      221
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       32
Removing temp directory.

30. Printing statistics.

=== ALU ===

   Number of wires:               4570
   Number of wire bits:          11872
   Number of public wires:           4
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3886
     AND2_X1                       137
     AND3_X1                        95
     AND4_X1                        17
     AOI211_X1                      46
     AOI21_X1                      352
     AOI221_X1                      17
     AOI222_X1                       4
     AOI22_X1                       58
     INV_X1                        225
     MUX2_X1                        80
     NAND2_X1                      717
     NAND3_X1                      113
     NAND4_X1                       11
     NOR2_X1                       526
     NOR3_X1                        68
     NOR4_X1                         8
     OAI211_X1                      31
     OAI21_X1                      304
     OAI221_X1                      27
     OAI222_X1                       1
     OAI22_X1                       23
     OAI33_X1                        3
     OR2_X1                        113
     OR3_X1                        101
     OR4_X1                          2
     XNOR2_X1                      437
     XOR2_X1                       370

   Chip area for module '\ALU': 4317.978000

=== ALU_Control ===

   Number of wires:                152
   Number of wire bits:            324
   Number of public wires:           4
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     AND4_X1                         1
     AOI21_X1                        2
     INV_X1                          4
     NAND2_X1                        4
     NAND3_X1                        1
     NOR2_X1                         1
     NOR3_X1                         3
     NOR4_X1                         1
     OAI211_X1                       1
     OAI21_X1                        1
     OAI22_X1                        2
     OR2_X1                          1
     OR4_X1                          1

   Chip area for module '\ALU_Control': 23.142000

=== Adder ===

   Number of wires:                326
   Number of wire bits:            605
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     AND2_X1                         9
     AND3_X1                         2
     AOI21_X1                       10
     INV_X1                          4
     NAND2_X1                       35
     NAND3_X1                        9
     NOR2_X1                         9
     OAI211_X1                       3
     OAI21_X1                       11
     OR2_X1                          9
     XNOR2_X1                       31
     XOR2_X1                        24

   Chip area for module '\Adder': 182.742000

=== CPU ===

   Number of wires:               9575
   Number of wire bits:          28867
   Number of public wires:         250
   Number of public wire bits:    3943
   Number of memories:               2
   Number of memory bits:        40960
   Number of processes:              0
   Number of cells:               5746
     $memrd                          2
     $memwr                          1
     AND2_X1                       143
     AND3_X1                        34
     AND4_X1                        37
     AOI211_X1                      56
     AOI21_X1                      183
     AOI221_X1                      91
     AOI222_X1                     276
     AOI22_X1                      587
     BUF_X1                         64
     DFFR_X1                      1392
     DFF_X1                         96
     INV_X1                        241
     MUX2_X1                      1160
     NAND2_X1                      295
     NAND3_X1                       95
     NAND4_X1                      154
     NOR2_X1                       209
     NOR3_X1                       129
     NOR4_X1                        19
     OAI211_X1                      28
     OAI21_X1                      130
     OAI221_X1                      43
     OAI222_X1                       4
     OAI22_X1                       41
     OAI33_X1                        6
     OR2_X1                         42
     OR3_X1                         20
     OR4_X1                          6
     XNOR2_X1                      118
     XOR2_X1                        44

   Area for cell type $memrd is unknown!
   Area for cell type $memwr is unknown!

   Chip area for module '\CPU': 13746.082000

=== Control ===

   Number of wires:                128
   Number of wire bits:            264
   Number of public wires:           9
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AOI21_X1                        2
     INV_X1                          2
     NAND2_X1                        1
     NAND3_X1                        1
     NAND4_X1                        1
     NOR2_X1                         3
     NOR3_X1                         4
     OAI33_X1                        1
     OR2_X1                          1

   Chip area for module '\Control': 15.960000

=== Data_Memory ===

   Number of wires:                333
   Number of wire bits:            643
   Number of public wires:           6
   Number of public wire bits:      99
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                224
     $memrd                          1
     $memwr                          1
     AND2_X1                        94
     BUF_X1                         32
     DFF_X1                         96

   Area for cell type $memrd is unknown!
   Area for cell type $memwr is unknown!

   Chip area for module '\Data_Memory': 559.664000

=== EX_MEM ===

   Number of wires:                 89
   Number of wire bits:            221
   Number of public wires:          16
   Number of public wire bits:     148
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     DFFR_X1                        73

   Chip area for module '\EX_MEM': 388.360000

=== Forwarding ===

   Number of wires:                148
   Number of wire bits:            540
   Number of public wires:           8
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     NAND3_X1                        4
     NOR3_X1                         4
     NOR4_X1                         2
     OAI21_X1                        2
     OR4_X1                          2
     XNOR2_X1                       10
     XOR2_X1                        10

   Chip area for module '\Forwarding': 48.412000

=== Hazard_Detection ===

   Number of wires:                 56
   Number of wire bits:             78
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     AND2_X1                         2
     AOI221_X1                       2
     AOI22_X1                        1
     INV_X1                          5
     NAND2_X1                        2
     NAND3_X1                        1
     OAI211_X1                       1
     OAI221_X1                       1
     OAI22_X1                        2
     XNOR2_X1                        2
     XOR2_X1                         2

   Chip area for module '\Hazard_Detection': 23.940000

=== ID_EX ===

   Number of wires:                158
   Number of wire bits:            386
   Number of public wires:          30
   Number of public wire bits:     258
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     DFFR_X1                       128

   Chip area for module '\ID_EX': 680.960000

=== IF_ID ===

   Number of wires:                399
   Number of wire bits:            647
   Number of public wires:           8
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                256
     AOI211_X1                      64
     DFFR_X1                        64
     INV_X1                         64
     NOR2_X1                        64

   Chip area for module '\IF_ID': 510.720000

=== Instruction_Memory ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                  1
     $memrd                          1

   Area for cell type $memrd is unknown!

=== MEM_WB ===

   Number of wires:                 83
   Number of wire bits:            215
   Number of public wires:          12
   Number of public wire bits:     144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     DFFR_X1                        71

   Chip area for module '\MEM_WB': 377.720000

=== MUX32 ===

   Number of wires:                101
   Number of wire bits:            194
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     MUX2_X1                        32

   Chip area for module '\MUX32': 59.584000

=== MUX4 ===

   Number of wires:                348
   Number of wire bits:            699
   Number of public wires:           6
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                164
     AND2_X1                         1
     INV_X1                          2
     NAND2_X1                       64
     NAND3_X1                       64
     NAND4_X1                       32
     NOR2_X1                         1

   Chip area for module '\MUX4': 164.654000

=== PC ===

   Number of wires:                135
   Number of wire bits:            228
   Number of public wires:           5
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     DFFR_X1                        32
     MUX2_X1                        32

   Chip area for module '\PC': 229.824000

=== Registers ===

   Number of wires:               5659
   Number of wire bits:          13121
   Number of public wires:          41
   Number of public wire bits:    1138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3713
     AND2_X1                         1
     AND3_X1                         2
     AND4_X1                         9
     AOI211_X1                       1
     AOI21_X1                        3
     AOI221_X1                       4
     AOI222_X1                      88
     AOI22_X1                      951
     BUF_X1                         32
     DFFR_X1                      1024
     INV_X1                         51
     MUX2_X1                       992
     NAND2_X1                       91
     NAND3_X1                       88
     NAND4_X1                      169
     NOR2_X1                        61
     NOR3_X1                       108
     NOR4_X1                        26
     OAI211_X1                       2
     OR2_X1                          4
     XNOR2_X1                        6

   Chip area for module '\Registers': 9434.222000

=== Sign_Extend ===

   Number of wires:                136
   Number of wire bits:            367
   Number of public wires:           3
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     AND2_X1                        26
     AOI21_X1                        1
     INV_X1                          8
     NAND2_X1                        5
     NAND3_X1                        2
     NOR4_X1                         2
     OAI21_X1                        6
     OR2_X1                          2
     OR4_X1                          1

   Chip area for module '\Sign_Extend': 51.870000

=== design hierarchy ===

   CPU                               1

   Number of wires:               9575
   Number of wire bits:          28867
   Number of public wires:         250
   Number of public wire bits:    3943
   Number of memories:               2
   Number of memory bits:        40960
   Number of processes:              0
   Number of cells:               5746
     $memrd                          2
     $memwr                          1
     AND2_X1                       143
     AND3_X1                        34
     AND4_X1                        37
     AOI211_X1                      56
     AOI21_X1                      183
     AOI221_X1                      91
     AOI222_X1                     276
     AOI22_X1                      587
     BUF_X1                         64
     DFFR_X1                      1392
     DFF_X1                         96
     INV_X1                        241
     MUX2_X1                      1160
     NAND2_X1                      295
     NAND3_X1                       95
     NAND4_X1                      154
     NOR2_X1                       209
     NOR3_X1                       129
     NOR4_X1                        19
     OAI211_X1                      28
     OAI21_X1                      130
     OAI221_X1                      43
     OAI222_X1                       4
     OAI22_X1                       41
     OAI33_X1                        6
     OR2_X1                         42
     OR3_X1                         20
     OR4_X1                          6
     XNOR2_X1                      118
     XOR2_X1                        44

   Area for cell type $memrd is unknown!
   Area for cell type $memwr is unknown!

   Chip area for top module '\CPU': 13746.082000

Warnings: 10 unique messages, 74 total
End of script. Logfile hash: b8b5db52c7
CPU: user 2.92s system 0.08s, MEM: 99.91 MB total, 93.18 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 28% 5x opt_clean (0 sec), 26% 1x abc (0 sec), ...
