/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:53 2017
 *                 Full Compile MD5 Checksum  7d7ecd2f231e57c2cad54acc68aba7d0
 *                     (minus title and desc)
 *                 MD5 Checksum               abfa74885d525b3b66c0de72b0e964ec
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_UFE_1_H__
#define BCHP_UFE_1_H__

/***************************************************************************
 *UFE_1 - UFE core registers
 ***************************************************************************/
#define BCHP_UFE_1_CTRL                          0x04100800 /* [RW][32] clock/misc control register */
#define BCHP_UFE_1_BYP                           0x04100804 /* [RW][32] bypass register */
#define BCHP_UFE_1_RST                           0x04100808 /* [RW][32] reset control register */
#define BCHP_UFE_1_FRZ                           0x0410080c /* [RW][32] freeze control register */
#define BCHP_UFE_1_AGC1                          0x04100810 /* [RW][32] AGC1 control register */
#define BCHP_UFE_1_AGC2                          0x04100814 /* [RW][32] AGC2 control register */
#define BCHP_UFE_1_AGC3                          0x04100818 /* [RW][32] AGC3 control register */
#define BCHP_UFE_1_AGC1_THRESH                   0x0410081c /* [RW][32] AGC1 threshold register */
#define BCHP_UFE_1_AGC2_THRESH                   0x04100820 /* [RW][32] AGC2 threshold register */
#define BCHP_UFE_1_AGC3_THRESH                   0x04100824 /* [RW][32] AGC3 threshold register */
#define BCHP_UFE_1_AGC1_LF                       0x04100828 /* [RW][32] AGC1 loop filter register */
#define BCHP_UFE_1_AGC2_LF                       0x0410082c /* [RW][32] AGC2 loop filter register */
#define BCHP_UFE_1_AGC3_LF                       0x04100830 /* [RW][32] AGC3 loop filter register */
#define BCHP_UFE_1_IQIMB_AMP_CTRL                0x04100834 /* [RW][32] IQ-Imbalance amplitude correction control register */
#define BCHP_UFE_1_IQIMB_PHS_CTRL                0x04100838 /* [RW][32] IQ-Imbalance phase     correction control register */
#define BCHP_UFE_1_IQIMB_AMP_LF                  0x0410083c /* [RW][32] IQ-Imbalance amplitude loop filter register */
#define BCHP_UFE_1_IQIMB_PHS_LF                  0x04100840 /* [RW][32] IQ-Imbalance phase     loop filter register */
#define BCHP_UFE_1_DCO_CTRL                      0x04100844 /* [RW][32] DCO canceller control register */
#define BCHP_UFE_1_DCOINTI                       0x04100848 /* [RW][32] DCO integrator I */
#define BCHP_UFE_1_DCOINTQ                       0x0410084c /* [RW][32] DCO integrator Q */
#define BCHP_UFE_1_BMIX_FCW                      0x04100850 /* [RW][32] FCW register for back mixer */
#define BCHP_UFE_1_FMIX_FCW                      0x04100854 /* [RW][32] FCW register for front mixer */
#define BCHP_UFE_1_CRC_EN                        0x04100858 /* [RW][32] CRC enable register */
#define BCHP_UFE_1_CRC                           0x0410085c /* [RO][32] CRC signature analyzer register */
#define BCHP_UFE_1_LFSR_SEED                     0x04100860 /* [RW][32] LFSR initial seed */
#define BCHP_UFE_1_TP                            0x04100864 /* [RW][32] Testport register */
#define BCHP_UFE_1_SPARE                         0x04100868 /* [RW][32] Software spare register */

#endif /* #ifndef BCHP_UFE_1_H__ */

/* End of File */
