module module_0 (
    output logic [1 : id_1] id_2,
    input id_3,
    input logic id_4,
    input logic [1 : id_1] id_5,
    input [id_4 : id_3[id_5]] id_6,
    input id_7,
    output [id_6 : id_4] id_8,
    input [id_6 : id_4] id_9,
    inout id_10,
    output logic id_11,
    output [id_8 : id_10] id_12,
    input id_13,
    output id_14,
    output [id_12 : id_9] id_15,
    output [id_10 : id_11] id_16,
    output [id_13 : id_10] id_17,
    output [id_6 : id_4] id_18,
    output logic id_19,
    output id_20
);
  id_21 id_22 (
      .id_5(id_5),
      .id_4(id_7)
  );
  id_23 id_24 (
      .id_17(id_11),
      .id_18(id_16)
  );
  id_25 id_26 (
      .id_16(id_19),
      .id_7 (id_19),
      .id_1 (id_2),
      .id_18(id_1)
  );
endmodule
