###############################################################################
#                                                                             #
# IAR ANSI C/C++ Compiler V6.30.1.53127/W32 for ARM     27/Aug/2018  06:16:16 #
# Copyright 1999-2011 IAR Systems AB.                                         #
#                                                                             #
#    Cpu mode     =  thumb                                                    #
#    Endian       =  little                                                   #
#    Source file  =  D:\projects\задания от работодателя\ЭМИС\Src\system_stm3 #
#                    2f1xx.c                                                  #
#    Command line =  "D:\projects\задания от работодателя\ЭМИС\Src\system_stm #
#                    32f1xx.c" -D USE_FULL_LL_DRIVER -D USE_HAL_DRIVER -D     #
#                    STM32F103xB -lC "D:\projects\задания от                  #
#                    работодателя\ЭМИС\EWARM\mb_v1.0/List\" -o                #
#                    "D:\projects\задания от работодателя\ЭМИС\EWARM\mb_v1.0/ #
#                    Obj\" --no_cse --no_unroll --no_inline --no_code_motion  #
#                    --no_tbaa --no_clustering --no_scheduling --debug        #
#                    --endian=little --cpu=Cortex-M3 -e --fpu=None            #
#                    --dlib_config "C:\Program Files\IAR Systems\Embedded     #
#                    Workbench 6.0\arm\INC\c\DLib_Config_Full.h" -I           #
#                    "D:\projects\задания от работодателя\ЭМИС\EWARM/../Inc\" #
#                     -I "D:\projects\задания от                              #
#                    работодателя\ЭМИС\EWARM/../Drivers/STM32F1xx_HAL_Driver/ #
#                    Inc\" -I "D:\projects\задания от                         #
#                    работодателя\ЭМИС\EWARM/../Drivers/STM32F1xx_HAL_Driver/ #
#                    Inc/Legacy\" -I "D:\projects\задания от                  #
#                    работодателя\ЭМИС\EWARM/../Middlewares/Third_Party/FreeR #
#                    TOS/Source/portable/IAR/ARM_CM3\" -I                     #
#                    "D:\projects\задания от работодателя\ЭМИС\EWARM/../Drive #
#                    rs/CMSIS/Device/ST/STM32F1xx/Include\" -I                #
#                    "D:\projects\задания от работодателя\ЭМИС\EWARM/../Middl #
#                    ewares/Third_Party/FreeRTOS/Source/include\" -I          #
#                    "D:\projects\задания от работодателя\ЭМИС\EWARM/../Middl #
#                    ewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS\" -I       #
#                    "D:\projects\задания от работодателя\ЭМИС\EWARM/../Drive #
#                    rs/CMSIS/Include\" -I "D:\projects\задания от            #
#                    работодателя\ЭМИС\EWARM/../FreeModbus\" -I               #
#                    "D:\projects\задания от работодателя\ЭМИС\EWARM/../FreeM #
#                    odbus/modbus\" -I "D:\projects\задания от                #
#                    работодателя\ЭМИС\EWARM/../FreeModbus/modbus/rtu\" -I    #
#                    "D:\projects\задания от работодателя\ЭМИС\EWARM/../FreeM #
#                    odbus/modbus/ascii\" -I "D:\projects\задания от          #
#                    работодателя\ЭМИС\EWARM/../FreeModbus/modbus/tcp\" -I    #
#                    "D:\projects\задания от работодателя\ЭМИС\EWARM/../FreeM #
#                    odbus/modbus/functions\" -I "D:\projects\задания от      #
#                    работодателя\ЭМИС\EWARM/../FreeModbus/modbus/include\"   #
#                    -I "D:\projects\задания от работодателя\ЭМИС\EWARM/../Fr #
#                    eeModbus/port\" -Ol                                      #
#    List file    =  D:\projects\задания от работодателя\ЭМИС\EWARM\mb_v1.0/L #
#                    ist\system_stm32f1xx.lst                                 #
#    Object file  =  D:\projects\задания от работодателя\ЭМИС\EWARM\mb_v1.0/O #
#                    bj\system_stm32f1xx.o                                    #
#                                                                             #
#                                                                             #
###############################################################################

D:\projects\задания от работодателя\ЭМИС\Src\system_stm32f1xx.c
      1          /**
      2            ******************************************************************************
      3            * @file    system_stm32f1xx.c
      4            * @author  MCD Application Team
      5            * @version V4.2.0
      6            * @date    31-March-2017
      7            * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
      8            * 
      9            * 1.  This file provides two functions and one global variable to be called from 
     10            *     user application:
     11            *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
     12            *                      factors, AHB/APBx prescalers and Flash settings). 
     13            *                      This function is called at startup just after reset and 
     14            *                      before branch to main program. This call is made inside
     15            *                      the "startup_stm32f1xx_xx.s" file.
     16            *
     17            *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
     18            *                                  by the user application to setup the SysTick 
     19            *                                  timer or configure other parameters.
     20            *                                     
     21            *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
     22            *                                 be called whenever the core clock is changed
     23            *                                 during program execution.
     24            *
     25            * 2. After each device reset the HSI (8 MHz) is used as system clock source.
     26            *    Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to
     27            *    configure the system clock before to branch to main program.
     28            *
     29            * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on
     30            *    the product used), refer to "HSE_VALUE". 
     31            *    When HSE is used as system clock source, directly or through PLL, and you
     32            *    are using different crystal you have to adapt the HSE value to your own
     33            *    configuration.
     34            *        
     35            ******************************************************************************
     36            * @attention
     37            *
     38            * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
     39            *
     40            * Redistribution and use in source and binary forms, with or without modification,
     41            * are permitted provided that the following conditions are met:
     42            *   1. Redistributions of source code must retain the above copyright notice,
     43            *      this list of conditions and the following disclaimer.
     44            *   2. Redistributions in binary form must reproduce the above copyright notice,
     45            *      this list of conditions and the following disclaimer in the documentation
     46            *      and/or other materials provided with the distribution.
     47            *   3. Neither the name of STMicroelectronics nor the names of its contributors
     48            *      may be used to endorse or promote products derived from this software
     49            *      without specific prior written permission.
     50            *
     51            * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
     52            * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     53            * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     54            * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
     55            * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     56            * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     57            * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
     58            * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     59            * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     60            * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     61            *
     62            ******************************************************************************
     63            */
     64          
     65          /** @addtogroup CMSIS
     66            * @{
     67            */
     68          
     69          /** @addtogroup stm32f1xx_system
     70            * @{
     71            */  
     72            
     73          /** @addtogroup STM32F1xx_System_Private_Includes
     74            * @{
     75            */
     76          
     77          #include "stm32f1xx.h"

  /**
    ^
"D:\projects\задания от работодателя\ЭМИС\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal.h",1  Warning[Pa050]: 
          non-native end of line sequence detected (this diagnostic is only
          issued once)
     78          
     79          /**
     80            * @}
     81            */
     82          
     83          /** @addtogroup STM32F1xx_System_Private_TypesDefinitions
     84            * @{
     85            */
     86          
     87          /**
     88            * @}
     89            */
     90          
     91          /** @addtogroup STM32F1xx_System_Private_Defines
     92            * @{
     93            */
     94          
     95          #if !defined  (HSE_VALUE) 
     96            #define HSE_VALUE               8000000U /*!< Default value of the External oscillator in Hz.
     97                                                          This value can be provided and adapted by the user application. */
     98          #endif /* HSE_VALUE */
     99          
    100          #if !defined  (HSI_VALUE)
    101            #define HSI_VALUE               8000000U /*!< Default value of the Internal oscillator in Hz.
    102                                                          This value can be provided and adapted by the user application. */
    103          #endif /* HSI_VALUE */
    104          
    105          /*!< Uncomment the following line if you need to use external SRAM  */ 
    106          #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
    107          /* #define DATA_IN_ExtSRAM */
    108          #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
    109          
    110          /*!< Uncomment the following line if you need to relocate your vector Table in
    111               Internal SRAM. */ 
    112          /* #define VECT_TAB_SRAM */
    113          #define VECT_TAB_OFFSET  0x00000000U /*!< Vector Table base offset field. 
    114                                            This value must be a multiple of 0x200. */
    115          
    116          
    117          /**
    118            * @}
    119            */
    120          
    121          /** @addtogroup STM32F1xx_System_Private_Macros
    122            * @{
    123            */
    124          
    125          /**
    126            * @}
    127            */
    128          
    129          /** @addtogroup STM32F1xx_System_Private_Variables
    130            * @{
    131            */
    132          
    133          /*******************************************************************************
    134          *  Clock Definitions
    135          *******************************************************************************/
    136          #if defined(STM32F100xB) ||defined(STM32F100xE)
    137            uint32_t SystemCoreClock         = 24000000U;        /*!< System Clock Frequency (Core Clock) */
    138          #else /*!< HSI Selected as System Clock source */

   \                                 In section .data, align 4
    139            uint32_t SystemCoreClock         = 72000000U;        /*!< System Clock Frequency (Core Clock) */
   \                     SystemCoreClock:
   \   00000000   0x044AA200         DC32 72000000
    140          #endif
    141          

   \                                 In section .rodata, align 4
    142          const uint8_t AHBPrescTable[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
   \                     AHBPrescTable:
   \   00000000   0x00 0x00          DC8 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9
   \              0x00 0x00    
   \              0x00 0x00    
   \              0x00 0x00    
   \              0x01 0x02    
   \              0x03 0x04    
   \              0x06 0x07    
   \              0x08 0x09    

   \                                 In section .rodata, align 4
    143          const uint8_t APBPrescTable[8U] =  {0, 0, 0, 0, 1, 2, 3, 4};
   \                     APBPrescTable:
   \   00000000   0x00 0x00          DC8 0, 0, 0, 0, 1, 2, 3, 4
   \              0x00 0x00    
   \              0x01 0x02    
   \              0x03 0x04    
    144          
    145          /**
    146            * @}
    147            */
    148          
    149          /** @addtogroup STM32F1xx_System_Private_FunctionPrototypes
    150            * @{
    151            */
    152          
    153          #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
    154          #ifdef DATA_IN_ExtSRAM
    155            static void SystemInit_ExtMemCtl(void); 
    156          #endif /* DATA_IN_ExtSRAM */
    157          #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
    158          
    159          /**
    160            * @}
    161            */
    162          
    163          /** @addtogroup STM32F1xx_System_Private_Functions
    164            * @{
    165            */
    166          
    167          /**
    168            * @brief  Setup the microcontroller system
    169            *         Initialize the Embedded Flash Interface, the PLL and update the 
    170            *         SystemCoreClock variable.
    171            * @note   This function should be used only after reset.
    172            * @param  None
    173            * @retval None
    174            */

   \                                 In section .text, align 2, keep-with-next
    175          void SystemInit (void)
    176          {
    177            /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
    178            /* Set HSION bit */
    179            RCC->CR |= 0x00000001U;
   \                     SystemInit:
   \   00000000   0x....             LDR.N    R0,??DataTable1  ;; 0x40021000
   \   00000002   0x6800             LDR      R0,[R0, #+0]
   \   00000004   0xF050 0x0001      ORRS     R0,R0,#0x1
   \   00000008   0x....             LDR.N    R1,??DataTable1  ;; 0x40021000
   \   0000000A   0x6008             STR      R0,[R1, #+0]
    180          
    181            /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
    182          #if !defined(STM32F105xC) && !defined(STM32F107xC)
    183            RCC->CFGR &= 0xF8FF0000U;
   \   0000000C   0x....             LDR.N    R0,??DataTable1_1  ;; 0x40021004
   \   0000000E   0x6800             LDR      R0,[R0, #+0]
   \   00000010   0x....             LDR.N    R1,??DataTable1_2  ;; 0xf8ff0000
   \   00000012   0x4008             ANDS     R0,R1,R0
   \   00000014   0x....             LDR.N    R1,??DataTable1_1  ;; 0x40021004
   \   00000016   0x6008             STR      R0,[R1, #+0]
    184          #else
    185            RCC->CFGR &= 0xF0FF0000U;
    186          #endif /* STM32F105xC */   
    187            
    188            /* Reset HSEON, CSSON and PLLON bits */
    189            RCC->CR &= 0xFEF6FFFFU;
   \   00000018   0x....             LDR.N    R0,??DataTable1  ;; 0x40021000
   \   0000001A   0x6800             LDR      R0,[R0, #+0]
   \   0000001C   0x....             LDR.N    R1,??DataTable1_3  ;; 0xfef6ffff
   \   0000001E   0x4008             ANDS     R0,R1,R0
   \   00000020   0x....             LDR.N    R1,??DataTable1  ;; 0x40021000
   \   00000022   0x6008             STR      R0,[R1, #+0]
    190          
    191            /* Reset HSEBYP bit */
    192            RCC->CR &= 0xFFFBFFFFU;
   \   00000024   0x....             LDR.N    R0,??DataTable1  ;; 0x40021000
   \   00000026   0x6800             LDR      R0,[R0, #+0]
   \   00000028   0xF430 0x2080      BICS     R0,R0,#0x40000
   \   0000002C   0x....             LDR.N    R1,??DataTable1  ;; 0x40021000
   \   0000002E   0x6008             STR      R0,[R1, #+0]
    193          
    194            /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
    195            RCC->CFGR &= 0xFF80FFFFU;
   \   00000030   0x....             LDR.N    R0,??DataTable1_1  ;; 0x40021004
   \   00000032   0x6800             LDR      R0,[R0, #+0]
   \   00000034   0xF430 0x00FE      BICS     R0,R0,#0x7F0000
   \   00000038   0x....             LDR.N    R1,??DataTable1_1  ;; 0x40021004
   \   0000003A   0x6008             STR      R0,[R1, #+0]
    196          
    197          #if defined(STM32F105xC) || defined(STM32F107xC)
    198            /* Reset PLL2ON and PLL3ON bits */
    199            RCC->CR &= 0xEBFFFFFFU;
    200          
    201            /* Disable all interrupts and clear pending bits  */
    202            RCC->CIR = 0x00FF0000U;
    203          
    204            /* Reset CFGR2 register */
    205            RCC->CFGR2 = 0x00000000U;
    206          #elif defined(STM32F100xB) || defined(STM32F100xE)
    207            /* Disable all interrupts and clear pending bits  */
    208            RCC->CIR = 0x009F0000U;
    209          
    210            /* Reset CFGR2 register */
    211            RCC->CFGR2 = 0x00000000U;      
    212          #else
    213            /* Disable all interrupts and clear pending bits  */
    214            RCC->CIR = 0x009F0000U;
   \   0000003C   0x....             LDR.N    R0,??DataTable1_4  ;; 0x40021008
   \   0000003E   0xF45F 0x011F      MOVS     R1,#+10420224
   \   00000042   0x6001             STR      R1,[R0, #+0]
    215          #endif /* STM32F105xC */
    216              
    217          #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
    218            #ifdef DATA_IN_ExtSRAM
    219              SystemInit_ExtMemCtl(); 
    220            #endif /* DATA_IN_ExtSRAM */
    221          #endif 
    222          
    223          #ifdef VECT_TAB_SRAM
    224            SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
    225          #else
    226            SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
   \   00000044   0x....             LDR.N    R0,??DataTable1_5  ;; 0xe000ed08
   \   00000046   0xF05F 0x6100      MOVS     R1,#+134217728
   \   0000004A   0x6001             STR      R1,[R0, #+0]
    227          #endif 
    228          }
   \   0000004C   0x4770             BX       LR               ;; return
    229          
    230          /**
    231            * @brief  Update SystemCoreClock variable according to Clock Register Values.
    232            *         The SystemCoreClock variable contains the core clock (HCLK), it can
    233            *         be used by the user application to setup the SysTick timer or configure
    234            *         other parameters.
    235            *           
    236            * @note   Each time the core clock (HCLK) changes, this function must be called
    237            *         to update SystemCoreClock variable value. Otherwise, any configuration
    238            *         based on this variable will be incorrect.         
    239            *     
    240            * @note   - The system frequency computed by this function is not the real 
    241            *           frequency in the chip. It is calculated based on the predefined 
    242            *           constant and the selected clock source:
    243            *             
    244            *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
    245            *                                              
    246            *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
    247            *                          
    248            *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
    249            *             or HSI_VALUE(*) multiplied by the PLL factors.
    250            *         
    251            *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
    252            *             8 MHz) but the real value may vary depending on the variations
    253            *             in voltage and temperature.   
    254            *    
    255            *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
    256            *              8 MHz or 25 MHz, depending on the product used), user has to ensure
    257            *              that HSE_VALUE is same as the real frequency of the crystal used.
    258            *              Otherwise, this function may have wrong result.
    259            *                
    260            *         - The result of this function could be not correct when using fractional
    261            *           value for HSE crystal.
    262            * @param  None
    263            * @retval None
    264            */

   \                                 In section .text, align 2, keep-with-next
    265          void SystemCoreClockUpdate (void)
    266          {
    267            uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
   \                     SystemCoreClockUpdate:
   \   00000000   0x2000             MOVS     R0,#+0
   \   00000002   0x2100             MOVS     R1,#+0
   \   00000004   0x2200             MOVS     R2,#+0
    268          
    269          #if defined(STM32F105xC) || defined(STM32F107xC)
    270            uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
    271          #endif /* STM32F105xC */
    272          
    273          #if defined(STM32F100xB) || defined(STM32F100xE)
    274            uint32_t prediv1factor = 0U;
    275          #endif /* STM32F100xB or STM32F100xE */
    276              
    277            /* Get SYSCLK source -------------------------------------------------------*/
    278            tmp = RCC->CFGR & RCC_CFGR_SWS;
   \   00000006   0x....             LDR.N    R3,??DataTable1_1  ;; 0x40021004
   \   00000008   0x681B             LDR      R3,[R3, #+0]
   \   0000000A   0xF013 0x030C      ANDS     R3,R3,#0xC
   \   0000000E   0x0018             MOVS     R0,R3
    279            
    280            switch (tmp)
   \   00000010   0x2800             CMP      R0,#+0
   \   00000012   0xD004             BEQ.N    ??SystemCoreClockUpdate_0
   \   00000014   0x2804             CMP      R0,#+4
   \   00000016   0xD006             BEQ.N    ??SystemCoreClockUpdate_1
   \   00000018   0x2808             CMP      R0,#+8
   \   0000001A   0xD008             BEQ.N    ??SystemCoreClockUpdate_2
   \   0000001C   0xE029             B.N      ??SystemCoreClockUpdate_3
    281            {
    282              case 0x00U:  /* HSI used as system clock */
    283                SystemCoreClock = HSI_VALUE;
   \                     ??SystemCoreClockUpdate_0:
   \   0000001E   0x....             LDR.N    R0,??DataTable1_6
   \   00000020   0x....             LDR.N    R1,??DataTable1_7  ;; 0x7a1200
   \   00000022   0x6001             STR      R1,[R0, #+0]
    284                break;
   \   00000024   0xE028             B.N      ??SystemCoreClockUpdate_4
    285              case 0x04U:  /* HSE used as system clock */
    286                SystemCoreClock = HSE_VALUE;
   \                     ??SystemCoreClockUpdate_1:
   \   00000026   0x....             LDR.N    R0,??DataTable1_6
   \   00000028   0x....             LDR.N    R1,??DataTable1_7  ;; 0x7a1200
   \   0000002A   0x6001             STR      R1,[R0, #+0]
    287                break;
   \   0000002C   0xE024             B.N      ??SystemCoreClockUpdate_4
    288              case 0x08U:  /* PLL used as system clock */
    289          
    290                /* Get PLL clock source and multiplication factor ----------------------*/
    291                pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
   \                     ??SystemCoreClockUpdate_2:
   \   0000002E   0x....             LDR.N    R0,??DataTable1_1  ;; 0x40021004
   \   00000030   0x6800             LDR      R0,[R0, #+0]
   \   00000032   0xF410 0x1170      ANDS     R1,R0,#0x3C0000
    292                pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
   \   00000036   0x....             LDR.N    R0,??DataTable1_1  ;; 0x40021004
   \   00000038   0x6800             LDR      R0,[R0, #+0]
   \   0000003A   0xF410 0x3280      ANDS     R2,R0,#0x10000
    293                
    294          #if !defined(STM32F105xC) && !defined(STM32F107xC)      
    295                pllmull = ( pllmull >> 18U) + 2U;
   \   0000003E   0x0C88             LSRS     R0,R1,#+18
   \   00000040   0x1C81             ADDS     R1,R0,#+2
    296                
    297                if (pllsource == 0x00U)
   \   00000042   0x2A00             CMP      R2,#+0
   \   00000044   0xD105             BNE.N    ??SystemCoreClockUpdate_5
    298                {
    299                  /* HSI oscillator clock divided by 2 selected as PLL clock entry */
    300                  SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
   \   00000046   0x....             LDR.N    R0,??DataTable1_8  ;; 0x3d0900
   \   00000048   0xFB00 0xF001      MUL      R0,R0,R1
   \   0000004C   0x....             LDR.N    R1,??DataTable1_6
   \   0000004E   0x6008             STR      R0,[R1, #+0]
   \   00000050   0xE00E             B.N      ??SystemCoreClockUpdate_6
    301                }
    302                else
    303                {
    304           #if defined(STM32F100xB) || defined(STM32F100xE)
    305                 prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
    306                 /* HSE oscillator clock selected as PREDIV1 clock entry */
    307                 SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
    308           #else
    309                  /* HSE selected as PLL clock entry */
    310                  if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
   \                     ??SystemCoreClockUpdate_5:
   \   00000052   0x....             LDR.N    R0,??DataTable1_1  ;; 0x40021004
   \   00000054   0x6800             LDR      R0,[R0, #+0]
   \   00000056   0x0380             LSLS     R0,R0,#+14
   \   00000058   0xD505             BPL.N    ??SystemCoreClockUpdate_7
    311                  {/* HSE oscillator clock divided by 2 */
    312                    SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
   \   0000005A   0x....             LDR.N    R0,??DataTable1_8  ;; 0x3d0900
   \   0000005C   0xFB00 0xF001      MUL      R0,R0,R1
   \   00000060   0x....             LDR.N    R1,??DataTable1_6
   \   00000062   0x6008             STR      R0,[R1, #+0]
   \   00000064   0xE004             B.N      ??SystemCoreClockUpdate_6
    313                  }
    314                  else
    315                  {
    316                    SystemCoreClock = HSE_VALUE * pllmull;
   \                     ??SystemCoreClockUpdate_7:
   \   00000066   0x....             LDR.N    R0,??DataTable1_7  ;; 0x7a1200
   \   00000068   0xFB00 0xF001      MUL      R0,R0,R1
   \   0000006C   0x....             LDR.N    R1,??DataTable1_6
   \   0000006E   0x6008             STR      R0,[R1, #+0]
    317                  }
    318           #endif
    319                }
    320          #else
    321                pllmull = pllmull >> 18U;
    322                
    323                if (pllmull != 0x0DU)
    324                {
    325                   pllmull += 2U;
    326                }
    327                else
    328                { /* PLL multiplication factor = PLL input clock * 6.5 */
    329                  pllmull = 13U / 2U; 
    330                }
    331                      
    332                if (pllsource == 0x00U)
    333                {
    334                  /* HSI oscillator clock divided by 2 selected as PLL clock entry */
    335                  SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
    336                }
    337                else
    338                {/* PREDIV1 selected as PLL clock entry */
    339                  
    340                  /* Get PREDIV1 clock source and division factor */
    341                  prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
    342                  prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
    343                  
    344                  if (prediv1source == 0U)
    345                  { 
    346                    /* HSE oscillator clock selected as PREDIV1 clock entry */
    347                    SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
    348                  }
    349                  else
    350                  {/* PLL2 clock selected as PREDIV1 clock entry */
    351                    
    352                    /* Get PREDIV2 division factor and PLL2 multiplication factor */
    353                    prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4U) + 1U;
    354                    pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
    355                    SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
    356                  }
    357                }
    358          #endif /* STM32F105xC */ 
    359                break;
   \                     ??SystemCoreClockUpdate_6:
   \   00000070   0xE002             B.N      ??SystemCoreClockUpdate_4
    360          
    361              default:
    362                SystemCoreClock = HSI_VALUE;
   \                     ??SystemCoreClockUpdate_3:
   \   00000072   0x....             LDR.N    R0,??DataTable1_6
   \   00000074   0x....             LDR.N    R1,??DataTable1_7  ;; 0x7a1200
   \   00000076   0x6001             STR      R1,[R0, #+0]
    363                break;
    364            }
    365            
    366            /* Compute HCLK clock frequency ----------------*/
    367            /* Get HCLK prescaler */
    368            tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
   \                     ??SystemCoreClockUpdate_4:
   \   00000078   0x....             LDR.N    R0,??DataTable1_1  ;; 0x40021004
   \   0000007A   0x6800             LDR      R0,[R0, #+0]
   \   0000007C   0xF3C0 0x1003      UBFX     R0,R0,#+4,#+4
   \   00000080   0x....             LDR.N    R1,??DataTable1_9
   \   00000082   0x5C40             LDRB     R0,[R0, R1]
    369            /* HCLK clock frequency */
    370            SystemCoreClock >>= tmp;  
   \   00000084   0x....             LDR.N    R1,??DataTable1_6
   \   00000086   0x6809             LDR      R1,[R1, #+0]
   \   00000088   0xFA31 0xF000      LSRS     R0,R1,R0
   \   0000008C   0x....             LDR.N    R1,??DataTable1_6
   \   0000008E   0x6008             STR      R0,[R1, #+0]
    371          }
   \   00000090   0x4770             BX       LR               ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1:
   \   00000000   0x40021000         DC32     0x40021000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_1:
   \   00000000   0x40021004         DC32     0x40021004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_2:
   \   00000000   0xF8FF0000         DC32     0xf8ff0000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_3:
   \   00000000   0xFEF6FFFF         DC32     0xfef6ffff

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_4:
   \   00000000   0x40021008         DC32     0x40021008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_5:
   \   00000000   0xE000ED08         DC32     0xe000ed08

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_6:
   \   00000000   0x........         DC32     SystemCoreClock

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_7:
   \   00000000   0x007A1200         DC32     0x7a1200

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_8:
   \   00000000   0x003D0900         DC32     0x3d0900

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_9:
   \   00000000   0x........         DC32     AHBPrescTable
    372          
    373          #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
    374          /**
    375            * @brief  Setup the external memory controller. Called in startup_stm32f1xx.s 
    376            *          before jump to __main
    377            * @param  None
    378            * @retval None
    379            */ 
    380          #ifdef DATA_IN_ExtSRAM
    381          /**
    382            * @brief  Setup the external memory controller. 
    383            *         Called in startup_stm32f1xx_xx.s/.c before jump to main.
    384            *         This function configures the external SRAM mounted on STM3210E-EVAL
    385            *         board (STM32 High density devices). This SRAM will be used as program
    386            *         data memory (including heap and stack).
    387            * @param  None
    388            * @retval None
    389            */ 
    390          void SystemInit_ExtMemCtl(void) 
    391          {
    392            __IO uint32_t tmpreg;
    393            /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
    394              required, then adjust the Register Addresses */
    395          
    396            /* Enable FSMC clock */
    397            RCC->AHBENR = 0x00000114U;
    398          
    399            /* Delay after an RCC peripheral clock enabling */
    400            tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);
    401            
    402            /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */
    403            RCC->APB2ENR = 0x000001E0U;
    404            
    405            /* Delay after an RCC peripheral clock enabling */
    406            tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);
    407          
    408            (void)(tmpreg);
    409            
    410          /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
    411          /*----------------  SRAM Address lines configuration -------------------------*/
    412          /*----------------  NOE and NWE configuration --------------------------------*/  
    413          /*----------------  NE3 configuration ----------------------------------------*/
    414          /*----------------  NBL0, NBL1 configuration ---------------------------------*/
    415            
    416            GPIOD->CRL = 0x44BB44BBU;  
    417            GPIOD->CRH = 0xBBBBBBBBU;
    418          
    419            GPIOE->CRL = 0xB44444BBU;  
    420            GPIOE->CRH = 0xBBBBBBBBU;
    421          
    422            GPIOF->CRL = 0x44BBBBBBU;  
    423            GPIOF->CRH = 0xBBBB4444U;
    424          
    425            GPIOG->CRL = 0x44BBBBBBU;  
    426            GPIOG->CRH = 0x444B4B44U;
    427             
    428          /*----------------  FSMC Configuration ---------------------------------------*/  
    429          /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
    430            
    431            FSMC_Bank1->BTCR[4U] = 0x00001091U;
    432            FSMC_Bank1->BTCR[5U] = 0x00110212U;
    433          }
    434          #endif /* DATA_IN_ExtSRAM */
    435          #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
    436          
    437          /**
    438            * @}
    439            */
    440          
    441          /**
    442            * @}
    443            */
    444            
    445          /**
    446            * @}
    447            */    
    448          /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
        0  SystemCoreClockUpdate
        0  SystemInit


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable1
       4  ??DataTable1_1
       4  ??DataTable1_2
       4  ??DataTable1_3
       4  ??DataTable1_4
       4  ??DataTable1_5
       4  ??DataTable1_6
       4  ??DataTable1_7
       4  ??DataTable1_8
       4  ??DataTable1_9
      16  AHBPrescTable
       8  APBPrescTable
       4  SystemCoreClock
     146  SystemCoreClockUpdate
      78  SystemInit

 
   4 bytes in section .data
  24 bytes in section .rodata
 264 bytes in section .text
 
 264 bytes of CODE  memory
  24 bytes of CONST memory
   4 bytes of DATA  memory

Errors: none
Warnings: 1
