
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1690535                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489496                       # Number of bytes of host memory used
host_op_rate                                  1891713                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1713.13                       # Real time elapsed on the host
host_tick_rate                              622168907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2896110521                       # Number of instructions simulated
sim_ops                                    3240755215                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    55                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       406733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        813428                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 161509328                       # Number of branches fetched
system.switch_cpus.committedInsts           896110520                       # Number of instructions committed
system.switch_cpus.committedOps            1000811399                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014002                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014002                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    289984146                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    282853875                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    129324380                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            14489196                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     822865485                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            822865485                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1398680550                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    721908075                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           182345764                       # Number of load instructions
system.switch_cpus.num_mem_refs             312568586                       # number of memory refs
system.switch_cpus.num_store_insts          130222822                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     132369761                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            132369761                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    165049451                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     97087896                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         584452354     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         28566208      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        14823354      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         9804263      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         4035260      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       13369324      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     16089470      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2251645      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       13959742      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           891248      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        182345764     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       130222822     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1000811454                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2379773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4759546                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            288                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             406239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       186567                       # Transaction distribution
system.membus.trans_dist::CleanEvict           220134                       # Transaction distribution
system.membus.trans_dist::ReadExReq               488                       # Transaction distribution
system.membus.trans_dist::ReadExResp              488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        406239                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       607935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       612220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1220155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1220155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     37851776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     38089856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     75941632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75941632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            406727                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  406727    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              406727                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1330388172                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1338123261                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3869153079                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2378468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       939132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1847482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1305                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2378468                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7139319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7139319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    400939264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              400939264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          406841                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23880576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2786614                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010715                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2786294     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    320      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2786614                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3240009102                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4961826705                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     25941120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          25941120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     11910656                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       11910656                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       202665                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             202665                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        93052                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             93052                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     24338255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             24338255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      11174714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            11174714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      11174714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     24338255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            35512969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    186104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    404796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001460298108                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        10409                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        10409                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             973077                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            175803                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     202665                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     93052                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   405330                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  186104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   534                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            25623                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            28048                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            26714                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            28786                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            28254                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            26391                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            28332                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            29826                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            26810                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            22945                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           20543                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           22745                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           22421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           21100                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           20566                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           25692                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            12380                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            12006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            10532                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            12060                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            11652                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            11028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            12790                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            13772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            13306                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            11904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           10248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           11262                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           11046                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           10228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            9437                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           12430                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  8749438784                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2023980000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            16339363784                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21614.44                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40364.44                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  203423                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  87882                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.25                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               47.22                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               405330                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              186104                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 202412                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 202384                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  9753                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  9763                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 10411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 10411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 10410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 10410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 10410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 10411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 10411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 10410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 10409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 10409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 10409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 10412                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 10412                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 10409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 10409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 10409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       299572                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.233854                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   124.042547                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    23.931450                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        18761      6.26%      6.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       276368     92.25%     98.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4203      1.40%     99.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          216      0.07%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       299572                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        10409                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     38.888078                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    36.849147                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.586895                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            19      0.18%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15           64      0.61%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          286      2.75%      3.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          522      5.01%      8.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          870      8.36%     16.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1164     11.18%     28.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         1370     13.16%     41.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         1353     13.00%     54.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         1239     11.90%     66.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1041     10.00%     76.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          813      7.81%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          594      5.71%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          364      3.50%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          280      2.69%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          184      1.77%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           93      0.89%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           61      0.59%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           36      0.35%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           26      0.25%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           14      0.13%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            6      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            4      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        10409                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        10409                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.876933                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.869826                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.487680                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             647      6.22%      6.22% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              10      0.10%      6.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            9735     93.52%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              11      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               6      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        10409                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              25906944                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  34176                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               11909184                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               25941120                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            11910656                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       24.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       11.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    24.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    11.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.28                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065844765467                       # Total gap between requests
system.mem_ctrls0.avgGap                   3604272.89                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     25906944                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     11909184                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 24306190.798224564642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 11173332.468513585627                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       405330                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       186104                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  16339363784                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24592125064907                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40311.26                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 132141840.40                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           990910620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           526681485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1305349080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         469074420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    148750650210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    284022714720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      520202835495                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       488.060243                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 736798140793                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 293468558268                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1148033460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           610194255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1584894360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         502268400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    172421297850                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    264089537760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      524493681045                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       492.085963                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 684728714012                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 345537985049                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     26119936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          26119936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     11969920                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       11969920                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       204062                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             204062                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        93515                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             93515                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     24506022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             24506022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      11230316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            11230316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      11230316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     24506022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            35736338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    187030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    407577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001570877334                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        10456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        10456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             977776                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            176661                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     204062                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     93515                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   408124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  187030                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   547                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            25857                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            29402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            26530                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            28872                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            28268                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            27096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            28392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            29835                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            27117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            23372                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           20691                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           22422                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           22371                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           21419                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           20411                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           25522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            12707                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            12646                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            10856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            11658                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            11466                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            11414                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            13070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            13474                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            13300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            11912                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           10234                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           10978                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           10932                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           10592                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            9410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           12356                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  8816409390                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2037885000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            16458478140                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21631.27                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40381.27                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  204899                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  88379                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               47.25                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               408124                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              187030                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 203800                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 203777                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  9846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  9851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 10458                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 10459                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 10458                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 10457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 10457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 10457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 10457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 10457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 10456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 10456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 10456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 10458                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 10458                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 10456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 10456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 10456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       301304                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   126.295197                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   124.072389                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    24.458804                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        18813      6.24%      6.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       278006     92.27%     98.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4171      1.38%     99.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          252      0.08%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           49      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       301304                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        10456                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     38.978290                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    36.952837                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.576568                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11             7      0.07%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15           68      0.65%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          262      2.51%      3.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          543      5.19%      8.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          874      8.36%     16.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1174     11.23%     28.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1380     13.20%     41.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         1345     12.86%     54.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         1253     11.98%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1021      9.76%     75.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          792      7.57%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          613      5.86%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          423      4.05%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          278      2.66%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          172      1.64%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          100      0.96%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           64      0.61%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           33      0.32%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           20      0.19%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           13      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            8      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            6      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        10456                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        10456                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.884946                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.878330                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.470313                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             606      5.80%      5.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               5      0.05%      5.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            9835     94.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               6      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        10456                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              26084928                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  35008                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               11968320                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               26119936                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            11969920                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       24.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       11.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    24.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    11.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.28                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065845058201                       # Total gap between requests
system.mem_ctrls1.avgGap                   3581745.42                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     26084928                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     11968320                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 24473177.420152310282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 11228814.539229599759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       408124                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       187030                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  16458478140                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24612135845455                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40327.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 131594588.28                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           993088320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           527838960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1308940500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         468307080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    148746108450                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    284028498720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      520210236990                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       488.067187                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 736807567094                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 293459131967                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1158222240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           615609720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         1601159280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         507859020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    173244884580                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    263395991040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      524661180840                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       492.243113                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 682917869493                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 347348829568                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1973046                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1973046                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1973046                       # number of overall hits
system.l2.overall_hits::total                 1973046                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       406727                       # number of demand (read+write) misses
system.l2.demand_misses::total                 406727                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       406727                       # number of overall misses
system.l2.overall_misses::total                406727                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  37056026124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37056026124                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37056026124                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37056026124                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2379773                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2379773                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2379773                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2379773                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.170910                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170910                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.170910                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170910                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91107.858893                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91107.858893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91107.858893                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91107.858893                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              186567                       # number of writebacks
system.l2.writebacks::total                    186567                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       406727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            406727                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       406727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           406727                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33573864490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33573864490                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33573864490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33573864490                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.170910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.170910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170910                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82546.436529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82546.436529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82546.436529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82546.436529                       # average overall mshr miss latency
system.l2.replacements                         406841                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       752565                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           752565                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       752565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       752565                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          148                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           148                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          817                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   817                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 488                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     39761784                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39761784                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.373946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.373946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81479.065574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81479.065574                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     35594185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35594185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.373946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.373946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72938.903689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72938.903689                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1972229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1972229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       406239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          406239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  37016264340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  37016264340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2378468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2378468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.170799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.170799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91119.425609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91119.425609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       406239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       406239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33538270305                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33538270305                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.170799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82557.977705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82557.977705                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    10127034                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    415033                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.400551                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.503509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       758.328978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7428.167514                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.092569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.906759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4553                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76559065                       # Number of tag accesses
system.l2.tags.data_accesses                 76559065                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    896110576                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2896314926                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    896110576                       # number of overall hits
system.cpu.icache.overall_hits::total      2896314926                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    896110576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2896315829                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    896110576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2896315829                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    896110576                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2896314926                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    896110576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2896315829                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2896315829                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3207437.241417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      112956318234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     112956318234                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    296011696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        959559527                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    296011696                       # number of overall hits
system.cpu.dcache.overall_hits::total       959559527                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2379681                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8344311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2379681                       # number of overall misses
system.cpu.dcache.overall_misses::total       8344311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  59343839205                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59343839205                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  59343839205                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59343839205                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    298391377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    967903838                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    298391377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    967903838                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008621                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008621                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24937.728714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7111.892067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24937.728714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7111.892067                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3184768                       # number of writebacks
system.cpu.dcache.writebacks::total           3184768                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2379681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2379681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2379681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2379681                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  57359185251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57359185251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57359185251                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57359185251                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002459                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002459                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24103.728714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24103.728714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24103.728714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24103.728714                       # average overall mshr miss latency
system.cpu.dcache.replacements                8346202                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    173811748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       561642740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2378376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7673871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  59294111955                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59294111955                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    176190124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    569316611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 24930.503821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7726.753806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2378376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2378376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  57310546371                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  57310546371                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24096.503821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24096.503821                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    122199948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      397916787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     49727250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     49727250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    122201253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    398587227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001682                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38105.172414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    74.171067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     48638880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48638880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37271.172414                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37271.172414                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      8021477                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24779575                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           92                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2147                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      5173302                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5173302                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      8021569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24781722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000087                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 56231.543478                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2409.549138                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           92                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5096574                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5096574                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 55397.543478                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55397.543478                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      8021569                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24781722                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      8021569                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24781722                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1017467282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8346458                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.904080                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.351001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.648306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.563871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.436126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32567299482                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32567299482                       # Number of data accesses

---------- End Simulation Statistics   ----------
