Command: opt_design -sweep -resynth_area -aggressive_remap -merge_equivalent_drivers -debug_log
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 891.355 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Sweep
Phase 1 Sweep | Checksum: f0ab69fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1360.750 ; gain = 460.699
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 2 Merging equivalent drivers
INFO: [Opt 31-439] Instance C/FSM_onehot_state_reg[5]_lopt_replica cannot be merged with other parallel instances because it was replicated by a previous optimization in opt_design. 
Phase 2 Merging equivalent drivers | Checksum: f0ab69fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1360.750 ; gain = 460.699
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 0 cells

Phase 3 Remap
INFO: [Opt 31-528] Cannot remap pin: D/cnt[2]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: D/cnt[3]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/cnt[4]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/shifted_divisor[31]_i_2/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/shifted_divisor[31]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/FSM_onehot_state[3]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
INFO: [Opt 31-528] Cannot remap pin: C/q[31]_i_1/O, Reason: Prevented by SOFT_HLUTNM constraint
Phase 3 Remap | Checksum: f0ab69fd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1360.750 ; gain = 460.699
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-431] constant propagation found 0 starting points
INFO: [Opt 31-677] Could not push inverter D/cnt[0]_i_1 to load D/cnt_reg[0] because inversion is not supported on the pin D
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Resynthesis | Checksum: ab11c404

Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1407.574 ; gain = 507.523
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
INFO: [Opt 31-677] Could not push inverter D/cnt[0]_i_1 to load D/cnt_reg[0] because inversion is not supported on the pin D
Phase 5 Post Processing Netlist | Checksum: ab11c404

Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1407.574 ; gain = 507.523
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Sweep                       |               1  |               0  |                                              0  |
|  Merging equivalent drivers  |               0  |               0  |                                              0  |
|  Remap                       |               0  |               0  |                                              0  |
|  Resynthesis                 |               0  |               0  |                                              0  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 5f0ea2f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1407.574 ; gain = 507.523

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1407.574 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 5f0ea2f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1407.574 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:04 . Memory (MB): peak = 1407.574 ; gain = 516.219
