5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm8.3.vcd -o fsm8.3.cdd -v fsm8.3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm8.3.v 1 53 1
2 1 14 110015 2d 1 100c 0 0 1 9 clock
2 2 14 90015 44 27 100a 1 0 1 26 2
2 3 14 410041 5 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 4 14 360042 5 23 100c 0 3 1 9 next_state
2 5 14 290032 1 32 1004 0 0 1 9 STATE_IDLE
2 6 14 210032 6 1a 10cc 4 5 1 26 1102
2 7 14 210025 2 1 100c 0 0 1 9 reset
2 8 14 210042 6 19 100c 6 7 1 26 1102
2 9 14 18001c 0 1 1410 0 0 1 9 state
2 10 14 180042 16 38 e 8 9
2 11 17 1a001e 3 1 100c 0 0 1 9 valid
2 12 17 1a001e 3 29 1008 11 0 1 26 2
2 13 17 120015 3 1 100c 0 0 1 9 head
2 14 17 120015 3 29 1008 13 0 1 26 2
2 15 17 9000d 4 1 100c 0 0 1 9 state
2 16 17 9000d 4 29 1008 15 0 1 26 2
2 17 17 90015 5 2b 1008 14 16 1 26 2
2 18 17 9001e b 2b 100a 12 17 1 26 2
2 19 18 20006 5 3d 5002 0 0 1 26 2 $u0
2 20 26 1c001c 6 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 21 26 11001d 6 23 100c 0 20 1 9 next_state
2 22 26 100010 6 1b 100c 21 0 1 26 1102
2 23 26 7000c 0 1 1410 0 0 1 9 msg_ip
2 24 26 7001d 3 35 e 22 23
2 25 48 8000c 1 3d 5002 0 0 1 26 2 $u2
2 26 0 0 6 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 27 0 0 6 23 100e 0 26 1 9 next_state
2 28 0 0 4 1 100c 0 0 1 9 state
2 29 0 0 2 1 100c 0 0 1 9 reset
2 30 0 0 5 31 11cc 28 29 2 26 330a
2 31 0 0 5 26 100e 30 0 2 26 330a
1 STATE_IDLE 0 80000 1 0 31 0 1 17 0
1 STATE_SEND 0 80000 1 0 31 0 1 21 1
1 clock 6 83000f 1 0 0 0 1 25 1102
1 reset 7 3000f 1 0 0 0 1 25 1002
1 state 8 3000f 1 0 0 0 1 25 1102
1 next_state 9 83000f 1 0 1 0 2 25 230a
1 msg_ip 10 3000f 1 0 0 0 1 25 1002
1 head 11 3000f 1 0 0 0 1 25 1102
1 valid 12 3000f 1 0 0 0 1 25 1102
4 31 f 31 31
4 27 f 27 27
4 10 6 2 2
4 2 1 10 0
4 19 6 18 0
4 18 1 19 0
4 24 f 24 24
4 25 1 0 0
6 31 27 1 01,03,03,,01,81,0101
3 1 main.$u0 "main.$u0" fsm8.3.v 0 24 1
2 32 20 c000f 1 0 21000 0 0 1 24 3
2 33 20 60009 1 0 21008 0 0 1 20 1
2 34 20 6000f 1 31 1000 32 33 2 26 200a
2 35 20 50010 1 26 1000 34 0 2 26 200a
2 36 19 120016 4 1 100c 0 0 1 9 state
2 37 19 b000f 2 1 100c 0 0 1 9 reset
2 38 19 b0016 5 31 11cc 36 37 2 26 330a
2 39 19 a0017 9 26 100e 38 0 2 26 330a
2 40 20 0 5 2f 100e 35 39 1 26 1102
2 41 21 c0015 1 32 1004 0 0 1 9 STATE_IDLE
2 42 21 60009 1 0 21004 0 0 1 16 0
2 43 21 60015 1 31 1044 41 42 2 26 30a
2 44 21 50016 1 26 1004 43 0 2 26 30a
2 45 21 0 3 2f 114e 44 39 1 26 1102
2 46 22 c0015 1 32 1008 0 0 1 9 STATE_SEND
2 47 22 60009 1 0 21004 0 0 1 16 0
2 48 22 60015 1 31 1088 46 47 2 26 120a
2 49 22 50016 1 26 1008 48 0 2 26 120a
2 50 22 0 1 2f 120a 49 39 1 26 1002
2 51 22 59005c 1 0 21008 0 0 1 20 1
2 52 22 4e0057 1 32 1004 0 0 1 9 STATE_IDLE
2 53 22 4e005c 1 31 1088 51 52 2 26 120a
2 54 22 4d005d 1 26 1008 53 0 2 26 120a
2 55 22 450048 1 0 21004 0 0 1 16 0
2 56 22 3a0043 1 32 1008 0 0 1 9 STATE_SEND
2 57 22 3a0048 1 31 1108 55 56 2 26 210a
2 58 22 390049 1 26 1008 57 0 2 26 210a
2 59 22 290049 1 1a 1208 54 58 2 26 120a
2 60 22 29002d 1 1 1004 0 0 1 9 valid
2 61 22 29005d 1 19 1008 59 60 2 26 120a
2 62 22 1b0024 0 1 1410 0 0 2 9 next_state
2 63 22 1b005d 1 37 1a 61 62
2 64 21 59005c 1 0 21008 0 0 1 20 1
2 65 21 4e0057 1 32 1004 0 0 1 9 STATE_IDLE
2 66 21 4e005c 1 31 1088 64 65 2 26 120a
2 67 21 4d005d 1 26 1008 66 0 2 26 120a
2 68 21 450048 1 0 21004 0 0 1 16 0
2 69 21 3a0043 1 32 1008 0 0 1 9 STATE_SEND
2 70 21 3a0048 1 31 1108 68 69 2 26 210a
2 71 21 390049 1 26 1008 70 0 2 26 210a
2 72 21 280049 2 1a 1208 67 71 2 26 330a
2 73 21 310034 2 1 100c 0 0 1 9 head
2 74 21 29002d 2 1 100c 0 0 1 9 valid
2 75 21 290034 2 8 124c 73 74 1 26 11102
2 76 21 28005d 2 19 1008 72 75 2 26 330a
2 77 21 1b0024 0 1 1410 0 0 2 9 next_state
2 78 21 1b005d 2 37 1a 76 77
2 79 20 280031 1 32 1004 0 0 1 9 STATE_IDLE
2 80 20 1b0024 0 1 1410 0 0 2 9 next_state
2 81 20 1b0031 2 37 16 79 80
4 63 0 0 0
4 50 0 63 0
4 78 0 0 0
4 45 0 78 50
4 81 0 0 0
4 40 11 81 45
3 1 main.$u1 "main.$u1" fsm8.3.v 0 46 1
3 1 main.$u2 "main.$u2" fsm8.3.v 0 51 1
2 82 49 9000c 1 0 21004 0 0 1 16 0
2 83 49 10005 0 1 1410 0 0 1 9 clock
2 84 49 1000c 1 37 16 82 83
2 85 50 b000b 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 86 50 9000c 59 2c 900a 85 0 32 26 aa aa aa aa aa aa aa aa
2 87 50 17001b 2c 1 101c 0 0 1 9 clock
2 88 50 160016 2c 1b 102c 87 0 1 26 1102
2 89 50 e0012 0 1 1410 0 0 1 9 clock
2 90 50 e001b 2c 37 3e 88 89
4 90 6 86 86
4 86 0 90 0
4 84 11 86 86
