Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date              : Fri Feb 24 20:50:41 2017
| Host              : abhogi running 64-bit Ubuntu 14.04.5 LTS
| Command           : report_clock_utilization -file Top_Acq_Track_clock_utilization_routed.rpt
| Design            : Top_Acq_Track
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.21 04-04-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Cell Type Counts per Global Clock: Region X0Y0
10. Cell Type Counts per Global Clock: Region X1Y0
11. Cell Type Counts per Global Clock: Region X2Y0
12. Cell Type Counts per Global Clock: Region X3Y0
13. Cell Type Counts per Global Clock: Region X0Y1
14. Cell Type Counts per Global Clock: Region X1Y1
15. Cell Type Counts per Global Clock: Region X2Y1
16. Cell Type Counts per Global Clock: Region X3Y1
17. Cell Type Counts per Global Clock: Region X0Y2
18. Cell Type Counts per Global Clock: Region X1Y2
19. Cell Type Counts per Global Clock: Region X2Y2
20. Cell Type Counts per Global Clock: Region X3Y2
21. Cell Type Counts per Global Clock: Region X0Y3
22. Cell Type Counts per Global Clock: Region X1Y3
23. Cell Type Counts per Global Clock: Region X2Y3
24. Cell Type Counts per Global Clock: Region X3Y3
25. Cell Type Counts per Global Clock: Region X0Y4
26. Cell Type Counts per Global Clock: Region X1Y4
27. Load Cell Placement Summary for Global Clock g0
28. Load Cell Placement Summary for Global Clock g1
29. Load Cell Placement Summary for Global Clock g2
30. Load Cell Placement Summary for Global Clock g3

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    4 |       384 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        64 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       128 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       384 |   0 |            0 |      0 |
| MMCM       |    1 |        16 |   0 |            0 |      0 |
| PLL        |    0 |        32 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+--------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site         | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                               | Driver Pin                                    | Net                                       |
+-------+-------+-----------------+------------+--------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------+
| g0    | src0  | BUFGCE/O        | None       | BUFGCE_X1Y68 | X3Y2         | X1Y2 |                   |             3 |           1 |               0 |       40.000 | clkfbout_clk_wiz_0                                                  | CLOCK_NETWORK/inst/clkf_buf/O                 | CLOCK_NETWORK/inst/clkfbout_buf_clk_wiz_0 |
| g1    | src0  | BUFGCE/O        | None       | BUFGCE_X1Y62 | X3Y2         | X1Y2 | n/a               |            18 |           0 |           68409 |       13.333 | clk_out1_clk_wiz_0                                                  | CLOCK_NETWORK/inst/clkout1_buf/O              | CLOCK_NETWORK/inst/clk_out1               |
| g2    | src1  | BUFGCE/O        | None       | BUFGCE_X1Y25 | X3Y1         | X0Y3 | n/a               |             6 |           0 |               1 |       60.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O | dbg_hub/inst/UPDATE_temp                  |
| g3    | src1  | BUFGCE/O        | None       | BUFGCE_X1Y24 | X3Y1         | X0Y2 | n/a               |             6 |           0 |             283 |       30.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O        | dbg_hub/inst/idrck                        |
+-------+-------+-----------------+------------+--------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------+-----------------------------------------------+-------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+---------------------+------------+------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin     | Constraint | Site             | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                        | Driver Pin                                                          | Net                                        |
+-------+--------+---------------------+------------+------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------+
| src0  | g1     | MMCME3_ADV/CLKOUT0  | None       | MMCME3_ADV_X1Y2  | X3Y2         |           1 |               0 |              13.333 | clk_out1_clk_wiz_0                                                  | CLOCK_NETWORK/inst/mmcme3_adv_inst/CLKOUT0                          | CLOCK_NETWORK/inst/clk_out1_clk_wiz_0      |
| src0  | g0     | MMCME3_ADV/CLKFBOUT | None       | MMCME3_ADV_X1Y2  | X3Y2         |           1 |               0 |              40.000 | clkfbout_clk_wiz_0                                                  | CLOCK_NETWORK/inst/mmcme3_adv_inst/CLKFBOUT                         | CLOCK_NETWORK/inst/clkfbout_clk_wiz_0      |
| src1  | g3     | BSCANE2/DRCK        | None       | CONFIG_SITE_X0Y0 | X4Y1         |           1 |               0 |              30.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |
| src1  | g2     | BSCANE2/UPDATE      | None       | CONFIG_SITE_X0Y0 | X4Y1         |           1 |               0 |              60.000 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |
+-------+--------+---------------------+------------+------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------+


4. Local Clock Details
----------------------

+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
| LocId | Driver Type/Pin | Constraint | Site/BEL | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y0              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X4Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y1              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |    3 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X4Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |    2 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X4Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X4Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X4Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y5              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X4Y5              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y6              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X4Y6              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y7              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y7              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X4Y7              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM Tiles |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      1 |      24 |   3697 |   24000 |    482 |    1440 |     27 |     108 |      0 |      24 |      0 |       5 |      0 |       1 |
| X1Y0              |      1 |      24 |   5357 |   29760 |    930 |    2400 |     47 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y0              |      1 |      24 |   5398 |   28800 |    676 |    1920 |     89 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |   1159 |   28800 |    177 |    1920 |      7 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   23040 |      0 |    1920 |      0 |     108 |      0 |       0 |      0 |       5 |      0 |       1 |
| X0Y1              |      3 |      24 |   6135 |   24000 |   1069 |    1440 |     79 |     108 |      0 |      24 |      0 |       5 |      0 |       1 |
| X1Y1              |      3 |      24 |   5508 |   29760 |   1063 |    2400 |     76 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y1              |      3 |      24 |   5926 |   28800 |    750 |    1920 |     70 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y1              |      3 |      24 |   1114 |   28800 |     97 |    1920 |     19 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   23040 |      0 |    1920 |      0 |     108 |      0 |       0 |      0 |       5 |      0 |       0 |
| X0Y2              |      3 |      24 |   7101 |   24000 |   1551 |    1440 |     39 |     108 |      0 |      24 |      0 |       5 |      0 |       1 |
| X1Y2              |      2 |      24 |   6218 |   29760 |   1293 |    2400 |     52 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y2              |      2 |      24 |   5921 |   28800 |    737 |    1920 |     56 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y2              |      2 |      24 |    728 |   28800 |     64 |    1920 |      1 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   23040 |      0 |    1920 |      0 |     108 |      0 |       0 |      0 |       5 |      0 |       0 |
| X0Y3              |      3 |      24 |   8062 |   24000 |   1911 |    1440 |     34 |     108 |      0 |      24 |      0 |       5 |      0 |       1 |
| X1Y3              |      1 |      24 |   2820 |   29760 |    681 |    2400 |     22 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y3              |      1 |      24 |   1779 |   28800 |    193 |    1920 |     26 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y3              |      1 |      24 |     94 |   28800 |      0 |    1920 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   23040 |      0 |    1920 |      0 |     108 |      0 |       0 |      0 |       5 |      0 |       1 |
| X0Y4              |      1 |      24 |   1030 |   24000 |    203 |    1440 |      2 |     108 |      0 |      24 |      0 |       5 |      0 |       1 |
| X1Y4              |      1 |      24 |      0 |   29760 |      0 |    2400 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   28800 |      0 |    1920 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   28800 |      0 |    1920 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   23040 |      0 |    1920 |      0 |     108 |      0 |       0 |      0 |       5 |      0 |       1 |
| X0Y5              |      0 |      24 |      0 |   24000 |      0 |    1440 |      0 |     108 |      0 |      24 |      0 |       5 |      0 |       1 |
| X1Y5              |      0 |      24 |      0 |   29760 |      0 |    2400 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   28800 |      0 |    1920 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   28800 |      0 |    1920 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y5              |      0 |      24 |      0 |   23040 |      0 |    1920 |      0 |     108 |      0 |       0 |      0 |       5 |      0 |       1 |
| X0Y6              |      0 |      24 |      0 |   24000 |      0 |    1440 |      0 |     108 |      0 |      24 |      0 |       5 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   29760 |      0 |    2400 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   28800 |      0 |    1920 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   28800 |      0 |    1920 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   23040 |      0 |    1920 |      0 |     108 |      0 |       0 |      0 |       5 |      0 |       1 |
| X0Y7              |      0 |      24 |      0 |   24000 |      0 |    1440 |      0 |     108 |      0 |      24 |      0 |       5 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   29760 |      0 |    2400 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   28800 |      0 |    1920 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y7              |      0 |      24 |      0 |   28800 |      0 |    1920 |      0 |     144 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y7              |      0 |      24 |      0 |   23040 |      0 |    1920 |      0 |     108 |      0 |       0 |      0 |       5 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 |
+----+----+----+----+----+----+
| Y7 |  0 |  0 |  0 |  0 |  0 |
| Y6 |  0 |  0 |  0 |  0 |  0 |
| Y5 |  0 |  0 |  0 |  0 |  0 |
| Y4 |  1 |  1 |  0 |  0 |  0 |
| Y3 |  3 |  1 |  1 |  1 |  0 |
| Y2 |  3 |  2 |  2 |  2 |  0 |
| Y1 |  3 |  3 |  3 |  3 |  0 |
| Y0 |  1 |  1 |  1 |  1 |  0 |
+----+----+----+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y1              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X1Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X2Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X1Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            3713 | 3697 |    482 |   27 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+


10. Cell Type Counts per Global Clock: Region X1Y0
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            5381 | 5357 |    930 |   47 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+


11. Cell Type Counts per Global Clock: Region X2Y0
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            5446 | 5398 |    676 |   89 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+


12. Cell Type Counts per Global Clock: Region X3Y0
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            1163 | 1159 |    177 |    7 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+


13. Cell Type Counts per Global Clock: Region X0Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            6175 | 6135 |   1069 |   79 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
| g2*   | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp    |
| g3*   | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck          |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
* Global clock used only to route through the clock region.


14. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            5546 | 5508 |   1063 |   76 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
| g2*   | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp    |
| g3*   | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck          |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
* Global clock used only to route through the clock region.


15. Cell Type Counts per Global Clock: Region X2Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            5961 | 5926 |    750 |   70 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
| g2*   | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp    |
| g3*   | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck          |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
* Global clock used only to route through the clock region.


16. Cell Type Counts per Global Clock: Region X3Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            1124 | 1114 |     97 |   19 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
| g2*   | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp    |
| g3*   | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck          |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
* Global clock used only to route through the clock region.


17. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            7120 | 7100 |   1551 |   39 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
| g2*   | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp    |
| g3    | 0     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck          |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
* Global clock used only to route through the clock region.


18. Cell Type Counts per Global Clock: Region X1Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0*   | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clkfbout_buf_clk_wiz_0 |
| g1    | 14    | BUFGCE/O        | None       |           0 |            6244 | 6218 |   1293 |   52 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1               |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------+
* Global clock used only to route through the clock region.


19. Cell Type Counts per Global Clock: Region X2Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0*   | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clkfbout_buf_clk_wiz_0 |
| g1    | 14    | BUFGCE/O        | None       |           0 |            5949 | 5921 |    737 |   56 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1               |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------+
* Global clock used only to route through the clock region.


20. Cell Type Counts per Global Clock: Region X3Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0    | 20    | BUFGCE/O        | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | CLOCK_NETWORK/inst/clkfbout_buf_clk_wiz_0 |
| g1    | 14    | BUFGCE/O        | None       |           0 |             729 | 728 |     64 |    1 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1               |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------+


21. Cell Type Counts per Global Clock: Region X0Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            7796 | 7779 |   1871 |   34 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
| g2    | 1     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/UPDATE_temp    |
| g3    | 0     | BUFGCE/O        | None       |           0 |             282 |  282 |     40 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/idrck          |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+


22. Cell Type Counts per Global Clock: Region X1Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            2831 | 2820 |    681 |   22 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+


23. Cell Type Counts per Global Clock: Region X2Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            1792 | 1779 |    193 |   26 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+


24. Cell Type Counts per Global Clock: Region X3Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |              94 | 94 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------+


25. Cell Type Counts per Global Clock: Region X0Y4
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1    | 14    | BUFGCE/O        | None       |           0 |            1031 | 1030 |    203 |    2 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------+


26. Cell Type Counts per Global Clock: Region X1Y4
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------+
| g1*   | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------------+
* Global clock used only to route through the clock region.


27. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+--------------------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                       |
+-------+-----------------+-------------------+--------------------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------------------+
| g0    | BUFGCE/O        | X3Y2              | clkfbout_clk_wiz_0 |      40.000 | {0.000 20.000} | X1Y2     |           0 |        0 |           1 |  0 | CLOCK_NETWORK/inst/clkfbout_buf_clk_wiz_0 |
+-------+-----------------+-------------------+--------------------+-------------+----------------+----------+-------------+----------+-------------+----+-------------------------------------------+


+----+----+-------+----+--------+----+
|    | X0 | X1    | X2 | X3     | X4 |
+----+----+-------+----+--------+----+
| Y7 |  0 |     0 |  0 |      0 |  0 |
| Y6 |  0 |     0 |  0 |      0 |  0 |
| Y5 |  0 |     0 |  0 |      0 |  0 |
| Y4 |  0 |     0 |  0 |      0 |  0 |
| Y3 |  0 |     0 |  0 |      0 |  0 |
| Y2 |  0 | (R) 0 |  0 |  (D) 1 |  0 |
| Y1 |  0 |     0 |  0 |      0 |  0 |
| Y0 |  0 |     0 |  0 |      0 |  0 |
+----+----+-------+----+--------+----+


28. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                         |
+-------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------+
| g1    | BUFGCE/O        | X3Y2              | clk_out1_clk_wiz_0 |      13.333 | {0.000 6.667} | X1Y2     |       68095 |        0 |           0 |  0 | CLOCK_NETWORK/inst/clk_out1 |
+-------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------+


+----+-------+----------+-------+----------+----+
|    | X0    | X1       | X2    | X3       | X4 |
+----+-------+----------+-------+----------+----+
| Y7 |     0 |        0 |     0 |        0 |  0 |
| Y6 |     0 |        0 |     0 |        0 |  0 |
| Y5 |     0 |        0 |     0 |        0 |  0 |
| Y4 |  1031 |        0 |     0 |        0 |  0 |
| Y3 |  7796 |     2831 |  1792 |       94 |  0 |
| Y2 |  7120 | (R) 6244 |  5949 |  (D) 729 |  0 |
| Y1 |  6175 |     5546 |  5961 |     1124 |  0 |
| Y0 |  3713 |     5381 |  5446 |     1163 |  0 |
+----+-------+----------+-------+----------+----+


29. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                      |
+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+
| g2    | BUFGCE/O        | X3Y1              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE |      60.000 | {0.000 30.000} | X0Y3     |           1 |        0 |           0 |  0 | dbg_hub/inst/UPDATE_temp |
+-------+-----------------+-------------------+---------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------+


+----+-------+----+----+--------+----+
|    | X0    | X1 | X2 | X3     | X4 |
+----+-------+----+----+--------+----+
| Y7 |     0 |  0 |  0 |      0 |  0 |
| Y6 |     0 |  0 |  0 |      0 |  0 |
| Y5 |     0 |  0 |  0 |      0 |  0 |
| Y4 |     0 |  0 |  0 |      0 |  0 |
| Y3 | (R) 1 |  0 |  0 |      0 |  0 |
| Y2 |     0 |  0 |  0 |      0 |  0 |
| Y1 |     0 |  0 |  0 |  (D) 0 |  0 |
| Y0 |     0 |  0 |  0 |      0 |  0 |
+----+-------+----+----+--------+----+


30. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                                             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                |
+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| g3    | BUFGCE/O        | X3Y1              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK |      30.000 | {0.000 15.000} | X0Y2     |         283 |        0 |           0 |  0 | dbg_hub/inst/idrck |
+-------+-----------------+-------------------+-------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+


+----+-------+----+----+--------+----+
|    | X0    | X1 | X2 | X3     | X4 |
+----+-------+----+----+--------+----+
| Y7 |     0 |  0 |  0 |      0 |  0 |
| Y6 |     0 |  0 |  0 |      0 |  0 |
| Y5 |     0 |  0 |  0 |      0 |  0 |
| Y4 |     0 |  0 |  0 |      0 |  0 |
| Y3 |   282 |  0 |  0 |      0 |  0 |
| Y2 | (R) 1 |  0 |  0 |      0 |  0 |
| Y1 |     0 |  0 |  0 |  (D) 0 |  0 |
| Y0 |     0 |  0 |  0 |      0 |  0 |
+----+-------+----+----+--------+----+


