<profile>

<section name = "Vivado HLS Report for 'pool'" level="0">
<item name = "Date">Thu Nov  5 03:55:25 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">pose_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00, 4.129, 0.38</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_maxpool_w2_fu_286">maxpool_w2, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1334</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 7, 27489, 11116</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 469</column>
<column name="Register">-, -, 1732, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 3, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_maxpool_w2_fu_286">maxpool_w2, 0, 7, 26701, 10640</column>
<column name="top_kernel_udiv_3kbM_U278">top_kernel_udiv_3kbM, 0, 0, 394, 238</column>
<column name="top_kernel_udiv_3kbM_U279">top_kernel_udiv_3kbM, 0, 0, 394, 238</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="h_4_fu_590_p2">+, 0, 0, 39, 32, 1</column>
<column name="in_h_iter_2_fu_676_p2">+, 0, 0, 39, 32, 32</column>
<column name="in_num_iter_fu_670_p2">+, 0, 0, 39, 32, 32</column>
<column name="in_w_iter_2_fu_681_p2">+, 0, 0, 39, 32, 32</column>
<column name="layer_iter_2_fu_719_p2">+, 0, 0, 39, 32, 1</column>
<column name="o_5_fu_608_p2">+, 0, 0, 39, 32, 1</column>
<column name="out_num_iter_2_fu_689_p2">+, 0, 0, 39, 32, 32</column>
<column name="ret_V_13_fu_545_p2">+, 0, 0, 40, 33, 33</column>
<column name="ret_V_14_fu_497_p2">+, 0, 0, 40, 33, 33</column>
<column name="w_4_fu_579_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state51_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op85_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="done1_3_fu_661_p2">and, 0, 0, 2, 1, 1</column>
<column name="done_be_fu_959_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_41_fu_477_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp15_fu_746_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp17_fu_756_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp19_fu_766_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp21_fu_925_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp_fu_627_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp131_fu_919_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp132_fu_947_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp133_fu_953_p2">and, 0, 0, 2, 1, 1</column>
<column name="max_pool_fu_459_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="tmp_114_fu_465_p2">icmp, 0, 0, 11, 7, 1</column>
<column name="tmp_115_fu_471_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_117_fu_531_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_118_fu_483_p2">icmp, 0, 0, 11, 7, 1</column>
<column name="tmp_120_fu_554_p2">icmp, 0, 0, 21, 33, 33</column>
<column name="tmp_122_fu_698_p2">icmp, 0, 0, 21, 33, 33</column>
<column name="tmp_125_fu_585_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_126_fu_604_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_128_fu_703_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_129_fu_614_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_130_fu_707_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_131_fu_711_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_133_fu_715_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_134_fu_737_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state48_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op255_call_state51">or, 0, 0, 2, 1, 1</column>
<column name="layer_start_be_fu_931_p2">or, 0, 0, 2, 1, 1</column>
<column name="not_sel_tmp5_fu_914_p2">or, 0, 0, 2, 1, 1</column>
<column name="not_sel_tmp6_fu_942_p2">or, 0, 0, 2, 1, 1</column>
<column name="not_sel_tmp_fu_904_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond3_fu_777_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond4_fu_795_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_771_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp22_demorgan_fu_725_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp29_demorgan_fu_731_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_263_fu_507_p2">or, 0, 0, 3, 3, 3</column>
<column name="tmp_265_fu_782_p2">or, 0, 0, 2, 1, 1</column>
<column name="h_2_fu_654_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel13_fu_801_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel14_fu_809_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel15_fu_816_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel16_fu_824_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel17_fu_832_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel18_fu_839_p3">select, 0, 0, 32, 1, 1</column>
<column name="newSel19_fu_847_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel20_fu_855_p3">select, 0, 0, 32, 1, 1</column>
<column name="newSel21_fu_862_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel22_fu_870_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel23_fu_878_p3">select, 0, 0, 32, 1, 1</column>
<column name="newSel24_fu_885_p3">select, 0, 0, 32, 1, 32</column>
<column name="newSel_fu_788_p3">select, 0, 0, 32, 1, 1</column>
<column name="o_3_fu_640_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_s_fu_619_p3">select, 0, 0, 32, 1, 1</column>
<column name="sel_tmp1_fu_632_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp5_fu_647_p3">select, 0, 0, 32, 1, 1</column>
<column name="w_1_fu_596_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="sel_tmp14_fu_741_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp16_fu_751_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp18_fu_761_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp20_fu_893_p2">xor, 0, 0, 2, 1, 1</column>
<column name="tmp_130_not_fu_937_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_131_not_fu_899_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_133_not_fu_909_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">229, 53, 1, 53</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_done1_phi_fu_278_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_h_phi_fu_255_p4">9, 2, 32, 64</column>
<column name="done1_reg_274">9, 2, 1, 2</column>
<column name="done_reg_216">9, 2, 1, 2</column>
<column name="fifo_cin_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_cin_V_V_read">15, 3, 1, 3</column>
<column name="fifo_config_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_config_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_cout_V_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_cout_V_V_din">9, 2, 256, 512</column>
<column name="fifo_cout_V_V_write">15, 3, 1, 3</column>
<column name="grp_fu_313_p1">15, 3, 192, 576</column>
<column name="h_reg_251">9, 2, 32, 64</column>
<column name="i_op_assign_reg_144">9, 2, 32, 64</column>
<column name="in_h_iter_reg_168">9, 2, 32, 64</column>
<column name="in_w_iter_reg_180">9, 2, 32, 64</column>
<column name="layer_iter_reg_192">9, 2, 32, 64</column>
<column name="layer_start_1_reg_227">9, 2, 1, 2</column>
<column name="layer_start_reg_204">9, 2, 1, 2</column>
<column name="o_reg_239">9, 2, 32, 64</column>
<column name="out_num_iter_reg_156">9, 2, 32, 64</column>
<column name="w_reg_263">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="LAYER_BATCH_V_reg_983">32, 0, 32, 0</column>
<column name="LAYER_IN_H_T_V_reg_1034">32, 0, 32, 0</column>
<column name="LAYER_IN_H_V_reg_1006">32, 0, 32, 0</column>
<column name="LAYER_IN_NUM_T_V_reg_1023">16, 0, 16, 0</column>
<column name="LAYER_IN_NUM_V_reg_994">32, 0, 32, 0</column>
<column name="LAYER_IN_W_T_V_reg_1041">32, 0, 32, 0</column>
<column name="LAYER_IN_W_V_reg_1011">32, 0, 32, 0</column>
<column name="LAYER_OUT_NUM_T_V_reg_1028">16, 0, 16, 0</column>
<column name="LAYER_OUT_NUM_V_reg_1001">32, 0, 32, 0</column>
<column name="STRIDE_V_reg_1016">32, 0, 32, 0</column>
<column name="ap_CS_fsm">52, 0, 52, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="done1_reg_274">1, 0, 1, 0</column>
<column name="done_reg_216">1, 0, 1, 0</column>
<column name="grp_maxpool_w2_fu_286_ap_start_reg">1, 0, 1, 0</column>
<column name="h_4_reg_1108">32, 0, 32, 0</column>
<column name="h_reg_251">32, 0, 32, 0</column>
<column name="i_op_assign_reg_144">32, 0, 32, 0</column>
<column name="in_h_iter_2_reg_1140">32, 0, 32, 0</column>
<column name="in_h_iter_reg_168">32, 0, 32, 0</column>
<column name="in_num_iter_reg_1134">32, 0, 32, 0</column>
<column name="in_w_iter_2_reg_1146">32, 0, 32, 0</column>
<column name="in_w_iter_reg_180">32, 0, 32, 0</column>
<column name="layer_iter_2_reg_1192">32, 0, 32, 0</column>
<column name="layer_iter_reg_192">32, 0, 32, 0</column>
<column name="layer_start_1_reg_227">1, 0, 1, 0</column>
<column name="layer_start_reg_204">1, 0, 1, 0</column>
<column name="max_pool_reg_1047">1, 0, 1, 0</column>
<column name="o_reg_239">32, 0, 32, 0</column>
<column name="or_cond_41_reg_1055">1, 0, 1, 0</column>
<column name="out_num_iter_2_reg_1152">32, 0, 32, 0</column>
<column name="out_num_iter_reg_156">32, 0, 32, 0</column>
<column name="p_Val2_9_reg_988">192, 0, 192, 0</column>
<column name="ret_V_13_reg_1072">33, 0, 33, 0</column>
<column name="ret_V_14_reg_1063">33, 0, 33, 0</column>
<column name="ret_V_17_reg_1086">32, 0, 32, 0</column>
<column name="ret_V_18_reg_1091">32, 0, 32, 0</column>
<column name="ret_V_reg_1081">13, 0, 13, 0</column>
<column name="sel_tmp22_demorgan_reg_1198">1, 0, 1, 0</column>
<column name="sel_tmp29_demorgan_reg_1204">1, 0, 1, 0</column>
<column name="tmp_117_reg_1068">1, 0, 1, 0</column>
<column name="tmp_122_reg_1158">1, 0, 1, 0</column>
<column name="tmp_123_reg_1096">13, 0, 32, 19</column>
<column name="tmp_125_reg_1101">1, 0, 1, 0</column>
<column name="tmp_128_reg_1167">1, 0, 1, 0</column>
<column name="tmp_130_reg_1174">1, 0, 1, 0</column>
<column name="tmp_131_reg_1180">1, 0, 1, 0</column>
<column name="tmp_133_reg_1186">1, 0, 1, 0</column>
<column name="tmp_276_reg_1162">1, 0, 1, 0</column>
<column name="tmp_V_33_fu_108">192, 0, 192, 0</column>
<column name="tmp_V_34_fu_112">192, 0, 192, 0</column>
<column name="tmp_V_fu_104">192, 0, 192, 0</column>
<column name="w_reg_263">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pool, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pool, return value</column>
<column name="fifo_cin_V_V_dout">in, 256, ap_fifo, fifo_cin_V_V, pointer</column>
<column name="fifo_cin_V_V_empty_n">in, 1, ap_fifo, fifo_cin_V_V, pointer</column>
<column name="fifo_cin_V_V_read">out, 1, ap_fifo, fifo_cin_V_V, pointer</column>
<column name="fifo_config_in_V_V_dout">in, 192, ap_fifo, fifo_config_in_V_V, pointer</column>
<column name="fifo_config_in_V_V_empty_n">in, 1, ap_fifo, fifo_config_in_V_V, pointer</column>
<column name="fifo_config_in_V_V_read">out, 1, ap_fifo, fifo_config_in_V_V, pointer</column>
<column name="fifo_cout_V_V_din">out, 256, ap_fifo, fifo_cout_V_V, pointer</column>
<column name="fifo_cout_V_V_full_n">in, 1, ap_fifo, fifo_cout_V_V, pointer</column>
<column name="fifo_cout_V_V_write">out, 1, ap_fifo, fifo_cout_V_V, pointer</column>
<column name="fifo_config_out_V_V_din">out, 192, ap_fifo, fifo_config_out_V_V, pointer</column>
<column name="fifo_config_out_V_V_full_n">in, 1, ap_fifo, fifo_config_out_V_V, pointer</column>
<column name="fifo_config_out_V_V_write">out, 1, ap_fifo, fifo_config_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
