// Seed: 2906586210
module module_0 (
    output id_0
    , id_5,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  genvar id_6;
  assign id_0 = id_1;
  logic id_7;
  always @(posedge id_6 or posedge id_5) begin
    id_5 <= id_5;
  end
endmodule
