# Technology Setup
# Technology used is ASAP7
vlsi.core.technology: asap7
# Specify dir with ASAP7 tarball
technology.asap7.tarball_dir: "/home/ff/ee241/spring20-labs/"

vlsi.core.max_threads: 12

# File inputs
synthesis.inputs:
  input_files: 
    - "lars_erik/rtl_nems/clb_tile/custom_defines.v"
#    - "lars_erik/rtl_nems/clb_tile/sram_test.v"
    - "lars_erik/rtl_nems/clb_tile/clb_tile.v"
    - "lars_erik/rtl_nems/clb_tile/clb.v"
    - "lars_erik/rtl_nems/clb_tile/fraclut6sffc.v"
    # - "lars_erik/rtl_nems/clb_tile/flipflop.v"
    - "lars_erik/rtl_nems/clb_tile/cbox_clb_x0y0e.v"
    - "lars_erik/rtl_nems/clb_tile/cbox_clb_x0y0n.v"
    - "lars_erik/rtl_nems/clb_tile/cbox_clb_x0y0s.v"
    - "lars_erik/rtl_nems/clb_tile/cbox_clb_x0y0w.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain118.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain120.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain160.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain280.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain38.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain4.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain60.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain70.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain76.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain8.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_bitchain80.v"
    - "lars_erik/rtl_nems/clb_tile/cfg_mux10.v"
    # - "lars_erik/rtl_nems/clb_tile/cfg_mux2.v"
    - "lars_erik/rtl_nems/clb_tile/cfg_mux3.v"
    - "lars_erik/rtl_nems/clb_tile/cfg_mux4.v"
    #nems-specific note that this is def by lef
    #- "lars_erik/rtl_nems/clb_tile/nem_sw.v"
    
  top_module: "clb_tile"

par.inputs:
  top_module: "clb_tile"

# General Hammer Inputs
#LARS SHIT wrong
#vlsi.technology.extra_libraries: "nems_libs.json"



# Hammer will auto-generate a CPF for simple power designs; see hammer/src/hammer-vlsi/defaults.yml for more info
vlsi.inputs.power_spec_mode: "auto"
vlsi.inputs.power_spec_type: "cpf"

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: "1.1ns", uncertainty: "0.01ns"},
  {name: "cfg_clk", period: "10ns", uncertainty: "0.1ns"}
]

# Generate Make include to aid in flow 
vlsi.core.build_system: make

# Power Straps
par.power_straps_mode: generate
par.generate_power_straps_method: by_tracks
par.blockage_spacing: 2.0
par.generate_power_straps_options:
  by_tracks:
    strap_layers:
      - M3
      - M4
      - M5
      - M6
      - M7
      - M8
      - M9
    pin_layers:
      - M9
    track_width: 7 # minimum allowed for M2 & M3
    track_spacing: 0
    track_spacing_M3: 1 # to avoid M2 shorts at higher density
    track_start: 10
    power_utilization: 0.05
    power_utilization_M8: 1.0
    power_utilization_M9: 1.0

# Placement Constraints
# For ASAP7, all numbers must be 4x larger than final GDS
vlsi.inputs.placement_constraints:
  - path: "clb_tile"
    type: toplevel
    x: 0
    y: 0
    width: 200
    height: 150
    margins:
      left: 0
      right: 0
      top: 0
      bottom: 0
#  - path: "gcdGCDUnit_rtl/place_obs_bottom" # This is an ASAP7 necessary hack
#    type: obstruction
#    obs_types: ["place"]
#    x: 0
#    y: 0
#    width: 30
#    height: 1.08 # 1 core site tall, necessary to avoid shorts

# Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "clk", layers: ["M5", "M7"], side: "bottom"},
  {pins: "arc_L1_x0y0s*", layers: ["M5", "M7"], side: "bottom"},
  {pins: "arr_L1_u1y0s*", layers: ["M5", "M7"], side: "bottom"},
  {pins: "arr_L1_x0y0w*", layers: ["M4", "M6"], side: "left"},
  {pins: "arr_L1_x0v1w*", layers: ["M4", "M6"], side: "left"},
  {pins: "arc_L1_x0v1w*", layers: ["M4", "M6"], side: "left"},
  {pins: "arr_L1_x0y0e*", layers: ["M4", "M6"], side: "right"},
  {pins: "arr_L1_x0v1e*", layers: ["M4", "M6"], side: "right"},
  {pins: "arc_L1_x0v1e*", layers: ["M4", "M6"], side: "right"},
  {pins: "arc_L1_x0y0n*", layers: ["M5", "M7"], side: "top"},
  {pins: "arr_L1_u1y0n*", layers: ["M5", "M7"], side: "top"},
  {pins: "cfg_clk", layers: ["M5", "M7"], side: "top"},
  {pins: "cfg_scan_en", layers: ["M5", "M7"], side: "top"},
  {pins: "cfg_lut_we", layers: ["M5", "M7"], side: "top"},
  {pins: "cfg_scan_in", layers: ["M5", "M7"], side: "top"},
  {pins: "cfg_scan_out", layers: ["M5", "M7"], side: "top"},
  {pins: "cfgrows*", layers: ["M5", "M7"]},
  {pins: "cfgcols*", layers: ["M5", "M7"]}
]

# SRAM Compiler compiler options
vlsi.core.sram_generator_tool: "sram_compiler"
# You should specify a location for the SRAM generator in the tech plugin
vlsi.core.sram_generator_tool_path: []
vlsi.core.sram_generator_tool_path_meta: "append"

# Tool options. Replace with your tool plugin of choice.
# Genus options
vlsi.core.synthesis_tool: "genus"
vlsi.core.synthesis_tool_path: ["hammer-cadence-plugins/synthesis"]
vlsi.core.synthesis_tool_path_meta: "append"
synthesis.genus:
  genus_bin: "${cadence.cadence_home}/GENUS/bin/genus"

# Innovus options
vlsi.core.par_tool: "innovus"
vlsi.core.par_tool_path: ["hammer-cadence-plugins/par"]
vlsi.core.par_tool_path_meta: "append"
par.innovus:
  innovus_bin: "${cadence.cadence_home}/INNOVUS/bin/innovus"
  design_flow_effort: "standard"
par.inputs.gds_merge: true

## Calibre options
#mentor.mentor_home: "/share/instsww/mgc/calibre2017"
#vlsi.core.drc_tool: "calibre"
#vlsi.core.drc_tool_path: ["hammer-mentor-plugins/drc"]
#vlsi.core.lvs_tool: "calibre"
#vlsi.core.lvs_tool_path: ["hammer-mentor-plugins/lvs"]
#drc.calibre.version: "2016.4_38.25"
#drc.calibre:
#  calibre_drc_bin: "${mentor.mentor_home}/aoi_cal_${lvs.calibre.version}/bin/calibre"
#  calibre_drc_bin_meta: lazysubst
#  calibredrv_bin: "${mentor.mentor_home}/aoi_cal_${lvs.calibre.version}/bin/calibredrv"
#  calibredrv_bin_meta: lazysubst
#  v2lvs_bin: "${mentor.mentor_home}/aoi_cal_${lvs.calibre.version}/bin/v2lvs"
#lvs.calibre.version: "2016.4_38.25"
#lvs.calibre:
#  calibre_lvs_bin: "${mentor.mentor_home}/aoi_cal_${lvs.calibre.version}/bin/calibre"
#  calibre_lvs_bin_meta: lazysubst
#  calibredrv_bin: "${mentor.mentor_home}/aoi_cal_${lvs.calibre.version}/bin/calibredrv"
#  calibredrv_bin_meta: lazysubst
#  v2lvs_bin: "${mentor.mentor_home}/aoi_cal_${lvs.calibre.version}/bin/v2lvs"
#  v2lvs_bin_meta: lazysubst
