0.6
2016.4
Jan 23 2017
19:37:30
E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Modules/ALU Control Unit/ALUCU1/ALUCU1.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Modules/ALU Control Unit/ALUCU1/ALUCU1.srcs/sim_1/new/sim.v,1507049331,verilog,,,,sim,,,,,,,,
E:/B. Tech II year/CSN_221/Project/32-bit-MIPS-Processor-master/Modules/ALU Control Unit/ALUCU1/ALUCU1.srcs/sources_1/new/ALU_CU.v,1507049116,verilog,,,,ALU_CU,,,,,,,,
