\hypertarget{struct_m_t_b_d_w_t___mem_map}{}\section{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_t_b_d_w_t___mem_map}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_a3be6514ca3bd369fd0de9f8f49471179}{C\+T\+R\+L}
\item 
\hypertarget{struct_m_t_b_d_w_t___mem_map_ac8c74521f9046fb165e5340648fde167}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}28\mbox{]}\label{struct_m_t_b_d_w_t___mem_map_ac8c74521f9046fb165e5340648fde167}

\item 
\hypertarget{struct_m_t_b_d_w_t___mem_map_acc1998ad108efcea86b449353341cd86}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_m_t_b_d_w_t___mem_map_aa1352530035b6609791c19fda0cc2fb6}{COMP}\\
\>uint32\_t \hyperlink{struct_m_t_b_d_w_t___mem_map_a33f6052ebf71e72af18f19c6edadafc4}{MASK}\\
\>uint32\_t \hyperlink{struct_m_t_b_d_w_t___mem_map_a46e8a27d0191f1241050aeb47264ff8f}{FCT}\\
\>uint8\_t {\bfseries RESERVED\_0} \mbox{[}4\mbox{]}\\
\} {\bfseries COMPARATOR} \mbox{[}2\mbox{]}\label{struct_m_t_b_d_w_t___mem_map_acc1998ad108efcea86b449353341cd86}
\\

\end{tabbing}\item 
\hypertarget{struct_m_t_b_d_w_t___mem_map_a58f4945ef26d5e7445535c45a4b9a41c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}448\mbox{]}\label{struct_m_t_b_d_w_t___mem_map_a58f4945ef26d5e7445535c45a4b9a41c}

\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_a6efc9cce972933a09ad4baee83a38ac3}{T\+B\+C\+T\+R\+L}
\item 
\hypertarget{struct_m_t_b_d_w_t___mem_map_ab94602d1d19ef947e697256be9e503ea}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}3524\mbox{]}\label{struct_m_t_b_d_w_t___mem_map_ab94602d1d19ef947e697256be9e503ea}

\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_ad35a23bd184366d37228829c33d5bda6}{D\+E\+V\+I\+C\+E\+C\+F\+G}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_ab6fdc70dd1345592145d79d210ee616d}{P\+E\+R\+I\+P\+H\+I\+D} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b_d_w_t___mem_map_a51d2026476b6e1547beb909d07d4aa32}{C\+O\+M\+P\+I\+D} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+T\+B\+D\+W\+T -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_m_t_b_d_w_t___mem_map_aa1352530035b6609791c19fda0cc2fb6}{}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!C\+O\+M\+P@{C\+O\+M\+P}}
\index{C\+O\+M\+P@{C\+O\+M\+P}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+M\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+O\+M\+P}\label{struct_m_t_b_d_w_t___mem_map_aa1352530035b6609791c19fda0cc2fb6}
M\+T\+B\+\_\+\+D\+W\+T Comparator Register, array offset\+: 0x20, array step\+: 0x10 \hypertarget{struct_m_t_b_d_w_t___mem_map_a51d2026476b6e1547beb909d07d4aa32}{}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!C\+O\+M\+P\+I\+D@{C\+O\+M\+P\+I\+D}}
\index{C\+O\+M\+P\+I\+D@{C\+O\+M\+P\+I\+D}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+M\+P\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+O\+M\+P\+I\+D\mbox{[}4\mbox{]}}\label{struct_m_t_b_d_w_t___mem_map_a51d2026476b6e1547beb909d07d4aa32}
Component I\+D Register, array offset\+: 0x\+F\+F0, array step\+: 0x4 \hypertarget{struct_m_t_b_d_w_t___mem_map_a3be6514ca3bd369fd0de9f8f49471179}{}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!C\+T\+R\+L@{C\+T\+R\+L}}
\index{C\+T\+R\+L@{C\+T\+R\+L}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+T\+R\+L}\label{struct_m_t_b_d_w_t___mem_map_a3be6514ca3bd369fd0de9f8f49471179}
M\+T\+B D\+W\+T Control Register, offset\+: 0x0 \hypertarget{struct_m_t_b_d_w_t___mem_map_ad35a23bd184366d37228829c33d5bda6}{}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+C\+F\+G@{D\+E\+V\+I\+C\+E\+C\+F\+G}}
\index{D\+E\+V\+I\+C\+E\+C\+F\+G@{D\+E\+V\+I\+C\+E\+C\+F\+G}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+I\+C\+E\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+E\+V\+I\+C\+E\+C\+F\+G}\label{struct_m_t_b_d_w_t___mem_map_ad35a23bd184366d37228829c33d5bda6}
Device Configuration Register, offset\+: 0x\+F\+C8 \hypertarget{struct_m_t_b_d_w_t___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}{}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}}
\index{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}\label{struct_m_t_b_d_w_t___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}
Device Type Identifier Register, offset\+: 0x\+F\+C\+C \hypertarget{struct_m_t_b_d_w_t___mem_map_a46e8a27d0191f1241050aeb47264ff8f}{}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!F\+C\+T@{F\+C\+T}}
\index{F\+C\+T@{F\+C\+T}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{F\+C\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+C\+T}\label{struct_m_t_b_d_w_t___mem_map_a46e8a27d0191f1241050aeb47264ff8f}
M\+T\+B\+\_\+\+D\+W\+T Comparator Function Register 0..M\+T\+B\+\_\+\+D\+W\+T Comparator Function Register 1, array offset\+: 0x28, array step\+: 0x10 \hypertarget{struct_m_t_b_d_w_t___mem_map_a33f6052ebf71e72af18f19c6edadafc4}{}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!M\+A\+S\+K@{M\+A\+S\+K}}
\index{M\+A\+S\+K@{M\+A\+S\+K}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+A\+S\+K}\label{struct_m_t_b_d_w_t___mem_map_a33f6052ebf71e72af18f19c6edadafc4}
M\+T\+B\+\_\+\+D\+W\+T Comparator Mask Register, array offset\+: 0x24, array step\+: 0x10 \hypertarget{struct_m_t_b_d_w_t___mem_map_ab6fdc70dd1345592145d79d210ee616d}{}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!P\+E\+R\+I\+P\+H\+I\+D@{P\+E\+R\+I\+P\+H\+I\+D}}
\index{P\+E\+R\+I\+P\+H\+I\+D@{P\+E\+R\+I\+P\+H\+I\+D}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E\+R\+I\+P\+H\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D\mbox{[}8\mbox{]}}\label{struct_m_t_b_d_w_t___mem_map_ab6fdc70dd1345592145d79d210ee616d}
Peripheral I\+D Register, array offset\+: 0x\+F\+D0, array step\+: 0x4 \hypertarget{struct_m_t_b_d_w_t___mem_map_a6efc9cce972933a09ad4baee83a38ac3}{}\index{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}!T\+B\+C\+T\+R\+L@{T\+B\+C\+T\+R\+L}}
\index{T\+B\+C\+T\+R\+L@{T\+B\+C\+T\+R\+L}!M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map@{M\+T\+B\+D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{T\+B\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+B\+C\+T\+R\+L}\label{struct_m_t_b_d_w_t___mem_map_a6efc9cce972933a09ad4baee83a38ac3}
M\+T\+B\+\_\+\+D\+W\+T Trace Buffer Control Register, offset\+: 0x200 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
