// AMS netlist generated by the OSS based AMS netlister
// IC subversion:  IC6.1.6.500.10 
// IUS version: 14.20-p001
// Copyright(C) 2005-2009, Cadence Design Systems, Inc
// User: root Pid: 23694
// Design library name: 16nm_Tests
// Design cell name: MC_6TWrite_Test
// Design view name: ams_config
// Solver: UltraSim

`include "disciplines.vams"
`include "userDisciplines.vams"
// Library - 16nm, Cell - 6T, View - schematic
// LAST TIME SAVED: May 24 22:53:41 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T  (A, B0, B1);

inout  A, B0, B1;


_ANALOG_BEGIN
M5 (Q0 Q1 cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M4 (Q1 Q0 cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1 (Q1 A B1 cds_globals.\gnd! ) nfet w=120n l=20n nfin=2 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (Q0 A B0 cds_globals.\gnd! ) nfet w=120n l=20n nfin=2 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M3 (Q0 Q1 cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (Q1 Q0 cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

endmodule
// Library - 16nm, Cell - 6T_4x, View - schematic
// LAST TIME SAVED: Feb 19 23:02:55 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_4x  (A, B0, B1);

inout  B0, B1;

inout [3:0]  A;


\6T  I3 ( .A(A[0]), .B0(B0), .B1(B1));

\6T  I2 ( .A(A[1]), .B0(B0), .B1(B1));

\6T  I1 ( .A(A[2]), .B0(B0), .B1(B1));

\6T  I0 ( .A(A[3]), .B0(B0), .B1(B1));

endmodule
// Library - 16nm, Cell - 6T_32x, View - schematic
// LAST TIME SAVED: Feb 27 18:39:40 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_32x  (A, B0, B1);

inout  B0, B1;

inout [31:0]  A;


\6T_4x  I7 ( .A(A[3:0]), .B0(B0), .B1(B1));

\6T_4x  I6 ( .A(A[7:4]), .B0(B0), .B1(B1));

\6T_4x  I5 ( .A(A[11:8]), .B0(B0), .B1(B1));

\6T_4x  I4 ( .A(A[15:12]), .B0(B0), .B1(B1));

\6T_4x  I3 ( .A(A[19:16]), .B0(B0), .B1(B1));

\6T_4x  I2 ( .A(A[23:20]), .B0(B0), .B1(B1));

\6T_4x  I1 ( .A(A[27:24]), .B0(B0), .B1(B1));

\6T_4x  I0 ( .A(A[31:28]), .B0(B0), .B1(B1));

endmodule
// Library - 16nm, Cell - 6T_32x_CTRL, View - schematic
// LAST TIME SAVED: May 24 22:54:57 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_32x_CTRL  (B0, B1, W0, W1, S);

inout  B0, B1, W0, W1;

input  S;


_ANALOG_BEGIN
M10 (B1 B0 net22 cds_globals.\vdd! ) pfet w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M9 (net22 W1 cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M8 (B0 B1 net23 cds_globals.\vdd! ) pfet w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M7 (net23 W0 cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (B1 S cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (B0 S cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M6 (B1 W1 net24 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M5 (net24 S cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M4 (net25 S cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M3 (B0 W0 net25 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

endmodule
// Library - 16nm, Cell - nand4_1x, View - schematic
// LAST TIME SAVED: Apr 23 17:51:26 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module nand4_1x (Y, A, B, C, D);

output  Y;

input  A, B, C, D;


_ANALOG_BEGIN
M5 (Y D cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M4 (Y C cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1 (Y B cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (Y A cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M7 (net23 D cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=240n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M6 (net25 C net23 cds_globals.\gnd! ) nfet w=240n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M3 (net24 B net25 cds_globals.\gnd! ) nfet w=240n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (Y A net24 cds_globals.\gnd! ) nfet w=240n l=20n nfin=1 nf=1 m=1
_ANALOG_END

endmodule
// Library - 16nm, Cell - 6T_32x4, View - schematic
// LAST TIME SAVED: May 24 23:08:28 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_32x4  (SM0, SM1, A, B0, B1, S, W0, W1);

output  SM0, SM1;

inout  B0, B1, W0, W1;

inout [31:0]  A;
inout [3:0]  S;


\6T_32x  ISRAM3 ( .A(A[31:0]), .B0(B0P4), .B1(B1P4));

\6T_32x  ISRAM1 ( .A(A[31:0]), .B0(B0P2), .B1(B1P2));

\6T_32x  ISRAM2 ( .A(A[31:0]), .B0(B0P3), .B1(B1P3));

\6T_32x  ISRAM0 ( .A(A[31:0]), .B0(B0P1), .B1(B1P1));

_ANALOG_BEGIN
M1 (B0P1 B0 net67 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (net67 S[0] cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M3 (net66 S[0] cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M10 (B1P2 B1 net65 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M9 (net65 S[1] cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M6 (net64 S[1] cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M7 (B0P2 B0 net64 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M13 (B0P3 B0 net63 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M12 (net63 S[2] cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M15 (net62 S[2] cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M16 (B1P3 B1 net62 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M22 (B1P4 B1 net61 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M21 (net61 S[3] cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M18 (net60 S[3] cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M19 (B0P4 B0 net60 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M4 (B1P1 B1 net66 cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 nf=1 m=1
_ANALOG_END

\6T_32x_CTRL  I4 ( .W1(W1), .W0(W0), .S(S[0]), .B0(B0P1), .B1(B1P1));

\6T_32x_CTRL  I11 ( .W1(W1), .W0(W0), .S(S[1]), .B0(B0P2), .B1(B1P2));

\6T_32x_CTRL  I20 ( .W1(W1), .W0(W0), .S(S[2]), .B0(B0P3), .B1(B1P3));

\6T_32x_CTRL  I27 ( .W1(W1), .W0(W0), .S(S[3]), .B0(B0P4), .B1(B1P4));

nand4_1x I16 ( .D(B1P4), .C(B1P3), .A(B1P1), .B(B1P2), .Y(SM1));

nand4_1x I13 ( .D(B0P4), .C(B0P3), .A(B0P1), .B(B0P2), .Y(SM0));

_ANALOG_BEGIN
M5 (B1P1 S[0] cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (B0P1 S[0] cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M11 (B1P2 S[1] cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M8 (B0P2 S[1] cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M17 (B1P3 S[2] cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M14 (B0P3 S[2] cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M20 (B0P4 S[3] cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M23 (B1P4 S[3] cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
C7 (B1P4 cds_globals.\gnd! ) capacitor c=1.2822f
_ANALOG_END

_ANALOG_BEGIN
C3 (B1P2 cds_globals.\gnd! ) capacitor c=1.2822f
_ANALOG_END

_ANALOG_BEGIN
C5 (B1P3 cds_globals.\gnd! ) capacitor c=1.2822f
_ANALOG_END

_ANALOG_BEGIN
C6 (B0P4 cds_globals.\gnd! ) capacitor c=1.2822f
_ANALOG_END

_ANALOG_BEGIN
C4 (B0P3 cds_globals.\gnd! ) capacitor c=1.2822f
_ANALOG_END

_ANALOG_BEGIN
C2 (B0P2 cds_globals.\gnd! ) capacitor c=1.2822f
_ANALOG_END

_ANALOG_BEGIN
C1 (B1P1 cds_globals.\gnd! ) capacitor c=1.2822f
_ANALOG_END

_ANALOG_BEGIN
C0 (B0P1 cds_globals.\gnd! ) capacitor c=1.2822f
_ANALOG_END

endmodule
// Library - 16nm, Cell - 6T_SetRead, View - schematic
// LAST TIME SAVED: May 24 22:54:33 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_SetRead  (\~R0 , \~R1 , Go, SM0[0], SM0[1], SM1[0], SM1[1]);

output  \~R0 , \~R1 ;

input  Go;

input [0:1]  SM1;
input [0:1]  SM0;


_ANALOG_BEGIN
M5 (\~R0  SM0[0] net18 cds_globals.\gnd! ) nfet w=40n l=16n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M3 (\~R0  SM0[1] net18 cds_globals.\gnd! ) nfet w=40n l=16n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (net18 Go cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=40n l=16n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1 (\~R1  SM1[1] net18 cds_globals.\gnd! ) nfet w=40n l=16n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (\~R1  SM1[0] net18 cds_globals.\gnd! ) nfet w=40n l=16n nfin=1 nf=1 
    m=1
_ANALOG_END

endmodule
// Library - 16nm, Cell - 6T_CHUNK, View - schematic
// LAST TIME SAVED: May 24 22:57:48 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_CHUNK  (A, B0, B1, Go, S, W0, W1, \~R0 , \~R1 );

inout  Go;

inout [7:0]  S;
inout [3:0]  W1;
inout [3:0]  B1;
inout [3:0]  B0;
inout [3:0]  \~R0 ;
inout [3:0]  \~R1 ;
inout [3:0]  W0;
inout [63:0]  A;


\6T_32x4  IARRAY7 ( .S(S[7:4]), .A(A[63:32]), .W0(W0[3]), .W1(W1[3]), 
    .SM0(SM0_1_bit3), .SM1(SM1_1_bit3), .B0(B0[3]), .B1(B1[3]));

\6T_32x4  IARRAY6 ( .S(S[7:4]), .A(A[63:32]), .W0(W0[2]), .W1(W1[2]), 
    .SM0(SM0_1_bit2), .SM1(SM1_1_bit2), .B0(B0[2]), .B1(B1[2]));

\6T_32x4  IARRAY5 ( .S(S[7:4]), .A(A[63:32]), .W0(W0[1]), .W1(W1[1]), 
    .SM0(SM0_1_bit1), .SM1(SM1_1_bit1), .B0(B0[1]), .B1(B1[1]));

\6T_32x4  IARRAY4 ( .S(S[7:4]), .A(A[63:32]), .W0(W0[0]), .W1(W1[0]), 
    .SM0(SM0_1_bit0), .SM1(SM1_1_bit0), .B0(B0[0]), .B1(B1[0]));

\6T_32x4  IARRAY3 ( .S(S[3:0]), .A(A[31:0]), .W0(W0[3]), .W1(W1[3]), 
    .SM0(SM0_0_bit3), .SM1(SM1_0_bit3), .B0(B0[3]), .B1(B1[3]));

\6T_32x4  IARRAY2 ( .S(S[3:0]), .A(A[31:0]), .W0(W0[2]), .W1(W1[2]), 
    .SM0(SM0_0_bit2), .SM1(SM1_0_bit2), .B0(B0[2]), .B1(B1[2]));

\6T_32x4  IARRAY1 ( .S(S[3:0]), .A(A[31:0]), .W0(W0[1]), .W1(W1[1]), 
    .SM0(SM0_0_bit1), .SM1(SM1_0_bit1), .B0(B0[1]), .B1(B1[1]));

\6T_32x4  IARRAY0 ( .S(S[3:0]), .A(A[31:0]), .W0(W0[0]), .W1(W1[0]), 
    .SM0(SM0_0_bit0), .SM1(SM1_0_bit0), .B0(B0[0]), .B1(B1[0]));

\6T_SetRead  I7 ( \~R0 [3], \~R1 [3], Go, SM0_0_bit3, SM0_1_bit3, 
    SM1_0_bit3, SM1_1_bit3);

\6T_SetRead  I6 ( \~R0 [2], \~R1 [2], Go, SM0_0_bit2, SM0_1_bit2, 
    SM1_0_bit2, SM1_1_bit2);

\6T_SetRead  I5 ( \~R0 [1], \~R1 [1], Go, SM0_0_bit1, SM0_1_bit1, 
    SM1_0_bit1, SM1_1_bit1);

\6T_SetRead  I4 ( \~R0 [0], \~R1 [0], Go, SM0_0_bit0, SM0_1_bit0, 
    SM1_0_bit0, SM1_1_bit0);

endmodule
// Library - 16nm, Cell - inv_1x, View - schematic
// LAST TIME SAVED: Apr 29 23:24:48 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module inv_1x (Y, A);

output  Y;

input  A;


_ANALOG_BEGIN
M0 (Y A cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1 (Y A cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=100n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

endmodule
// Library - 16nm_Tests, Cell - MC_6TWrite_Test, View - schematic
// LAST TIME SAVED: May 24 22:56:44 2015
// NETLIST TIME: May 24 23:21:32 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module MC_6TWrite_Test ();

// Buses in the design

wire  [3:0]  B1_1;

wire  [7:0]  S;

wire  [3:0]  W1_1;

wire  [0:3]  net15;

wire  [3:0]  \~R1_1 ;

wire  [3:0]  \~R0_1 ;

wire  [63:0]  Aline;


\6T_CHUNK  ICHUNK ( .S(S[7:0]), .A(Aline[63:0]), .\~R0 (\~R0_1 [3:0]), 
    .\~R1 (\~R1_1 [3:0]), .B0({cds_globals.\gnd! , cds_globals.\gnd! , 
    cds_globals.\gnd! , cds_globals.\gnd! }), .B1(B1_1[3:0]), 
    .Go(cds_globals.\gnd! ), .W0({cds_globals.\gnd! , cds_globals.\gnd! 
    , cds_globals.\gnd! , cds_globals.\gnd! }), .W1(W1_1[3:0]));

_ANALOG_BEGIN
M0_3 (\~R1_1 [3] net15[0] cds_globals.\vdd!  cds_globals.\vdd! ) pfet 
    w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0_2 (\~R1_1 [2] net15[1] cds_globals.\vdd!  cds_globals.\vdd! ) pfet 
    w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0_1 (\~R1_1 [1] net15[2] cds_globals.\vdd!  cds_globals.\vdd! ) pfet 
    w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0_0 (\~R1_1 [0] net15[3] cds_globals.\vdd!  cds_globals.\vdd! ) pfet 
    w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1_3 (\~R0_1 [3] net15[0] cds_globals.\vdd!  cds_globals.\vdd! ) pfet 
    w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1_2 (\~R0_1 [2] net15[1] cds_globals.\vdd!  cds_globals.\vdd! ) pfet 
    w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1_1 (\~R0_1 [1] net15[2] cds_globals.\vdd!  cds_globals.\vdd! ) pfet 
    w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1_0 (\~R0_1 [0] net15[3] cds_globals.\vdd!  cds_globals.\vdd! ) pfet 
    w=100n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
V2 (Aline[0] cds_globals.\gnd!) vsource type=pwl mag=0 phase=0 wave=[ 0 
    0 cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V7_3 (B1_1[3] cds_globals.\gnd! ) vsource type=pwl mag=0 phase=0 wave=[ 
    0 0 cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V7_2 (B1_1[2] cds_globals.\gnd! ) vsource type=pwl mag=0 phase=0 wave=[ 
    0 0 cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V7_1 (B1_1[1] cds_globals.\gnd! ) vsource type=pwl mag=0 phase=0 wave=[ 
    0 0 cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V7_0 (B1_1[0] cds_globals.\gnd! ) vsource type=pwl mag=0 phase=0 wave=[ 
    0 0 cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V8_3 (W1_1[3] cds_globals.\gnd! ) vsource type=pwl mag=0 phase=0 wave=[ 
    0 0 cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V8_2 (W1_1[2] cds_globals.\gnd! ) vsource type=pwl mag=0 phase=0 wave=[ 
    0 0 cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V8_1 (W1_1[1] cds_globals.\gnd! ) vsource type=pwl mag=0 phase=0 wave=[ 
    0 0 cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V8_0 (W1_1[0] cds_globals.\gnd! ) vsource type=pwl mag=0 phase=0 wave=[ 
    0 0 cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V6 (S[0] cds_globals.\gnd!) vsource type=pwl mag=0 phase=0 wave=[ 0 0 
    cds_globals.time2 0 cds_globals.time3 cds_globals.vdd 
    cds_globals.time4 cds_globals.vdd cds_globals.time5 0 ]
_ANALOG_END

_ANALOG_BEGIN
V0 (cds_globals.\vcc!  cds_globals.\gnd! ) vsource dc=cds_globals.vdd 
    type=dc
_ANALOG_END

_ANALOG_BEGIN
V1 (cds_globals.\vdd!  cds_globals.\gnd! ) vsource dc=cds_globals.vdd 
    type=dc
_ANALOG_END

inv_1x I4_3 ( .Y(cds_globals.\gnd! ), .A(\~R1_1 [3]));

inv_1x I4_2 ( .Y(cds_globals.\gnd! ), .A(\~R1_1 [2]));

inv_1x I4_1 ( .Y(cds_globals.\gnd! ), .A(\~R1_1 [1]));

inv_1x I4_0 ( .Y(cds_globals.\gnd! ), .A(\~R1_1 [0]));

inv_1x I6_3 ( .Y(cds_globals.\gnd! ), .A(\~R0_1 [3]));

inv_1x I6_2 ( .Y(cds_globals.\gnd! ), .A(\~R0_1 [2]));

inv_1x I6_1 ( .Y(cds_globals.\gnd! ), .A(\~R0_1 [1]));

inv_1x I6_0 ( .Y(cds_globals.\gnd! ), .A(\~R0_1 [0]));

endmodule
