// Seed: 3196220585
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input wire id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7,
    output wand id_8
    , id_23,
    output wire id_9,
    input supply0 id_10,
    input tri0 id_11,
    output uwire id_12,
    input tri id_13,
    output supply1 id_14,
    output tri0 id_15,
    output tri1 id_16,
    input supply0 id_17,
    input uwire id_18,
    input supply0 id_19,
    input tri id_20,
    input supply1 id_21
);
  xnor (id_14, id_19, id_17, id_6, id_21, id_10, id_13, id_5, id_4, id_11, id_18, id_20, id_24);
  wire id_24;
  module_0(
      id_23
  );
  assign id_23 = id_23;
  tri id_25;
  assign id_16 = id_25;
  logic [7:0] id_26;
  assign id_26[1] = id_5;
endmodule
