Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 20:19:18 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_266_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.935ns (29.523%)  route 2.232ns (70.477%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 6.598 - 4.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.274ns (routing 1.147ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.938ns (routing 1.043ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=28420, routed)       2.274     3.225    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X185Y328       FDCE                                         r  Delay1No13_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y328       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.304 r  Delay1No13_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.632     3.936    Delay1No12_instance/Y_reg[33]_0[4]
    SLICE_X167Y334       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     4.059 r  Delay1No12_instance/geqOp_carry_i_14__0/O
                         net (fo=1, routed)           0.021     4.080    Sum10_2_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X167Y334       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.241 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.267    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X167Y335       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.282 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.308    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X167Y336       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.360 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.252     4.612    Delay1No12_instance/CO[0]
    SLICE_X168Y339       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.647 f  Delay1No12_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.223     4.870    Delay1No12_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X164Y338       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     4.993 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.094     5.087    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X164Y338       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     5.177 f  Delay1No12_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.333     5.510    Delay1No12_instance/shiftVal__5[0]
    SLICE_X168Y340       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.111     5.621 r  Delay1No12_instance/shiftedFracY_d1[41]_i_2__0/O
                         net (fo=2, routed)           0.248     5.869    Delay1No12_instance/shiftedFracY_d1[41]_i_2__0_n_0
    SLICE_X168Y340       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.015 r  Delay1No12_instance/shiftedFracY_d1[37]_i_1__0/O
                         net (fo=2, routed)           0.377     6.392    Sum10_2_impl_instance/FPAddSubOp_instance/level4__0[14]
    SLICE_X166Y340       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=28420, routed)       1.938     6.598    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X166Y340       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/C
                         clock pessimism              0.447     7.044    
                         clock uncertainty           -0.035     7.009    
    SLICE_X166Y340       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.034    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  0.642    




