<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Building Standalone Software for PS Subsystems &mdash; Embedded Design Tutorials 2022.2 documentation</title>
      <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
        <script src="../../../_static/jquery.js"></script>
        <script src="../../../_static/underscore.js"></script>
        <script src="../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../_static/doctools.js"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Debugging Standalone Applications with the Vitis Debugger" href="5-debugging-with-vitis-debugger.html" />
    <link rel="prev" title="Zynq UltraScale+ MPSoC Processing System Configuration with the Vivado Design Suite" href="3-system-configuration.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../index.html" class="icon icon-home"> Embedded Design Tutorials
            <img src="../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2022.2
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">简体中文</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-cn/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">日本語</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-jp/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../Versal-EDT/Versal-EDT.html">Versal ACAP Embedded Design Tutorial</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="ZynqMPSoC-EDT.html">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="1-introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="2-getting-started.html">Getting Started</a></li>
<li class="toctree-l2"><a class="reference internal" href="3-system-configuration.html">Zynq UltraScale+ MPSoC System Configuration with Vivado</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Building Software for PS Subsystems</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#example-2-creating-a-platform-project-using-vitis-ide">Example 2: Creating a Platform Project Using Vitis IDE</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#example-input-and-output-files">Example Input and Output Files</a></li>
<li class="toctree-l4"><a class="reference internal" href="#creating-the-platform-project">Creating the Platform Project</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#example-3-running-the-hello-world-application-from-arm-cortex-a53">Example 3: Running the “Hello World” Application from Arm Cortex-A53</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#input-and-output-files">Input and Output Files</a></li>
<li class="toctree-l4"><a class="reference internal" href="#board-setup">Board Setup</a></li>
<li class="toctree-l4"><a class="reference internal" href="#connecting-the-serial-port">Connecting the Serial Port</a></li>
<li class="toctree-l4"><a class="reference internal" href="#creating-a-hello-world-application-on-arm-cortex-a53">Creating a Hello World Application on Arm Cortex-A53</a></li>
<li class="toctree-l4"><a class="reference internal" href="#running-hello-world-on-the-board">Running Hello World on the Board</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#additional-information">Additional Information</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#domain">Domain</a></li>
<li class="toctree-l4"><a class="reference internal" href="#board-support-package">Board Support Package</a></li>
<li class="toctree-l4"><a class="reference internal" href="#standalone-bsp">Standalone BSP</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#example-4-running-the-hello-world-application-from-arm-cortex-r5">Example 4: Running the “Hello World” Application from Arm Cortex-R5</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#input-and-output-files-1">Input and Output Files</a></li>
<li class="toctree-l4"><a class="reference internal" href="#creating-a-standalone-bsp-domain-for-cortexr5-0">Creating a Standalone BSP Domain for cortexr5_0</a></li>
<li class="toctree-l4"><a class="reference internal" href="#creating-a-hello-world-application-on-arm-cortex-r5f">Creating a “Hello World” Application on Arm Cortex-R5F</a></li>
<li class="toctree-l4"><a class="reference internal" href="#running-the-hello-world-application-on-arm-cortex-r5f">Running the “Hello World” Application on Arm Cortex-R5F</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#example-5-using-system-project-to-manage-multiple-applications-in-the-vitis-ide">Example 5: Using System Project to Manage Multiple Applications in the Vitis IDE</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#id4">Input and Output Files</a></li>
<li class="toctree-l4"><a class="reference internal" href="#creating-the-hello-system-system-project">Creating the hello_system System Project</a></li>
<li class="toctree-l4"><a class="reference internal" href="#modifying-the-hello-sys-a53-application-source-code">Modifying the hello_sys_a53 Application Source Code</a></li>
<li class="toctree-l4"><a class="reference internal" href="#creating-a-custom-bare-metal-application-for-an-arm-cortex-r5f-based-rpu-in-the-same-system-project">Creating a Custom Bare-Metal Application for an Arm Cortex-R5F Based RPU in the Same System Project</a></li>
<li class="toctree-l4"><a class="reference internal" href="#modifying-the-linker-script-for-testapp-r5">Modifying the Linker Script for testapp_r5</a></li>
<li class="toctree-l4"><a class="reference internal" href="#id7">Modifying the Board Support Package for testapp_r5</a></li>
<li class="toctree-l4"><a class="reference internal" href="#running-the-hello-system-system-project-on-hardware">Running the hello_system System Project on Hardware</a></li>
<li class="toctree-l4"><a class="reference internal" href="#what-just-happened-2">What Just Happened?</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#reviewing-bootloader-projects-in-the-platform">Reviewing Bootloader Projects in the Platform</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#reviewing-fsbl-in-the-platform">Reviewing FSBL in the Platform</a></li>
<li class="toctree-l4"><a class="reference internal" href="#reviewing-the-pmu-firmware-in-the-platform">Reviewing the PMU Firmware in the Platform</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="5-debugging-with-vitis-debugger.html">Debugging Standalone Applications with the Vitis Debugger</a></li>
<li class="toctree-l2"><a class="reference internal" href="6-build-linux-sw-for-ps.html">Building and Debugging Linux Applications</a></li>
<li class="toctree-l2"><a class="reference internal" href="7-design1-using-gpio-timer-interrupts.html">System Design Example: Using GPIO, Timer and Interrupts</a></li>
<li class="toctree-l2"><a class="reference internal" href="8-boot-and-configuration.html">Boot and Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="9-secure-boot.html">Secure Boot</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Zynq7000-EDT/Zynq7000-EDT.html">Zynq-7000 Embedded Design Tutorial</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Feature Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/debuggable-fsbl/debuggable-fsbl.html">First Stage Boot Loader (FSBL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/microblaze-system/README.html">Programming an Embedded MicroBlaze Processor</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/sw-profiling/sw-profiling.html">Profiling Applications with System Debugger</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Design Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Design_Tutorials/MPSoC_Graphic_Subsystem/README.html">Example Setup for a Graphics and DisplayPort Based Sub-System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Debugging</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../Vitis-Embedded-Software-Debugging/Debugging.html">Vitis Embedded Software Debugging Guide (UG1515) 2021.1</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">User Guides</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../User_Guides/SPA-UG/SPA-UG.html">System Performance Analysis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../User_Guides/Performance_Benchmark/Dhrystone/README.html">Versal Dhrystone Benchmark</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">All Releases</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.1/build/html/index.html">2022.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.2/build/html/index.html">2021.2</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.1/build/html/index.html">2021.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2020.2/build/html/index.html">2020.2</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">Embedded Design Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="ZynqMPSoC-EDT.html">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a> &raquo;</li>
      <li>Building Standalone Software for PS Subsystems</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/docs/Introduction/ZynqMPSoC-EDT/4-build-sw-for-ps-subsystems.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="building-standalone-software-for-ps-subsystems">
<h1>Building Standalone Software for PS Subsystems<a class="headerlink" href="#building-standalone-software-for-ps-subsystems" title="Permalink to this heading">¶</a></h1>
<p>This chapter lists the steps to configure and build software for PS subsystems.</p>
<p>In the previous chapter, <a class="reference internal" href="3-system-configuration.html"><span class="doc">Zynq UltraScale+ MPSoC Processing System Configuration</span></a>, you created and exported
the hardware design from Vivado. The exported XSA file contains the hardware handoff, the processing system initialization (<code class="docutils literal notranslate"><span class="pre">psu_init</span></code>),
and the PL bitstream (if the hardware is exported as post-implementation). In this chapter, you will import the XSA into the Vitis™ IDE to generate software for the processing system.</p>
<p>You will use the Vitis IDE to perform the following tasks:</p>
<ol class="arabic simple">
<li><p>Create a platform project for the hardware XSA. The first stage boot loader (FSBL) and PMU firmware for the PMU (platform management unit) will be created as boot components in this platform project.</p></li>
<li><p>Create bare-metal applications for the application processing unit (APU).</p></li>
<li><p>Create a system project for the APU and real time processing unit (RPU).</p></li>
</ol>
<section id="example-2-creating-a-platform-project-using-vitis-ide">
<h2>Example 2: Creating a Platform Project Using Vitis IDE<a class="headerlink" href="#example-2-creating-a-platform-project-using-vitis-ide" title="Permalink to this heading">¶</a></h2>
<p>In this example, we will create a platform project to extract the information from Vivado exported XSA.</p>
<p>The main processing units in the Zynq UltraScale+ processing system are listed below:</p>
<ul class="simple">
<li><p><strong>Application processing unit:</strong> Quad-core Arm® Cortex™-A53 MPCore processors</p></li>
<li><p><strong>Real time processing unit:</strong> Dual-core Arm Cortex™-R5F MPCore processors</p></li>
<li><p><strong>Graphics processing unit:</strong> Arm Mali™ 400 MP2 GPU</p></li>
<li><p><strong>Platform management unit (PMU):</strong> Xilinx MicroBlaze™ based platform management unit</p></li>
</ul>
<p>The platform project reads in hardware information from the XSA file and contains the runtime environment for the above processing units.
Application software can link against the libraries generated in the platform project.</p>
<section id="example-input-and-output-files">
<h3>Example Input and Output Files<a class="headerlink" href="#example-input-and-output-files" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>Input: hardware handoff XSA file (<code class="docutils literal notranslate"><span class="pre">edt_zcu102_wrapper.xsa</span></code>)</p></li>
<li><p>Output:</p>
<ul>
<li><p>Standalone BSP libraries for Arm Cortex-A53</p></li>
<li><p>Boot components (FSBL: <code class="docutils literal notranslate"><span class="pre">zynqmp.elf</span></code> and PMUFW: <code class="docutils literal notranslate"><span class="pre">pmufw.elf</span></code>)</p></li>
</ul>
</li>
</ul>
</section>
<section id="creating-the-platform-project">
<h3>Creating the Platform Project<a class="headerlink" href="#creating-the-platform-project" title="Permalink to this heading">¶</a></h3>
<p>The following steps show how to create a platform project with a standalone domain for Arm Cortex-A53.</p>
<ol class="arabic">
<li><p>Launch the Vitis IDE:</p>
<ul class="simple">
<li><p>From the open Vivado IDE, click <strong>Tools → Launch Vitis IDE</strong>; or</p></li>
<li><p>From Windows Start menu, select <strong>Xilinx Design Tools → Xilinx Vitis 2022.2</strong>; or</p></li>
<li><p>Double-click the <code class="docutils literal notranslate"><span class="pre">C:\Xilinx\Vitis\2022.2\bin\vitis.bat</span></code> file.</p></li>
</ul>
</li>
<li><p>Select the workspace <code class="docutils literal notranslate"><span class="pre">C\edt\edt_zcu102_workspace</span></code> and continue.</p>
<figure class="align-default" id="id9">
<img alt="../../../_images/image21.png" src="../../../_images/image21.png" />
<figcaption>
<p><span class="caption-text">Vitis IDE Launcher</span><a class="headerlink" href="#id9" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the directory doesn’t exist, the Vitis software platform will create it.</p>
</div>
</li>
<li><p>In the Vitis IDE, go to <strong>File → New → Platform Project</strong>.</p></li>
<li><p>In the Create New Platform page, enter the platform name <code class="docutils literal notranslate"><span class="pre">zcu102_edt</span></code> and click <strong>Next</strong>.</p></li>
<li><p>In the Platform view, go with the default tab <strong>Create from hardware
specification (XSA)</strong>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Use the <strong>Select a platform from repository</strong> tab when you have a pre-built platform and you’d like to copy it to local to modify it.</p>
</div>
</li>
<li><p>Click <strong>Browse…</strong> to select the XSA file exported from previous chapter.</p></li>
<li><p>Select the preferred operating system, processor, and architecture.</p>
<figure class="align-default">
<img alt="../../../_images/image22.png" src="../../../_images/image22.png" />
</figure>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Screen</p></th>
<th class="head"><p>Property</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Operating System</p></td>
<td><p>Standalone</p></td>
</tr>
<tr class="row-odd"><td><p>Processor</p></td>
<td><p>psu_cortexa53_0</p></td>
</tr>
<tr class="row-even"><td><p>Architecture</p></td>
<td><p>64-bit</p></td>
</tr>
<tr class="row-odd"><td><p>Generate Boot Components</p></td>
<td><p>Keep it checked</p></td>
</tr>
<tr class="row-even"><td><p>Target processor to create FSBL</p></td>
<td><p>psu_cortexa53_0</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Click <strong>Finish</strong>.</p></li>
<li><p>In a few minutes, the Vitis IDE generates the platform. The files that are generated are displayed in the explorer window as shown in the following figure.</p>
<img alt="../../../_images/image232.png" src="../../../_images/image232.png" />
<ul class="simple">
<li><p>There is a standalone domain in the platform under psu_cortexa53_0 processor. New applications for Cortex-A53 can link against it.</p></li>
<li><p>Default domains for FSBL and PMU firmware come with the platform project when <strong>Generate Boot Components</strong> is selected during application or platform project creation.</p></li>
<li><p>You are free to add and remove domains in the platform project.</p></li>
<li><p>You can customize the domain configurations.</p></li>
</ul>
</li>
<li><p>Build the hardware by right-clicking the platform, then selecting <strong>Build Project</strong>.</p>
<img alt="../../../_images/image241.jpeg" src="../../../_images/image241.jpeg" />
<p>The platform project is ready. You can create applications using this platform and test on zcu102 hardware.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The project build process builds the standalone BSP, FSBL, and PMUFW. FSBL and PMUFW have their own BSP. The build process takes some time.</p>
</div>
</li>
</ol>
</section>
</section>
<section id="example-3-running-the-hello-world-application-from-arm-cortex-a53">
<span id="id1"></span><h2>Example 3: Running the “Hello World” Application from Arm Cortex-A53<a class="headerlink" href="#example-3-running-the-hello-world-application-from-arm-cortex-a53" title="Permalink to this heading">¶</a></h2>
<p>In this example, you will create a “Hello World” application based on the platform created in the previous example. You will learn how to
manage the board settings, make cable connections, connect to the board through your PC, and run a simple “Hello World” software application from an Arm Cortex-A53 processor in JTAG mode using the System Debugger in the Vitis IDE.</p>
<section id="input-and-output-files">
<h3>Input and Output Files<a class="headerlink" href="#input-and-output-files" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>Input: standalone BSP libraries in the platform created in the previous example</p></li>
<li><p>Output: <code class="docutils literal notranslate"><span class="pre">hello.elf</span></code> for Arm Cortex-A53</p></li>
</ul>
</section>
<section id="board-setup">
<h3>Board Setup<a class="headerlink" href="#board-setup" title="Permalink to this heading">¶</a></h3>
<figure class="align-default" id="id10">
<img alt="../../../_images/image27.jpeg" src="../../../_images/image27.jpeg" />
<figcaption>
<p><span class="caption-text">ZCU102 Board Connection Guide</span><a class="headerlink" href="#id10" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<ol class="arabic">
<li><p>Connect the power cable to the board.</p></li>
<li><p>Connect a USB micro cable between the Windows host machine and J2 <strong>USB JTAG</strong> connector on the target board.</p></li>
<li><p>Connect a USB micro cable to connector J83 on the target board with the Windows host machine. This is used for USB to serial transfer.</p></li>
<li><p>Ensure that the SW6 Switch on the bottom right is set to <strong>JTAG boot mode</strong> as shown in the following figure.</p>
<img alt="../../../_images/image26.jpeg" src="../../../_images/image26.jpeg" />
</li>
<li><p>Power on the ZCU102 board.</p></li>
</ol>
</section>
<section id="connecting-the-serial-port">
<h3>Connecting the Serial Port<a class="headerlink" href="#connecting-the-serial-port" title="Permalink to this heading">¶</a></h3>
<ol class="arabic">
<li><p>Open your preferred serial communication utility for the COM port.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>You can use any serial communication utility in your system. The Vitis IDE provides a serial terminal utility. We will use it throughout the tutorial; select <strong>Window → Show View → Vitis Serial Terminal</strong> in Vitis IDE to open it.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>In Linux, root privilege is required to use UART.</p>
</div>
</li>
<li><p>Click the <strong>+</strong> button to set the serial configuration.</p>
<figure class="align-default" id="id11">
<img alt="../../../_images/vitis_serial_terminal.png" src="../../../_images/vitis_serial_terminal.png" />
<figcaption>
<p><span class="caption-text">Vitis Terminal Window</span><a class="headerlink" href="#id11" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</li>
<li><p>To find the correct COM port in Windows, verify the port details in the <strong>Device Manager</strong>. In Linux, check the COM port in <code class="docutils literal notranslate"><span class="pre">/dev</span></code>.</p>
<p>MPSoC UART-0 corresponds to the COM port with Interface-0. Windows Device Manager provides mapping between Interface-x and COM-x.</p>
<figure class="align-default" id="id12">
<img alt="../../../_images/image293.png" src="../../../_images/image293.png" />
<figcaption>
<p><span class="caption-text">Windows Device Manager</span><a class="headerlink" href="#id12" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<p>In the above example, use <strong>COM5</strong> for Interface-0 and baud rate <strong>115200</strong>.</p>
</li>
<li><p>From the <strong>Port</strong> dropdown menu, select the port number for Interface-0 (<strong>COM5</strong> in this example).</p>
<img alt="../../../_images/vitis_serial_terminal_connect.png" src="../../../_images/vitis_serial_terminal_connect.png" />
</li>
<li><p>Keep the other settings as-is and click <strong>OK</strong> to connect. The connection status is shown in the Vitis Serial Terminal window.</p>
<img alt="../../../_images/vitis_serial_terminal_connected.png" src="../../../_images/vitis_serial_terminal_connected.png" />
</li>
</ol>
</section>
<section id="creating-a-hello-world-application-on-arm-cortex-a53">
<h3>Creating a Hello World Application on Arm Cortex-A53<a class="headerlink" href="#creating-a-hello-world-application-on-arm-cortex-a53" title="Permalink to this heading">¶</a></h3>
<p>To send the “Hello World” string to the UART0 peripheral, follow these steps:</p>
<ol class="arabic">
<li><p>Select <strong>File → New → Application Project</strong>. The Create New Application Project wizard opens.</p></li>
<li><p>Click <strong>Next</strong>.</p></li>
<li><p>Use the information in the table below to make your selections in the wizard screens.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Screen</p></th>
<th class="head"><p>System Properties</p></th>
<th class="head"><p>Settings</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Platform</p></td>
<td><p>Select platform from
repository</p></td>
<td><p>zcu102_edt</p></td>
</tr>
<tr class="row-odd"><td><p>Application project
details</p></td>
<td><p>Application project
name</p></td>
<td><p>hello_a53</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>System project name</p></td>
<td><p>hello_a53_system</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Target processor</p></td>
<td><p>psu_cortexa53_0</p></td>
</tr>
<tr class="row-even"><td><p>Domain</p></td>
<td><p>Domain</p></td>
<td><p>standalone on
psu_cortexa53_0</p></td>
</tr>
<tr class="row-odd"><td><p>Templates</p></td>
<td><p>Available templates</p></td>
<td><p>Hello World</p></td>
</tr>
</tbody>
</table>
<p>The Vitis IDE creates the <strong>hello_a53_system</strong> project in the Explorer view. <strong>hello_a53</strong> sits inside <strong>hello_a53_system</strong>.</p>
</li>
</ol>
</section>
<section id="running-hello-world-on-the-board">
<h3>Running Hello World on the Board<a class="headerlink" href="#running-hello-world-on-the-board" title="Permalink to this heading">¶</a></h3>
<ol class="arabic">
<li><p>Right-click the <strong>hello_a53 application project</strong> and select <strong>Build</strong> to build the application.</p></li>
<li><p>Right-click <strong>hello_a53</strong> and select <strong>Run as → Run Configurations</strong>.</p></li>
<li><p>Right-click <strong>Xilinx Application Debugger</strong> and click <strong>New Configuration</strong>.</p>
<p>The Vitis IDE creates the new run configuration, named <code class="docutils literal notranslate"><span class="pre">Debugger_hello_a53-Default</span></code>.</p>
<p>The configurations associated with the application are pre-populated in the Main page of the launch configurations.</p>
</li>
<li><p>Click the <strong>Target Setup</strong> page to review the settings.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The board should be in JTAG boot mode before power cycling.</p>
</div>
</li>
<li><p>Power cycle the board.</p></li>
<li><p>Click <strong>Run</strong>.</p>
<p>Hello World appears on the serial communication utility in Terminal 1.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">Xilinx</span> <span class="n">Zynq</span> <span class="n">MP</span> <span class="n">First</span> <span class="n">Stage</span> <span class="n">Boot</span> <span class="n">loader</span>

<span class="n">Release</span> <span class="mf">2022.2</span> <span class="o">&lt;</span><span class="n">build</span> <span class="n">time</span><span class="o">&gt;</span>
<span class="n">PMU</span><span class="o">-</span><span class="n">FW</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">running</span><span class="p">,</span> <span class="n">certain</span> <span class="n">applications</span> <span class="n">may</span> <span class="ow">not</span> <span class="n">be</span> <span class="n">supported</span><span class="o">.</span>

<span class="n">Hello</span> <span class="n">World</span>

<span class="n">Successfully</span> <span class="n">ran</span> <span class="n">Hello</span> <span class="n">World</span> <span class="n">application</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>No bitstream download is required for the above software application to be executed on the Zynq UltraScale+ evaluation board. The Arm Cortex-A53 quad-core is already present in the processing system. Basic initialization of this system to run a simple application is accomplised by the device initialization Tcl script.</p>
</div>
</li>
<li><p>Power cycle the board and retain the same connections and board settings for the next section.</p></li>
</ol>
<section id="what-just-happened">
<h4>What Just Happened?<a class="headerlink" href="#what-just-happened" title="Permalink to this heading">¶</a></h4>
<p>The application software sent the “Hello World” string to the UART0 peripheral of the PS section.</p>
<p>From UART0, the “Hello World” string goes byte-by-byte to the serial terminal application running on the host machine, which displays it as a string.</p>
</section>
<section id="one-step-further">
<h4>One Step Further<a class="headerlink" href="#one-step-further" title="Permalink to this heading">¶</a></h4>
<p>Could you create a “Hello World” application for Arm Cortex-R5F and launch it though JTAG?</p>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<ol class="arabic simple">
<li><p>In the platform project, you will need to create a domain for the Arm Cortex-R5 processor.</p></li>
<li><p>In the New Project Wizard, remember to select the proper target processor.</p></li>
</ol>
<p>The full workflow is explained in the next example.</p>
</div>
</section>
</section>
</section>
<section id="additional-information">
<h2>Additional Information<a class="headerlink" href="#additional-information" title="Permalink to this heading">¶</a></h2>
<p>See below for definitions of some of the terms used in this chapter.</p>
<section id="domain">
<h3>Domain<a class="headerlink" href="#domain" title="Permalink to this heading">¶</a></h3>
<p>A domain can refer to the settings and files of a standalone BSP, a Linux OS, a third-party OS/BSP such as FreeRTOS, or a component such as the device tree generator.</p>
<p>You can create multiple applications to run on the domain. A domain is tied to a single processor or a cluster of isomorphic processors (for example: A53_0 or A53) in the platform.</p>
</section>
<section id="board-support-package">
<h3>Board Support Package<a class="headerlink" href="#board-support-package" title="Permalink to this heading">¶</a></h3>
<p>The board support package (BSP) is the support code for a given hardware platform or board that helps in basic initialization at power-up and helps software applications to be run on top of it. It can be specific to some operating systems with boot loader and device drivers.</p>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<p>To reset the BSP source, double-click <strong>platform.prj</strong>, select a BSP in a domain, and click <strong>Reset BSP Source</strong>. This action only resets the source files while settings are not touched. To change the target domain after application project creation, double-click the <strong>project.prj</strong> file in Explorer view. In the Application Project Settings, select <strong>Domain → Domain change option → Drop-down Domain</strong>, then select the available domains for this application.</p>
</div>
</section>
<section id="standalone-bsp">
<h3>Standalone BSP<a class="headerlink" href="#standalone-bsp" title="Permalink to this heading">¶</a></h3>
<p>Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts, and exceptions, as well as the basic processor features of a hosted environment. These basic features include standard input/output, profiling, abort, and exit. It is a single-threaded semi-hosted environment.</p>
</section>
</section>
<section id="example-4-running-the-hello-world-application-from-arm-cortex-r5">
<h2>Example 4: Running the “Hello World” Application from Arm Cortex-R5<a class="headerlink" href="#example-4-running-the-hello-world-application-from-arm-cortex-r5" title="Permalink to this heading">¶</a></h2>
<p>In this example, you will learn how to run a simple “Hello World” software application for the Arm Cortex-R5F processor in the JTAG mode
using System Debugger in the Vitis IDE.</p>
<p>The application for Cortex-R5F needs a domain for cortexr5_0. You will create it in the zcu102_edt platform and reuse it for the new
application. You will create the Cortex-R5F application with the updated zcu102_edt platform.</p>
<p>The hardware setup and serial console connection is the same as in Example 2.</p>
<section id="input-and-output-files-1">
<span id="id2"></span><h3>Input and Output Files<a class="headerlink" href="#input-and-output-files-1" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>Input: zcu102_edt platform with standalone domain on Arm Cortex-A53</p></li>
<li><p>Output: zcu102_edt platform with standalone domain on Arm Cortex-A53 and Cortex-R5F processors</p></li>
</ul>
</section>
<section id="creating-a-standalone-bsp-domain-for-cortexr5-0">
<h3>Creating a Standalone BSP Domain for cortexr5_0<a class="headerlink" href="#creating-a-standalone-bsp-domain-for-cortexr5-0" title="Permalink to this heading">¶</a></h3>
<p>In this step, you will prepare for the next example design: running a “Hello World” application on Arm Cortex-R5. The first step is to create a standalone BSP domain for cortexr5_0 by performing the following steps:</p>
<ol class="arabic">
<li><p>Double-click <code class="docutils literal notranslate"><span class="pre">platform.spr</span></code>. The platform opens in the Explorer view.</p></li>
<li><p>Click in the top-right corner to add a domain <img alt="Add Icon" src="../../../_images/image31.png" />.</p></li>
<li><p>Create a domain with the following settings:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>System Properties</p></th>
<th class="head"><p>Setting or Command to Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Name</p></td>
<td><p>standalone_r5</p></td>
</tr>
<tr class="row-odd"><td><p>Display name</p></td>
<td><p>standalone_r5</p></td>
</tr>
<tr class="row-even"><td><p>OS</p></td>
<td><p>Standalone</p></td>
</tr>
<tr class="row-odd"><td><p>Version</p></td>
<td><p>Standalone (7.3)</p></td>
</tr>
<tr class="row-even"><td><p>Processor</p></td>
<td><p>psu_cortexr5_0</p></td>
</tr>
<tr class="row-odd"><td><p>Supported Runtime</p></td>
<td><p>C/C++</p></td>
</tr>
<tr class="row-even"><td><p>Architecture</p></td>
<td><p>32-bit</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>The Vitis IDE creates a new domain and <strong>standalone_r5</strong> appears under the <strong>zcu102_edt</strong> platform.</p></li>
</ol>
<section id="what-just-happened-1">
<span id="id3"></span><h4>What Just Happened?<a class="headerlink" href="#what-just-happened-1" title="Permalink to this heading">¶</a></h4>
<p>The edt_zcu102_wrapper platform is, by default, assigned the default domain for psu_cortexa53_0. You created a new domain for cortexr5_0 in this platform..</p>
</section>
</section>
<section id="creating-a-hello-world-application-on-arm-cortex-r5f">
<h3>Creating a “Hello World” Application on Arm Cortex-R5F<a class="headerlink" href="#creating-a-hello-world-application-on-arm-cortex-r5f" title="Permalink to this heading">¶</a></h3>
<ol class="arabic">
<li><p>Select <strong>File → New → Application Project</strong>. The Create New Application Project wizard welcome screen opens.</p></li>
<li><p>Click <strong>Next</strong>.</p></li>
<li><p>Use the information in the table below to make your selections in the wizard screens.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Screen</p></th>
<th class="head"><p>System Properties</p></th>
<th class="head"><p>Settings</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Platform</p></td>
<td><p>Select platform from
repository</p></td>
<td><p>zcu102_edt</p></td>
</tr>
<tr class="row-odd"><td><p>Application project
details</p></td>
<td><p>Application project
name</p></td>
<td><p>hello_r5</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>System project name</p></td>
<td><p>hello_r5_system</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Target processor</p></td>
<td><p>psu_cortexr5_0</p></td>
</tr>
<tr class="row-even"><td><p>Domain</p></td>
<td><p>Domain</p></td>
<td><p>standalone_r5</p></td>
</tr>
<tr class="row-odd"><td><p>Templates</p></td>
<td><p>Available templates</p></td>
<td><p>Hello World</p></td>
</tr>
</tbody>
</table>
<p>The Vitis IDE creates the <strong>hello_r5_system</strong> project in the Explorer view. <strong>hello_r5</strong> sits inside <strong>hello_r5_system</strong>.</p>
</li>
<li><p>Select <strong>hello_r5_system</strong> and click the hammer icon in the toolbar to build the system project.</p></li>
</ol>
</section>
<section id="running-the-hello-world-application-on-arm-cortex-r5f">
<h3>Running the “Hello World” Application on Arm Cortex-R5F<a class="headerlink" href="#running-the-hello-world-application-on-arm-cortex-r5f" title="Permalink to this heading">¶</a></h3>
<ol class="arabic">
<li><p>Right-click <strong>hello_r5</strong> and select <strong>Run as → Run Configurations</strong>.</p></li>
<li><p>Right-click <strong>Xilinx Application Debugger</strong> and click <strong>New Configuration</strong>.</p>
<p>The Vitis IDE creates the new run configuration, named Debugger_hello_r5-Default. The configurations associated with the application are pre-populated in the Main page of the launch configurations.</p>
</li>
<li><p>Click the <strong>Target Setup</strong> page and review the settings.</p>
<p>This file is exported when you create the platform using the Vitis IDE; it contains the initialization information for the processing
system.</p>
</li>
<li><p>Click <strong>Run</strong>.</p>
<p>“Hello World” appears on the serial communication utility in Terminal 1, as shown in the following figure.</p>
<img alt="../../../_images/image30_2.png" src="../../../_images/image30_2.png" />
<p>Because the “Hello World” applications for Cortex-A53 and Cortex-R5F are identical, they cannot be differentiated based on the print
contents, but you can view the details in the <strong>Debug Perspective</strong>.</p>
<p>If you view the XSCT console, it shows the XSCT command history as shown in the following example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>Downloading Program -- C:/edt/edt_zcu102_workspace/hello_r5/Debug/hello_r5.elf
section, .vectors: 0x00000000 - 0x00000637
section, .text: 0x00100000 - 0x00101947
section, .init: 0x00101948 - 0x00101953
section, .fini: 0x00101954 - 0x0010195f
section, .note.gnu.build-id: 0x00101960 - 0x00101983
section, .rodata: 0x00101988 - 0x00101f3c
section, .data: 0x00101f40 - 0x001023af
section, .bootdata: 0x001023b0 - 0x0010252f
section, .eh_frame: 0x00102530 - 0x00102533
section, .ARM.exidx: 0x00102534 - 0x0010253b
section, .init_array: 0x0010253c - 0x0010253f
section, .fini_array: 0x00102540 - 0x00102543
section, .bss: 0x00102544 - 0x0010256b
section, .heap: 0x0010256c - 0x0010456f
section, .stack: 0x00104570 - 0x00107d6f

0%    0MB   0.0MB/s  ??:?? ETA
100%    0MB   0.2MB/s  00:00

Setting PC to Program Start Address 0x0000003c
Successfully downloaded C:/edt/edt_zcu102_workspace/hello_r5/Debug/hello_r5.elf
</pre></div>
</div>
<p>More debugging techniques are explored in the <a class="reference internal" href="5-debugging-with-vitis-debugger.html"><span class="doc">next chapter</span></a>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>No bitstream download is required for the above software application to be executed on the Zynq UltraScale+ evaluation board. The Arm Cortex-R5F dual core is already present on the board. Basic initialization of this system to run a simple application is accomplished by the FSBL application.</p>
</div>
</li>
</ol>
</section>
</section>
<section id="example-5-using-system-project-to-manage-multiple-applications-in-the-vitis-ide">
<h2>Example 5: Using System Project to Manage Multiple Applications in the Vitis IDE<a class="headerlink" href="#example-5-using-system-project-to-manage-multiple-applications-in-the-vitis-ide" title="Permalink to this heading">¶</a></h2>
<p>The Vitis IDE can organize application projects that need to run at the same time in one system project. This can be useful in project
organization and can make debugging easier when the Arm Cortex-A53, Arm Cortex-R5F, or MicroBlaze soft processors need to run simultaneously.</p>
<p>In this example, you will create a <code class="docutils literal notranslate"><span class="pre">hello_system</span></code> project that contains the “Hello World” application for Arm Cortex-A53 and Cortex-R5F
and you will achieve the following:</p>
<ul class="simple">
<li><p>Modify the “Hello World” application source code.</p></li>
<li><p>Import prepared source codes for Arm Cortex-R5F.</p></li>
<li><p>Adjust the linker script.</p></li>
</ul>
<section id="id4">
<h3>Input and Output Files<a class="headerlink" href="#id4" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>Input:</p>
<ul>
<li><p>Platform: zcu102_edt with standalone domains for Arm Cortex-A53 and Arm Cortex-R5F</p></li>
<li><p>Source code for Arm Cortex-R5F:
<a class="reference external" href="https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master/docs/Introduction/ZynqMPSoC-EDT/ref_files/example5">ref_files/example5/testapp_r5.c</a></p></li>
</ul>
</li>
<li><p>Output:</p>
<ul>
<li><p>System project hello_system that includes hello_a53 and testapp_r5 applications</p></li>
</ul>
</li>
</ul>
</section>
<section id="creating-the-hello-system-system-project">
<h3>Creating the hello_system System Project<a class="headerlink" href="#creating-the-hello-system-system-project" title="Permalink to this heading">¶</a></h3>
<p>Use the same steps as <a class="reference internal" href="#example-3-running-the-hello-world-application-from-arm-cortex-a53"><span class="std std-ref">Example 3: Running the “Hello World” Application from Arm Cortex-A53</span></a>, but this time create the system project with name <code class="docutils literal notranslate"><span class="pre">hello_system</span></code>.</p>
<ol class="arabic">
<li><p>Select <strong>File → New → Application Project</strong>. The Create New Application Project wizard welcome screen opens.</p></li>
<li><p>Click <strong>Next</strong>.</p></li>
<li><p>Use the information in the table below to make your selections in the wizard screens.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Screen</p></th>
<th class="head"><p>System Properties</p></th>
<th class="head"><p>Settings</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Platform</p></td>
<td><p>Select platform from
repository</p></td>
<td><p>zcu102_edt</p></td>
</tr>
<tr class="row-odd"><td><p>Application project
details</p></td>
<td><p>Application project
name</p></td>
<td><p><strong>hello_sys_a53</strong></p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>System project name</p></td>
<td><p><strong>hello_system</strong></p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Target processor</p></td>
<td><p>psu_cortexa53_0</p></td>
</tr>
<tr class="row-even"><td><p>Domain</p></td>
<td><p>Domain</p></td>
<td><p>standalone on
psu_cortexa53_0</p></td>
</tr>
<tr class="row-odd"><td><p>Templates</p></td>
<td><p>Available templates</p></td>
<td><p>Hello World</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Application projects in one workspace cannot have the same name even if they belong to different system projects, because they store flat in the workspace directory.</p>
</div>
</li>
</ol>
</section>
<section id="modifying-the-hello-sys-a53-application-source-code">
<span id="modifying-the-board-support-package-for-testapp-r5"></span><h3>Modifying the hello_sys_a53 Application Source Code<a class="headerlink" href="#modifying-the-hello-sys-a53-application-source-code" title="Permalink to this heading">¶</a></h3>
<ol class="arabic">
<li><p>Open the <strong>helloworld.c</strong> source file for the <strong>hello_sys_a53</strong> application.</p>
<ul class="simple">
<li><p>In the Explorer view, double-click <strong>helloworld.c</strong> in <strong>hello_sys_a53 → src</strong>.</p></li>
</ul>
</li>
<li><p>Modify the arguments in the print command, as shown below.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">Print</span><span class="p">(</span><span class="s2">&quot;Hello World from APU</span><span class="se">\n\r</span><span class="s2">&quot;</span><span class="p">);</span>
</pre></div>
</div>
<img alt="../../../_images/image34.png" src="../../../_images/image34.png" />
</li>
<li><p>Save the changes:</p>
<ul class="simple">
<li><p>Press <strong>Ctrl + S</strong>, or click the save icon on the toolbar.</p></li>
</ul>
</li>
<li><p>Build the hello_a53 application:</p>
<ul class="simple">
<li><p>Right-click the <strong>hello_sys_a53</strong> application and select <strong>Build Project</strong>.</p></li>
<li><p>Alternatively, it can be done by clicking the save button on the toolbar.</p></li>
</ul>
</li>
<li><p>Verify that the application is compiled and linked successfully:</p>
<ul class="simple">
<li><p>The console window report looks like the following:</p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="s1">&#39;Finished building target: hello_sys_a53.elf&#39;</span>
<span class="s1">&#39; &#39;</span>
<span class="s1">&#39;Invoking: ARM v8 Print Size&#39;</span>
<span class="n">aarch64</span><span class="o">-</span><span class="n">none</span><span class="o">-</span><span class="n">elf</span><span class="o">-</span><span class="n">size</span> <span class="n">hello_sys_a53</span><span class="o">.</span><span class="n">elf</span>  <span class="o">|</span><span class="n">tee</span> <span class="s2">&quot;hello_sys_a53.elf.size&quot;</span>
   <span class="n">text</span>      <span class="n">data</span>     <span class="n">bss</span>     <span class="n">dec</span>     <span class="nb">hex</span> <span class="n">filename</span>
<span class="mi">30212</span>    <span class="mi">2048</span>   <span class="mi">20676</span>   <span class="mi">52936</span>    <span class="n">cec8</span> <span class="n">hello_sys_a53</span><span class="o">.</span><span class="n">elf</span>
<span class="s1">&#39;Finished building: hello_sys_a53.elf.size&#39;</span>
</pre></div>
</div>
<ul class="simple">
<li><p>The <strong>hello_sys_a53.elf</strong> file is generated in the <strong>hello_sys_a53 → Debug</strong> folder.</p></li>
</ul>
</li>
</ol>
</section>
<section id="creating-a-custom-bare-metal-application-for-an-arm-cortex-r5f-based-rpu-in-the-same-system-project">
<span id="id5"></span><h3>Creating a Custom Bare-Metal Application for an Arm Cortex-R5F Based RPU in the Same System Project<a class="headerlink" href="#creating-a-custom-bare-metal-application-for-an-arm-cortex-r5f-based-rpu-in-the-same-system-project" title="Permalink to this heading">¶</a></h3>
<p>You will now create a bare-metal application for Arm Cortex-R5F. The application source files are provided in the <code class="docutils literal notranslate"><span class="pre">ref_files/example5</span></code>
directory. They will be imported in the next steps.</p>
<ol class="arabic">
<li><p>Create an empty bare-metal application for Cortex-R5F Core 0 in the <strong>hello_system</strong> system project:</p>
<ol class="arabic">
<li><p>In the Explorer View, select <strong>hello_system</strong>, right-click it, and select <strong>Add Application Project</strong> to open the New Project wizard.</p></li>
<li><p>Use the information in the following table to make your selections in the wizard.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Screen</p></th>
<th class="head"><p>System Properties</p></th>
<th class="head"><p>Settings</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Application project
details</p></td>
<td><p>Application project
name</p></td>
<td><p><strong>testapp_r5</strong></p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>System project name</p></td>
<td><p>hello_system</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Show all processors
in hardware
specification</p></td>
<td><p>unchecked</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Target processor</p></td>
<td><p>psu_cortexr5_0</p></td>
</tr>
<tr class="row-even"><td><p>Domain</p></td>
<td><p>Domain</p></td>
<td><p>standalone_r5</p></td>
</tr>
<tr class="row-odd"><td><p>Templates</p></td>
<td><p>Available templates</p></td>
<td><p>Empty application(C)</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Click <strong>Finish</strong>. The New Project wizard closes and the Vitis IDE creates the testapp_r5 application project in the hello_system system project.</p></li>
</ol>
</li>
<li><p>Import the prepared source code for <strong>testapp_r5</strong>:</p>
<ol class="arabic">
<li><p>In the Explorer view, expand the <strong>hello_system</strong> project to find the <strong>testapp_r5</strong> project.</p></li>
<li><p>Right-click the <strong>testapp_r5</strong> and select <strong>Import Sources</strong> to open the Import view.</p></li>
<li><p>In the <strong>From directory</strong> field, select <strong>Browse</strong> and navigate to the design files folder (<a class="reference external" href="https://github.com/Xilinx/Embedded-Design-Tutorials/blob/master/docs/Introduction/ZynqMPSoC-EDT/ref_files/example5/testapp_r5.c">ref_files/example5/testapp_r5.c</a>).</p></li>
<li><p>Click <strong>OK</strong>.</p></li>
<li><p>Select the <strong>testapp.c</strong> file.</p></li>
<li><p>Click <strong>Finish</strong>.</p>
<figure class="align-default">
<img alt="../../../_images/vitis_import_source.png" src="../../../_images/vitis_import_source.png" />
</figure>
</li>
</ol>
</li>
<li><p>Open <strong>testapp_r5.c</strong> in to review the source code for this application:</p>
<ul class="simple">
<li><p>Double-click <strong>testapp_r5.c</strong>.</p></li>
<li><p>The application configures the UART interrupt and sets the processor to WFI mode.</p></li>
</ul>
</li>
</ol>
</section>
<section id="modifying-the-linker-script-for-testapp-r5">
<h3>Modifying the Linker Script for testapp_r5<a class="headerlink" href="#modifying-the-linker-script-for-testapp-r5" title="Permalink to this heading">¶</a></h3>
<p>When two applications needs to run at the same time, they cannot use resources in conflict. They should not each other’s memory space. They should use their own peripherals, or share peripherals by time. In this step, memory space is assigned by updating the linker scripts.</p>
<ol class="arabic">
<li><p>In the Explorer view, expand the <strong>testapp_r5 project</strong>.</p></li>
<li><p>In the <code class="docutils literal notranslate"><span class="pre">src</span></code> directory, double-click <strong>lscript.ld</strong> to open the linker script for this project.</p></li>
<li><p>In the linker script, in Available Memory Regions, modify the following attributes for <strong>psu_r5_ddr_0_MEM_0</strong>:</p>
<ul class="simple">
<li><p>Base Address: 0x70000000</p></li>
<li><p>Size: 0x10000000</p></li>
</ul>
<p>The linker script modification is shown in following figure. The following figure is for representation only. Actual memory regions might vary in the case of isolation settings.</p>
<figure class="align-default" id="id13">
<img alt="Linker Script View" src="../../../_images/image361.png" />
<figcaption>
<p><span class="caption-text">Linker Script View</span><a class="headerlink" href="#id13" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<p>This modification in the linker script ensures that the RPU bare-metal application resides above 0x70000000 base address in the
DDR, and occupies no more than 256 MB of size.</p>
</li>
<li><p>Press <strong>Ctrl + S</strong> to save the changes.</p></li>
<li><p>Right-click the <strong>testapp_r5</strong> project and select <strong>Build Project</strong>.</p></li>
<li><p>Verify that the application is compiled and linked successfully, and that the <code class="docutils literal notranslate"><span class="pre">testapp_r5.elf</span></code> file has been generated in the <code class="docutils literal notranslate"><span class="pre">testapp_r5/Debug</span></code> folder.</p></li>
</ol>
</section>
<section id="id7">
<h3>Modifying the Board Support Package for testapp_r5<a class="headerlink" href="#id7" title="Permalink to this heading">¶</a></h3>
<p>The ZCU102 Evaluation kit has a USB-TO-QUAD-UART Bridge IC from Silicon Labs (CP2108). This enables you to select a different UART port for applications running on Cortex-A53 and Cortex-R5F cores. For this example, let Cortex-A53 use the UART 0 by default, and send and receive RPU serial data over UART 1. This requires a small modification in the standalone_r5 bsp configuration.</p>
<ol class="arabic">
<li><p>Open the platform details tab by double-clicking <strong>zcu102_edt → platform.spr</strong>.</p></li>
<li><p>Open the standalone domain BSP setting details for Cortex-R5F:</p>
<ol class="arabic simple">
<li><p>Navigate to <strong>psu_cortexr5 → standalone_r5 → Board Support Package</strong>.</p></li>
<li><p>Click <strong>Modify BSP Settings</strong>.</p></li>
</ol>
</li>
<li><p>Change the UART settings for standalone_r5:</p>
<ol class="arabic">
<li><p>Select the <strong>Standalone</strong> tab.</p></li>
<li><p>Change <strong>stdin</strong> to <strong>psu_uart_1</strong>.</p></li>
<li><p>Change <strong>stdout</strong> to <strong>psu_uart_1</strong>.</p>
<img alt="../../../_images/image37.png" src="../../../_images/image37.png" />
</li>
<li><p>Click <strong>OK</strong>.</p></li>
</ol>
</li>
<li><p>Build the psu_cortexr5_0 domain and the testapp_r5 application.</p></li>
<li><p>Verify that the application is compiled and linked successfully and that the <code class="docutils literal notranslate"><span class="pre">testapp_r5.elf</span></code> has been generated in the <code class="docutils literal notranslate"><span class="pre">testapp_r5/Debug</span></code> folder.</p></li>
</ol>
</section>
<section id="running-the-hello-system-system-project-on-hardware">
<h3>Running the hello_system System Project on Hardware<a class="headerlink" href="#running-the-hello-system-system-project-on-hardware" title="Permalink to this heading">¶</a></h3>
<ol class="arabic">
<li><p>Set up the board as in Example Project 1:</p>
<ol class="arabic simple">
<li><p>Connect the power and USB cables for UART and JTAG.</p></li>
<li><p>Set the boot mode to JTAG boot mode.</p></li>
<li><p>Power on.</p></li>
</ol>
</li>
<li><p>Connect the serial console for UART-0 and UART-1:</p>
<ol class="arabic simple">
<li><p>Use the <a class="reference external" href="https://mobaxterm.mobatek.net/">MobaXterm</a> utility to connect multiple UART ports.</p></li>
<li><p>Open USB UART Interface-0 for UART-0 for APU.</p></li>
<li><p>Open USB UART Interface-1 for UART-1 for RPU.</p></li>
</ol>
</li>
<li><p>Run hello_system on hardware by right-clicking <strong>hello_system</strong> in the Explorer window, and selecting <strong>Run As → Launch Hardware</strong>.</p>
<p>The message from MobaXterm shows prints from the APU and RPU.</p>
<figure class="align-default" id="id14">
<img alt="../../../_images/system_project_print.png" src="../../../_images/system_project_print.png" />
<figcaption>
<p><span class="caption-text">System Project Prints on Serial window</span><a class="headerlink" href="#id14" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</li>
</ol>
</section>
<section id="what-just-happened-2">
<span id="id8"></span><h3>What Just Happened?<a class="headerlink" href="#what-just-happened-2" title="Permalink to this heading">¶</a></h3>
<p>The Vitis tool uses JTAG to control the board, and performed the following tasks:</p>
<ul class="simple">
<li><p>Used FSBL to initialize the MPSoC.</p></li>
<li><p>Reset the system.</p></li>
<li><p>Enabled the RPU in split mode.</p></li>
<li><p>Downloaded the ELF file to Cortex-A53_0 and Cortex-R5F_0. Put processors in suspend mode.</p></li>
<li><p>Ran applications on both processors.</p></li>
<li><p>The application on APU printed on UART-0 and the application on RPU printed on UART-1.</p></li>
</ul>
<p>You can view the detailed steps by right-clicking <strong>hello_system</strong>, selecting <strong>Run As → Run Configurations</strong>, and viewing the Target Setup tab.</p>
<figure class="align-default" id="id15">
<img alt="../../../_images/vitis_run_configurations.png" src="../../../_images/vitis_run_configurations.png" />
<figcaption>
<p><span class="caption-text">Vitis Run Configurations</span><a class="headerlink" href="#id15" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
</section>
</section>
<section id="reviewing-bootloader-projects-in-the-platform">
<h2>Reviewing Bootloader Projects in the Platform<a class="headerlink" href="#reviewing-bootloader-projects-in-the-platform" title="Permalink to this heading">¶</a></h2>
<p>The platform creates boot components by default. The generated FSBL has been used to initialize the running environment before launching “Hello World” applications. You can review their settings and modify the configuration if required.</p>
<section id="reviewing-fsbl-in-the-platform">
<h3>Reviewing FSBL in the Platform<a class="headerlink" href="#reviewing-fsbl-in-the-platform" title="Permalink to this heading">¶</a></h3>
<p>To review the FSBL in the platform, follow these steps:</p>
<ol class="arabic simple">
<li><p>In the Explorer view, navigate to zynqmp_fsbl by expanding the <strong>zcu102_edt</strong> platform to see the FSBL source code. You can edit this source for customizations. Build the platform after code modification.</p></li>
<li><p>The platform-generated FSBL is involved in PS initialization while launching standalone applications using JTAG.</p></li>
<li><p>This FSBL is created for the psu_cortexa53_0, but you can also re-target the FSBL to psu_cortexr5_0 using the re-target to psu_cortexr5_0 option in the zynqmp_fsbl domain settings.</p></li>
<li><p>The zynqmp_fsbl domain is created automatically if bootloader creation is enabled during platform creation.</p></li>
</ol>
</section>
<section id="reviewing-the-pmu-firmware-in-the-platform">
<h3>Reviewing the PMU Firmware in the Platform<a class="headerlink" href="#reviewing-the-pmu-firmware-in-the-platform" title="Permalink to this heading">¶</a></h3>
<p>To review the PMU firmware in the platform, follow these steps:</p>
<ol class="arabic simple">
<li><p>In the Explorer view, navigate to zynqmp_pmufw by expanding the <strong>zcu102_edt</strong> platform to see the PMUFW source code.</p></li>
<li><p>The zynqmp_pmufw software project contains the source code of the PMU firmware for psu_pmu_0. Compile and run the firmware on psu_pmu_0.</p></li>
<li><p>The psu_pmu_0 processor domain is created automatically for the zynqmp_pmufw software project if bootloader creation is enabled during platform creation.</p></li>
</ol>
<p>In the <a class="reference internal" href="5-debugging-with-vitis-debugger.html"><span class="doc">next chapter</span></a>, you will learn about debugging standalone applications with the Vitis Debugger.</p>
</section>
</section>
</section>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="3-system-configuration.html" class="btn btn-neutral float-left" title="Zynq UltraScale+ MPSoC Processing System Configuration with the Vivado Design Suite" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="5-debugging-with-vitis-debugger.html" class="btn btn-neutral float-right" title="Debugging Standalone Applications with the Vitis Debugger" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on December 08, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="https://pages.gitenterprise.xilinx.com/techdocs/Test/vvas/build/html/index.html#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>