Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/saad/trashcan/docAgain/hardware/soc_system.qsys --synthesis=VERILOG --output-directory=/home/saad/trashcan/docAgain/hardware/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 19.1]
Progress: Parameterizing module ILC
Progress: Adding PeStream_0 [PeStream 1.0]
Progress: Parameterizing module PeStream_0
Progress: Adding button_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding hps_0 [altera_hps 19.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 19.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding streamA_DMA [altera_msgdma 19.1]
Progress: Parameterizing module streamA_DMA
Progress: Adding streamB_DMA [altera_msgdma 19.1]
Progress: Parameterizing module streamB_DMA
Progress: Adding streamR_DMA [altera_msgdma 19.1]
Progress: Parameterizing module streamR_DMA
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 19.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.streamR_DMA: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.streamA_DMA: Interrupt sender streamA_DMA.csr_irq is not connected to an interrupt receiver
Warning: soc_system.streamB_DMA: Interrupt sender streamB_DMA.csr_irq is not connected to an interrupt receiver
Warning: soc_system.streamR_DMA: Interrupt sender streamR_DMA.csr_irq is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master streamA_DMA.mm_read and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 29 bit wide.
Info: Interconnect is inserted between master streamA_DMA.mm_read and slave hps_0.f2h_sdram0_data because the master has byteenable signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master streamA_DMA.mm_read and slave hps_0.f2h_sdram0_data because the master has readdata signal 16 bit wide, but the slave is 64 bit wide.
Info: Interconnect is inserted between master streamA_DMA.mm_read and slave hps_0.f2h_sdram0_data because the master has burstcount signal 4 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master streamB_DMA.mm_read and slave hps_0.f2h_sdram1_data because the master has address signal 32 bit wide, but the slave is 29 bit wide.
Info: Interconnect is inserted between master streamB_DMA.mm_read and slave hps_0.f2h_sdram1_data because the master has byteenable signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master streamB_DMA.mm_read and slave hps_0.f2h_sdram1_data because the master has readdata signal 16 bit wide, but the slave is 64 bit wide.
Info: Interconnect is inserted between master streamB_DMA.mm_read and slave hps_0.f2h_sdram1_data because the master has burstcount signal 4 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master streamR_DMA.mm_write and slave hps_0.f2h_sdram2_data because the master has address signal 32 bit wide, but the slave is 29 bit wide.
Info: Interconnect is inserted between master streamR_DMA.mm_write and slave hps_0.f2h_sdram2_data because the master has byteenable signal 4 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master streamR_DMA.mm_write and slave hps_0.f2h_sdram2_data because the master has writedata signal 32 bit wide, but the slave is 64 bit wide.
Info: Interconnect is inserted between master streamR_DMA.mm_write and slave hps_0.f2h_sdram2_data because the master has burstcount signal 4 bit wide, but the slave is 8 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: PeStream_0: "soc_system" instantiated PeStream "PeStream_0"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec /home/saad/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/saad/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/saad/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8360_7060454479561494738.dir/0005_button_pio_gen/ --quartus_dir=/home/saad/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8360_7060454479561494738.dir/0005_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec /home/saad/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/saad/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/saad/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8360_7060454479561494738.dir/0006_dipsw_pio_gen/ --quartus_dir=/home/saad/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8360_7060454479561494738.dir/0006_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/saad/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/saad/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/saad/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8360_7060454479561494738.dir/0007_jtag_uart_gen/ --quartus_dir=/home/saad/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8360_7060454479561494738.dir/0007_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec /home/saad/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/saad/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/saad/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/saad/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8360_7060454479561494738.dir/0008_led_pio_gen/ --quartus_dir=/home/saad/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8360_7060454479561494738.dir/0008_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: streamA_DMA: "soc_system" instantiated altera_msgdma "streamA_DMA"
Info: streamB_DMA: "soc_system" instantiated altera_msgdma "streamB_DMA"
Info: streamR_DMA: "soc_system" instantiated altera_msgdma "streamR_DMA"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_4: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: dispatcher_internal: "streamA_DMA" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "streamA_DMA" instantiated dma_read_master "read_mstr_internal"
Info: write_mstr_internal: "streamR_DMA" instantiated dma_write_master "write_mstr_internal"
Info: streamA_DMA_csr_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "streamA_DMA_csr_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: streamA_DMA_csr_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "streamA_DMA_csr_agent"
Info: streamA_DMA_csr_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "streamA_DMA_csr_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: streamA_DMA_csr_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "streamA_DMA_csr_burst_adapter"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: streamA_DMA_descriptor_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "streamA_DMA_descriptor_slave_rsp_width_adapter"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: mm_bridge_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: mm_bridge_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_4" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_4" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/saad/trashcan/docAgain/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 66 modules, 137 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
