INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2458] undeclared symbol LRctr, assumed default net type wire [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/ALU32.v:36]
INFO: [VRFC 10-311] analyzing module muxOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-311] analyzing module CLA_group
INFO: [VRFC 10-311] analyzing module CLU
INFO: [VRFC 10-311] analyzing module FA_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/ALU32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32_tb
