// Seed: 657808558
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4
);
  initial begin
    id_4 <= id_2;
  end
  assign id_4 = 1;
  logic id_5;
  assign id_3 = id_5;
  logic id_6;
endmodule
