<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln75_fu_118_p2" SOURCE="main.cpp:75" VARIABLE="icmp_ln75" MODULE="sw_compute_Pipeline_VITIS_LOOP_75_1" LOOP="VITIS_LOOP_75_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_124_p2" SOURCE="main.cpp:75" VARIABLE="add_ln75" MODULE="sw_compute_Pipeline_VITIS_LOOP_75_1" LOOP="VITIS_LOOP_75_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_337_p2" SOURCE="main.cpp:80" VARIABLE="empty_28" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln79_fu_192_p2" SOURCE="main.cpp:79" VARIABLE="icmp_ln79" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_198_p2" SOURCE="main.cpp:79" VARIABLE="add_ln79" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_fu_210_p2" SOURCE="main.cpp:80" VARIABLE="icmp_ln80" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_216_p3" SOURCE="main.cpp:79" VARIABLE="select_ln79" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_224_p2" SOURCE="main.cpp:79" VARIABLE="add_ln79_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_1_fu_343_p3" SOURCE="main.cpp:79" VARIABLE="select_ln79_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_2_fu_371_p3" SOURCE="main.cpp:79" VARIABLE="select_ln79_2" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_3_fu_234_p3" SOURCE="main.cpp:79" VARIABLE="select_ln79_3" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid131_fu_382_p2" SOURCE="main.cpp:80" VARIABLE="p_mid131" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_4_fu_388_p3" SOURCE="main.cpp:79" VARIABLE="select_ln79_4" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_fu_242_p2" SOURCE="main.cpp:79" VARIABLE="xor_ln79" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln81_fu_248_p2" SOURCE="main.cpp:81" VARIABLE="icmp_ln81" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln79_fu_254_p2" SOURCE="main.cpp:79" VARIABLE="and_ln79" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_260_p2" SOURCE="main.cpp:80" VARIABLE="add_ln80" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_fu_266_p2" SOURCE="main.cpp:80" VARIABLE="or_ln80" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_fu_272_p3" SOURCE="main.cpp:80" VARIABLE="select_ln80" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_1_fu_292_p3" SOURCE="main.cpp:80" VARIABLE="select_ln80_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid16_fu_406_p2" SOURCE="main.cpp:80" VARIABLE="p_mid16" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_2_fu_412_p3" SOURCE="main.cpp:80" VARIABLE="select_ln80_2" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_3_fu_466_p3" SOURCE="main.cpp:80" VARIABLE="select_ln80_3" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_424_p2" SOURCE="main.cpp:82" VARIABLE="add_ln82" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp_fu_437_p2" SOURCE="main.cpp:82" VARIABLE="addr_cmp" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select_fu_474_p3" SOURCE="main.cpp:82" VARIABLE="reuse_select" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_304_p2" SOURCE="main.cpp:82" VARIABLE="add_ln82_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp4_fu_450_p2" SOURCE="main.cpp:80" VARIABLE="addr_cmp4" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select5_fu_524_p3" SOURCE="main.cpp:80" VARIABLE="reuse_select5" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_530_p2" SOURCE="main.cpp:82" VARIABLE="add_ln82_2" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_481_p2" SOURCE="main.cpp:81" VARIABLE="add_ln81" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_486_p2" SOURCE="main.cpp:80" VARIABLE="add_ln80_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_4_fu_491_p3" SOURCE="main.cpp:80" VARIABLE="select_ln80_4" MODULE="sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" LOOP="VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln89_fu_78_p2" SOURCE="main.cpp:89" VARIABLE="icmp_ln89" MODULE="sw_compute_Pipeline_VITIS_LOOP_89_5" LOOP="VITIS_LOOP_89_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_10ns_32_2_1_U8" SOURCE="main.cpp:93" VARIABLE="mul_ln93" MODULE="sw_compute_Pipeline_VITIS_LOOP_89_5" LOOP="VITIS_LOOP_89_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_fu_130_p2" SOURCE="main.cpp:93" VARIABLE="sub_ln93" MODULE="sw_compute_Pipeline_VITIS_LOOP_89_5" LOOP="VITIS_LOOP_89_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_1_fu_149_p2" SOURCE="main.cpp:93" VARIABLE="sub_ln93_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_89_5" LOOP="VITIS_LOOP_89_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_fu_158_p3" SOURCE="main.cpp:93" VARIABLE="select_ln93" MODULE="sw_compute_Pipeline_VITIS_LOOP_89_5" LOOP="VITIS_LOOP_89_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln95_fu_175_p2" SOURCE="main.cpp:95" VARIABLE="icmp_ln95" MODULE="sw_compute_Pipeline_VITIS_LOOP_89_5" LOOP="VITIS_LOOP_89_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln95_fu_181_p3" SOURCE="main.cpp:95" VARIABLE="select_ln95" MODULE="sw_compute_Pipeline_VITIS_LOOP_89_5" LOOP="VITIS_LOOP_89_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_97_p2" SOURCE="main.cpp:89" VARIABLE="add_ln89" MODULE="sw_compute_Pipeline_VITIS_LOOP_89_5" LOOP="VITIS_LOOP_89_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_24_fu_370_p2" SOURCE="main.cpp:98" VARIABLE="empty_24" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln98_fu_295_p2" SOURCE="main.cpp:98" VARIABLE="icmp_ln98" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_301_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln99_fu_310_p2" SOURCE="main.cpp:99" VARIABLE="icmp_ln99" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln98_fu_316_p3" SOURCE="main.cpp:98" VARIABLE="select_ln98" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_9_fu_324_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98_9" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid154_fu_390_p2" SOURCE="main.cpp:98" VARIABLE="p_mid154" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln98_1_fu_396_p3" SOURCE="main.cpp:98" VARIABLE="select_ln98_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln98_2_fu_407_p3" SOURCE="main.cpp:98" VARIABLE="select_ln98_2" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_514_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_630_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98_2" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_3_fu_655_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98_3" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_4_fu_679_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98_4" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_5_fu_703_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98_5" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_6_fu_728_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98_6" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_7_fu_752_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98_7" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_8_fu_776_p2" SOURCE="main.cpp:98" VARIABLE="add_ln98_8" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln98_3_fu_795_p3" SOURCE="main.cpp:98" VARIABLE="select_ln98_3" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_423_p2" SOURCE="main.cpp:100" VARIABLE="add_ln100" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_478_p2" SOURCE="main.cpp:100" VARIABLE="add_ln100_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_607_p2" SOURCE="main.cpp:102" VARIABLE="add_ln102" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11s_32_2_1_U12" SOURCE="main.cpp:102" VARIABLE="mul_ln102_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_650_p2" SOURCE="main.cpp:102" VARIABLE="add_ln102_1" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11s_32_2_1_U13" SOURCE="main.cpp:102" VARIABLE="mul_ln102_2" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_674_p2" SOURCE="main.cpp:102" VARIABLE="add_ln102_2" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11s_32_2_1_U14" SOURCE="main.cpp:102" VARIABLE="mul_ln102_3" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_698_p2" SOURCE="main.cpp:102" VARIABLE="add_ln102_3" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11s_32_2_1_U15" SOURCE="main.cpp:102" VARIABLE="mul_ln102_4" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_4_fu_723_p2" SOURCE="main.cpp:102" VARIABLE="add_ln102_4" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11s_32_2_1_U16" SOURCE="main.cpp:102" VARIABLE="mul_ln102_5" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_5_fu_747_p2" SOURCE="main.cpp:102" VARIABLE="add_ln102_5" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11s_32_2_1_U17" SOURCE="main.cpp:102" VARIABLE="mul_ln102_6" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_6_fu_771_p2" SOURCE="main.cpp:102" VARIABLE="add_ln102_6" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_11s_32_2_1_U18" SOURCE="main.cpp:102" VARIABLE="mul_ln102_7" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_7_fu_815_p2" SOURCE="main.cpp:102" VARIABLE="add_ln102_7" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_800_p2" SOURCE="main.cpp:99" VARIABLE="add_ln99" MODULE="sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7" LOOP="VITIS_LOOP_98_6_VITIS_LOOP_99_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln107_fu_128_p2" SOURCE="main.cpp:107" VARIABLE="icmp_ln107" MODULE="sw_compute_Pipeline_VITIS_LOOP_107_9" LOOP="VITIS_LOOP_107_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_134_p2" SOURCE="main.cpp:107" VARIABLE="add_ln107" MODULE="sw_compute_Pipeline_VITIS_LOOP_107_9" LOOP="VITIS_LOOP_107_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="acc_U" SOURCE="main.cpp:74" VARIABLE="acc" MODULE="sw_compute" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w_U" SOURCE="" VARIABLE="w" MODULE="sw_compute" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="sw_compute" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="sw_compute" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
