// Seed: 23796093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_8 = 0;
  assign id_4 = id_2 - id_4++;
  assign id_3 = 1;
  assign id_4 = -1;
  logic id_5 = -1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri id_2,
    output tri0 id_3,
    output supply1 id_4,
    output supply0 id_5
);
  parameter id_7 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  assign id_8 = 1;
endmodule
