
DEVICE_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008b20  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00008b20  00008b20  00010b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000114  20000000  00008b28  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000bf8  20000118  00008c40  00018114  2**3
                  ALLOC
  4 .stack        00002000  20000d10  00009838  00018114  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00018114  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  0001813c  2**0
                  CONTENTS, READONLY
  7 .debug_info   000468e3  00000000  00000000  00018197  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005eeb  00000000  00000000  0005ea7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000cb53  00000000  00000000  00064965  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000da0  00000000  00000000  000714b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000eb8  00000000  00000000  00072258  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0002029c  00000000  00000000  00073110  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00017851  00000000  00000000  000933ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000989d3  00000000  00000000  000aabfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000026e8  00000000  00000000  001435d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002d10 	.word	0x20002d10
       4:	00005181 	.word	0x00005181
       8:	0000517d 	.word	0x0000517d
       c:	0000517d 	.word	0x0000517d
	...
      2c:	0000517d 	.word	0x0000517d
	...
      38:	0000517d 	.word	0x0000517d
      3c:	0000517d 	.word	0x0000517d
      40:	0000517d 	.word	0x0000517d
      44:	0000517d 	.word	0x0000517d
      48:	0000517d 	.word	0x0000517d
      4c:	00001c25 	.word	0x00001c25
      50:	00001851 	.word	0x00001851
      54:	0000517d 	.word	0x0000517d
      58:	0000517d 	.word	0x0000517d
      5c:	000049d5 	.word	0x000049d5
      60:	00001651 	.word	0x00001651
      64:	000020cd 	.word	0x000020cd
      68:	000020dd 	.word	0x000020dd
      6c:	000020ed 	.word	0x000020ed
      70:	000020fd 	.word	0x000020fd
      74:	0000210d 	.word	0x0000210d
      78:	0000211d 	.word	0x0000211d
      7c:	000034dd 	.word	0x000034dd
      80:	000034ed 	.word	0x000034ed
      84:	000034fd 	.word	0x000034fd
      88:	0000517d 	.word	0x0000517d
      8c:	0000517d 	.word	0x0000517d
      90:	0000517d 	.word	0x0000517d
      94:	0000517d 	.word	0x0000517d
      98:	0000517d 	.word	0x0000517d
      9c:	000005a9 	.word	0x000005a9
      a0:	0000517d 	.word	0x0000517d
      a4:	0000517d 	.word	0x0000517d
      a8:	0000517d 	.word	0x0000517d
      ac:	0000517d 	.word	0x0000517d
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000118 	.word	0x20000118
      d4:	00000000 	.word	0x00000000
      d8:	00008b28 	.word	0x00008b28

000000dc <frame_dummy>:
      dc:	b508      	push	{r3, lr}
      de:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4807      	ldr	r0, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4908      	ldr	r1, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd08      	pop	{r3, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	00008b28 	.word	0x00008b28
     108:	2000011c 	.word	0x2000011c
     10c:	00008b28 	.word	0x00008b28
     110:	00000000 	.word	0x00000000

00000114 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     114:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     116:	2200      	movs	r2, #0
     118:	2300      	movs	r3, #0
     11a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     11c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     11e:	2100      	movs	r1, #0
     120:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     122:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     124:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     126:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     128:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     12a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN8 ;
     12c:	2408      	movs	r4, #8
     12e:	7304      	strb	r4, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     130:	24c0      	movs	r4, #192	; 0xc0
     132:	0164      	lsls	r4, r4, #5
     134:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     136:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     138:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     13a:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     13c:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     13e:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     140:	242a      	movs	r4, #42	; 0x2a
     142:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     144:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     146:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     148:	3c06      	subs	r4, #6
     14a:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     14c:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     14e:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     150:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     152:	232b      	movs	r3, #43	; 0x2b
     154:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     156:	3301      	adds	r3, #1
     158:	54c1      	strb	r1, [r0, r3]
}
     15a:	bd10      	pop	{r4, pc}

0000015c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	465f      	mov	r7, fp
     160:	4656      	mov	r6, sl
     162:	464d      	mov	r5, r9
     164:	4644      	mov	r4, r8
     166:	b4f0      	push	{r4, r5, r6, r7}
     168:	b097      	sub	sp, #92	; 0x5c
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     16a:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     16c:	4cbf      	ldr	r4, [pc, #764]	; (46c <adc_init+0x310>)
     16e:	6a23      	ldr	r3, [r4, #32]
     170:	2580      	movs	r5, #128	; 0x80
     172:	026d      	lsls	r5, r5, #9
     174:	432b      	orrs	r3, r5
     176:	6223      	str	r3, [r4, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     178:	780c      	ldrb	r4, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     17a:	2305      	movs	r3, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     17c:	07e4      	lsls	r4, r4, #31
     17e:	d500      	bpl.n	182 <adc_init+0x26>
     180:	e201      	b.n	586 <adc_init+0x42a>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     182:	7809      	ldrb	r1, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     184:	3317      	adds	r3, #23
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     186:	0789      	lsls	r1, r1, #30
     188:	d500      	bpl.n	18c <adc_init+0x30>
     18a:	e1fc      	b.n	586 <adc_init+0x42a>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     18c:	7853      	ldrb	r3, [r2, #1]
     18e:	7103      	strb	r3, [r0, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     190:	2b00      	cmp	r3, #0
     192:	d000      	beq.n	196 <adc_init+0x3a>
     194:	e1e7      	b.n	566 <adc_init+0x40a>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     196:	49b6      	ldr	r1, [pc, #728]	; (470 <adc_init+0x314>)
     198:	6c0c      	ldr	r4, [r1, #64]	; 0x40
     19a:	3304      	adds	r3, #4
     19c:	4323      	orrs	r3, r4
     19e:	640b      	str	r3, [r1, #64]	; 0x40
     1a0:	e1e1      	b.n	566 <adc_init+0x40a>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     1a2:	7d13      	ldrb	r3, [r2, #20]
     1a4:	2b00      	cmp	r3, #0
     1a6:	d102      	bne.n	1ae <adc_init+0x52>
			!config->freerunning) {
		module_inst->software_trigger = true;
     1a8:	3301      	adds	r3, #1
     1aa:	7743      	strb	r3, [r0, #29]
     1ac:	e001      	b.n	1b2 <adc_init+0x56>
	} else {
		module_inst->software_trigger = false;
     1ae:	2300      	movs	r3, #0
     1b0:	7743      	strb	r3, [r0, #29]
     1b2:	1c16      	adds	r6, r2, #0
     1b4:	4682      	mov	sl, r0
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     1b6:	6803      	ldr	r3, [r0, #0]
     1b8:	469b      	mov	fp, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     1ba:	7813      	ldrb	r3, [r2, #0]
     1bc:	466a      	mov	r2, sp
     1be:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     1c0:	201e      	movs	r0, #30
     1c2:	4669      	mov	r1, sp
     1c4:	4bab      	ldr	r3, [pc, #684]	; (474 <adc_init+0x318>)
     1c6:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     1c8:	201e      	movs	r0, #30
     1ca:	4bab      	ldr	r3, [pc, #684]	; (478 <adc_init+0x31c>)
     1cc:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     1ce:	232c      	movs	r3, #44	; 0x2c
     1d0:	5cf3      	ldrb	r3, [r6, r3]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d03f      	beq.n	256 <adc_init+0xfa>
		uint8_t offset = config->pin_scan.offset_start_scan;
     1d6:	222b      	movs	r2, #43	; 0x2b
     1d8:	5cb4      	ldrb	r4, [r6, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     1da:	7b32      	ldrb	r2, [r6, #12]
     1dc:	4691      	mov	r9, r2
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     1de:	1912      	adds	r2, r2, r4
     1e0:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     1e2:	18d3      	adds	r3, r2, r3
     1e4:	b2db      	uxtb	r3, r3
     1e6:	4698      	mov	r8, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     1e8:	429a      	cmp	r2, r3
     1ea:	d21e      	bcs.n	22a <adc_init+0xce>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     1ec:	4fa3      	ldr	r7, [pc, #652]	; (47c <adc_init+0x320>)
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     1ee:	250f      	movs	r5, #15
     1f0:	4025      	ands	r5, r4
     1f2:	7b33      	ldrb	r3, [r6, #12]
     1f4:	18ed      	adds	r5, r5, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     1f6:	a802      	add	r0, sp, #8
     1f8:	49a1      	ldr	r1, [pc, #644]	; (480 <adc_init+0x324>)
     1fa:	2250      	movs	r2, #80	; 0x50
     1fc:	47b8      	blx	r7
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     1fe:	2d13      	cmp	r5, #19
     200:	d80c      	bhi.n	21c <adc_init+0xc0>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     202:	00ad      	lsls	r5, r5, #2
     204:	ab02      	add	r3, sp, #8
     206:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     208:	a901      	add	r1, sp, #4
     20a:	2300      	movs	r3, #0
     20c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     20e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     210:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     212:	3301      	adds	r3, #1
     214:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     216:	b2c0      	uxtb	r0, r0
     218:	4b9a      	ldr	r3, [pc, #616]	; (484 <adc_init+0x328>)
     21a:	4798      	blx	r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     21c:	3401      	adds	r4, #1
     21e:	b2e4      	uxtb	r4, r4
     220:	464b      	mov	r3, r9
     222:	191b      	adds	r3, r3, r4
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     224:	b2db      	uxtb	r3, r3
     226:	4543      	cmp	r3, r8
     228:	d3e1      	bcc.n	1ee <adc_init+0x92>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     22a:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     22c:	a802      	add	r0, sp, #8
     22e:	4994      	ldr	r1, [pc, #592]	; (480 <adc_init+0x324>)
     230:	2250      	movs	r2, #80	; 0x50
     232:	4b92      	ldr	r3, [pc, #584]	; (47c <adc_init+0x320>)
     234:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     236:	2c13      	cmp	r4, #19
     238:	d837      	bhi.n	2aa <adc_init+0x14e>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     23a:	00a4      	lsls	r4, r4, #2
     23c:	ab02      	add	r3, sp, #8
     23e:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     240:	a901      	add	r1, sp, #4
     242:	2300      	movs	r3, #0
     244:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     246:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     248:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     24a:	3301      	adds	r3, #1
     24c:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     24e:	b2c0      	uxtb	r0, r0
     250:	4b8c      	ldr	r3, [pc, #560]	; (484 <adc_init+0x328>)
     252:	4798      	blx	r3
     254:	e029      	b.n	2aa <adc_init+0x14e>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     256:	7b34      	ldrb	r4, [r6, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     258:	a802      	add	r0, sp, #8
     25a:	4989      	ldr	r1, [pc, #548]	; (480 <adc_init+0x324>)
     25c:	2250      	movs	r2, #80	; 0x50
     25e:	4b87      	ldr	r3, [pc, #540]	; (47c <adc_init+0x320>)
     260:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     262:	2c13      	cmp	r4, #19
     264:	d80c      	bhi.n	280 <adc_init+0x124>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     266:	00a4      	lsls	r4, r4, #2
     268:	ab02      	add	r3, sp, #8
     26a:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     26c:	a901      	add	r1, sp, #4
     26e:	2300      	movs	r3, #0
     270:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     272:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     274:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     276:	3301      	adds	r3, #1
     278:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     27a:	b2c0      	uxtb	r0, r0
     27c:	4b81      	ldr	r3, [pc, #516]	; (484 <adc_init+0x328>)
     27e:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     280:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     282:	a802      	add	r0, sp, #8
     284:	497e      	ldr	r1, [pc, #504]	; (480 <adc_init+0x324>)
     286:	2250      	movs	r2, #80	; 0x50
     288:	4b7c      	ldr	r3, [pc, #496]	; (47c <adc_init+0x320>)
     28a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     28c:	2c13      	cmp	r4, #19
     28e:	d80c      	bhi.n	2aa <adc_init+0x14e>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     290:	00a4      	lsls	r4, r4, #2
     292:	ab02      	add	r3, sp, #8
     294:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     296:	a901      	add	r1, sp, #4
     298:	2300      	movs	r3, #0
     29a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     29c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     29e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2a0:	3301      	adds	r3, #1
     2a2:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     2a4:	b2c0      	uxtb	r0, r0
     2a6:	4b77      	ldr	r3, [pc, #476]	; (484 <adc_init+0x328>)
     2a8:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     2aa:	7d73      	ldrb	r3, [r6, #21]
     2ac:	009b      	lsls	r3, r3, #2
     2ae:	b2db      	uxtb	r3, r3
     2b0:	465a      	mov	r2, fp
     2b2:	7013      	strb	r3, [r2, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     2b4:	7db3      	ldrb	r3, [r6, #22]
     2b6:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     2b8:	7872      	ldrb	r2, [r6, #1]
     2ba:	4313      	orrs	r3, r2
     2bc:	b2db      	uxtb	r3, r3
     2be:	465a      	mov	r2, fp
     2c0:	7053      	strb	r3, [r2, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     2c2:	7933      	ldrb	r3, [r6, #4]
     2c4:	2b34      	cmp	r3, #52	; 0x34
     2c6:	d900      	bls.n	2ca <adc_init+0x16e>
     2c8:	e14b      	b.n	562 <adc_init+0x406>
     2ca:	009b      	lsls	r3, r3, #2
     2cc:	4a6e      	ldr	r2, [pc, #440]	; (488 <adc_init+0x32c>)
     2ce:	58d3      	ldr	r3, [r2, r3]
     2d0:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     2d2:	2104      	movs	r1, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     2d4:	2010      	movs	r0, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     2d6:	2202      	movs	r2, #2
     2d8:	e01a      	b.n	310 <adc_init+0x1b4>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     2da:	7c72      	ldrb	r2, [r6, #17]
		accumulate = config->accumulate_samples;
     2dc:	7c31      	ldrb	r1, [r6, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     2de:	2010      	movs	r0, #16
     2e0:	e016      	b.n	310 <adc_init+0x1b4>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     2e2:	2106      	movs	r1, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     2e4:	2010      	movs	r0, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     2e6:	2201      	movs	r2, #1
     2e8:	e012      	b.n	310 <adc_init+0x1b4>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     2ea:	2108      	movs	r1, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     2ec:	2010      	movs	r0, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     2ee:	2200      	movs	r2, #0
     2f0:	e00e      	b.n	310 <adc_init+0x1b4>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2f2:	2100      	movs	r1, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     2f4:	2030      	movs	r0, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     2f6:	2200      	movs	r2, #0
     2f8:	e00a      	b.n	310 <adc_init+0x1b4>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2fa:	2100      	movs	r1, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     2fc:	2020      	movs	r0, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     2fe:	2200      	movs	r2, #0
     300:	e006      	b.n	310 <adc_init+0x1b4>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     302:	2100      	movs	r1, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     304:	2000      	movs	r0, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     306:	2200      	movs	r2, #0
     308:	e002      	b.n	310 <adc_init+0x1b4>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     30a:	2102      	movs	r1, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     30c:	2010      	movs	r0, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     30e:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     310:	0112      	lsls	r2, r2, #4
     312:	2370      	movs	r3, #112	; 0x70
     314:	4013      	ands	r3, r2
     316:	430b      	orrs	r3, r1
     318:	465a      	mov	r2, fp
     31a:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     31c:	7df2      	ldrb	r2, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     31e:	2317      	movs	r3, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     320:	2a3f      	cmp	r2, #63	; 0x3f
     322:	d900      	bls.n	326 <adc_init+0x1ca>
     324:	e12f      	b.n	586 <adc_init+0x42a>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     326:	465b      	mov	r3, fp
     328:	70da      	strb	r2, [r3, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     32a:	4653      	mov	r3, sl
     32c:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     32e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     330:	b25b      	sxtb	r3, r3
     332:	2b00      	cmp	r3, #0
     334:	dbfb      	blt.n	32e <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     336:	7cf2      	ldrb	r2, [r6, #19]
     338:	8873      	ldrh	r3, [r6, #2]
     33a:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     33c:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     33e:	5cb2      	ldrb	r2, [r6, r2]
     340:	00d2      	lsls	r2, r2, #3
     342:	4313      	orrs	r3, r2
     344:	7d32      	ldrb	r2, [r6, #20]
     346:	0092      	lsls	r2, r2, #2
     348:	4313      	orrs	r3, r2
     34a:	7cb2      	ldrb	r2, [r6, #18]
     34c:	0052      	lsls	r2, r2, #1
     34e:	4313      	orrs	r3, r2
     350:	4303      	orrs	r3, r0
     352:	465a      	mov	r2, fp
     354:	8093      	strh	r3, [r2, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     356:	7e32      	ldrb	r2, [r6, #24]
     358:	2a00      	cmp	r2, #0
     35a:	d020      	beq.n	39e <adc_init+0x242>
		switch (resolution) {
     35c:	2810      	cmp	r0, #16
     35e:	d063      	beq.n	428 <adc_init+0x2cc>
     360:	d802      	bhi.n	368 <adc_init+0x20c>
     362:	2800      	cmp	r0, #0
     364:	d03f      	beq.n	3e6 <adc_init+0x28a>
     366:	e01a      	b.n	39e <adc_init+0x242>
     368:	2820      	cmp	r0, #32
     36a:	d01b      	beq.n	3a4 <adc_init+0x248>
     36c:	2830      	cmp	r0, #48	; 0x30
     36e:	d116      	bne.n	39e <adc_init+0x242>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     370:	7cf3      	ldrb	r3, [r6, #19]
     372:	2b00      	cmp	r3, #0
     374:	d00a      	beq.n	38c <adc_init+0x230>
					(config->window.window_lower_value > 127 ||
     376:	69f1      	ldr	r1, [r6, #28]
     378:	3180      	adds	r1, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     37a:	2317      	movs	r3, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     37c:	29ff      	cmp	r1, #255	; 0xff
     37e:	d900      	bls.n	382 <adc_init+0x226>
     380:	e101      	b.n	586 <adc_init+0x42a>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     382:	6a31      	ldr	r1, [r6, #32]
     384:	3180      	adds	r1, #128	; 0x80
     386:	29ff      	cmp	r1, #255	; 0xff
     388:	d900      	bls.n	38c <adc_init+0x230>
     38a:	e0fc      	b.n	586 <adc_init+0x42a>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     38c:	2317      	movs	r3, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     38e:	69f1      	ldr	r1, [r6, #28]
     390:	29ff      	cmp	r1, #255	; 0xff
     392:	dd00      	ble.n	396 <adc_init+0x23a>
     394:	e0f7      	b.n	586 <adc_init+0x42a>
     396:	6a31      	ldr	r1, [r6, #32]
     398:	29ff      	cmp	r1, #255	; 0xff
     39a:	dd00      	ble.n	39e <adc_init+0x242>
     39c:	e0f3      	b.n	586 <adc_init+0x42a>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     39e:	4653      	mov	r3, sl
     3a0:	6819      	ldr	r1, [r3, #0]
     3a2:	e079      	b.n	498 <adc_init+0x33c>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     3a4:	7cf3      	ldrb	r3, [r6, #19]
     3a6:	2b00      	cmp	r3, #0
     3a8:	d012      	beq.n	3d0 <adc_init+0x274>
					(config->window.window_lower_value > 511 ||
     3aa:	69f3      	ldr	r3, [r6, #28]
     3ac:	2080      	movs	r0, #128	; 0x80
     3ae:	0080      	lsls	r0, r0, #2
     3b0:	4684      	mov	ip, r0
     3b2:	4463      	add	r3, ip
     3b4:	1c19      	adds	r1, r3, #0
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3b6:	2317      	movs	r3, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     3b8:	4834      	ldr	r0, [pc, #208]	; (48c <adc_init+0x330>)
     3ba:	4281      	cmp	r1, r0
     3bc:	d900      	bls.n	3c0 <adc_init+0x264>
     3be:	e0e2      	b.n	586 <adc_init+0x42a>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     3c0:	6a33      	ldr	r3, [r6, #32]
     3c2:	4463      	add	r3, ip
     3c4:	1c19      	adds	r1, r3, #0
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3c6:	2317      	movs	r3, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     3c8:	4830      	ldr	r0, [pc, #192]	; (48c <adc_init+0x330>)
     3ca:	4281      	cmp	r1, r0
     3cc:	d900      	bls.n	3d0 <adc_init+0x274>
     3ce:	e0da      	b.n	586 <adc_init+0x42a>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3d0:	2317      	movs	r3, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     3d2:	492e      	ldr	r1, [pc, #184]	; (48c <adc_init+0x330>)
     3d4:	69f0      	ldr	r0, [r6, #28]
     3d6:	4288      	cmp	r0, r1
     3d8:	dd00      	ble.n	3dc <adc_init+0x280>
     3da:	e0d4      	b.n	586 <adc_init+0x42a>
     3dc:	6a30      	ldr	r0, [r6, #32]
     3de:	4288      	cmp	r0, r1
     3e0:	dd00      	ble.n	3e4 <adc_init+0x288>
     3e2:	e0d0      	b.n	586 <adc_init+0x42a>
     3e4:	e7db      	b.n	39e <adc_init+0x242>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     3e6:	7cf3      	ldrb	r3, [r6, #19]
     3e8:	2b00      	cmp	r3, #0
     3ea:	d012      	beq.n	412 <adc_init+0x2b6>
					(config->window.window_lower_value > 2047 ||
     3ec:	69f3      	ldr	r3, [r6, #28]
     3ee:	2080      	movs	r0, #128	; 0x80
     3f0:	0100      	lsls	r0, r0, #4
     3f2:	4684      	mov	ip, r0
     3f4:	4463      	add	r3, ip
     3f6:	1c19      	adds	r1, r3, #0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3f8:	2317      	movs	r3, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     3fa:	4825      	ldr	r0, [pc, #148]	; (490 <adc_init+0x334>)
     3fc:	4281      	cmp	r1, r0
     3fe:	d900      	bls.n	402 <adc_init+0x2a6>
     400:	e0c1      	b.n	586 <adc_init+0x42a>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     402:	6a33      	ldr	r3, [r6, #32]
     404:	4463      	add	r3, ip
     406:	1c19      	adds	r1, r3, #0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     408:	2317      	movs	r3, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     40a:	4821      	ldr	r0, [pc, #132]	; (490 <adc_init+0x334>)
     40c:	4281      	cmp	r1, r0
     40e:	d900      	bls.n	412 <adc_init+0x2b6>
     410:	e0b9      	b.n	586 <adc_init+0x42a>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     412:	2317      	movs	r3, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     414:	491e      	ldr	r1, [pc, #120]	; (490 <adc_init+0x334>)
     416:	69f0      	ldr	r0, [r6, #28]
     418:	4288      	cmp	r0, r1
     41a:	dd00      	ble.n	41e <adc_init+0x2c2>
     41c:	e0b3      	b.n	586 <adc_init+0x42a>
     41e:	6a30      	ldr	r0, [r6, #32]
     420:	4288      	cmp	r0, r1
     422:	dd00      	ble.n	426 <adc_init+0x2ca>
     424:	e0af      	b.n	586 <adc_init+0x42a>
     426:	e7ba      	b.n	39e <adc_init+0x242>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     428:	7cf3      	ldrb	r3, [r6, #19]
     42a:	2b00      	cmp	r3, #0
     42c:	d012      	beq.n	454 <adc_init+0x2f8>
					(config->window.window_lower_value > 32767 ||
     42e:	69f3      	ldr	r3, [r6, #28]
     430:	2080      	movs	r0, #128	; 0x80
     432:	0200      	lsls	r0, r0, #8
     434:	4684      	mov	ip, r0
     436:	4463      	add	r3, ip
     438:	1c19      	adds	r1, r3, #0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     43a:	2317      	movs	r3, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     43c:	4815      	ldr	r0, [pc, #84]	; (494 <adc_init+0x338>)
     43e:	4281      	cmp	r1, r0
     440:	d900      	bls.n	444 <adc_init+0x2e8>
     442:	e0a0      	b.n	586 <adc_init+0x42a>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     444:	6a33      	ldr	r3, [r6, #32]
     446:	4463      	add	r3, ip
     448:	1c19      	adds	r1, r3, #0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     44a:	2317      	movs	r3, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     44c:	4811      	ldr	r0, [pc, #68]	; (494 <adc_init+0x338>)
     44e:	4281      	cmp	r1, r0
     450:	d900      	bls.n	454 <adc_init+0x2f8>
     452:	e098      	b.n	586 <adc_init+0x42a>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     454:	2317      	movs	r3, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     456:	490f      	ldr	r1, [pc, #60]	; (494 <adc_init+0x338>)
     458:	69f0      	ldr	r0, [r6, #28]
     45a:	4288      	cmp	r0, r1
     45c:	dd00      	ble.n	460 <adc_init+0x304>
     45e:	e092      	b.n	586 <adc_init+0x42a>
     460:	6a30      	ldr	r0, [r6, #32]
     462:	4288      	cmp	r0, r1
     464:	dd00      	ble.n	468 <adc_init+0x30c>
     466:	e08e      	b.n	586 <adc_init+0x42a>
     468:	e799      	b.n	39e <adc_init+0x242>
     46a:	46c0      	nop			; (mov r8, r8)
     46c:	40000400 	.word	0x40000400
     470:	40000800 	.word	0x40000800
     474:	00002cc9 	.word	0x00002cc9
     478:	00002c3d 	.word	0x00002c3d
     47c:	000087b5 	.word	0x000087b5
     480:	000088ac 	.word	0x000088ac
     484:	00002dc1 	.word	0x00002dc1
     488:	000087d8 	.word	0x000087d8
     48c:	000003ff 	.word	0x000003ff
     490:	00000fff 	.word	0x00000fff
     494:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     498:	7e4b      	ldrb	r3, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
     49a:	b25b      	sxtb	r3, r3
     49c:	2b00      	cmp	r3, #0
     49e:	dbfb      	blt.n	498 <adc_init+0x33c>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     4a0:	465b      	mov	r3, fp
     4a2:	721a      	strb	r2, [r3, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     4a4:	4653      	mov	r3, sl
     4a6:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4a8:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     4aa:	b25b      	sxtb	r3, r3
     4ac:	2b00      	cmp	r3, #0
     4ae:	dbfb      	blt.n	4a8 <adc_init+0x34c>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     4b0:	8bb3      	ldrh	r3, [r6, #28]
     4b2:	465a      	mov	r2, fp
     4b4:	8393      	strh	r3, [r2, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     4b6:	4653      	mov	r3, sl
     4b8:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4ba:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     4bc:	b25b      	sxtb	r3, r3
     4be:	2b00      	cmp	r3, #0
     4c0:	dbfb      	blt.n	4ba <adc_init+0x35e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     4c2:	8c33      	ldrh	r3, [r6, #32]
     4c4:	465a      	mov	r2, fp
     4c6:	8413      	strh	r3, [r2, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     4c8:	232c      	movs	r3, #44	; 0x2c
     4ca:	5cf2      	ldrb	r2, [r6, r3]
	if (inputs_to_scan > 0) {
     4cc:	2a00      	cmp	r2, #0
     4ce:	d004      	beq.n	4da <adc_init+0x37e>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     4d0:	3a01      	subs	r2, #1
     4d2:	b2d2      	uxtb	r2, r2
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     4d4:	3b15      	subs	r3, #21
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     4d6:	2a0f      	cmp	r2, #15
     4d8:	d855      	bhi.n	586 <adc_init+0x42a>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     4da:	232b      	movs	r3, #43	; 0x2b
     4dc:	5cf1      	ldrb	r1, [r6, r3]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     4de:	3b14      	subs	r3, #20
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     4e0:	290f      	cmp	r1, #15
     4e2:	d850      	bhi.n	586 <adc_init+0x42a>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     4e4:	4653      	mov	r3, sl
     4e6:	6818      	ldr	r0, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4e8:	7e43      	ldrb	r3, [r0, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
     4ea:	b25b      	sxtb	r3, r3
     4ec:	2b00      	cmp	r3, #0
     4ee:	dbfb      	blt.n	4e8 <adc_init+0x38c>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     4f0:	89f0      	ldrh	r0, [r6, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     4f2:	7b33      	ldrb	r3, [r6, #12]
     4f4:	4303      	orrs	r3, r0
     4f6:	68b0      	ldr	r0, [r6, #8]
     4f8:	4303      	orrs	r3, r0
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
     4fa:	0509      	lsls	r1, r1, #20
     4fc:	4319      	orrs	r1, r3
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     4fe:	0412      	lsls	r2, r2, #16
			config->negative_input |
     500:	430a      	orrs	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     502:	465b      	mov	r3, fp
     504:	611a      	str	r2, [r3, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     506:	232a      	movs	r3, #42	; 0x2a
     508:	5cf3      	ldrb	r3, [r6, r3]
     50a:	465a      	mov	r2, fp
     50c:	7513      	strb	r3, [r2, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     50e:	230f      	movs	r3, #15
     510:	7593      	strb	r3, [r2, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     512:	3315      	adds	r3, #21
     514:	5cf3      	ldrb	r3, [r6, r3]
     516:	2b00      	cmp	r3, #0
     518:	d011      	beq.n	53e <adc_init+0x3e2>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     51a:	8cf2      	ldrh	r2, [r6, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
     51c:	2317      	movs	r3, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     51e:	491e      	ldr	r1, [pc, #120]	; (598 <adc_init+0x43c>)
     520:	428a      	cmp	r2, r1
     522:	d830      	bhi.n	586 <adc_init+0x42a>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     524:	465b      	mov	r3, fp
     526:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     528:	8d31      	ldrh	r1, [r6, #40]	; 0x28
     52a:	2380      	movs	r3, #128	; 0x80
     52c:	011b      	lsls	r3, r3, #4
     52e:	18ca      	adds	r2, r1, r3
     530:	b292      	uxth	r2, r2
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
     532:	2317      	movs	r3, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     534:	4818      	ldr	r0, [pc, #96]	; (598 <adc_init+0x43c>)
     536:	4282      	cmp	r2, r0
     538:	d825      	bhi.n	586 <adc_init+0x42a>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     53a:	465b      	mov	r3, fp
     53c:	84d9      	strh	r1, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     53e:	4b17      	ldr	r3, [pc, #92]	; (59c <adc_init+0x440>)
     540:	6819      	ldr	r1, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     542:	0149      	lsls	r1, r1, #5
     544:	23e0      	movs	r3, #224	; 0xe0
     546:	00db      	lsls	r3, r3, #3
     548:	4019      	ands	r1, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     54a:	4b15      	ldr	r3, [pc, #84]	; (5a0 <adc_init+0x444>)
     54c:	685a      	ldr	r2, [r3, #4]
     54e:	0150      	lsls	r0, r2, #5
     550:	681a      	ldr	r2, [r3, #0]
     552:	0ed3      	lsrs	r3, r2, #27
     554:	4303      	orrs	r3, r0
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     556:	b2db      	uxtb	r3, r3
     558:	430b      	orrs	r3, r1
     55a:	465a      	mov	r2, fp
     55c:	8513      	strh	r3, [r2, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     55e:	2300      	movs	r3, #0
     560:	e011      	b.n	586 <adc_init+0x42a>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     562:	2317      	movs	r3, #23
     564:	e00f      	b.n	586 <adc_init+0x42a>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     566:	2300      	movs	r3, #0
     568:	6083      	str	r3, [r0, #8]
     56a:	60c3      	str	r3, [r0, #12]
     56c:	6103      	str	r3, [r0, #16]
	};

	module_inst->registered_callback_mask = 0;
     56e:	7683      	strb	r3, [r0, #26]
	module_inst->enabled_callback_mask = 0;
     570:	76c3      	strb	r3, [r0, #27]
	module_inst->remaining_conversions = 0;
     572:	8303      	strh	r3, [r0, #24]
	module_inst->job_status = STATUS_OK;
     574:	7703      	strb	r3, [r0, #28]

	_adc_instances[0] = module_inst;
     576:	4b0b      	ldr	r3, [pc, #44]	; (5a4 <adc_init+0x448>)
     578:	6018      	str	r0, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     57a:	232a      	movs	r3, #42	; 0x2a
     57c:	5cd3      	ldrb	r3, [r2, r3]
     57e:	2b00      	cmp	r3, #0
     580:	d100      	bne.n	584 <adc_init+0x428>
     582:	e60e      	b.n	1a2 <adc_init+0x46>
     584:	e613      	b.n	1ae <adc_init+0x52>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     586:	1c18      	adds	r0, r3, #0
     588:	b017      	add	sp, #92	; 0x5c
     58a:	bc3c      	pop	{r2, r3, r4, r5}
     58c:	4690      	mov	r8, r2
     58e:	4699      	mov	r9, r3
     590:	46a2      	mov	sl, r4
     592:	46ab      	mov	fp, r5
     594:	bdf0      	pop	{r4, r5, r6, r7, pc}
     596:	46c0      	nop			; (mov r8, r8)
     598:	00000fff 	.word	0x00000fff
     59c:	00806024 	.word	0x00806024
     5a0:	00806020 	.word	0x00806020
     5a4:	200007e4 	.word	0x200007e4

000005a8 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     5a8:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
     5aa:	4b2d      	ldr	r3, [pc, #180]	; (660 <ADC_Handler+0xb8>)
     5ac:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     5ae:	6823      	ldr	r3, [r4, #0]
     5b0:	7e1d      	ldrb	r5, [r3, #24]
     5b2:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     5b4:	07ea      	lsls	r2, r5, #31
     5b6:	d535      	bpl.n	624 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     5b8:	7ee2      	ldrb	r2, [r4, #27]
     5ba:	07d2      	lsls	r2, r2, #31
     5bc:	d532      	bpl.n	624 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
     5be:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     5c0:	07d2      	lsls	r2, r2, #31
     5c2:	d52f      	bpl.n	624 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     5c4:	2201      	movs	r2, #1
     5c6:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     5c8:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     5ca:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
     5cc:	b25b      	sxtb	r3, r3
     5ce:	2b00      	cmp	r3, #0
     5d0:	dbfb      	blt.n	5ca <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     5d2:	6961      	ldr	r1, [r4, #20]
     5d4:	1c8b      	adds	r3, r1, #2
     5d6:	6163      	str	r3, [r4, #20]
     5d8:	8b53      	ldrh	r3, [r2, #26]
     5da:	b29b      	uxth	r3, r3
     5dc:	800b      	strh	r3, [r1, #0]

			if (--module->remaining_conversions > 0) {
     5de:	8b23      	ldrh	r3, [r4, #24]
     5e0:	3b01      	subs	r3, #1
     5e2:	b29b      	uxth	r3, r3
     5e4:	8323      	strh	r3, [r4, #24]
     5e6:	2b00      	cmp	r3, #0
     5e8:	d011      	beq.n	60e <ADC_Handler+0x66>
				if (module->software_trigger == true) {
     5ea:	7f63      	ldrb	r3, [r4, #29]
     5ec:	2b00      	cmp	r3, #0
     5ee:	d019      	beq.n	624 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     5f0:	6822      	ldr	r2, [r4, #0]
     5f2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     5f4:	b25b      	sxtb	r3, r3
     5f6:	2b00      	cmp	r3, #0
     5f8:	dbfb      	blt.n	5f2 <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     5fa:	7b11      	ldrb	r1, [r2, #12]
     5fc:	2302      	movs	r3, #2
     5fe:	430b      	orrs	r3, r1
     600:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     602:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     604:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     606:	b25b      	sxtb	r3, r3
     608:	2b00      	cmp	r3, #0
     60a:	dbfb      	blt.n	604 <ADC_Handler+0x5c>
     60c:	e00a      	b.n	624 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     60e:	7f23      	ldrb	r3, [r4, #28]
     610:	2b05      	cmp	r3, #5
     612:	d107      	bne.n	624 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
     614:	2300      	movs	r3, #0
     616:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     618:	3301      	adds	r3, #1
     61a:	6822      	ldr	r2, [r4, #0]
     61c:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     61e:	1c20      	adds	r0, r4, #0
     620:	68a3      	ldr	r3, [r4, #8]
     622:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     624:	076b      	lsls	r3, r5, #29
     626:	d50b      	bpl.n	640 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     628:	2304      	movs	r3, #4
     62a:	6822      	ldr	r2, [r4, #0]
     62c:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     62e:	7ee3      	ldrb	r3, [r4, #27]
     630:	079b      	lsls	r3, r3, #30
     632:	d505      	bpl.n	640 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
     634:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     636:	079b      	lsls	r3, r3, #30
     638:	d502      	bpl.n	640 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     63a:	1c20      	adds	r0, r4, #0
     63c:	68e3      	ldr	r3, [r4, #12]
     63e:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     640:	07ab      	lsls	r3, r5, #30
     642:	d50b      	bpl.n	65c <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     644:	2302      	movs	r3, #2
     646:	6822      	ldr	r2, [r4, #0]
     648:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     64a:	7ee3      	ldrb	r3, [r4, #27]
     64c:	075b      	lsls	r3, r3, #29
     64e:	d505      	bpl.n	65c <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
     650:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     652:	075b      	lsls	r3, r3, #29
     654:	d502      	bpl.n	65c <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
     656:	6923      	ldr	r3, [r4, #16]
     658:	1c20      	adds	r0, r4, #0
     65a:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
     65c:	bd38      	pop	{r3, r4, r5, pc}
     65e:	46c0      	nop			; (mov r8, r8)
     660:	200007e4 	.word	0x200007e4

00000664 <ui_wakeup_handler>:
 * Note:
 * This interrupt is enable when the USB host enable remote wakeup feature
 * This interrupt wakeup the CPU if this one is in idle mode
 */
static void ui_wakeup_handler(void)
{
     664:	b508      	push	{r3, lr}
/*! \brief The USB driver sends a resume signal called \e "Upstream Resume"
 * This is authorized only when the remote wakeup feature is enabled by host.
 */
static inline void udc_remotewakeup(void)
{
	udd_send_remotewakeup();
     666:	4b01      	ldr	r3, [pc, #4]	; (66c <ui_wakeup_handler+0x8>)
     668:	4798      	blx	r3
	/* It is a wakeup then send wakeup USB */
	udc_remotewakeup();
	//LED_On(LED_0_PIN);
}
     66a:	bd08      	pop	{r3, pc}
     66c:	000040dd 	.word	0x000040dd

00000670 <ui_init>:
#endif

void ui_init(void)
{
     670:	b510      	push	{r4, lr}
     672:	b084      	sub	sp, #16
#ifdef USB_DEVICE_LPM_SUPPORT
	struct extint_chan_conf config_extint_chan;

	extint_chan_get_config_defaults(&config_extint_chan);
     674:	ac01      	add	r4, sp, #4
     676:	1c20      	adds	r0, r4, #0
     678:	4b0c      	ldr	r3, [pc, #48]	; (6ac <ui_init+0x3c>)
     67a:	4798      	blx	r3

	config_extint_chan.gpio_pin            = BUTTON_0_EIC_PIN;
     67c:	230f      	movs	r3, #15
     67e:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux        = BUTTON_0_EIC_MUX;
     680:	2300      	movs	r3, #0
     682:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull       = EXTINT_PULL_UP;
     684:	3301      	adds	r3, #1
     686:	7223      	strb	r3, [r4, #8]
	config_extint_chan.filter_input_signal = true;
     688:	72a3      	strb	r3, [r4, #10]
	config_extint_chan.detection_criteria  = EXTINT_DETECT_FALLING;
     68a:	3301      	adds	r3, #1
     68c:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(BUTTON_0_EIC_LINE, &config_extint_chan);
     68e:	200f      	movs	r0, #15
     690:	1c21      	adds	r1, r4, #0
     692:	4b07      	ldr	r3, [pc, #28]	; (6b0 <ui_init+0x40>)
     694:	4798      	blx	r3
	extint_register_callback(ui_wakeup_handler, BUTTON_0_EIC_LINE,
     696:	4807      	ldr	r0, [pc, #28]	; (6b4 <ui_init+0x44>)
     698:	210f      	movs	r1, #15
     69a:	2200      	movs	r2, #0
     69c:	4b06      	ldr	r3, [pc, #24]	; (6b8 <ui_init+0x48>)
     69e:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
     6a0:	200f      	movs	r0, #15
     6a2:	2100      	movs	r1, #0
     6a4:	4b05      	ldr	r3, [pc, #20]	; (6bc <ui_init+0x4c>)
     6a6:	4798      	blx	r3
#endif

	/* Initialize LEDs */
	//LED_Off(LED_0_PIN);
}
     6a8:	b004      	add	sp, #16
     6aa:	bd10      	pop	{r4, pc}
     6ac:	0000193d 	.word	0x0000193d
     6b0:	00001951 	.word	0x00001951
     6b4:	00000665 	.word	0x00000665
     6b8:	000017e5 	.word	0x000017e5
     6bc:	00001811 	.word	0x00001811

000006c0 <ui_powerdown>:

void ui_powerdown(void)
{
	//LED_Off(LED_0_PIN);
}
     6c0:	4770      	bx	lr
     6c2:	46c0      	nop			; (mov r8, r8)

000006c4 <ui_wakeup_enable>:

#ifdef USB_DEVICE_LPM_SUPPORT
void ui_wakeup_enable(void)
{
     6c4:	b508      	push	{r3, lr}
	extint_chan_enable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
     6c6:	200f      	movs	r0, #15
     6c8:	2100      	movs	r1, #0
     6ca:	4b01      	ldr	r3, [pc, #4]	; (6d0 <ui_wakeup_enable+0xc>)
     6cc:	4798      	blx	r3
}
     6ce:	bd08      	pop	{r3, pc}
     6d0:	00001811 	.word	0x00001811

000006d4 <ui_wakeup_disable>:

void ui_wakeup_disable(void)
{
     6d4:	b508      	push	{r3, lr}
	extint_chan_disable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
     6d6:	200f      	movs	r0, #15
     6d8:	2100      	movs	r1, #0
     6da:	4b01      	ldr	r3, [pc, #4]	; (6e0 <ui_wakeup_disable+0xc>)
     6dc:	4798      	blx	r3
}
     6de:	bd08      	pop	{r3, pc}
     6e0:	00001831 	.word	0x00001831

000006e4 <ui_wakeup>:
#endif // #ifdef USB_DEVICE_LPM_SUPPORT

void ui_wakeup(void)
{
	//LED_On(LED_0_PIN);
}
     6e4:	4770      	bx	lr
     6e6:	46c0      	nop			; (mov r8, r8)

000006e8 <ui_com_open>:


void ui_com_open(uint8_t port)
{
	UNUSED(port);
}
     6e8:	4770      	bx	lr
     6ea:	46c0      	nop			; (mov r8, r8)

000006ec <ui_com_close>:


void ui_com_close(uint8_t port)
{
	UNUSED(port);
}
     6ec:	4770      	bx	lr
     6ee:	46c0      	nop			; (mov r8, r8)

000006f0 <ui_com_rx_start>:


void ui_com_rx_start(void)
{

}
     6f0:	4770      	bx	lr
     6f2:	46c0      	nop			; (mov r8, r8)

000006f4 <ui_process>:
		//LED_On(LED_0_PIN);
	}
	if ((framenumber % 1000) == 500) {
		//LED_Off(LED_0_PIN);
	}
}
     6f4:	4770      	bx	lr
     6f6:	46c0      	nop			; (mov r8, r8)

000006f8 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
     6f8:	4a02      	ldr	r2, [pc, #8]	; (704 <udi_cdc_comm_disable+0xc>)
     6fa:	7813      	ldrb	r3, [r2, #0]
     6fc:	3b01      	subs	r3, #1
     6fe:	b2db      	uxtb	r3, r3
     700:	7013      	strb	r3, [r2, #0]
}
     702:	4770      	bx	lr
     704:	200003cc 	.word	0x200003cc

00000708 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
     708:	2000      	movs	r0, #0
     70a:	4770      	bx	lr

0000070c <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
     70c:	2000      	movs	r0, #0
     70e:	4770      	bx	lr

00000710 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
     710:	b508      	push	{r3, lr}
	uint8_t port = udi_cdc_setup_to_port();
	UNUSED(port);

	UDI_CDC_SET_CODING_EXT(port, (&udi_cdc_line_coding[port]));
     712:	2000      	movs	r0, #0
     714:	4901      	ldr	r1, [pc, #4]	; (71c <udi_cdc_line_coding_received+0xc>)
     716:	4b02      	ldr	r3, [pc, #8]	; (720 <udi_cdc_line_coding_received+0x10>)
     718:	4798      	blx	r3
}
     71a:	bd08      	pop	{r3, pc}
     71c:	20000134 	.word	0x20000134
     720:	00006039 	.word	0x00006039

00000724 <udi_cdc_comm_enable>:
static volatile bool udi_cdc_tx_both_buf_to_send[UDI_CDC_PORT_NB];

//@}

bool udi_cdc_comm_enable(void)
{
     724:	b508      	push	{r3, lr}
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
     726:	2200      	movs	r2, #0
     728:	4b12      	ldr	r3, [pc, #72]	; (774 <udi_cdc_comm_enable+0x50>)
     72a:	701a      	strb	r2, [r3, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
     72c:	2000      	movs	r0, #0
     72e:	4b12      	ldr	r3, [pc, #72]	; (778 <udi_cdc_comm_enable+0x54>)
     730:	801a      	strh	r2, [r3, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
     732:	4b12      	ldr	r3, [pc, #72]	; (77c <udi_cdc_comm_enable+0x58>)
     734:	21a1      	movs	r1, #161	; 0xa1
     736:	7019      	strb	r1, [r3, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
     738:	3981      	subs	r1, #129	; 0x81
     73a:	7059      	strb	r1, [r3, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
     73c:	805a      	strh	r2, [r3, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
     73e:	809a      	strh	r2, [r3, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
     740:	391e      	subs	r1, #30
     742:	80d9      	strh	r1, [r3, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
     744:	811a      	strh	r2, [r3, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
     746:	490e      	ldr	r1, [pc, #56]	; (780 <udi_cdc_comm_enable+0x5c>)
     748:	23e1      	movs	r3, #225	; 0xe1
     74a:	025b      	lsls	r3, r3, #9
     74c:	600b      	str	r3, [r1, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
     74e:	7108      	strb	r0, [r1, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
     750:	7148      	strb	r0, [r1, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
     752:	2308      	movs	r3, #8
     754:	718b      	strb	r3, [r1, #6]
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
     756:	2000      	movs	r0, #0
     758:	4b0a      	ldr	r3, [pc, #40]	; (784 <udi_cdc_comm_enable+0x60>)
     75a:	4798      	blx	r3
	if (!UDI_CDC_ENABLE_EXT(port)) {
     75c:	2000      	movs	r0, #0
     75e:	4b0a      	ldr	r3, [pc, #40]	; (788 <udi_cdc_comm_enable+0x64>)
     760:	4798      	blx	r3
     762:	2800      	cmp	r0, #0
     764:	d004      	beq.n	770 <udi_cdc_comm_enable+0x4c>
		return false;
	}
	udi_cdc_nb_comm_enabled++;
     766:	4a03      	ldr	r2, [pc, #12]	; (774 <udi_cdc_comm_enable+0x50>)
     768:	7813      	ldrb	r3, [r2, #0]
     76a:	3301      	adds	r3, #1
     76c:	b2db      	uxtb	r3, r3
     76e:	7013      	strb	r3, [r2, #0]
	return true;
}
     770:	bd08      	pop	{r3, pc}
     772:	46c0      	nop			; (mov r8, r8)
     774:	200003cc 	.word	0x200003cc
     778:	20000674 	.word	0x20000674
     77c:	200003e0 	.word	0x200003e0
     780:	20000134 	.word	0x20000134
     784:	00006039 	.word	0x00006039
     788:	00005d71 	.word	0x00005d71

0000078c <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
     78c:	b530      	push	{r4, r5, lr}
     78e:	b085      	sub	sp, #20

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
     790:	4b46      	ldr	r3, [pc, #280]	; (8ac <udi_cdc_tx_send+0x120>)
     792:	781b      	ldrb	r3, [r3, #0]
     794:	2b00      	cmp	r3, #0
     796:	d000      	beq.n	79a <udi_cdc_tx_send+0xe>
     798:	e086      	b.n	8a8 <udi_cdc_tx_send+0x11c>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
     79a:	4b45      	ldr	r3, [pc, #276]	; (8b0 <udi_cdc_tx_send+0x124>)
     79c:	4798      	blx	r3
     79e:	2800      	cmp	r0, #0
     7a0:	d006      	beq.n	7b0 <udi_cdc_tx_send+0x24>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
     7a2:	4b44      	ldr	r3, [pc, #272]	; (8b4 <udi_cdc_tx_send+0x128>)
     7a4:	881c      	ldrh	r4, [r3, #0]
     7a6:	4b44      	ldr	r3, [pc, #272]	; (8b8 <udi_cdc_tx_send+0x12c>)
     7a8:	4798      	blx	r3
     7aa:	4284      	cmp	r4, r0
     7ac:	d106      	bne.n	7bc <udi_cdc_tx_send+0x30>
     7ae:	e07b      	b.n	8a8 <udi_cdc_tx_send+0x11c>
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
     7b0:	4b40      	ldr	r3, [pc, #256]	; (8b4 <udi_cdc_tx_send+0x128>)
     7b2:	881c      	ldrh	r4, [r3, #0]
     7b4:	4b41      	ldr	r3, [pc, #260]	; (8bc <udi_cdc_tx_send+0x130>)
     7b6:	4798      	blx	r3
     7b8:	4284      	cmp	r4, r0
     7ba:	d075      	beq.n	8a8 <udi_cdc_tx_send+0x11c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     7bc:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     7c0:	425a      	negs	r2, r3
     7c2:	4153      	adcs	r3, r2
     7c4:	9303      	str	r3, [sp, #12]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     7c6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     7c8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     7cc:	2200      	movs	r2, #0
     7ce:	4b3c      	ldr	r3, [pc, #240]	; (8c0 <udi_cdc_tx_send+0x134>)
     7d0:	701a      	strb	r2, [r3, #0]
	return flags;
     7d2:	9d03      	ldr	r5, [sp, #12]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
     7d4:	4b3b      	ldr	r3, [pc, #236]	; (8c4 <udi_cdc_tx_send+0x138>)
     7d6:	781c      	ldrb	r4, [r3, #0]
     7d8:	b2e4      	uxtb	r4, r4
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
     7da:	0062      	lsls	r2, r4, #1
     7dc:	4b3a      	ldr	r3, [pc, #232]	; (8c8 <udi_cdc_tx_send+0x13c>)
     7de:	5ad3      	ldrh	r3, [r2, r3]
     7e0:	2b00      	cmp	r3, #0
     7e2:	d11d      	bne.n	820 <udi_cdc_tx_send+0x94>
		sof_zlp_counter++;
     7e4:	4a39      	ldr	r2, [pc, #228]	; (8cc <udi_cdc_tx_send+0x140>)
     7e6:	8813      	ldrh	r3, [r2, #0]
     7e8:	3301      	adds	r3, #1
     7ea:	8013      	strh	r3, [r2, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
     7ec:	4b30      	ldr	r3, [pc, #192]	; (8b0 <udi_cdc_tx_send+0x124>)
     7ee:	4798      	blx	r3
     7f0:	2800      	cmp	r0, #0
     7f2:	d103      	bne.n	7fc <udi_cdc_tx_send+0x70>
     7f4:	4b35      	ldr	r3, [pc, #212]	; (8cc <udi_cdc_tx_send+0x140>)
     7f6:	881b      	ldrh	r3, [r3, #0]
     7f8:	2b63      	cmp	r3, #99	; 0x63
     7fa:	d908      	bls.n	80e <udi_cdc_tx_send+0x82>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
     7fc:	4b2c      	ldr	r3, [pc, #176]	; (8b0 <udi_cdc_tx_send+0x124>)
     7fe:	4798      	blx	r3
     800:	2800      	cmp	r0, #0
     802:	d00d      	beq.n	820 <udi_cdc_tx_send+0x94>
     804:	4b31      	ldr	r3, [pc, #196]	; (8cc <udi_cdc_tx_send+0x140>)
     806:	881a      	ldrh	r2, [r3, #0]
     808:	4b31      	ldr	r3, [pc, #196]	; (8d0 <udi_cdc_tx_send+0x144>)
     80a:	429a      	cmp	r2, r3
     80c:	d808      	bhi.n	820 <udi_cdc_tx_send+0x94>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     80e:	2d00      	cmp	r5, #0
     810:	d04a      	beq.n	8a8 <udi_cdc_tx_send+0x11c>
		cpu_irq_enable();
     812:	2201      	movs	r2, #1
     814:	4b2a      	ldr	r3, [pc, #168]	; (8c0 <udi_cdc_tx_send+0x134>)
     816:	701a      	strb	r2, [r3, #0]
     818:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     81c:	b662      	cpsie	i
     81e:	e043      	b.n	8a8 <udi_cdc_tx_send+0x11c>
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
     820:	2200      	movs	r2, #0
     822:	4b2a      	ldr	r3, [pc, #168]	; (8cc <udi_cdc_tx_send+0x140>)
     824:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
     826:	4b2b      	ldr	r3, [pc, #172]	; (8d4 <udi_cdc_tx_send+0x148>)
     828:	781b      	ldrb	r3, [r3, #0]
     82a:	2b00      	cmp	r3, #0
     82c:	d105      	bne.n	83a <udi_cdc_tx_send+0xae>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
     82e:	4263      	negs	r3, r4
     830:	4163      	adcs	r3, r4
     832:	b2db      	uxtb	r3, r3
     834:	4a23      	ldr	r2, [pc, #140]	; (8c4 <udi_cdc_tx_send+0x138>)
     836:	7013      	strb	r3, [r2, #0]
     838:	e002      	b.n	840 <udi_cdc_tx_send+0xb4>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
     83a:	4263      	negs	r3, r4
     83c:	415c      	adcs	r4, r3
     83e:	b2e4      	uxtb	r4, r4
	}
	udi_cdc_tx_trans_ongoing[port] = true;
     840:	2201      	movs	r2, #1
     842:	4b1a      	ldr	r3, [pc, #104]	; (8ac <udi_cdc_tx_send+0x120>)
     844:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     846:	2d00      	cmp	r5, #0
     848:	d004      	beq.n	854 <udi_cdc_tx_send+0xc8>
		cpu_irq_enable();
     84a:	4b1d      	ldr	r3, [pc, #116]	; (8c0 <udi_cdc_tx_send+0x134>)
     84c:	701a      	strb	r2, [r3, #0]
     84e:	f3bf 8f5f 	dmb	sy
     852:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
     854:	1c25      	adds	r5, r4, #0
     856:	0064      	lsls	r4, r4, #1
     858:	4b1b      	ldr	r3, [pc, #108]	; (8c8 <udi_cdc_tx_send+0x13c>)
     85a:	5ae1      	ldrh	r1, [r4, r3]
     85c:	3941      	subs	r1, #65	; 0x41
     85e:	39ff      	subs	r1, #255	; 0xff
     860:	1e4b      	subs	r3, r1, #1
     862:	4199      	sbcs	r1, r3
     864:	b2cc      	uxtb	r4, r1
	if (b_short_packet) {
     866:	2c00      	cmp	r4, #0
     868:	d00d      	beq.n	886 <udi_cdc_tx_send+0xfa>
		if (udd_is_high_speed()) {
     86a:	4b11      	ldr	r3, [pc, #68]	; (8b0 <udi_cdc_tx_send+0x124>)
     86c:	4798      	blx	r3
     86e:	2800      	cmp	r0, #0
     870:	d004      	beq.n	87c <udi_cdc_tx_send+0xf0>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
     872:	4b11      	ldr	r3, [pc, #68]	; (8b8 <udi_cdc_tx_send+0x12c>)
     874:	4798      	blx	r3
     876:	4b0f      	ldr	r3, [pc, #60]	; (8b4 <udi_cdc_tx_send+0x128>)
     878:	8018      	strh	r0, [r3, #0]
     87a:	e007      	b.n	88c <udi_cdc_tx_send+0x100>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
     87c:	4b0f      	ldr	r3, [pc, #60]	; (8bc <udi_cdc_tx_send+0x130>)
     87e:	4798      	blx	r3
     880:	4b0c      	ldr	r3, [pc, #48]	; (8b4 <udi_cdc_tx_send+0x128>)
     882:	8018      	strh	r0, [r3, #0]
     884:	e002      	b.n	88c <udi_cdc_tx_send+0x100>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
     886:	2200      	movs	r2, #0
     888:	4b0a      	ldr	r3, [pc, #40]	; (8b4 <udi_cdc_tx_send+0x128>)
     88a:	801a      	strh	r2, [r3, #0]
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
     88c:	00aa      	lsls	r2, r5, #2
     88e:	1952      	adds	r2, r2, r5
     890:	0192      	lsls	r2, r2, #6
     892:	4b11      	ldr	r3, [pc, #68]	; (8d8 <udi_cdc_tx_send+0x14c>)
     894:	189a      	adds	r2, r3, r2
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
     896:	006b      	lsls	r3, r5, #1
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
     898:	490b      	ldr	r1, [pc, #44]	; (8c8 <udi_cdc_tx_send+0x13c>)
     89a:	5a5b      	ldrh	r3, [r3, r1]
     89c:	490f      	ldr	r1, [pc, #60]	; (8dc <udi_cdc_tx_send+0x150>)
     89e:	9100      	str	r1, [sp, #0]
     8a0:	2081      	movs	r0, #129	; 0x81
     8a2:	1c21      	adds	r1, r4, #0
     8a4:	4c0e      	ldr	r4, [pc, #56]	; (8e0 <udi_cdc_tx_send+0x154>)
     8a6:	47a0      	blx	r4
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
     8a8:	b005      	add	sp, #20
     8aa:	bd30      	pop	{r4, r5, pc}
     8ac:	200003dc 	.word	0x200003dc
     8b0:	00003bd5 	.word	0x00003bd5
     8b4:	200003d4 	.word	0x200003d4
     8b8:	00003be9 	.word	0x00003be9
     8bc:	00003bd9 	.word	0x00003bd9
     8c0:	200000e8 	.word	0x200000e8
     8c4:	20000140 	.word	0x20000140
     8c8:	20000144 	.word	0x20000144
     8cc:	200003d8 	.word	0x200003d8
     8d0:	0000031f 	.word	0x0000031f
     8d4:	20000670 	.word	0x20000670
     8d8:	20000148 	.word	0x20000148
     8dc:	000008e5 	.word	0x000008e5
     8e0:	00003ee1 	.word	0x00003ee1

000008e4 <udi_cdc_data_sent>:
	udi_cdc_rx_start(port);
}


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
     8e4:	b508      	push	{r3, lr}
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
     8e6:	2800      	cmp	r0, #0
     8e8:	d10d      	bne.n	906 <udi_cdc_data_sent+0x22>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
     8ea:	4b07      	ldr	r3, [pc, #28]	; (908 <udi_cdc_data_sent+0x24>)
     8ec:	781b      	ldrb	r3, [r3, #0]
     8ee:	425a      	negs	r2, r3
     8f0:	4153      	adcs	r3, r2
     8f2:	005b      	lsls	r3, r3, #1
     8f4:	2200      	movs	r2, #0
     8f6:	4905      	ldr	r1, [pc, #20]	; (90c <udi_cdc_data_sent+0x28>)
     8f8:	5258      	strh	r0, [r3, r1]
	udi_cdc_tx_both_buf_to_send[port] = false;
     8fa:	4b05      	ldr	r3, [pc, #20]	; (910 <udi_cdc_data_sent+0x2c>)
     8fc:	701a      	strb	r2, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
     8fe:	4b05      	ldr	r3, [pc, #20]	; (914 <udi_cdc_data_sent+0x30>)
     900:	701a      	strb	r2, [r3, #0]

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
     902:	4b05      	ldr	r3, [pc, #20]	; (918 <udi_cdc_data_sent+0x34>)
     904:	4798      	blx	r3
}
     906:	bd08      	pop	{r3, pc}
     908:	20000140 	.word	0x20000140
     90c:	20000144 	.word	0x20000144
     910:	20000670 	.word	0x20000670
     914:	200003dc 	.word	0x200003dc
     918:	0000078d 	.word	0x0000078d

0000091c <udi_cdc_data_sof_notify>:
{
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
     91c:	b508      	push	{r3, lr}
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
     91e:	2000      	movs	r0, #0
     920:	4b01      	ldr	r3, [pc, #4]	; (928 <udi_cdc_data_sof_notify+0xc>)
     922:	4798      	blx	r3
	port_notify++;
	if (port_notify >= UDI_CDC_PORT_NB) {
		port_notify = 0;
	}
#endif
}
     924:	bd08      	pop	{r3, pc}
     926:	46c0      	nop			; (mov r8, r8)
     928:	0000078d 	.word	0x0000078d

0000092c <udi_cdc_data_disable>:
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
}

void udi_cdc_data_disable(void)
{
     92c:	b508      	push	{r3, lr}
	uint8_t port;

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
     92e:	4a06      	ldr	r2, [pc, #24]	; (948 <udi_cdc_data_disable+0x1c>)
     930:	7813      	ldrb	r3, [r2, #0]
     932:	3b01      	subs	r3, #1
     934:	b2db      	uxtb	r3, r3
     936:	7013      	strb	r3, [r2, #0]
	port = udi_cdc_nb_data_enabled;
     938:	7810      	ldrb	r0, [r2, #0]
     93a:	b2c0      	uxtb	r0, r0
	UDI_CDC_DISABLE_EXT(port);
     93c:	4b03      	ldr	r3, [pc, #12]	; (94c <udi_cdc_data_disable+0x20>)
     93e:	4798      	blx	r3
	udi_cdc_data_running = false;
     940:	2200      	movs	r2, #0
     942:	4b03      	ldr	r3, [pc, #12]	; (950 <udi_cdc_data_disable+0x24>)
     944:	701a      	strb	r2, [r3, #0]
}
     946:	bd08      	pop	{r3, pc}
     948:	2000013d 	.word	0x2000013d
     94c:	00005d89 	.word	0x00005d89
     950:	200003d6 	.word	0x200003d6

00000954 <udi_cdc_comm_setup>:

bool udi_cdc_comm_setup(void)
{
     954:	b508      	push	{r3, lr}
	uint8_t port = udi_cdc_setup_to_port();

	if (Udd_setup_is_in()) {
     956:	4b20      	ldr	r3, [pc, #128]	; (9d8 <udi_cdc_comm_setup+0x84>)
     958:	781b      	ldrb	r3, [r3, #0]
     95a:	b25a      	sxtb	r2, r3
     95c:	2a00      	cmp	r2, #0
     95e:	da13      	bge.n	988 <udi_cdc_comm_setup+0x34>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     960:	2260      	movs	r2, #96	; 0x60
     962:	4013      	ands	r3, r2
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
     964:	2000      	movs	r0, #0
{
	uint8_t port = udi_cdc_setup_to_port();

	if (Udd_setup_is_in()) {
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     966:	2b20      	cmp	r3, #32
     968:	d134      	bne.n	9d4 <udi_cdc_comm_setup+0x80>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
     96a:	4b1b      	ldr	r3, [pc, #108]	; (9d8 <udi_cdc_comm_setup+0x84>)
     96c:	785b      	ldrb	r3, [r3, #1]
     96e:	2b21      	cmp	r3, #33	; 0x21
     970:	d12d      	bne.n	9ce <udi_cdc_comm_setup+0x7a>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
     972:	4b19      	ldr	r3, [pc, #100]	; (9d8 <udi_cdc_comm_setup+0x84>)
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
     974:	88db      	ldrh	r3, [r3, #6]
     976:	2b07      	cmp	r3, #7
     978:	d12c      	bne.n	9d4 <udi_cdc_comm_setup+0x80>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
     97a:	4b17      	ldr	r3, [pc, #92]	; (9d8 <udi_cdc_comm_setup+0x84>)
     97c:	4a17      	ldr	r2, [pc, #92]	; (9dc <udi_cdc_comm_setup+0x88>)
     97e:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
     980:	2207      	movs	r2, #7
     982:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
     984:	3001      	adds	r0, #1
     986:	e025      	b.n	9d4 <udi_cdc_comm_setup+0x80>
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     988:	2260      	movs	r2, #96	; 0x60
     98a:	4013      	ands	r3, r2
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
     98c:	2000      	movs	r0, #0
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     98e:	2b20      	cmp	r3, #32
     990:	d120      	bne.n	9d4 <udi_cdc_comm_setup+0x80>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
     992:	4b11      	ldr	r3, [pc, #68]	; (9d8 <udi_cdc_comm_setup+0x84>)
     994:	785b      	ldrb	r3, [r3, #1]
     996:	2b20      	cmp	r3, #32
     998:	d002      	beq.n	9a0 <udi_cdc_comm_setup+0x4c>
     99a:	2b22      	cmp	r3, #34	; 0x22
     99c:	d00e      	beq.n	9bc <udi_cdc_comm_setup+0x68>
     99e:	e018      	b.n	9d2 <udi_cdc_comm_setup+0x7e>
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
     9a0:	4b0d      	ldr	r3, [pc, #52]	; (9d8 <udi_cdc_comm_setup+0x84>)
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
     9a2:	88db      	ldrh	r3, [r3, #6]
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
     9a4:	2000      	movs	r0, #0
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
     9a6:	2b07      	cmp	r3, #7
     9a8:	d114      	bne.n	9d4 <udi_cdc_comm_setup+0x80>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
     9aa:	4b0b      	ldr	r3, [pc, #44]	; (9d8 <udi_cdc_comm_setup+0x84>)
     9ac:	4a0c      	ldr	r2, [pc, #48]	; (9e0 <udi_cdc_comm_setup+0x8c>)
     9ae:	611a      	str	r2, [r3, #16]
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
     9b0:	4a0a      	ldr	r2, [pc, #40]	; (9dc <udi_cdc_comm_setup+0x88>)
     9b2:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
     9b4:	2207      	movs	r2, #7
     9b6:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
     9b8:	3001      	adds	r0, #1
     9ba:	e00b      	b.n	9d4 <udi_cdc_comm_setup+0x80>
			case USB_REQ_CDC_SET_CONTROL_LINE_STATE:
				// According cdc spec 1.1 chapter 6.2.14
				UDI_CDC_SET_DTR_EXT(port, (0 !=
     9bc:	4b06      	ldr	r3, [pc, #24]	; (9d8 <udi_cdc_comm_setup+0x84>)
     9be:	885b      	ldrh	r3, [r3, #2]
     9c0:	2101      	movs	r1, #1
     9c2:	4019      	ands	r1, r3
     9c4:	2000      	movs	r0, #0
     9c6:	4b07      	ldr	r3, [pc, #28]	; (9e4 <udi_cdc_comm_setup+0x90>)
     9c8:	4798      	blx	r3
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_DTE_PRESENT)));
				UDI_CDC_SET_RTS_EXT(port, (0 !=
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
     9ca:	2001      	movs	r0, #1
     9cc:	e002      	b.n	9d4 <udi_cdc_comm_setup+0x80>
			}
		}
	}
	return false;  // request Not supported
     9ce:	2000      	movs	r0, #0
     9d0:	e000      	b.n	9d4 <udi_cdc_comm_setup+0x80>
     9d2:	2000      	movs	r0, #0
}
     9d4:	bd08      	pop	{r3, pc}
     9d6:	46c0      	nop			; (mov r8, r8)
     9d8:	20000a80 	.word	0x20000a80
     9dc:	20000134 	.word	0x20000134
     9e0:	00000711 	.word	0x00000711
     9e4:	00005da1 	.word	0x00005da1

000009e8 <udi_cdc_multi_get_nb_received_data>:
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
     9e8:	b082      	sub	sp, #8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     9ea:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     9ee:	425a      	negs	r2, r3
     9f0:	4153      	adcs	r3, r2
     9f2:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     9f4:	b672      	cpsid	i
     9f6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     9fa:	2200      	movs	r2, #0
     9fc:	4b0a      	ldr	r3, [pc, #40]	; (a28 <udi_cdc_multi_get_nb_received_data+0x40>)
     9fe:	701a      	strb	r2, [r3, #0]
	return flags;
     a00:	9a01      	ldr	r2, [sp, #4]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
     a02:	4b0a      	ldr	r3, [pc, #40]	; (a2c <udi_cdc_multi_get_nb_received_data+0x44>)
     a04:	8818      	ldrh	r0, [r3, #0]
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
     a06:	4b0a      	ldr	r3, [pc, #40]	; (a30 <udi_cdc_multi_get_nb_received_data+0x48>)
     a08:	781b      	ldrb	r3, [r3, #0]
     a0a:	005b      	lsls	r3, r3, #1
     a0c:	4909      	ldr	r1, [pc, #36]	; (a34 <udi_cdc_multi_get_nb_received_data+0x4c>)
     a0e:	5a5b      	ldrh	r3, [r3, r1]
     a10:	1a18      	subs	r0, r3, r0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     a12:	2a00      	cmp	r2, #0
     a14:	d005      	beq.n	a22 <udi_cdc_multi_get_nb_received_data+0x3a>
		cpu_irq_enable();
     a16:	2201      	movs	r2, #1
     a18:	4b03      	ldr	r3, [pc, #12]	; (a28 <udi_cdc_multi_get_nb_received_data+0x40>)
     a1a:	701a      	strb	r2, [r3, #0]
     a1c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     a20:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
     a22:	b002      	add	sp, #8
     a24:	4770      	bx	lr
     a26:	46c0      	nop			; (mov r8, r8)
     a28:	200000e8 	.word	0x200000e8
     a2c:	200003d0 	.word	0x200003d0
     a30:	2000013c 	.word	0x2000013c
     a34:	200003c8 	.word	0x200003c8

00000a38 <udi_cdc_get_nb_received_data>:

iram_size_t udi_cdc_get_nb_received_data(void)
{
     a38:	b508      	push	{r3, lr}
	return udi_cdc_multi_get_nb_received_data(0);
     a3a:	2000      	movs	r0, #0
     a3c:	4b01      	ldr	r3, [pc, #4]	; (a44 <udi_cdc_get_nb_received_data+0xc>)
     a3e:	4798      	blx	r3
}
     a40:	bd08      	pop	{r3, pc}
     a42:	46c0      	nop			; (mov r8, r8)
     a44:	000009e9 	.word	0x000009e9

00000a48 <udi_cdc_multi_is_rx_ready>:

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
     a48:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
     a4a:	4b03      	ldr	r3, [pc, #12]	; (a58 <udi_cdc_multi_is_rx_ready+0x10>)
     a4c:	4798      	blx	r3
     a4e:	1e43      	subs	r3, r0, #1
     a50:	4198      	sbcs	r0, r3
     a52:	b2c0      	uxtb	r0, r0
}
     a54:	bd08      	pop	{r3, pc}
     a56:	46c0      	nop			; (mov r8, r8)
     a58:	000009e9 	.word	0x000009e9

00000a5c <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
     a5c:	b510      	push	{r4, lr}
     a5e:	b084      	sub	sp, #16
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     a60:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     a64:	425a      	negs	r2, r3
     a66:	4153      	adcs	r3, r2
     a68:	9303      	str	r3, [sp, #12]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     a6a:	b672      	cpsid	i
     a6c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     a70:	2200      	movs	r2, #0
     a72:	4b23      	ldr	r3, [pc, #140]	; (b00 <udi_cdc_rx_start+0xa4>)
     a74:	701a      	strb	r2, [r3, #0]
	return flags;
     a76:	9b03      	ldr	r3, [sp, #12]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
     a78:	4a22      	ldr	r2, [pc, #136]	; (b04 <udi_cdc_rx_start+0xa8>)
     a7a:	7814      	ldrb	r4, [r2, #0]
     a7c:	b2e4      	uxtb	r4, r4
	if (udi_cdc_rx_trans_ongoing[port] ||
     a7e:	4a22      	ldr	r2, [pc, #136]	; (b08 <udi_cdc_rx_start+0xac>)
     a80:	7812      	ldrb	r2, [r2, #0]
     a82:	2a00      	cmp	r2, #0
     a84:	d107      	bne.n	a96 <udi_cdc_rx_start+0x3a>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
     a86:	4a21      	ldr	r2, [pc, #132]	; (b0c <udi_cdc_rx_start+0xb0>)
     a88:	8812      	ldrh	r2, [r2, #0]
     a8a:	0061      	lsls	r1, r4, #1
     a8c:	4820      	ldr	r0, [pc, #128]	; (b10 <udi_cdc_rx_start+0xb4>)
     a8e:	5a09      	ldrh	r1, [r1, r0]
     a90:	b292      	uxth	r2, r2
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
     a92:	428a      	cmp	r2, r1
     a94:	d209      	bcs.n	aaa <udi_cdc_rx_start+0x4e>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
     a96:	2000      	movs	r0, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     a98:	2b00      	cmp	r3, #0
     a9a:	d02e      	beq.n	afa <udi_cdc_rx_start+0x9e>
		cpu_irq_enable();
     a9c:	2201      	movs	r2, #1
     a9e:	4b18      	ldr	r3, [pc, #96]	; (b00 <udi_cdc_rx_start+0xa4>)
     aa0:	701a      	strb	r2, [r3, #0]
     aa2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     aa6:	b662      	cpsie	i
     aa8:	e027      	b.n	afa <udi_cdc_rx_start+0x9e>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
     aaa:	2100      	movs	r1, #0
     aac:	4a17      	ldr	r2, [pc, #92]	; (b0c <udi_cdc_rx_start+0xb0>)
     aae:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
     ab0:	4262      	negs	r2, r4
     ab2:	4162      	adcs	r2, r4
     ab4:	b2d2      	uxtb	r2, r2
     ab6:	4913      	ldr	r1, [pc, #76]	; (b04 <udi_cdc_rx_start+0xa8>)
     ab8:	700a      	strb	r2, [r1, #0]

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
     aba:	2101      	movs	r1, #1
     abc:	4a12      	ldr	r2, [pc, #72]	; (b08 <udi_cdc_rx_start+0xac>)
     abe:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     ac0:	2b00      	cmp	r3, #0
     ac2:	d005      	beq.n	ad0 <udi_cdc_rx_start+0x74>
		cpu_irq_enable();
     ac4:	2201      	movs	r2, #1
     ac6:	4b0e      	ldr	r3, [pc, #56]	; (b00 <udi_cdc_rx_start+0xa4>)
     ac8:	701a      	strb	r2, [r3, #0]
     aca:	f3bf 8f5f 	dmb	sy
     ace:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
     ad0:	2000      	movs	r0, #0
     ad2:	4b10      	ldr	r3, [pc, #64]	; (b14 <udi_cdc_rx_start+0xb8>)
     ad4:	4798      	blx	r3
     ad6:	2800      	cmp	r0, #0
     ad8:	d002      	beq.n	ae0 <udi_cdc_rx_start+0x84>
		UDI_CDC_RX_NOTIFY(port);
     ada:	2000      	movs	r0, #0
     adc:	4b0e      	ldr	r3, [pc, #56]	; (b18 <udi_cdc_rx_start+0xbc>)
     ade:	4798      	blx	r3
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
     ae0:	00a2      	lsls	r2, r4, #2
     ae2:	1912      	adds	r2, r2, r4
     ae4:	0194      	lsls	r4, r2, #6
     ae6:	4a0d      	ldr	r2, [pc, #52]	; (b1c <udi_cdc_rx_start+0xc0>)
     ae8:	1912      	adds	r2, r2, r4
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
     aea:	4b0d      	ldr	r3, [pc, #52]	; (b20 <udi_cdc_rx_start+0xc4>)
     aec:	9300      	str	r3, [sp, #0]
     aee:	2002      	movs	r0, #2
     af0:	2101      	movs	r1, #1
     af2:	23a0      	movs	r3, #160	; 0xa0
     af4:	005b      	lsls	r3, r3, #1
     af6:	4c0b      	ldr	r4, [pc, #44]	; (b24 <udi_cdc_rx_start+0xc8>)
     af8:	47a0      	blx	r4
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
     afa:	b004      	add	sp, #16
     afc:	bd10      	pop	{r4, pc}
     afe:	46c0      	nop			; (mov r8, r8)
     b00:	200000e8 	.word	0x200000e8
     b04:	2000013c 	.word	0x2000013c
     b08:	2000066c 	.word	0x2000066c
     b0c:	200003d0 	.word	0x200003d0
     b10:	200003c8 	.word	0x200003c8
     b14:	00000a49 	.word	0x00000a49
     b18:	00005f79 	.word	0x00005f79
     b1c:	200003ec 	.word	0x200003ec
     b20:	00000bb9 	.word	0x00000bb9
     b24:	00003ee1 	.word	0x00003ee1

00000b28 <udi_cdc_data_enable>:
	udi_cdc_nb_comm_enabled++;
	return true;
}

bool udi_cdc_data_enable(void)
{
     b28:	b538      	push	{r3, r4, r5, lr}
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
     b2a:	2400      	movs	r4, #0
     b2c:	4b15      	ldr	r3, [pc, #84]	; (b84 <udi_cdc_data_enable+0x5c>)
     b2e:	701c      	strb	r4, [r3, #0]
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
     b30:	4b15      	ldr	r3, [pc, #84]	; (b88 <udi_cdc_data_enable+0x60>)
     b32:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
     b34:	4b15      	ldr	r3, [pc, #84]	; (b8c <udi_cdc_data_enable+0x64>)
     b36:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
     b38:	4b15      	ldr	r3, [pc, #84]	; (b90 <udi_cdc_data_enable+0x68>)
     b3a:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
     b3c:	4b15      	ldr	r3, [pc, #84]	; (b94 <udi_cdc_data_enable+0x6c>)
     b3e:	2500      	movs	r5, #0
     b40:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
     b42:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
     b44:	4b14      	ldr	r3, [pc, #80]	; (b98 <udi_cdc_data_enable+0x70>)
     b46:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
     b48:	2000      	movs	r0, #0
     b4a:	4b14      	ldr	r3, [pc, #80]	; (b9c <udi_cdc_data_enable+0x74>)
     b4c:	4798      	blx	r3

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
     b4e:	4b14      	ldr	r3, [pc, #80]	; (ba0 <udi_cdc_data_enable+0x78>)
     b50:	701d      	strb	r5, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
     b52:	4b14      	ldr	r3, [pc, #80]	; (ba4 <udi_cdc_data_enable+0x7c>)
     b54:	701d      	strb	r5, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
     b56:	4b14      	ldr	r3, [pc, #80]	; (ba8 <udi_cdc_data_enable+0x80>)
     b58:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][1] = 0;
     b5a:	805c      	strh	r4, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
     b5c:	4b13      	ldr	r3, [pc, #76]	; (bac <udi_cdc_data_enable+0x84>)
     b5e:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
     b60:	2000      	movs	r0, #0
     b62:	4b13      	ldr	r3, [pc, #76]	; (bb0 <udi_cdc_data_enable+0x88>)
     b64:	4798      	blx	r3
     b66:	2800      	cmp	r0, #0
     b68:	d00a      	beq.n	b80 <udi_cdc_data_enable+0x58>
		return false;
	}
	udi_cdc_nb_data_enabled++;
     b6a:	4a06      	ldr	r2, [pc, #24]	; (b84 <udi_cdc_data_enable+0x5c>)
     b6c:	7813      	ldrb	r3, [r2, #0]
     b6e:	3301      	adds	r3, #1
     b70:	b2db      	uxtb	r3, r3
     b72:	7013      	strb	r3, [r2, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
     b74:	7813      	ldrb	r3, [r2, #0]
     b76:	2b01      	cmp	r3, #1
     b78:	d102      	bne.n	b80 <udi_cdc_data_enable+0x58>
		udi_cdc_data_running = true;
     b7a:	2201      	movs	r2, #1
     b7c:	4b0d      	ldr	r3, [pc, #52]	; (bb4 <udi_cdc_data_enable+0x8c>)
     b7e:	701a      	strb	r2, [r3, #0]
	}
	return true;
}
     b80:	bd38      	pop	{r3, r4, r5, pc}
     b82:	46c0      	nop			; (mov r8, r8)
     b84:	2000013d 	.word	0x2000013d
     b88:	200003dc 	.word	0x200003dc
     b8c:	20000670 	.word	0x20000670
     b90:	20000140 	.word	0x20000140
     b94:	20000144 	.word	0x20000144
     b98:	200003d4 	.word	0x200003d4
     b9c:	0000078d 	.word	0x0000078d
     ba0:	2000066c 	.word	0x2000066c
     ba4:	2000013c 	.word	0x2000013c
     ba8:	200003c8 	.word	0x200003c8
     bac:	200003d0 	.word	0x200003d0
     bb0:	00000a5d 	.word	0x00000a5d
     bb4:	200003d6 	.word	0x200003d6

00000bb8 <udi_cdc_data_received>:
			udi_cdc_data_received);
}


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
     bb8:	b510      	push	{r4, lr}
     bba:	b082      	sub	sp, #8
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
     bbc:	2800      	cmp	r0, #0
     bbe:	d11f      	bne.n	c00 <udi_cdc_data_received+0x48>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
     bc0:	4b10      	ldr	r3, [pc, #64]	; (c04 <udi_cdc_data_received+0x4c>)
     bc2:	781b      	ldrb	r3, [r3, #0]
     bc4:	4258      	negs	r0, r3
     bc6:	4143      	adcs	r3, r0
     bc8:	b2db      	uxtb	r3, r3
	if (!n) {
     bca:	2900      	cmp	r1, #0
     bcc:	d10e      	bne.n	bec <udi_cdc_data_received+0x34>
		udd_ep_run( ep,
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
     bce:	0099      	lsls	r1, r3, #2
     bd0:	18cb      	adds	r3, r1, r3
     bd2:	019b      	lsls	r3, r3, #6
     bd4:	490c      	ldr	r1, [pc, #48]	; (c08 <udi_cdc_data_received+0x50>)
     bd6:	18cb      	adds	r3, r1, r3
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
	if (!n) {
		udd_ep_run( ep,
     bd8:	490c      	ldr	r1, [pc, #48]	; (c0c <udi_cdc_data_received+0x54>)
     bda:	9100      	str	r1, [sp, #0]
     bdc:	1c10      	adds	r0, r2, #0
     bde:	2101      	movs	r1, #1
     be0:	1c1a      	adds	r2, r3, #0
     be2:	23a0      	movs	r3, #160	; 0xa0
     be4:	005b      	lsls	r3, r3, #1
     be6:	4c0a      	ldr	r4, [pc, #40]	; (c10 <udi_cdc_data_received+0x58>)
     be8:	47a0      	blx	r4
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
     bea:	e009      	b.n	c00 <udi_cdc_data_received+0x48>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
     bec:	b289      	uxth	r1, r1
     bee:	005b      	lsls	r3, r3, #1
     bf0:	4a08      	ldr	r2, [pc, #32]	; (c14 <udi_cdc_data_received+0x5c>)
     bf2:	5299      	strh	r1, [r3, r2]
	udi_cdc_rx_trans_ongoing[port] = false;
     bf4:	2200      	movs	r2, #0
     bf6:	4b08      	ldr	r3, [pc, #32]	; (c18 <udi_cdc_data_received+0x60>)
     bf8:	701a      	strb	r2, [r3, #0]
	udi_cdc_rx_start(port);
     bfa:	2000      	movs	r0, #0
     bfc:	4b07      	ldr	r3, [pc, #28]	; (c1c <udi_cdc_data_received+0x64>)
     bfe:	4798      	blx	r3
}
     c00:	b002      	add	sp, #8
     c02:	bd10      	pop	{r4, pc}
     c04:	2000013c 	.word	0x2000013c
     c08:	200003ec 	.word	0x200003ec
     c0c:	00000bb9 	.word	0x00000bb9
     c10:	00003ee1 	.word	0x00003ee1
     c14:	200003c8 	.word	0x200003c8
     c18:	2000066c 	.word	0x2000066c
     c1c:	00000a5d 	.word	0x00000a5d

00000c20 <udi_cdc_multi_read_buf>:
{
	return udi_cdc_multi_getc(0);
}

iram_size_t udi_cdc_multi_read_buf(uint8_t port, void* buf, iram_size_t size)
{
     c20:	b5f0      	push	{r4, r5, r6, r7, lr}
     c22:	465f      	mov	r7, fp
     c24:	4656      	mov	r6, sl
     c26:	464d      	mov	r5, r9
     c28:	b4e0      	push	{r5, r6, r7}
     c2a:	b082      	sub	sp, #8
     c2c:	1c0e      	adds	r6, r1, #0
     c2e:	1c15      	adds	r5, r2, #0
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     c30:	4b28      	ldr	r3, [pc, #160]	; (cd4 <udi_cdc_multi_read_buf+0xb4>)
     c32:	469b      	mov	fp, r3
     c34:	2300      	movs	r3, #0
     c36:	469a      	mov	sl, r3
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
     c38:	4b27      	ldr	r3, [pc, #156]	; (cd8 <udi_cdc_multi_read_buf+0xb8>)
     c3a:	4699      	mov	r9, r3
	buf_sel = udi_cdc_rx_buf_sel[port];
     c3c:	4f27      	ldr	r7, [pc, #156]	; (cdc <udi_cdc_multi_read_buf+0xbc>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     c3e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     c42:	425a      	negs	r2, r3
     c44:	4153      	adcs	r3, r2
     c46:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     c48:	b672      	cpsid	i
     c4a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     c4e:	465b      	mov	r3, fp
     c50:	4652      	mov	r2, sl
     c52:	701a      	strb	r2, [r3, #0]
	return flags;
     c54:	9801      	ldr	r0, [sp, #4]
#endif

udi_cdc_read_buf_loop_wait:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
     c56:	464b      	mov	r3, r9
     c58:	8819      	ldrh	r1, [r3, #0]
     c5a:	b289      	uxth	r1, r1
	buf_sel = udi_cdc_rx_buf_sel[port];
     c5c:	783b      	ldrb	r3, [r7, #0]
     c5e:	b2db      	uxtb	r3, r3
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
     c60:	005c      	lsls	r4, r3, #1
     c62:	4a1f      	ldr	r2, [pc, #124]	; (ce0 <udi_cdc_multi_read_buf+0xc0>)
     c64:	5aa2      	ldrh	r2, [r4, r2]
     c66:	b292      	uxth	r2, r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     c68:	2800      	cmp	r0, #0
     c6a:	d005      	beq.n	c78 <udi_cdc_multi_read_buf+0x58>
		cpu_irq_enable();
     c6c:	2401      	movs	r4, #1
     c6e:	4819      	ldr	r0, [pc, #100]	; (cd4 <udi_cdc_multi_read_buf+0xb4>)
     c70:	7004      	strb	r4, [r0, #0]
     c72:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     c76:	b662      	cpsie	i
	cpu_irq_restore(flags);
	while (again) {
     c78:	4291      	cmp	r1, r2
     c7a:	d305      	bcc.n	c88 <udi_cdc_multi_read_buf+0x68>
		if (!udi_cdc_data_running) {
     c7c:	4b19      	ldr	r3, [pc, #100]	; (ce4 <udi_cdc_multi_read_buf+0xc4>)
     c7e:	781b      	ldrb	r3, [r3, #0]
     c80:	2b00      	cmp	r3, #0
     c82:	d1dc      	bne.n	c3e <udi_cdc_multi_read_buf+0x1e>
     c84:	1c28      	adds	r0, r5, #0
     c86:	e01e      	b.n	cc6 <udi_cdc_multi_read_buf+0xa6>
		}
		goto udi_cdc_read_buf_loop_wait;
	}

	// Read data
	copy_nb = udi_cdc_rx_buf_nb[port][buf_sel] - pos;
     c88:	005a      	lsls	r2, r3, #1
     c8a:	4815      	ldr	r0, [pc, #84]	; (ce0 <udi_cdc_multi_read_buf+0xc0>)
     c8c:	5a12      	ldrh	r2, [r2, r0]
     c8e:	1a52      	subs	r2, r2, r1
     c90:	1e2c      	subs	r4, r5, #0
     c92:	4294      	cmp	r4, r2
     c94:	d900      	bls.n	c98 <udi_cdc_multi_read_buf+0x78>
     c96:	1c14      	adds	r4, r2, #0
	if (copy_nb>size) {
		copy_nb = size;
	}
	memcpy(ptr_buf, &udi_cdc_rx_buf[port][buf_sel][pos], copy_nb);
     c98:	009a      	lsls	r2, r3, #2
     c9a:	18d3      	adds	r3, r2, r3
     c9c:	019b      	lsls	r3, r3, #6
     c9e:	185b      	adds	r3, r3, r1
     ca0:	4911      	ldr	r1, [pc, #68]	; (ce8 <udi_cdc_multi_read_buf+0xc8>)
     ca2:	18c9      	adds	r1, r1, r3
     ca4:	1c30      	adds	r0, r6, #0
     ca6:	1c22      	adds	r2, r4, #0
     ca8:	4b10      	ldr	r3, [pc, #64]	; (cec <udi_cdc_multi_read_buf+0xcc>)
     caa:	4798      	blx	r3
	udi_cdc_rx_pos[port] += copy_nb;
     cac:	4a0a      	ldr	r2, [pc, #40]	; (cd8 <udi_cdc_multi_read_buf+0xb8>)
     cae:	8813      	ldrh	r3, [r2, #0]
     cb0:	191b      	adds	r3, r3, r4
     cb2:	b29b      	uxth	r3, r3
     cb4:	8013      	strh	r3, [r2, #0]
	ptr_buf += copy_nb;
     cb6:	1936      	adds	r6, r6, r4
	size -= copy_nb;
     cb8:	1b2d      	subs	r5, r5, r4
	udi_cdc_rx_start(port);
     cba:	2000      	movs	r0, #0
     cbc:	4b0c      	ldr	r3, [pc, #48]	; (cf0 <udi_cdc_multi_read_buf+0xd0>)
     cbe:	4798      	blx	r3

	if (size) {
     cc0:	2d00      	cmp	r5, #0
     cc2:	d1bc      	bne.n	c3e <udi_cdc_multi_read_buf+0x1e>
		goto udi_cdc_read_buf_loop_wait;
	}
	return 0;
     cc4:	2000      	movs	r0, #0
}
     cc6:	b002      	add	sp, #8
     cc8:	bc1c      	pop	{r2, r3, r4}
     cca:	4691      	mov	r9, r2
     ccc:	469a      	mov	sl, r3
     cce:	46a3      	mov	fp, r4
     cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     cd2:	46c0      	nop			; (mov r8, r8)
     cd4:	200000e8 	.word	0x200000e8
     cd8:	200003d0 	.word	0x200003d0
     cdc:	2000013c 	.word	0x2000013c
     ce0:	200003c8 	.word	0x200003c8
     ce4:	200003d6 	.word	0x200003d6
     ce8:	200003ec 	.word	0x200003ec
     cec:	000087b5 	.word	0x000087b5
     cf0:	00000a5d 	.word	0x00000a5d

00000cf4 <udi_cdc_read_buf>:
{
	return udi_cdc_multi_read_no_polling(0, buf, size);
}

iram_size_t udi_cdc_read_buf(void* buf, iram_size_t size)
{
     cf4:	b508      	push	{r3, lr}
     cf6:	1c03      	adds	r3, r0, #0
     cf8:	1c0a      	adds	r2, r1, #0
	return udi_cdc_multi_read_buf(0, buf, size);
     cfa:	2000      	movs	r0, #0
     cfc:	1c19      	adds	r1, r3, #0
     cfe:	4b01      	ldr	r3, [pc, #4]	; (d04 <udi_cdc_read_buf+0x10>)
     d00:	4798      	blx	r3
}
     d02:	bd08      	pop	{r3, pc}
     d04:	00000c21 	.word	0x00000c21

00000d08 <udi_cdc_multi_get_free_tx_buffer>:

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
     d08:	b082      	sub	sp, #8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     d0a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     d0e:	425a      	negs	r2, r3
     d10:	4153      	adcs	r3, r2
     d12:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     d14:	b672      	cpsid	i
     d16:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     d1a:	2200      	movs	r2, #0
     d1c:	4b15      	ldr	r3, [pc, #84]	; (d74 <udi_cdc_multi_get_free_tx_buffer+0x6c>)
     d1e:	701a      	strb	r2, [r3, #0]
	return flags;
     d20:	9a01      	ldr	r2, [sp, #4]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
     d22:	4b15      	ldr	r3, [pc, #84]	; (d78 <udi_cdc_multi_get_free_tx_buffer+0x70>)
     d24:	781b      	ldrb	r3, [r3, #0]
     d26:	b2db      	uxtb	r3, r3
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
     d28:	0058      	lsls	r0, r3, #1
     d2a:	4914      	ldr	r1, [pc, #80]	; (d7c <udi_cdc_multi_get_free_tx_buffer+0x74>)
     d2c:	5a40      	ldrh	r0, [r0, r1]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
     d2e:	21a0      	movs	r1, #160	; 0xa0
     d30:	0049      	lsls	r1, r1, #1
     d32:	4288      	cmp	r0, r1
     d34:	d110      	bne.n	d58 <udi_cdc_multi_get_free_tx_buffer+0x50>
		if ((!udi_cdc_tx_trans_ongoing[port])
     d36:	4912      	ldr	r1, [pc, #72]	; (d80 <udi_cdc_multi_get_free_tx_buffer+0x78>)
     d38:	7809      	ldrb	r1, [r1, #0]
     d3a:	2900      	cmp	r1, #0
     d3c:	d10c      	bne.n	d58 <udi_cdc_multi_get_free_tx_buffer+0x50>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
     d3e:	4911      	ldr	r1, [pc, #68]	; (d84 <udi_cdc_multi_get_free_tx_buffer+0x7c>)
     d40:	7809      	ldrb	r1, [r1, #0]
     d42:	2900      	cmp	r1, #0
     d44:	d108      	bne.n	d58 <udi_cdc_multi_get_free_tx_buffer+0x50>
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
     d46:	2001      	movs	r0, #1
     d48:	490e      	ldr	r1, [pc, #56]	; (d84 <udi_cdc_multi_get_free_tx_buffer+0x7c>)
     d4a:	7008      	strb	r0, [r1, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
     d4c:	4259      	negs	r1, r3
     d4e:	414b      	adcs	r3, r1
     d50:	b2db      	uxtb	r3, r3
     d52:	4909      	ldr	r1, [pc, #36]	; (d78 <udi_cdc_multi_get_free_tx_buffer+0x70>)
     d54:	700b      	strb	r3, [r1, #0]
			buf_sel_nb = 0;
     d56:	2000      	movs	r0, #0
		}
	}
	retval = UDI_CDC_TX_BUFFERS - buf_sel_nb;  
     d58:	23a0      	movs	r3, #160	; 0xa0
     d5a:	005b      	lsls	r3, r3, #1
     d5c:	1a18      	subs	r0, r3, r0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     d5e:	2a00      	cmp	r2, #0
     d60:	d005      	beq.n	d6e <udi_cdc_multi_get_free_tx_buffer+0x66>
		cpu_irq_enable();
     d62:	2201      	movs	r2, #1
     d64:	4b03      	ldr	r3, [pc, #12]	; (d74 <udi_cdc_multi_get_free_tx_buffer+0x6c>)
     d66:	701a      	strb	r2, [r3, #0]
     d68:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     d6c:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return retval;
}
     d6e:	b002      	add	sp, #8
     d70:	4770      	bx	lr
     d72:	46c0      	nop			; (mov r8, r8)
     d74:	200000e8 	.word	0x200000e8
     d78:	20000140 	.word	0x20000140
     d7c:	20000144 	.word	0x20000144
     d80:	200003dc 	.word	0x200003dc
     d84:	20000670 	.word	0x20000670

00000d88 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
     d88:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
     d8a:	4b03      	ldr	r3, [pc, #12]	; (d98 <udi_cdc_multi_is_tx_ready+0x10>)
     d8c:	4798      	blx	r3
     d8e:	1e43      	subs	r3, r0, #1
     d90:	4198      	sbcs	r0, r3
     d92:	b2c0      	uxtb	r0, r0
}
     d94:	bd08      	pop	{r3, pc}
     d96:	46c0      	nop			; (mov r8, r8)
     d98:	00000d09 	.word	0x00000d09

00000d9c <udi_cdc_multi_write_buf>:
{
	return udi_cdc_multi_putc(0, value);
}

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
     d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d9e:	465f      	mov	r7, fp
     da0:	4656      	mov	r6, sl
     da2:	464d      	mov	r5, r9
     da4:	4644      	mov	r4, r8
     da6:	b4f0      	push	{r4, r5, r6, r7}
     da8:	b083      	sub	sp, #12
     daa:	4688      	mov	r8, r1
     dac:	1c17      	adds	r7, r2, #0

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
     dae:	4b27      	ldr	r3, [pc, #156]	; (e4c <udi_cdc_multi_write_buf+0xb0>)
     db0:	799b      	ldrb	r3, [r3, #6]
     db2:	2b09      	cmp	r3, #9
     db4:	d100      	bne.n	db8 <udi_cdc_multi_write_buf+0x1c>
		size *=2;
     db6:	0057      	lsls	r7, r2, #1
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
     db8:	4b25      	ldr	r3, [pc, #148]	; (e50 <udi_cdc_multi_write_buf+0xb4>)
     dba:	4699      	mov	r9, r3
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
     dbc:	4b25      	ldr	r3, [pc, #148]	; (e54 <udi_cdc_multi_write_buf+0xb8>)
     dbe:	469b      	mov	fp, r3
     dc0:	2000      	movs	r0, #0
     dc2:	47c8      	blx	r9
     dc4:	2800      	cmp	r0, #0
     dc6:	d105      	bne.n	dd4 <udi_cdc_multi_write_buf+0x38>
		if (!udi_cdc_data_running) {
     dc8:	4b23      	ldr	r3, [pc, #140]	; (e58 <udi_cdc_multi_write_buf+0xbc>)
     dca:	781b      	ldrb	r3, [r3, #0]
     dcc:	2b00      	cmp	r3, #0
     dce:	d1f7      	bne.n	dc0 <udi_cdc_multi_write_buf+0x24>
     dd0:	1c38      	adds	r0, r7, #0
     dd2:	e034      	b.n	e3e <udi_cdc_multi_write_buf+0xa2>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     dd4:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
     dd8:	425a      	negs	r2, r3
     dda:	4153      	adcs	r3, r2
     ddc:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     dde:	b672      	cpsid	i
     de0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
     de4:	2300      	movs	r3, #0
     de6:	465a      	mov	r2, fp
     de8:	7013      	strb	r3, [r2, #0]
	return flags;
     dea:	9b01      	ldr	r3, [sp, #4]
     dec:	469a      	mov	sl, r3
		goto udi_cdc_write_buf_loop_wait;
	}

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
     dee:	4b1b      	ldr	r3, [pc, #108]	; (e5c <udi_cdc_multi_write_buf+0xc0>)
     df0:	781c      	ldrb	r4, [r3, #0]
     df2:	b2e4      	uxtb	r4, r4
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
     df4:	0062      	lsls	r2, r4, #1
     df6:	4b1a      	ldr	r3, [pc, #104]	; (e60 <udi_cdc_multi_write_buf+0xc4>)
     df8:	5ad5      	ldrh	r5, [r2, r3]
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
     dfa:	23a0      	movs	r3, #160	; 0xa0
     dfc:	005b      	lsls	r3, r3, #1
     dfe:	1b5b      	subs	r3, r3, r5
     e00:	1e3e      	subs	r6, r7, #0
     e02:	429e      	cmp	r6, r3
     e04:	d900      	bls.n	e08 <udi_cdc_multi_write_buf+0x6c>
     e06:	1c1e      	adds	r6, r3, #0
	if (copy_nb > size) {
		copy_nb = size;
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
     e08:	00a0      	lsls	r0, r4, #2
     e0a:	1900      	adds	r0, r0, r4
     e0c:	0180      	lsls	r0, r0, #6
     e0e:	1940      	adds	r0, r0, r5
     e10:	4b14      	ldr	r3, [pc, #80]	; (e64 <udi_cdc_multi_write_buf+0xc8>)
     e12:	1818      	adds	r0, r3, r0
     e14:	4641      	mov	r1, r8
     e16:	1c32      	adds	r2, r6, #0
     e18:	4b13      	ldr	r3, [pc, #76]	; (e68 <udi_cdc_multi_write_buf+0xcc>)
     e1a:	4798      	blx	r3
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
     e1c:	0064      	lsls	r4, r4, #1
     e1e:	19ad      	adds	r5, r5, r6
     e20:	4b0f      	ldr	r3, [pc, #60]	; (e60 <udi_cdc_multi_write_buf+0xc4>)
     e22:	52e5      	strh	r5, [r4, r3]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
     e24:	4653      	mov	r3, sl
     e26:	2b00      	cmp	r3, #0
     e28:	d005      	beq.n	e36 <udi_cdc_multi_write_buf+0x9a>
		cpu_irq_enable();
     e2a:	2201      	movs	r2, #1
     e2c:	4b09      	ldr	r3, [pc, #36]	; (e54 <udi_cdc_multi_write_buf+0xb8>)
     e2e:	701a      	strb	r2, [r3, #0]
     e30:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     e34:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
     e36:	44b0      	add	r8, r6
	size -= copy_nb;
     e38:	1bbf      	subs	r7, r7, r6

	if (size) {
     e3a:	d1c1      	bne.n	dc0 <udi_cdc_multi_write_buf+0x24>
		goto udi_cdc_write_buf_loop_wait;
	}

	return 0;
     e3c:	2000      	movs	r0, #0
}
     e3e:	b003      	add	sp, #12
     e40:	bc3c      	pop	{r2, r3, r4, r5}
     e42:	4690      	mov	r8, r2
     e44:	4699      	mov	r9, r3
     e46:	46a2      	mov	sl, r4
     e48:	46ab      	mov	fp, r5
     e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e4c:	20000134 	.word	0x20000134
     e50:	00000d89 	.word	0x00000d89
     e54:	200000e8 	.word	0x200000e8
     e58:	200003d6 	.word	0x200003d6
     e5c:	20000140 	.word	0x20000140
     e60:	20000144 	.word	0x20000144
     e64:	20000148 	.word	0x20000148
     e68:	000087b5 	.word	0x000087b5

00000e6c <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
     e6c:	b508      	push	{r3, lr}
     e6e:	1c03      	adds	r3, r0, #0
     e70:	1c0a      	adds	r2, r1, #0
	return udi_cdc_multi_write_buf(0, buf, size);
     e72:	2000      	movs	r0, #0
     e74:	1c19      	adds	r1, r3, #0
     e76:	4b01      	ldr	r3, [pc, #4]	; (e7c <udi_cdc_write_buf+0x10>)
     e78:	4798      	blx	r3
}
     e7a:	bd08      	pop	{r3, pc}
     e7c:	00000d9d 	.word	0x00000d9d

00000e80 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
     e80:	b510      	push	{r4, lr}
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
     e82:	4b11      	ldr	r3, [pc, #68]	; (ec8 <udc_next_desc_in_iface+0x48>)
     e84:	681b      	ldr	r3, [r3, #0]
     e86:	681c      	ldr	r4, [r3, #0]
     e88:	78a3      	ldrb	r3, [r4, #2]
     e8a:	78e2      	ldrb	r2, [r4, #3]
     e8c:	0212      	lsls	r2, r2, #8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
     e8e:	431a      	orrs	r2, r3
     e90:	18a2      	adds	r2, r4, r2
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
     e92:	7803      	ldrb	r3, [r0, #0]
     e94:	18c0      	adds	r0, r0, r3
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
     e96:	4290      	cmp	r0, r2
     e98:	d210      	bcs.n	ebc <udc_next_desc_in_iface+0x3c>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
     e9a:	7843      	ldrb	r3, [r0, #1]
     e9c:	2b04      	cmp	r3, #4
     e9e:	d00f      	beq.n	ec0 <udc_next_desc_in_iface+0x40>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
     ea0:	428b      	cmp	r3, r1
     ea2:	d105      	bne.n	eb0 <udc_next_desc_in_iface+0x30>
     ea4:	e00f      	b.n	ec6 <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
     ea6:	7843      	ldrb	r3, [r0, #1]
     ea8:	2b04      	cmp	r3, #4
     eaa:	d00b      	beq.n	ec4 <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
     eac:	428b      	cmp	r3, r1
     eae:	d00a      	beq.n	ec6 <udc_next_desc_in_iface+0x46>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
     eb0:	7803      	ldrb	r3, [r0, #0]
     eb2:	18c0      	adds	r0, r0, r3
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
     eb4:	4290      	cmp	r0, r2
     eb6:	d3f6      	bcc.n	ea6 <udc_next_desc_in_iface+0x26>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
     eb8:	2000      	movs	r0, #0
     eba:	e004      	b.n	ec6 <udc_next_desc_in_iface+0x46>
     ebc:	2000      	movs	r0, #0
     ebe:	e002      	b.n	ec6 <udc_next_desc_in_iface+0x46>
     ec0:	2000      	movs	r0, #0
     ec2:	e000      	b.n	ec6 <udc_next_desc_in_iface+0x46>
     ec4:	2000      	movs	r0, #0
}
     ec6:	bd10      	pop	{r4, pc}
     ec8:	20000678 	.word	0x20000678

00000ecc <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
     ecc:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
     ece:	4b03      	ldr	r3, [pc, #12]	; (edc <udc_valid_address+0x10>)
     ed0:	885b      	ldrh	r3, [r3, #2]
     ed2:	207f      	movs	r0, #127	; 0x7f
     ed4:	4018      	ands	r0, r3
     ed6:	4b02      	ldr	r3, [pc, #8]	; (ee0 <udc_valid_address+0x14>)
     ed8:	4798      	blx	r3
}
     eda:	bd08      	pop	{r3, pc}
     edc:	20000a80 	.word	0x20000a80
     ee0:	000040bd 	.word	0x000040bd

00000ee4 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
     ee4:	b510      	push	{r4, lr}
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
     ee6:	4b16      	ldr	r3, [pc, #88]	; (f40 <udc_update_iface_desc+0x5c>)
     ee8:	781b      	ldrb	r3, [r3, #0]
		return false;
     eea:	2200      	movs	r2, #0
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
     eec:	2b00      	cmp	r3, #0
     eee:	d024      	beq.n	f3a <udc_update_iface_desc+0x56>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     ef0:	4b14      	ldr	r3, [pc, #80]	; (f44 <udc_update_iface_desc+0x60>)
     ef2:	681b      	ldr	r3, [r3, #0]
     ef4:	681b      	ldr	r3, [r3, #0]
     ef6:	791c      	ldrb	r4, [r3, #4]
     ef8:	4284      	cmp	r4, r0
     efa:	d91e      	bls.n	f3a <udc_update_iface_desc+0x56>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
     efc:	4a12      	ldr	r2, [pc, #72]	; (f48 <udc_update_iface_desc+0x64>)
     efe:	6013      	str	r3, [r2, #0]
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
     f00:	789a      	ldrb	r2, [r3, #2]
     f02:	78dc      	ldrb	r4, [r3, #3]
     f04:	0224      	lsls	r4, r4, #8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
     f06:	4314      	orrs	r4, r2
     f08:	191c      	adds	r4, r3, r4
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
     f0a:	42a3      	cmp	r3, r4
     f0c:	d214      	bcs.n	f38 <udc_update_iface_desc+0x54>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
     f0e:	785a      	ldrb	r2, [r3, #1]
     f10:	2a04      	cmp	r2, #4
     f12:	d109      	bne.n	f28 <udc_update_iface_desc+0x44>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
     f14:	789a      	ldrb	r2, [r3, #2]
     f16:	4282      	cmp	r2, r0
     f18:	d106      	bne.n	f28 <udc_update_iface_desc+0x44>
     f1a:	78da      	ldrb	r2, [r3, #3]
     f1c:	428a      	cmp	r2, r1
     f1e:	d103      	bne.n	f28 <udc_update_iface_desc+0x44>
     f20:	4a09      	ldr	r2, [pc, #36]	; (f48 <udc_update_iface_desc+0x64>)
     f22:	6013      	str	r3, [r2, #0]
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
     f24:	2201      	movs	r2, #1
     f26:	e008      	b.n	f3a <udc_update_iface_desc+0x56>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
     f28:	781a      	ldrb	r2, [r3, #0]
     f2a:	189b      	adds	r3, r3, r2
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
     f2c:	42a3      	cmp	r3, r4
     f2e:	d3ee      	bcc.n	f0e <udc_update_iface_desc+0x2a>
     f30:	4a05      	ldr	r2, [pc, #20]	; (f48 <udc_update_iface_desc+0x64>)
     f32:	6013      	str	r3, [r2, #0]
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
     f34:	2200      	movs	r2, #0
     f36:	e000      	b.n	f3a <udc_update_iface_desc+0x56>
     f38:	2200      	movs	r2, #0
}
     f3a:	1c10      	adds	r0, r2, #0
     f3c:	bd10      	pop	{r4, pc}
     f3e:	46c0      	nop			; (mov r8, r8)
     f40:	20000684 	.word	0x20000684
     f44:	20000678 	.word	0x20000678
     f48:	20000688 	.word	0x20000688

00000f4c <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
     f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
     f4e:	4647      	mov	r7, r8
     f50:	b480      	push	{r7}
     f52:	1c04      	adds	r4, r0, #0
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     f54:	2100      	movs	r1, #0
     f56:	4b12      	ldr	r3, [pc, #72]	; (fa0 <udc_iface_disable+0x54>)
     f58:	4798      	blx	r3
     f5a:	1e05      	subs	r5, r0, #0
     f5c:	d01c      	beq.n	f98 <udc_iface_disable+0x4c>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     f5e:	4b11      	ldr	r3, [pc, #68]	; (fa4 <udc_iface_disable+0x58>)
     f60:	681b      	ldr	r3, [r3, #0]
     f62:	685b      	ldr	r3, [r3, #4]
     f64:	00a2      	lsls	r2, r4, #2
     f66:	58d3      	ldr	r3, [r2, r3]
     f68:	4698      	mov	r8, r3

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     f6a:	68db      	ldr	r3, [r3, #12]
     f6c:	4798      	blx	r3
     f6e:	1c01      	adds	r1, r0, #0
     f70:	1c20      	adds	r0, r4, #0
     f72:	4b0b      	ldr	r3, [pc, #44]	; (fa0 <udc_iface_disable+0x54>)
     f74:	4798      	blx	r3
     f76:	1e05      	subs	r5, r0, #0
     f78:	d00e      	beq.n	f98 <udc_iface_disable+0x4c>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
     f7a:	4b0b      	ldr	r3, [pc, #44]	; (fa8 <udc_iface_disable+0x5c>)
     f7c:	681c      	ldr	r4, [r3, #0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     f7e:	4e0b      	ldr	r6, [pc, #44]	; (fac <udc_iface_disable+0x60>)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
     f80:	4f0b      	ldr	r7, [pc, #44]	; (fb0 <udc_iface_disable+0x64>)
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     f82:	1c20      	adds	r0, r4, #0
     f84:	2105      	movs	r1, #5
     f86:	47b0      	blx	r6
     f88:	1e04      	subs	r4, r0, #0
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
     f8a:	d002      	beq.n	f92 <udc_iface_disable+0x46>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
     f8c:	7880      	ldrb	r0, [r0, #2]
     f8e:	47b8      	blx	r7
		}
     f90:	e7f7      	b.n	f82 <udc_iface_disable+0x36>
	}
#endif

	// Disable interface
	udi_api->disable();
     f92:	4643      	mov	r3, r8
     f94:	685b      	ldr	r3, [r3, #4]
     f96:	4798      	blx	r3
	return true;
}
     f98:	1c28      	adds	r0, r5, #0
     f9a:	bc04      	pop	{r2}
     f9c:	4690      	mov	r8, r2
     f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fa0:	00000ee5 	.word	0x00000ee5
     fa4:	20000678 	.word	0x20000678
     fa8:	20000688 	.word	0x20000688
     fac:	00000e81 	.word	0x00000e81
     fb0:	00003bf9 	.word	0x00003bf9

00000fb4 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
     fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     fb6:	1c05      	adds	r5, r0, #0
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
     fb8:	4b0f      	ldr	r3, [pc, #60]	; (ff8 <udc_iface_enable+0x44>)
     fba:	4798      	blx	r3
     fbc:	2800      	cmp	r0, #0
     fbe:	d019      	beq.n	ff4 <udc_iface_enable+0x40>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
     fc0:	4b0e      	ldr	r3, [pc, #56]	; (ffc <udc_iface_enable+0x48>)
     fc2:	681c      	ldr	r4, [r3, #0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     fc4:	4e0e      	ldr	r6, [pc, #56]	; (1000 <udc_iface_enable+0x4c>)
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
     fc6:	4f0f      	ldr	r7, [pc, #60]	; (1004 <udc_iface_enable+0x50>)

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     fc8:	1c20      	adds	r0, r4, #0
     fca:	2105      	movs	r1, #5
     fcc:	47b0      	blx	r6
     fce:	1e04      	subs	r4, r0, #0
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
     fd0:	d009      	beq.n	fe6 <udc_iface_enable+0x32>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
     fd2:	7880      	ldrb	r0, [r0, #2]
     fd4:	78e1      	ldrb	r1, [r4, #3]
     fd6:	7923      	ldrb	r3, [r4, #4]
     fd8:	7962      	ldrb	r2, [r4, #5]
     fda:	0212      	lsls	r2, r2, #8
     fdc:	431a      	orrs	r2, r3
     fde:	47b8      	blx	r7
     fe0:	2800      	cmp	r0, #0
     fe2:	d1f1      	bne.n	fc8 <udc_iface_enable+0x14>
     fe4:	e006      	b.n	ff4 <udc_iface_enable+0x40>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
     fe6:	4b08      	ldr	r3, [pc, #32]	; (1008 <udc_iface_enable+0x54>)
     fe8:	681b      	ldr	r3, [r3, #0]
     fea:	685b      	ldr	r3, [r3, #4]
     fec:	00ad      	lsls	r5, r5, #2
     fee:	58eb      	ldr	r3, [r5, r3]
     ff0:	681b      	ldr	r3, [r3, #0]
     ff2:	4798      	blx	r3
}
     ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ff6:	46c0      	nop			; (mov r8, r8)
     ff8:	00000ee5 	.word	0x00000ee5
     ffc:	20000688 	.word	0x20000688
    1000:	00000e81 	.word	0x00000e81
    1004:	00003c51 	.word	0x00003c51
    1008:	20000678 	.word	0x20000678

0000100c <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
    100c:	b508      	push	{r3, lr}
	udd_enable();
    100e:	4b01      	ldr	r3, [pc, #4]	; (1014 <udc_start+0x8>)
    1010:	4798      	blx	r3
}
    1012:	bd08      	pop	{r3, pc}
    1014:	00004221 	.word	0x00004221

00001018 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
    1018:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
    101a:	4b0e      	ldr	r3, [pc, #56]	; (1054 <udc_reset+0x3c>)
    101c:	781b      	ldrb	r3, [r3, #0]
    101e:	2b00      	cmp	r3, #0
    1020:	d011      	beq.n	1046 <udc_reset+0x2e>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1022:	4b0d      	ldr	r3, [pc, #52]	; (1058 <udc_reset+0x40>)
    1024:	681b      	ldr	r3, [r3, #0]
    1026:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1028:	791b      	ldrb	r3, [r3, #4]
    102a:	2b00      	cmp	r3, #0
    102c:	d00b      	beq.n	1046 <udc_reset+0x2e>
    102e:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
    1030:	4e0a      	ldr	r6, [pc, #40]	; (105c <udc_reset+0x44>)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1032:	4d09      	ldr	r5, [pc, #36]	; (1058 <udc_reset+0x40>)
				iface_num++) {
			udc_iface_disable(iface_num);
    1034:	1c20      	adds	r0, r4, #0
    1036:	47b0      	blx	r6
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1038:	3401      	adds	r4, #1
    103a:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    103c:	682b      	ldr	r3, [r5, #0]
    103e:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1040:	791b      	ldrb	r3, [r3, #4]
    1042:	42a3      	cmp	r3, r4
    1044:	d8f6      	bhi.n	1034 <udc_reset+0x1c>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
    1046:	2200      	movs	r2, #0
    1048:	4b02      	ldr	r3, [pc, #8]	; (1054 <udc_reset+0x3c>)
    104a:	701a      	strb	r2, [r3, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
    104c:	3201      	adds	r2, #1
    104e:	4b04      	ldr	r3, [pc, #16]	; (1060 <udc_reset+0x48>)
    1050:	801a      	strh	r2, [r3, #0]
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
    1052:	bd70      	pop	{r4, r5, r6, pc}
    1054:	20000684 	.word	0x20000684
    1058:	20000678 	.word	0x20000678
    105c:	00000f4d 	.word	0x00000f4d
    1060:	20000680 	.word	0x20000680

00001064 <udc_sof_notify>:

void udc_sof_notify(void)
{
    1064:	b538      	push	{r3, r4, r5, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
    1066:	4b0d      	ldr	r3, [pc, #52]	; (109c <udc_sof_notify+0x38>)
    1068:	781b      	ldrb	r3, [r3, #0]
    106a:	2b00      	cmp	r3, #0
    106c:	d015      	beq.n	109a <udc_sof_notify+0x36>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    106e:	4b0c      	ldr	r3, [pc, #48]	; (10a0 <udc_sof_notify+0x3c>)
    1070:	681b      	ldr	r3, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1072:	681a      	ldr	r2, [r3, #0]
    1074:	7912      	ldrb	r2, [r2, #4]
    1076:	2a00      	cmp	r2, #0
    1078:	d00f      	beq.n	109a <udc_sof_notify+0x36>
    107a:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    107c:	4d08      	ldr	r5, [pc, #32]	; (10a0 <udc_sof_notify+0x3c>)
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    107e:	685b      	ldr	r3, [r3, #4]
    1080:	00a2      	lsls	r2, r4, #2
    1082:	58d3      	ldr	r3, [r2, r3]
    1084:	691b      	ldr	r3, [r3, #16]
    1086:	2b00      	cmp	r3, #0
    1088:	d000      	beq.n	108c <udc_sof_notify+0x28>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    108a:	4798      	blx	r3
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    108c:	3401      	adds	r4, #1
    108e:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1090:	682b      	ldr	r3, [r5, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1092:	681a      	ldr	r2, [r3, #0]
    1094:	7912      	ldrb	r2, [r2, #4]
    1096:	42a2      	cmp	r2, r4
    1098:	d8f1      	bhi.n	107e <udc_sof_notify+0x1a>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    109a:	bd38      	pop	{r3, r4, r5, pc}
    109c:	20000684 	.word	0x20000684
    10a0:	20000678 	.word	0x20000678

000010a4 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    10a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    10a6:	4bbd      	ldr	r3, [pc, #756]	; (139c <udc_process_setup+0x2f8>)
    10a8:	2200      	movs	r2, #0
    10aa:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
    10ac:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
    10ae:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
    10b0:	781b      	ldrb	r3, [r3, #0]
    10b2:	b25a      	sxtb	r2, r3
    10b4:	2a00      	cmp	r2, #0
    10b6:	db00      	blt.n	10ba <udc_process_setup+0x16>
    10b8:	e1f6      	b.n	14a8 <udc_process_setup+0x404>
		if (udd_g_ctrlreq.req.wLength == 0) {
    10ba:	4ab8      	ldr	r2, [pc, #736]	; (139c <udc_process_setup+0x2f8>)
    10bc:	88d2      	ldrh	r2, [r2, #6]
			return false; // Error from USB host
    10be:	2000      	movs	r0, #0
	udd_g_ctrlreq.payload_size = 0;
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
    10c0:	2a00      	cmp	r2, #0
    10c2:	d000      	beq.n	10c6 <udc_process_setup+0x22>
    10c4:	e1f4      	b.n	14b0 <udc_process_setup+0x40c>
    10c6:	e1f8      	b.n	14ba <udc_process_setup+0x416>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    10c8:	211f      	movs	r1, #31
    10ca:	400b      	ands	r3, r1
    10cc:	d17b      	bne.n	11c6 <udc_process_setup+0x122>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    10ce:	49b3      	ldr	r1, [pc, #716]	; (139c <udc_process_setup+0x2f8>)
    10d0:	7849      	ldrb	r1, [r1, #1]
    10d2:	2906      	cmp	r1, #6
    10d4:	d00b      	beq.n	10ee <udc_process_setup+0x4a>
    10d6:	2908      	cmp	r1, #8
    10d8:	d06d      	beq.n	11b6 <udc_process_setup+0x112>
    10da:	2900      	cmp	r1, #0
    10dc:	d173      	bne.n	11c6 <udc_process_setup+0x122>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    10de:	2a02      	cmp	r2, #2
    10e0:	d000      	beq.n	10e4 <udc_process_setup+0x40>
    10e2:	e18e      	b.n	1402 <udc_process_setup+0x35e>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    10e4:	48ae      	ldr	r0, [pc, #696]	; (13a0 <udc_process_setup+0x2fc>)
    10e6:	3102      	adds	r1, #2
    10e8:	4bae      	ldr	r3, [pc, #696]	; (13a4 <udc_process_setup+0x300>)
    10ea:	4798      	blx	r3
    10ec:	e1e4      	b.n	14b8 <udc_process_setup+0x414>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    10ee:	4bab      	ldr	r3, [pc, #684]	; (139c <udc_process_setup+0x2f8>)
    10f0:	885b      	ldrh	r3, [r3, #2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    10f2:	0a1a      	lsrs	r2, r3, #8
    10f4:	2a02      	cmp	r2, #2
    10f6:	d010      	beq.n	111a <udc_process_setup+0x76>
    10f8:	b2d1      	uxtb	r1, r2
    10fa:	2902      	cmp	r1, #2
    10fc:	d802      	bhi.n	1104 <udc_process_setup+0x60>
    10fe:	2a01      	cmp	r2, #1
    1100:	d005      	beq.n	110e <udc_process_setup+0x6a>
    1102:	e148      	b.n	1396 <udc_process_setup+0x2f2>
    1104:	2a03      	cmp	r2, #3
    1106:	d02a      	beq.n	115e <udc_process_setup+0xba>
    1108:	2a0f      	cmp	r2, #15
    110a:	d01c      	beq.n	1146 <udc_process_setup+0xa2>
    110c:	e143      	b.n	1396 <udc_process_setup+0x2f2>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    110e:	4ba6      	ldr	r3, [pc, #664]	; (13a8 <udc_process_setup+0x304>)
    1110:	6818      	ldr	r0, [r3, #0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    1112:	7801      	ldrb	r1, [r0, #0]
    1114:	4ba3      	ldr	r3, [pc, #652]	; (13a4 <udc_process_setup+0x300>)
    1116:	4798      	blx	r3
    1118:	e044      	b.n	11a4 <udc_process_setup+0x100>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    111a:	b2db      	uxtb	r3, r3
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    111c:	4aa2      	ldr	r2, [pc, #648]	; (13a8 <udc_process_setup+0x304>)
    111e:	6812      	ldr	r2, [r2, #0]
    1120:	7c52      	ldrb	r2, [r2, #17]
    1122:	429a      	cmp	r2, r3
    1124:	d800      	bhi.n	1128 <udc_process_setup+0x84>
    1126:	e16c      	b.n	1402 <udc_process_setup+0x35e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    1128:	4a9f      	ldr	r2, [pc, #636]	; (13a8 <udc_process_setup+0x304>)
    112a:	6852      	ldr	r2, [r2, #4]
    112c:	00db      	lsls	r3, r3, #3
    112e:	5898      	ldr	r0, [r3, r2]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1130:	7883      	ldrb	r3, [r0, #2]
    1132:	78c1      	ldrb	r1, [r0, #3]
    1134:	0209      	lsls	r1, r1, #8
    1136:	4319      	orrs	r1, r3
    1138:	4b9a      	ldr	r3, [pc, #616]	; (13a4 <udc_process_setup+0x300>)
    113a:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    113c:	4b97      	ldr	r3, [pc, #604]	; (139c <udc_process_setup+0x2f8>)
    113e:	689b      	ldr	r3, [r3, #8]
    1140:	2202      	movs	r2, #2
    1142:	705a      	strb	r2, [r3, #1]
    1144:	e02e      	b.n	11a4 <udc_process_setup+0x100>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1146:	4b98      	ldr	r3, [pc, #608]	; (13a8 <udc_process_setup+0x304>)
    1148:	6898      	ldr	r0, [r3, #8]
    114a:	2800      	cmp	r0, #0
    114c:	d100      	bne.n	1150 <udc_process_setup+0xac>
    114e:	e158      	b.n	1402 <udc_process_setup+0x35e>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1150:	7883      	ldrb	r3, [r0, #2]
    1152:	78c1      	ldrb	r1, [r0, #3]
    1154:	0209      	lsls	r1, r1, #8
    1156:	4319      	orrs	r1, r3
    1158:	4b92      	ldr	r3, [pc, #584]	; (13a4 <udc_process_setup+0x300>)
    115a:	4798      	blx	r3
    115c:	e022      	b.n	11a4 <udc_process_setup+0x100>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    115e:	22ff      	movs	r2, #255	; 0xff
    1160:	4013      	ands	r3, r2
    1162:	2b01      	cmp	r3, #1
    1164:	d00c      	beq.n	1180 <udc_process_setup+0xdc>
    1166:	2b00      	cmp	r3, #0
    1168:	d005      	beq.n	1176 <udc_process_setup+0xd2>
    116a:	2b02      	cmp	r3, #2
    116c:	d000      	beq.n	1170 <udc_process_setup+0xcc>
    116e:	e148      	b.n	1402 <udc_process_setup+0x35e>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1170:	4c8e      	ldr	r4, [pc, #568]	; (13ac <udc_process_setup+0x308>)
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1172:	210f      	movs	r1, #15
    1174:	e006      	b.n	1184 <udc_process_setup+0xe0>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1176:	488e      	ldr	r0, [pc, #568]	; (13b0 <udc_process_setup+0x30c>)
    1178:	2104      	movs	r1, #4
    117a:	4b8a      	ldr	r3, [pc, #552]	; (13a4 <udc_process_setup+0x300>)
    117c:	4798      	blx	r3
    117e:	e011      	b.n	11a4 <udc_process_setup+0x100>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1180:	4c8c      	ldr	r4, [pc, #560]	; (13b4 <udc_process_setup+0x310>)
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1182:	2109      	movs	r1, #9
    1184:	4a8c      	ldr	r2, [pc, #560]	; (13b8 <udc_process_setup+0x314>)
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1186:	2300      	movs	r3, #0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1188:	5ce0      	ldrb	r0, [r4, r3]
    118a:	8050      	strh	r0, [r2, #2]
    118c:	3301      	adds	r3, #1
    118e:	3202      	adds	r2, #2
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1190:	b2d8      	uxtb	r0, r3
    1192:	4288      	cmp	r0, r1
    1194:	d3f8      	bcc.n	1188 <udc_process_setup+0xe4>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1196:	0049      	lsls	r1, r1, #1
    1198:	3102      	adds	r1, #2
    119a:	4887      	ldr	r0, [pc, #540]	; (13b8 <udc_process_setup+0x314>)
    119c:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
    119e:	b289      	uxth	r1, r1
    11a0:	4b80      	ldr	r3, [pc, #512]	; (13a4 <udc_process_setup+0x300>)
    11a2:	4798      	blx	r3
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    11a4:	4b7d      	ldr	r3, [pc, #500]	; (139c <udc_process_setup+0x2f8>)
    11a6:	88da      	ldrh	r2, [r3, #6]
    11a8:	899b      	ldrh	r3, [r3, #12]
    11aa:	4293      	cmp	r3, r2
    11ac:	d800      	bhi.n	11b0 <udc_process_setup+0x10c>
    11ae:	e183      	b.n	14b8 <udc_process_setup+0x414>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    11b0:	4b7a      	ldr	r3, [pc, #488]	; (139c <udc_process_setup+0x2f8>)
    11b2:	819a      	strh	r2, [r3, #12]
    11b4:	e180      	b.n	14b8 <udc_process_setup+0x414>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    11b6:	2a01      	cmp	r2, #1
    11b8:	d000      	beq.n	11bc <udc_process_setup+0x118>
    11ba:	e122      	b.n	1402 <udc_process_setup+0x35e>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    11bc:	487f      	ldr	r0, [pc, #508]	; (13bc <udc_process_setup+0x318>)
    11be:	2101      	movs	r1, #1
    11c0:	4b78      	ldr	r3, [pc, #480]	; (13a4 <udc_process_setup+0x300>)
    11c2:	4798      	blx	r3
    11c4:	e178      	b.n	14b8 <udc_process_setup+0x414>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    11c6:	2b01      	cmp	r3, #1
    11c8:	d127      	bne.n	121a <udc_process_setup+0x176>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    11ca:	4974      	ldr	r1, [pc, #464]	; (139c <udc_process_setup+0x2f8>)
    11cc:	7849      	ldrb	r1, [r1, #1]
    11ce:	290a      	cmp	r1, #10
    11d0:	d123      	bne.n	121a <udc_process_setup+0x176>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    11d2:	2a01      	cmp	r2, #1
    11d4:	d000      	beq.n	11d8 <udc_process_setup+0x134>
    11d6:	e114      	b.n	1402 <udc_process_setup+0x35e>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    11d8:	4b78      	ldr	r3, [pc, #480]	; (13bc <udc_process_setup+0x318>)
    11da:	781b      	ldrb	r3, [r3, #0]
    11dc:	2b00      	cmp	r3, #0
    11de:	d100      	bne.n	11e2 <udc_process_setup+0x13e>
    11e0:	e10f      	b.n	1402 <udc_process_setup+0x35e>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    11e2:	4b6e      	ldr	r3, [pc, #440]	; (139c <udc_process_setup+0x2f8>)
    11e4:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    11e6:	4b76      	ldr	r3, [pc, #472]	; (13c0 <udc_process_setup+0x31c>)
    11e8:	681d      	ldr	r5, [r3, #0]
    11ea:	682b      	ldr	r3, [r5, #0]
    11ec:	791b      	ldrb	r3, [r3, #4]
    11ee:	42a3      	cmp	r3, r4
    11f0:	d800      	bhi.n	11f4 <udc_process_setup+0x150>
    11f2:	e106      	b.n	1402 <udc_process_setup+0x35e>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    11f4:	1c20      	adds	r0, r4, #0
    11f6:	2100      	movs	r1, #0
    11f8:	4b72      	ldr	r3, [pc, #456]	; (13c4 <udc_process_setup+0x320>)
    11fa:	4798      	blx	r3
    11fc:	2800      	cmp	r0, #0
    11fe:	d100      	bne.n	1202 <udc_process_setup+0x15e>
    1200:	e0ff      	b.n	1402 <udc_process_setup+0x35e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1202:	686b      	ldr	r3, [r5, #4]
    1204:	00a4      	lsls	r4, r4, #2
	udc_iface_setting = udi_api->getsetting();
    1206:	58e3      	ldr	r3, [r4, r3]
    1208:	68db      	ldr	r3, [r3, #12]
    120a:	4798      	blx	r3
    120c:	4b6e      	ldr	r3, [pc, #440]	; (13c8 <udc_process_setup+0x324>)
    120e:	7018      	strb	r0, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1210:	1c18      	adds	r0, r3, #0
    1212:	2101      	movs	r1, #1
    1214:	4b63      	ldr	r3, [pc, #396]	; (13a4 <udc_process_setup+0x300>)
    1216:	4798      	blx	r3
    1218:	e14e      	b.n	14b8 <udc_process_setup+0x414>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    121a:	2b02      	cmp	r3, #2
    121c:	d000      	beq.n	1220 <udc_process_setup+0x17c>
    121e:	e0f0      	b.n	1402 <udc_process_setup+0x35e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1220:	4b5e      	ldr	r3, [pc, #376]	; (139c <udc_process_setup+0x2f8>)
    1222:	785b      	ldrb	r3, [r3, #1]
				break;
			}
		}
#endif
	}
	return false;
    1224:	2000      	movs	r0, #0
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1226:	2b00      	cmp	r3, #0
    1228:	d000      	beq.n	122c <udc_process_setup+0x188>
    122a:	e0e8      	b.n	13fe <udc_process_setup+0x35a>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    122c:	2a02      	cmp	r2, #2
    122e:	d000      	beq.n	1232 <udc_process_setup+0x18e>
    1230:	e0e7      	b.n	1402 <udc_process_setup+0x35e>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1232:	4b5a      	ldr	r3, [pc, #360]	; (139c <udc_process_setup+0x2f8>)
    1234:	7918      	ldrb	r0, [r3, #4]
    1236:	4b65      	ldr	r3, [pc, #404]	; (13cc <udc_process_setup+0x328>)
    1238:	4798      	blx	r3
    123a:	4b65      	ldr	r3, [pc, #404]	; (13d0 <udc_process_setup+0x32c>)
    123c:	8018      	strh	r0, [r3, #0]
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    123e:	1c18      	adds	r0, r3, #0
    1240:	2102      	movs	r1, #2
    1242:	4b58      	ldr	r3, [pc, #352]	; (13a4 <udc_process_setup+0x300>)
    1244:	4798      	blx	r3
    1246:	e137      	b.n	14b8 <udc_process_setup+0x414>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1248:	221f      	movs	r2, #31
    124a:	4013      	ands	r3, r2
    124c:	d162      	bne.n	1314 <udc_process_setup+0x270>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    124e:	4a53      	ldr	r2, [pc, #332]	; (139c <udc_process_setup+0x2f8>)
    1250:	7852      	ldrb	r2, [r2, #1]
    1252:	2a03      	cmp	r2, #3
    1254:	d100      	bne.n	1258 <udc_process_setup+0x1b4>
    1256:	e0cf      	b.n	13f8 <udc_process_setup+0x354>
    1258:	b2d1      	uxtb	r1, r2
    125a:	2903      	cmp	r1, #3
    125c:	d802      	bhi.n	1264 <udc_process_setup+0x1c0>
    125e:	2a01      	cmp	r2, #1
    1260:	d00e      	beq.n	1280 <udc_process_setup+0x1dc>
    1262:	e057      	b.n	1314 <udc_process_setup+0x270>
    1264:	2a05      	cmp	r2, #5
    1266:	d002      	beq.n	126e <udc_process_setup+0x1ca>
    1268:	2a09      	cmp	r2, #9
    126a:	d019      	beq.n	12a0 <udc_process_setup+0x1fc>
    126c:	e052      	b.n	1314 <udc_process_setup+0x270>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    126e:	4b4b      	ldr	r3, [pc, #300]	; (139c <udc_process_setup+0x2f8>)
    1270:	88db      	ldrh	r3, [r3, #6]
    1272:	2b00      	cmp	r3, #0
    1274:	d000      	beq.n	1278 <udc_process_setup+0x1d4>
    1276:	e0c4      	b.n	1402 <udc_process_setup+0x35e>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1278:	4a56      	ldr	r2, [pc, #344]	; (13d4 <udc_process_setup+0x330>)
    127a:	4b48      	ldr	r3, [pc, #288]	; (139c <udc_process_setup+0x2f8>)
    127c:	611a      	str	r2, [r3, #16]
    127e:	e11b      	b.n	14b8 <udc_process_setup+0x414>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1280:	4b46      	ldr	r3, [pc, #280]	; (139c <udc_process_setup+0x2f8>)
    1282:	88db      	ldrh	r3, [r3, #6]
    1284:	2b00      	cmp	r3, #0
    1286:	d000      	beq.n	128a <udc_process_setup+0x1e6>
    1288:	e0bb      	b.n	1402 <udc_process_setup+0x35e>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    128a:	4b44      	ldr	r3, [pc, #272]	; (139c <udc_process_setup+0x2f8>)
    128c:	885b      	ldrh	r3, [r3, #2]
    128e:	2b01      	cmp	r3, #1
    1290:	d000      	beq.n	1294 <udc_process_setup+0x1f0>
    1292:	e0b6      	b.n	1402 <udc_process_setup+0x35e>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1294:	4a42      	ldr	r2, [pc, #264]	; (13a0 <udc_process_setup+0x2fc>)
    1296:	8813      	ldrh	r3, [r2, #0]
    1298:	2102      	movs	r1, #2
    129a:	438b      	bics	r3, r1
    129c:	8013      	strh	r3, [r2, #0]
    129e:	e10b      	b.n	14b8 <udc_process_setup+0x414>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    12a0:	4b3e      	ldr	r3, [pc, #248]	; (139c <udc_process_setup+0x2f8>)
    12a2:	88db      	ldrh	r3, [r3, #6]
    12a4:	2b00      	cmp	r3, #0
    12a6:	d000      	beq.n	12aa <udc_process_setup+0x206>
    12a8:	e0ab      	b.n	1402 <udc_process_setup+0x35e>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    12aa:	4b4b      	ldr	r3, [pc, #300]	; (13d8 <udc_process_setup+0x334>)
    12ac:	4798      	blx	r3
    12ae:	2800      	cmp	r0, #0
    12b0:	d100      	bne.n	12b4 <udc_process_setup+0x210>
    12b2:	e0a6      	b.n	1402 <udc_process_setup+0x35e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    12b4:	4b39      	ldr	r3, [pc, #228]	; (139c <udc_process_setup+0x2f8>)
    12b6:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
    12b8:	4b3b      	ldr	r3, [pc, #236]	; (13a8 <udc_process_setup+0x304>)
    12ba:	681b      	ldr	r3, [r3, #0]
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    12bc:	7c5b      	ldrb	r3, [r3, #17]
    12be:	429a      	cmp	r2, r3
    12c0:	dd00      	ble.n	12c4 <udc_process_setup+0x220>
    12c2:	e09e      	b.n	1402 <udc_process_setup+0x35e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    12c4:	4b45      	ldr	r3, [pc, #276]	; (13dc <udc_process_setup+0x338>)
    12c6:	4798      	blx	r3

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    12c8:	4b34      	ldr	r3, [pc, #208]	; (139c <udc_process_setup+0x2f8>)
    12ca:	789b      	ldrb	r3, [r3, #2]
    12cc:	4a3b      	ldr	r2, [pc, #236]	; (13bc <udc_process_setup+0x318>)
    12ce:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
    12d0:	2b00      	cmp	r3, #0
    12d2:	d100      	bne.n	12d6 <udc_process_setup+0x232>
    12d4:	e0f0      	b.n	14b8 <udc_process_setup+0x414>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    12d6:	4a42      	ldr	r2, [pc, #264]	; (13e0 <udc_process_setup+0x33c>)
    12d8:	4694      	mov	ip, r2
    12da:	4463      	add	r3, ip
    12dc:	00db      	lsls	r3, r3, #3
    12de:	4a32      	ldr	r2, [pc, #200]	; (13a8 <udc_process_setup+0x304>)
    12e0:	6852      	ldr	r2, [r2, #4]
    12e2:	18d3      	adds	r3, r2, r3
    12e4:	4a36      	ldr	r2, [pc, #216]	; (13c0 <udc_process_setup+0x31c>)
    12e6:	6013      	str	r3, [r2, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    12e8:	681b      	ldr	r3, [r3, #0]
    12ea:	791b      	ldrb	r3, [r3, #4]
    12ec:	2b00      	cmp	r3, #0
    12ee:	d100      	bne.n	12f2 <udc_process_setup+0x24e>
    12f0:	e0e2      	b.n	14b8 <udc_process_setup+0x414>
    12f2:	2400      	movs	r4, #0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    12f4:	4d3b      	ldr	r5, [pc, #236]	; (13e4 <udc_process_setup+0x340>)
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    12f6:	1c16      	adds	r6, r2, #0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    12f8:	1c20      	adds	r0, r4, #0
    12fa:	2100      	movs	r1, #0
    12fc:	47a8      	blx	r5
    12fe:	2800      	cmp	r0, #0
    1300:	d100      	bne.n	1304 <udc_process_setup+0x260>
    1302:	e07e      	b.n	1402 <udc_process_setup+0x35e>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1304:	3401      	adds	r4, #1
    1306:	b2e4      	uxtb	r4, r4
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1308:	6833      	ldr	r3, [r6, #0]
    130a:	681b      	ldr	r3, [r3, #0]
    130c:	791b      	ldrb	r3, [r3, #4]
    130e:	42a3      	cmp	r3, r4
    1310:	d8f2      	bhi.n	12f8 <udc_process_setup+0x254>
    1312:	e0d1      	b.n	14b8 <udc_process_setup+0x414>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1314:	2b01      	cmp	r3, #1
    1316:	d118      	bne.n	134a <udc_process_setup+0x2a6>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1318:	4a20      	ldr	r2, [pc, #128]	; (139c <udc_process_setup+0x2f8>)
    131a:	7852      	ldrb	r2, [r2, #1]
    131c:	2a0b      	cmp	r2, #11
    131e:	d114      	bne.n	134a <udc_process_setup+0x2a6>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1320:	4b1e      	ldr	r3, [pc, #120]	; (139c <udc_process_setup+0x2f8>)
    1322:	88db      	ldrh	r3, [r3, #6]
    1324:	2b00      	cmp	r3, #0
    1326:	d16c      	bne.n	1402 <udc_process_setup+0x35e>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1328:	4b24      	ldr	r3, [pc, #144]	; (13bc <udc_process_setup+0x318>)
    132a:	781b      	ldrb	r3, [r3, #0]
    132c:	2b00      	cmp	r3, #0
    132e:	d068      	beq.n	1402 <udc_process_setup+0x35e>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1330:	4b1a      	ldr	r3, [pc, #104]	; (139c <udc_process_setup+0x2f8>)
    1332:	791d      	ldrb	r5, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1334:	885c      	ldrh	r4, [r3, #2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1336:	1c28      	adds	r0, r5, #0
    1338:	4b2b      	ldr	r3, [pc, #172]	; (13e8 <udc_process_setup+0x344>)
    133a:	4798      	blx	r3
    133c:	2800      	cmp	r0, #0
    133e:	d060      	beq.n	1402 <udc_process_setup+0x35e>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1340:	b2e1      	uxtb	r1, r4
    1342:	1c28      	adds	r0, r5, #0
    1344:	4b27      	ldr	r3, [pc, #156]	; (13e4 <udc_process_setup+0x340>)
    1346:	4798      	blx	r3
    1348:	e059      	b.n	13fe <udc_process_setup+0x35a>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    134a:	2b02      	cmp	r3, #2
    134c:	d159      	bne.n	1402 <udc_process_setup+0x35e>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    134e:	4b13      	ldr	r3, [pc, #76]	; (139c <udc_process_setup+0x2f8>)
    1350:	785b      	ldrb	r3, [r3, #1]
    1352:	2b01      	cmp	r3, #1
    1354:	d002      	beq.n	135c <udc_process_setup+0x2b8>
    1356:	2b03      	cmp	r3, #3
    1358:	d00d      	beq.n	1376 <udc_process_setup+0x2d2>
    135a:	e04f      	b.n	13fc <udc_process_setup+0x358>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    135c:	4b0f      	ldr	r3, [pc, #60]	; (139c <udc_process_setup+0x2f8>)
    135e:	88db      	ldrh	r3, [r3, #6]
    1360:	2b00      	cmp	r3, #0
    1362:	d14e      	bne.n	1402 <udc_process_setup+0x35e>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1364:	4b0d      	ldr	r3, [pc, #52]	; (139c <udc_process_setup+0x2f8>)
    1366:	885b      	ldrh	r3, [r3, #2]
    1368:	2b00      	cmp	r3, #0
    136a:	d14a      	bne.n	1402 <udc_process_setup+0x35e>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    136c:	4b0b      	ldr	r3, [pc, #44]	; (139c <udc_process_setup+0x2f8>)
    136e:	7918      	ldrb	r0, [r3, #4]
    1370:	4b1e      	ldr	r3, [pc, #120]	; (13ec <udc_process_setup+0x348>)
    1372:	4798      	blx	r3
    1374:	e043      	b.n	13fe <udc_process_setup+0x35a>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1376:	4b09      	ldr	r3, [pc, #36]	; (139c <udc_process_setup+0x2f8>)
    1378:	88db      	ldrh	r3, [r3, #6]
    137a:	2b00      	cmp	r3, #0
    137c:	d141      	bne.n	1402 <udc_process_setup+0x35e>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    137e:	4b07      	ldr	r3, [pc, #28]	; (139c <udc_process_setup+0x2f8>)
    1380:	885b      	ldrh	r3, [r3, #2]
    1382:	2b00      	cmp	r3, #0
    1384:	d13d      	bne.n	1402 <udc_process_setup+0x35e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1386:	4c05      	ldr	r4, [pc, #20]	; (139c <udc_process_setup+0x2f8>)
    1388:	7920      	ldrb	r0, [r4, #4]
    138a:	4b19      	ldr	r3, [pc, #100]	; (13f0 <udc_process_setup+0x34c>)
    138c:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    138e:	7920      	ldrb	r0, [r4, #4]
    1390:	4b18      	ldr	r3, [pc, #96]	; (13f4 <udc_process_setup+0x350>)
    1392:	4798      	blx	r3
    1394:	e033      	b.n	13fe <udc_process_setup+0x35a>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1396:	2000      	movs	r0, #0
    1398:	e031      	b.n	13fe <udc_process_setup+0x35a>
    139a:	46c0      	nop			; (mov r8, r8)
    139c:	20000a80 	.word	0x20000a80
    13a0:	20000680 	.word	0x20000680
    13a4:	00004135 	.word	0x00004135
    13a8:	20000034 	.word	0x20000034
    13ac:	200000a8 	.word	0x200000a8
    13b0:	200000e4 	.word	0x200000e4
    13b4:	200000b8 	.word	0x200000b8
    13b8:	200000c4 	.word	0x200000c4
    13bc:	20000684 	.word	0x20000684
    13c0:	20000678 	.word	0x20000678
    13c4:	00000ee5 	.word	0x00000ee5
    13c8:	2000067c 	.word	0x2000067c
    13cc:	00003d59 	.word	0x00003d59
    13d0:	2000067e 	.word	0x2000067e
    13d4:	00000ecd 	.word	0x00000ecd
    13d8:	000040cd 	.word	0x000040cd
    13dc:	00001019 	.word	0x00001019
    13e0:	1fffffff 	.word	0x1fffffff
    13e4:	00000fb5 	.word	0x00000fb5
    13e8:	00000f4d 	.word	0x00000f4d
    13ec:	00003e9d 	.word	0x00003e9d
    13f0:	00003b99 	.word	0x00003b99
    13f4:	00003d6d 	.word	0x00003d6d
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    13f8:	2000      	movs	r0, #0
    13fa:	e000      	b.n	13fe <udc_process_setup+0x35a>
				break;
			}
		}
#endif
	}
	return false;
    13fc:	2000      	movs	r0, #0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    13fe:	2800      	cmp	r0, #0
    1400:	d15b      	bne.n	14ba <udc_process_setup+0x416>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1402:	4b2e      	ldr	r3, [pc, #184]	; (14bc <udc_process_setup+0x418>)
    1404:	781b      	ldrb	r3, [r3, #0]
    1406:	221f      	movs	r2, #31
    1408:	4013      	ands	r3, r2
    140a:	2b01      	cmp	r3, #1
    140c:	d120      	bne.n	1450 <udc_process_setup+0x3ac>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    140e:	4b2c      	ldr	r3, [pc, #176]	; (14c0 <udc_process_setup+0x41c>)
    1410:	781b      	ldrb	r3, [r3, #0]
    1412:	2b00      	cmp	r3, #0
    1414:	d01c      	beq.n	1450 <udc_process_setup+0x3ac>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1416:	4b29      	ldr	r3, [pc, #164]	; (14bc <udc_process_setup+0x418>)
    1418:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    141a:	4b2a      	ldr	r3, [pc, #168]	; (14c4 <udc_process_setup+0x420>)
    141c:	681d      	ldr	r5, [r3, #0]
    141e:	682b      	ldr	r3, [r5, #0]
    1420:	791b      	ldrb	r3, [r3, #4]
    1422:	42a3      	cmp	r3, r4
    1424:	d914      	bls.n	1450 <udc_process_setup+0x3ac>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1426:	1c20      	adds	r0, r4, #0
    1428:	2100      	movs	r1, #0
    142a:	4b27      	ldr	r3, [pc, #156]	; (14c8 <udc_process_setup+0x424>)
    142c:	4798      	blx	r3
    142e:	2800      	cmp	r0, #0
    1430:	d00e      	beq.n	1450 <udc_process_setup+0x3ac>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1432:	686b      	ldr	r3, [r5, #4]
    1434:	00a2      	lsls	r2, r4, #2
    1436:	58d5      	ldr	r5, [r2, r3]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1438:	68eb      	ldr	r3, [r5, #12]
    143a:	4798      	blx	r3
    143c:	1c01      	adds	r1, r0, #0
    143e:	1c20      	adds	r0, r4, #0
    1440:	4b21      	ldr	r3, [pc, #132]	; (14c8 <udc_process_setup+0x424>)
    1442:	4798      	blx	r3
    1444:	2800      	cmp	r0, #0
    1446:	d003      	beq.n	1450 <udc_process_setup+0x3ac>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1448:	68ab      	ldr	r3, [r5, #8]
    144a:	4798      	blx	r3
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    144c:	2800      	cmp	r0, #0
    144e:	d134      	bne.n	14ba <udc_process_setup+0x416>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1450:	4b1a      	ldr	r3, [pc, #104]	; (14bc <udc_process_setup+0x418>)
    1452:	781b      	ldrb	r3, [r3, #0]
    1454:	221f      	movs	r2, #31
    1456:	4013      	ands	r3, r2
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1458:	2000      	movs	r0, #0
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    145a:	2b02      	cmp	r3, #2
    145c:	d12d      	bne.n	14ba <udc_process_setup+0x416>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    145e:	4b18      	ldr	r3, [pc, #96]	; (14c0 <udc_process_setup+0x41c>)
    1460:	781b      	ldrb	r3, [r3, #0]
    1462:	2b00      	cmp	r3, #0
    1464:	d029      	beq.n	14ba <udc_process_setup+0x416>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1466:	4b17      	ldr	r3, [pc, #92]	; (14c4 <udc_process_setup+0x420>)
    1468:	681b      	ldr	r3, [r3, #0]
    146a:	681a      	ldr	r2, [r3, #0]
    146c:	7912      	ldrb	r2, [r2, #4]
    146e:	2a00      	cmp	r2, #0
    1470:	d018      	beq.n	14a4 <udc_process_setup+0x400>
    1472:	2400      	movs	r4, #0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1474:	4e14      	ldr	r6, [pc, #80]	; (14c8 <udc_process_setup+0x424>)
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1476:	4f13      	ldr	r7, [pc, #76]	; (14c4 <udc_process_setup+0x420>)
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1478:	685b      	ldr	r3, [r3, #4]
    147a:	00a2      	lsls	r2, r4, #2
    147c:	58d5      	ldr	r5, [r2, r3]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    147e:	68eb      	ldr	r3, [r5, #12]
    1480:	4798      	blx	r3
    1482:	1c01      	adds	r1, r0, #0
    1484:	1c20      	adds	r0, r4, #0
    1486:	47b0      	blx	r6
    1488:	2800      	cmp	r0, #0
    148a:	d016      	beq.n	14ba <udc_process_setup+0x416>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    148c:	68ab      	ldr	r3, [r5, #8]
    148e:	4798      	blx	r3
    1490:	2800      	cmp	r0, #0
    1492:	d112      	bne.n	14ba <udc_process_setup+0x416>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1494:	3401      	adds	r4, #1
    1496:	b2e4      	uxtb	r4, r4
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1498:	683b      	ldr	r3, [r7, #0]
    149a:	681a      	ldr	r2, [r3, #0]
    149c:	7912      	ldrb	r2, [r2, #4]
    149e:	42a2      	cmp	r2, r4
    14a0:	d8ea      	bhi.n	1478 <udc_process_setup+0x3d4>
    14a2:	e00a      	b.n	14ba <udc_process_setup+0x416>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    14a4:	2000      	movs	r0, #0
    14a6:	e008      	b.n	14ba <udc_process_setup+0x416>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    14a8:	2260      	movs	r2, #96	; 0x60
    14aa:	421a      	tst	r2, r3
    14ac:	d1a9      	bne.n	1402 <udc_process_setup+0x35e>
    14ae:	e6cb      	b.n	1248 <udc_process_setup+0x1a4>
    14b0:	2160      	movs	r1, #96	; 0x60
    14b2:	4219      	tst	r1, r3
    14b4:	d1a5      	bne.n	1402 <udc_process_setup+0x35e>
    14b6:	e607      	b.n	10c8 <udc_process_setup+0x24>
		if (udc_reqstd()) {
			return true;
    14b8:	2001      	movs	r0, #1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    14ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    14bc:	20000a80 	.word	0x20000a80
    14c0:	20000684 	.word	0x20000684
    14c4:	20000678 	.word	0x20000678
    14c8:	00000ee5 	.word	0x00000ee5

000014cc <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    14cc:	4b0c      	ldr	r3, [pc, #48]	; (1500 <cpu_irq_enter_critical+0x34>)
    14ce:	681b      	ldr	r3, [r3, #0]
    14d0:	2b00      	cmp	r3, #0
    14d2:	d110      	bne.n	14f6 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    14d4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    14d8:	2b00      	cmp	r3, #0
    14da:	d109      	bne.n	14f0 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    14dc:	b672      	cpsid	i
    14de:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    14e2:	2200      	movs	r2, #0
    14e4:	4b07      	ldr	r3, [pc, #28]	; (1504 <cpu_irq_enter_critical+0x38>)
    14e6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    14e8:	3201      	adds	r2, #1
    14ea:	4b07      	ldr	r3, [pc, #28]	; (1508 <cpu_irq_enter_critical+0x3c>)
    14ec:	701a      	strb	r2, [r3, #0]
    14ee:	e002      	b.n	14f6 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    14f0:	2200      	movs	r2, #0
    14f2:	4b05      	ldr	r3, [pc, #20]	; (1508 <cpu_irq_enter_critical+0x3c>)
    14f4:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    14f6:	4a02      	ldr	r2, [pc, #8]	; (1500 <cpu_irq_enter_critical+0x34>)
    14f8:	6813      	ldr	r3, [r2, #0]
    14fa:	3301      	adds	r3, #1
    14fc:	6013      	str	r3, [r2, #0]
}
    14fe:	4770      	bx	lr
    1500:	2000068c 	.word	0x2000068c
    1504:	200000e8 	.word	0x200000e8
    1508:	20000690 	.word	0x20000690

0000150c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    150c:	4b08      	ldr	r3, [pc, #32]	; (1530 <cpu_irq_leave_critical+0x24>)
    150e:	681a      	ldr	r2, [r3, #0]
    1510:	3a01      	subs	r2, #1
    1512:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1514:	681b      	ldr	r3, [r3, #0]
    1516:	2b00      	cmp	r3, #0
    1518:	d109      	bne.n	152e <cpu_irq_leave_critical+0x22>
    151a:	4b06      	ldr	r3, [pc, #24]	; (1534 <cpu_irq_leave_critical+0x28>)
    151c:	781b      	ldrb	r3, [r3, #0]
    151e:	2b00      	cmp	r3, #0
    1520:	d005      	beq.n	152e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1522:	2201      	movs	r2, #1
    1524:	4b04      	ldr	r3, [pc, #16]	; (1538 <cpu_irq_leave_critical+0x2c>)
    1526:	701a      	strb	r2, [r3, #0]
    1528:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    152c:	b662      	cpsie	i
	}
}
    152e:	4770      	bx	lr
    1530:	2000068c 	.word	0x2000068c
    1534:	20000690 	.word	0x20000690
    1538:	200000e8 	.word	0x200000e8

0000153c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    153c:	b5f0      	push	{r4, r5, r6, r7, lr}
    153e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1540:	ac01      	add	r4, sp, #4
    1542:	2501      	movs	r5, #1
    1544:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1546:	2700      	movs	r7, #0
    1548:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    154a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    154c:	203e      	movs	r0, #62	; 0x3e
    154e:	1c21      	adds	r1, r4, #0
    1550:	4e06      	ldr	r6, [pc, #24]	; (156c <system_board_init+0x30>)
    1552:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1554:	2280      	movs	r2, #128	; 0x80
    1556:	05d2      	lsls	r2, r2, #23
    1558:	4b05      	ldr	r3, [pc, #20]	; (1570 <system_board_init+0x34>)
    155a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    155c:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    155e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1560:	200f      	movs	r0, #15
    1562:	1c21      	adds	r1, r4, #0
    1564:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    1566:	b003      	add	sp, #12
    1568:	bdf0      	pop	{r4, r5, r6, r7, pc}
    156a:	46c0      	nop			; (mov r8, r8)
    156c:	000019c9 	.word	0x000019c9
    1570:	41004480 	.word	0x41004480

00001574 <events_create_hook>:
extern struct _events_module _events_inst;

enum status_code events_create_hook(struct events_hook *hook, events_interrupt_hook func)
{
	/* Initialize the hook struct members */
	hook->next      = NULL;
    1574:	2300      	movs	r3, #0
    1576:	6083      	str	r3, [r0, #8]
	hook->resource  = NULL;
    1578:	6003      	str	r3, [r0, #0]
	hook->hook_func = func;
    157a:	6041      	str	r1, [r0, #4]

	return STATUS_OK;
}
    157c:	2000      	movs	r0, #0
    157e:	4770      	bx	lr

00001580 <events_add_hook>:
enum status_code events_add_hook(struct events_resource *resource, struct events_hook *hook)
{
	struct events_hook *tmp_hook = NULL;

	/* Associate the hook with the resource */
	hook->resource = resource;
    1580:	6008      	str	r0, [r1, #0]

	/* Check if this is the first hook in the list */
	if (_events_inst.hook_list == NULL) {
    1582:	4b0a      	ldr	r3, [pc, #40]	; (15ac <events_add_hook+0x2c>)
    1584:	691a      	ldr	r2, [r3, #16]
    1586:	2a00      	cmp	r2, #0
    1588:	d102      	bne.n	1590 <events_add_hook+0x10>
		_events_inst.hook_list = hook;
    158a:	6119      	str	r1, [r3, #16]
    158c:	e004      	b.n	1598 <events_add_hook+0x18>
	} else {
		tmp_hook = _events_inst.hook_list;

		/* Find the first free place in the list */
		while (tmp_hook->next != NULL) {
			tmp_hook = tmp_hook->next;
    158e:	1c1a      	adds	r2, r3, #0
		_events_inst.hook_list = hook;
	} else {
		tmp_hook = _events_inst.hook_list;

		/* Find the first free place in the list */
		while (tmp_hook->next != NULL) {
    1590:	6893      	ldr	r3, [r2, #8]
    1592:	2b00      	cmp	r3, #0
    1594:	d1fb      	bne.n	158e <events_add_hook+0xe>
			tmp_hook = tmp_hook->next;
		}

		/* Put the hook into the next free place in the list */
		tmp_hook->next = hook;
    1596:	6091      	str	r1, [r2, #8]
 *
 */
static inline bool system_interrupt_is_enabled(
		const enum system_interrupt_vector vector)
{
	return (bool)((NVIC->ISER[0] >> (uint32_t)vector) & 0x00000001);
    1598:	4b05      	ldr	r3, [pc, #20]	; (15b0 <events_add_hook+0x30>)
    159a:	681b      	ldr	r3, [r3, #0]
	}

	/* Check if interrupts from the EVSYS module is enabled in the interrupt controller */
	if (!system_interrupt_is_enabled(SYSTEM_INTERRUPT_MODULE_EVSYS)) {
    159c:	05db      	lsls	r3, r3, #23
    159e:	d403      	bmi.n	15a8 <events_add_hook+0x28>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    15a0:	2280      	movs	r2, #128	; 0x80
    15a2:	0052      	lsls	r2, r2, #1
    15a4:	4b02      	ldr	r3, [pc, #8]	; (15b0 <events_add_hook+0x30>)
    15a6:	601a      	str	r2, [r3, #0]
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EVSYS);
	}

	return STATUS_OK;
}
    15a8:	2000      	movs	r0, #0
    15aa:	4770      	bx	lr
    15ac:	200000ec 	.word	0x200000ec
    15b0:	e000e100 	.word	0xe000e100

000015b4 <events_enable_interrupt_source>:

	return STATUS_OK;
}

enum status_code events_enable_interrupt_source(struct events_resource *resource, enum events_interrupt_source source)
{
    15b4:	b508      	push	{r3, lr}
	Assert((source == EVENTS_INTERRUPT_DETECT) || (source == EVENTS_INTERRUPT_OVERRUN));

	if (source == EVENTS_INTERRUPT_DETECT) {
    15b6:	2901      	cmp	r1, #1
    15b8:	d107      	bne.n	15ca <events_enable_interrupt_source+0x16>
		EVSYS->INTENSET.reg = _events_find_bit_position(resource->channel,
    15ba:	7800      	ldrb	r0, [r0, #0]
    15bc:	3107      	adds	r1, #7
    15be:	4b08      	ldr	r3, [pc, #32]	; (15e0 <events_enable_interrupt_source+0x2c>)
    15c0:	4798      	blx	r3
    15c2:	4b08      	ldr	r3, [pc, #32]	; (15e4 <events_enable_interrupt_source+0x30>)
    15c4:	6158      	str	r0, [r3, #20]
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15c6:	2300      	movs	r3, #0
    15c8:	e008      	b.n	15dc <events_enable_interrupt_source+0x28>
				_EVENTS_START_OFFSET_DETECTION_BIT);
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
		EVSYS->INTENSET.reg = _events_find_bit_position(resource->channel,
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return STATUS_ERR_INVALID_ARG;
    15ca:	2317      	movs	r3, #23
	Assert((source == EVENTS_INTERRUPT_DETECT) || (source == EVENTS_INTERRUPT_OVERRUN));

	if (source == EVENTS_INTERRUPT_DETECT) {
		EVSYS->INTENSET.reg = _events_find_bit_position(resource->channel,
				_EVENTS_START_OFFSET_DETECTION_BIT);
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
    15cc:	2900      	cmp	r1, #0
    15ce:	d105      	bne.n	15dc <events_enable_interrupt_source+0x28>
		EVSYS->INTENSET.reg = _events_find_bit_position(resource->channel,
    15d0:	7800      	ldrb	r0, [r0, #0]
    15d2:	4b03      	ldr	r3, [pc, #12]	; (15e0 <events_enable_interrupt_source+0x2c>)
    15d4:	4798      	blx	r3
    15d6:	4b03      	ldr	r3, [pc, #12]	; (15e4 <events_enable_interrupt_source+0x30>)
    15d8:	6158      	str	r0, [r3, #20]
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15da:	2300      	movs	r3, #0
}
    15dc:	1c18      	adds	r0, r3, #0
    15de:	bd08      	pop	{r3, pc}
    15e0:	0000168d 	.word	0x0000168d
    15e4:	42000400 	.word	0x42000400

000015e8 <events_is_interrupt_set>:
	return STATUS_OK;
}


bool events_is_interrupt_set(struct events_resource *resource, enum events_interrupt_source source)
{
    15e8:	b508      	push	{r3, lr}
    15ea:	1c03      	adds	r3, r0, #0
	Assert((source == EVENTS_INTERRUPT_DETECT) || (source == EVENTS_INTERRUPT_OVERRUN));

	uint32_t bitpos;

	if (source == EVENTS_INTERRUPT_DETECT) {
    15ec:	2901      	cmp	r1, #1
    15ee:	d104      	bne.n	15fa <events_is_interrupt_set+0x12>
		bitpos = _events_find_bit_position(resource->channel,
    15f0:	7800      	ldrb	r0, [r0, #0]
    15f2:	3107      	adds	r1, #7
    15f4:	4b07      	ldr	r3, [pc, #28]	; (1614 <events_is_interrupt_set+0x2c>)
    15f6:	4798      	blx	r3
    15f8:	e005      	b.n	1606 <events_is_interrupt_set+0x1e>
				_EVENTS_START_OFFSET_DETECTION_BIT);
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
		bitpos = _events_find_bit_position(resource->channel,
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return false;
    15fa:	2000      	movs	r0, #0
	uint32_t bitpos;

	if (source == EVENTS_INTERRUPT_DETECT) {
		bitpos = _events_find_bit_position(resource->channel,
				_EVENTS_START_OFFSET_DETECTION_BIT);
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
    15fc:	2900      	cmp	r1, #0
    15fe:	d108      	bne.n	1612 <events_is_interrupt_set+0x2a>
		bitpos = _events_find_bit_position(resource->channel,
    1600:	7818      	ldrb	r0, [r3, #0]
    1602:	4b04      	ldr	r3, [pc, #16]	; (1614 <events_is_interrupt_set+0x2c>)
    1604:	4798      	blx	r3
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return false;
	}

	return (bool)(_events_inst.interrupt_flag_buffer & bitpos);
    1606:	4b04      	ldr	r3, [pc, #16]	; (1618 <events_is_interrupt_set+0x30>)
    1608:	689b      	ldr	r3, [r3, #8]
    160a:	4018      	ands	r0, r3
    160c:	1e43      	subs	r3, r0, #1
    160e:	4198      	sbcs	r0, r3
    1610:	b2c0      	uxtb	r0, r0
}
    1612:	bd08      	pop	{r3, pc}
    1614:	0000168d 	.word	0x0000168d
    1618:	200000ec 	.word	0x200000ec

0000161c <events_ack_interrupt>:

enum status_code events_ack_interrupt(struct events_resource *resource, enum events_interrupt_source source)
{
    161c:	b508      	push	{r3, lr}
	Assert((source == EVENTS_INTERRUPT_DETECT) || (source == EVENTS_INTERRUPT_OVERRUN));

	uint32_t bitpos;

	if (source == EVENTS_INTERRUPT_DETECT) {
    161e:	2901      	cmp	r1, #1
    1620:	d104      	bne.n	162c <events_ack_interrupt+0x10>
		bitpos = _events_find_bit_position(resource->channel,
    1622:	7800      	ldrb	r0, [r0, #0]
    1624:	3107      	adds	r1, #7
    1626:	4b08      	ldr	r3, [pc, #32]	; (1648 <events_ack_interrupt+0x2c>)
    1628:	4798      	blx	r3
    162a:	e005      	b.n	1638 <events_ack_interrupt+0x1c>
				_EVENTS_START_OFFSET_DETECTION_BIT);
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
		bitpos = _events_find_bit_position(resource->channel,
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return STATUS_ERR_INVALID_ARG;
    162c:	2317      	movs	r3, #23
	uint32_t bitpos;

	if (source == EVENTS_INTERRUPT_DETECT) {
		bitpos = _events_find_bit_position(resource->channel,
				_EVENTS_START_OFFSET_DETECTION_BIT);
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
    162e:	2900      	cmp	r1, #0
    1630:	d107      	bne.n	1642 <events_ack_interrupt+0x26>
		bitpos = _events_find_bit_position(resource->channel,
    1632:	7800      	ldrb	r0, [r0, #0]
    1634:	4b04      	ldr	r3, [pc, #16]	; (1648 <events_ack_interrupt+0x2c>)
    1636:	4798      	blx	r3
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return STATUS_ERR_INVALID_ARG;
	}

	_events_inst.interrupt_flag_ack_buffer |= bitpos;
    1638:	4a04      	ldr	r2, [pc, #16]	; (164c <events_ack_interrupt+0x30>)
    163a:	68d3      	ldr	r3, [r2, #12]
    163c:	4318      	orrs	r0, r3
    163e:	60d0      	str	r0, [r2, #12]

	return STATUS_OK;
    1640:	2300      	movs	r3, #0
}
    1642:	1c18      	adds	r0, r3, #0
    1644:	bd08      	pop	{r3, pc}
    1646:	46c0      	nop			; (mov r8, r8)
    1648:	0000168d 	.word	0x0000168d
    164c:	200000ec 	.word	0x200000ec

00001650 <EVSYS_Handler>:

void EVSYS_Handler(void)
{
    1650:	b510      	push	{r4, lr}
	struct events_hook *current_hook = _events_inst.hook_list;
    1652:	4b0b      	ldr	r3, [pc, #44]	; (1680 <EVSYS_Handler+0x30>)
    1654:	691c      	ldr	r4, [r3, #16]
	uint32_t flag;

	/* Synch the interrupt flag buffer with the hardware register */
	flag = EVSYS->INTFLAG.reg;
    1656:	490b      	ldr	r1, [pc, #44]	; (1684 <EVSYS_Handler+0x34>)
    1658:	698a      	ldr	r2, [r1, #24]
	_events_inst.interrupt_flag_buffer |= flag;
    165a:	6898      	ldr	r0, [r3, #8]
    165c:	4302      	orrs	r2, r0
    165e:	609a      	str	r2, [r3, #8]
	/* Clear all hardware interrupt flags */
	EVSYS->INTFLAG.reg = _EVENTS_INTFLAGS_MASK;
    1660:	4b09      	ldr	r3, [pc, #36]	; (1688 <EVSYS_Handler+0x38>)
    1662:	618b      	str	r3, [r1, #24]

	/* Traverse the linked list */
	while (current_hook != NULL) {
    1664:	2c00      	cmp	r4, #0
    1666:	d005      	beq.n	1674 <EVSYS_Handler+0x24>
		current_hook->hook_func(current_hook->resource);
    1668:	6820      	ldr	r0, [r4, #0]
    166a:	6863      	ldr	r3, [r4, #4]
    166c:	4798      	blx	r3
		current_hook = current_hook->next;
    166e:	68a4      	ldr	r4, [r4, #8]
	_events_inst.interrupt_flag_buffer |= flag;
	/* Clear all hardware interrupt flags */
	EVSYS->INTFLAG.reg = _EVENTS_INTFLAGS_MASK;

	/* Traverse the linked list */
	while (current_hook != NULL) {
    1670:	2c00      	cmp	r4, #0
    1672:	d1f9      	bne.n	1668 <EVSYS_Handler+0x18>
		current_hook->hook_func(current_hook->resource);
		current_hook = current_hook->next;
	}

	/* Clear acknowledged interrupt sources from the interrupt flag buffer */
	flag = _events_inst.interrupt_flag_ack_buffer;
    1674:	4b02      	ldr	r3, [pc, #8]	; (1680 <EVSYS_Handler+0x30>)
    1676:	68d9      	ldr	r1, [r3, #12]
	_events_inst.interrupt_flag_buffer &= ~flag;
    1678:	689a      	ldr	r2, [r3, #8]
    167a:	438a      	bics	r2, r1
    167c:	609a      	str	r2, [r3, #8]
}
    167e:	bd10      	pop	{r4, pc}
    1680:	200000ec 	.word	0x200000ec
    1684:	42000400 	.word	0x42000400
    1688:	0f0fffff 	.word	0x0f0fffff

0000168c <_events_find_bit_position>:
 */
uint32_t _events_find_bit_position(uint8_t channel, uint8_t start_offset)
{
	uint32_t pos;

	if (channel < _EVENTS_START_OFFSET_BUSY_BITS) {
    168c:	2807      	cmp	r0, #7
    168e:	d804      	bhi.n	169a <_events_find_bit_position+0xe>
		pos = 0x01UL << (start_offset + channel);
    1690:	1808      	adds	r0, r1, r0
    1692:	2101      	movs	r1, #1
    1694:	4081      	lsls	r1, r0
    1696:	1c08      	adds	r0, r1, #0
    1698:	e004      	b.n	16a4 <_events_find_bit_position+0x18>
	} else {
		pos = 0x01UL << (start_offset + channel + _EVENTS_START_OFFSET_BUSY_BITS);
    169a:	1808      	adds	r0, r1, r0
    169c:	3008      	adds	r0, #8
    169e:	2101      	movs	r1, #1
    16a0:	4081      	lsls	r1, r0
    16a2:	1c08      	adds	r0, r1, #0
	}

	return pos;
}
    16a4:	4770      	bx	lr
    16a6:	46c0      	nop			; (mov r8, r8)

000016a8 <_system_events_init>:
    16a8:	4a06      	ldr	r2, [pc, #24]	; (16c4 <_system_events_init+0x1c>)
    16aa:	6a11      	ldr	r1, [r2, #32]
    16ac:	2302      	movs	r3, #2
    16ae:	430b      	orrs	r3, r1
    16b0:	6213      	str	r3, [r2, #32]
{
	/* Enable EVSYS register interface */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_EVSYS);

	/* Make sure the EVSYS module is properly reset */
	EVSYS->CTRL.reg = EVSYS_CTRL_SWRST;
    16b2:	2201      	movs	r2, #1
    16b4:	4b04      	ldr	r3, [pc, #16]	; (16c8 <_system_events_init+0x20>)
    16b6:	701a      	strb	r2, [r3, #0]

	while (EVSYS->CTRL.reg & EVSYS_CTRL_SWRST) {
    16b8:	1c19      	adds	r1, r3, #0
    16ba:	780b      	ldrb	r3, [r1, #0]
    16bc:	4213      	tst	r3, r2
    16be:	d1fc      	bne.n	16ba <_system_events_init+0x12>
	}
}
    16c0:	4770      	bx	lr
    16c2:	46c0      	nop			; (mov r8, r8)
    16c4:	40000400 	.word	0x40000400
    16c8:	42000400 	.word	0x42000400

000016cc <events_get_config_defaults>:
void events_get_config_defaults(struct events_config *config)
{
	/* Check that config is something other than NULL */
	Assert(config);

	config->edge_detect  = EVENTS_EDGE_DETECT_RISING;
    16cc:	2301      	movs	r3, #1
    16ce:	7003      	strb	r3, [r0, #0]
	config->path         = EVENTS_PATH_SYNCHRONOUS;
    16d0:	2300      	movs	r3, #0
    16d2:	7043      	strb	r3, [r0, #1]
	config->generator    = EVSYS_ID_GEN_NONE;
    16d4:	7083      	strb	r3, [r0, #2]
	config->clock_source = GCLK_GENERATOR_0;
    16d6:	70c3      	strb	r3, [r0, #3]
}
    16d8:	4770      	bx	lr
    16da:	46c0      	nop			; (mov r8, r8)

000016dc <events_allocate>:

enum status_code events_allocate(
		struct events_resource *resource,
		struct events_config *config)
{
    16dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    16de:	b083      	sub	sp, #12
    16e0:	1c06      	adds	r6, r0, #0
    16e2:	1c0d      	adds	r5, r1, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    16e4:	4b29      	ldr	r3, [pc, #164]	; (178c <events_allocate+0xb0>)
    16e6:	4798      	blx	r3
	uint32_t tmp;
	bool allocated = false;

	system_interrupt_enter_critical_section();

	tmp = _events_inst.allocated_channels;
    16e8:	4b29      	ldr	r3, [pc, #164]	; (1790 <events_allocate+0xb4>)
    16ea:	681b      	ldr	r3, [r3, #0]

	for(count = 0; count < EVSYS_CHANNELS; ++count) {

		if(!(tmp & 0x00000001)) {
    16ec:	07da      	lsls	r2, r3, #31
    16ee:	d447      	bmi.n	1780 <events_allocate+0xa4>
    16f0:	e002      	b.n	16f8 <events_allocate+0x1c>
    16f2:	421a      	tst	r2, r3
    16f4:	d110      	bne.n	1718 <events_allocate+0x3c>
    16f6:	e000      	b.n	16fa <events_allocate+0x1e>

	system_interrupt_enter_critical_section();

	tmp = _events_inst.allocated_channels;

	for(count = 0; count < EVSYS_CHANNELS; ++count) {
    16f8:	2400      	movs	r4, #0

		if(!(tmp & 0x00000001)) {
			/* If free channel found, set as allocated and return number */

			_events_inst.allocated_channels |= 1 << count;
    16fa:	4b25      	ldr	r3, [pc, #148]	; (1790 <events_allocate+0xb4>)
    16fc:	6819      	ldr	r1, [r3, #0]
    16fe:	2201      	movs	r2, #1
    1700:	40a2      	lsls	r2, r4
    1702:	430a      	orrs	r2, r1
    1704:	601a      	str	r2, [r3, #0]
			_events_inst.free_channels--;
    1706:	791a      	ldrb	r2, [r3, #4]
    1708:	3a01      	subs	r2, #1
    170a:	711a      	strb	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    170c:	4b21      	ldr	r3, [pc, #132]	; (1794 <events_allocate+0xb8>)
    170e:	4798      	blx	r3
	Assert(resource);

	new_channel = _events_find_first_free_channel_and_allocate();

	if(new_channel == EVENTS_INVALID_CHANNEL) {
		return STATUS_ERR_NOT_FOUND;
    1710:	2014      	movs	r0, #20

	Assert(resource);

	new_channel = _events_find_first_free_channel_and_allocate();

	if(new_channel == EVENTS_INVALID_CHANNEL) {
    1712:	2cff      	cmp	r4, #255	; 0xff
    1714:	d106      	bne.n	1724 <events_allocate+0x48>
    1716:	e037      	b.n	1788 <events_allocate+0xac>

			break;

		}

		tmp = tmp >> 1;
    1718:	085b      	lsrs	r3, r3, #1

	system_interrupt_enter_critical_section();

	tmp = _events_inst.allocated_channels;

	for(count = 0; count < EVSYS_CHANNELS; ++count) {
    171a:	3401      	adds	r4, #1
    171c:	b2e4      	uxtb	r4, r4
    171e:	2c0c      	cmp	r4, #12
    1720:	d1e7      	bne.n	16f2 <events_allocate+0x16>
    1722:	e029      	b.n	1778 <events_allocate+0x9c>

	if(new_channel == EVENTS_INVALID_CHANNEL) {
		return STATUS_ERR_NOT_FOUND;
	}

	resource->channel = new_channel;
    1724:	7034      	strb	r4, [r6, #0]

	if (config->path != EVENTS_PATH_ASYNCHRONOUS) {
    1726:	786b      	ldrb	r3, [r5, #1]
    1728:	2b02      	cmp	r3, #2
    172a:	d00a      	beq.n	1742 <events_allocate+0x66>
		/* Set up a GLCK channel to use with the specific channel */
		struct system_gclk_chan_config gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator =
    172c:	a901      	add	r1, sp, #4
    172e:	78eb      	ldrb	r3, [r5, #3]
    1730:	700b      	strb	r3, [r1, #0]
				(enum gclk_generator)config->clock_source;
		system_gclk_chan_set_config(EVSYS_GCLK_ID_0 + new_channel, &gclk_chan_conf);
    1732:	1de7      	adds	r7, r4, #7
    1734:	b2ff      	uxtb	r7, r7
    1736:	1c38      	adds	r0, r7, #0
    1738:	4b17      	ldr	r3, [pc, #92]	; (1798 <events_allocate+0xbc>)
    173a:	4798      	blx	r3
		system_gclk_chan_enable(EVSYS_GCLK_ID_0 + new_channel);
    173c:	1c38      	adds	r0, r7, #0
    173e:	4b17      	ldr	r3, [pc, #92]	; (179c <events_allocate+0xc0>)
    1740:	4798      	blx	r3
	}

	/* Save channel setting and configure it after user multiplexer */
	resource->channel_reg = EVSYS_CHANNEL_CHANNEL(new_channel)       |
			     EVSYS_CHANNEL_EVGEN(config->generator)   |
			     EVSYS_CHANNEL_PATH(config->path)         |
    1742:	786a      	ldrb	r2, [r5, #1]
    1744:	0612      	lsls	r2, r2, #24
    1746:	23c0      	movs	r3, #192	; 0xc0
    1748:	049b      	lsls	r3, r3, #18
    174a:	401a      	ands	r2, r3
		system_gclk_chan_enable(EVSYS_GCLK_ID_0 + new_channel);
	}

	/* Save channel setting and configure it after user multiplexer */
	resource->channel_reg = EVSYS_CHANNEL_CHANNEL(new_channel)       |
			     EVSYS_CHANNEL_EVGEN(config->generator)   |
    174c:	78a8      	ldrb	r0, [r5, #2]
    174e:	0400      	lsls	r0, r0, #16
    1750:	21fe      	movs	r1, #254	; 0xfe
    1752:	03c9      	lsls	r1, r1, #15
    1754:	1c03      	adds	r3, r0, #0
    1756:	400b      	ands	r3, r1
    1758:	431a      	orrs	r2, r3
    175a:	1c10      	adds	r0, r2, #0
			     EVSYS_CHANNEL_PATH(config->path)         |
			     EVSYS_CHANNEL_EDGSEL(config->edge_detect);
    175c:	782a      	ldrb	r2, [r5, #0]
    175e:	0692      	lsls	r2, r2, #26
    1760:	21c0      	movs	r1, #192	; 0xc0
    1762:	0509      	lsls	r1, r1, #20
    1764:	1c13      	adds	r3, r2, #0
    1766:	400b      	ands	r3, r1
    1768:	1c02      	adds	r2, r0, #0
    176a:	431a      	orrs	r2, r3
		system_gclk_chan_set_config(EVSYS_GCLK_ID_0 + new_channel, &gclk_chan_conf);
		system_gclk_chan_enable(EVSYS_GCLK_ID_0 + new_channel);
	}

	/* Save channel setting and configure it after user multiplexer */
	resource->channel_reg = EVSYS_CHANNEL_CHANNEL(new_channel)       |
    176c:	230f      	movs	r3, #15
    176e:	401c      	ands	r4, r3
			     EVSYS_CHANNEL_EVGEN(config->generator)   |
			     EVSYS_CHANNEL_PATH(config->path)         |
    1770:	4314      	orrs	r4, r2
		system_gclk_chan_set_config(EVSYS_GCLK_ID_0 + new_channel, &gclk_chan_conf);
		system_gclk_chan_enable(EVSYS_GCLK_ID_0 + new_channel);
	}

	/* Save channel setting and configure it after user multiplexer */
	resource->channel_reg = EVSYS_CHANNEL_CHANNEL(new_channel)       |
    1772:	6074      	str	r4, [r6, #4]
			     EVSYS_CHANNEL_EVGEN(config->generator)   |
			     EVSYS_CHANNEL_PATH(config->path)         |
			     EVSYS_CHANNEL_EDGSEL(config->edge_detect);


	return STATUS_OK;
    1774:	2000      	movs	r0, #0
    1776:	e007      	b.n	1788 <events_allocate+0xac>
    1778:	4b06      	ldr	r3, [pc, #24]	; (1794 <events_allocate+0xb8>)
    177a:	4798      	blx	r3
	Assert(resource);

	new_channel = _events_find_first_free_channel_and_allocate();

	if(new_channel == EVENTS_INVALID_CHANNEL) {
		return STATUS_ERR_NOT_FOUND;
    177c:	2014      	movs	r0, #20
    177e:	e003      	b.n	1788 <events_allocate+0xac>

			break;

		}

		tmp = tmp >> 1;
    1780:	085b      	lsrs	r3, r3, #1

	system_interrupt_enter_critical_section();

	tmp = _events_inst.allocated_channels;

	for(count = 0; count < EVSYS_CHANNELS; ++count) {
    1782:	2401      	movs	r4, #1

		if(!(tmp & 0x00000001)) {
    1784:	2201      	movs	r2, #1
    1786:	e7b4      	b.n	16f2 <events_allocate+0x16>
			     EVSYS_CHANNEL_PATH(config->path)         |
			     EVSYS_CHANNEL_EDGSEL(config->edge_detect);


	return STATUS_OK;
}
    1788:	b003      	add	sp, #12
    178a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    178c:	000014cd 	.word	0x000014cd
    1790:	200000ec 	.word	0x200000ec
    1794:	0000150d 	.word	0x0000150d
    1798:	00002cc9 	.word	0x00002cc9
    179c:	00002c3d 	.word	0x00002c3d

000017a0 <events_is_busy>:

	return STATUS_OK;
}

bool events_is_busy(struct events_resource *resource)
{
    17a0:	b510      	push	{r4, lr}
	Assert(resource);

	return EVSYS->CHSTATUS.reg & (_events_find_bit_position(resource->channel,
    17a2:	4b05      	ldr	r3, [pc, #20]	; (17b8 <events_is_busy+0x18>)
    17a4:	68dc      	ldr	r4, [r3, #12]
    17a6:	7800      	ldrb	r0, [r0, #0]
    17a8:	2108      	movs	r1, #8
    17aa:	4b04      	ldr	r3, [pc, #16]	; (17bc <events_is_busy+0x1c>)
    17ac:	4798      	blx	r3
    17ae:	4020      	ands	r0, r4
    17b0:	1e43      	subs	r3, r0, #1
    17b2:	4198      	sbcs	r0, r3
    17b4:	b2c0      	uxtb	r0, r0
			_EVENTS_START_OFFSET_BUSY_BITS));
}
    17b6:	bd10      	pop	{r4, pc}
    17b8:	42000400 	.word	0x42000400
    17bc:	0000168d 	.word	0x0000168d

000017c0 <events_attach_user>:
enum status_code events_attach_user(struct events_resource *resource, uint8_t user_id)
{
	Assert(resource);

	/* First configure user multiplexer: channel number is n + 1 */
	EVSYS->USER.reg = EVSYS_USER_CHANNEL(resource->channel + 1) |
    17c0:	231f      	movs	r3, #31
    17c2:	4019      	ands	r1, r3
    17c4:	7803      	ldrb	r3, [r0, #0]
    17c6:	3301      	adds	r3, #1
    17c8:	021b      	lsls	r3, r3, #8
    17ca:	22f8      	movs	r2, #248	; 0xf8
    17cc:	0152      	lsls	r2, r2, #5
    17ce:	4013      	ands	r3, r2
    17d0:	4319      	orrs	r1, r3
    17d2:	4b03      	ldr	r3, [pc, #12]	; (17e0 <events_attach_user+0x20>)
    17d4:	8119      	strh	r1, [r3, #8]
			  EVSYS_USER_USER(user_id);

	/* Then configure the channel */
	EVSYS->CHANNEL.reg = resource->channel_reg;
    17d6:	6842      	ldr	r2, [r0, #4]
    17d8:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
}
    17da:	2000      	movs	r0, #0
    17dc:	4770      	bx	lr
    17de:	46c0      	nop			; (mov r8, r8)
    17e0:	42000400 	.word	0x42000400

000017e4 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    17e4:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    17e6:	2a00      	cmp	r2, #0
    17e8:	d10d      	bne.n	1806 <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    17ea:	008b      	lsls	r3, r1, #2
    17ec:	4a07      	ldr	r2, [pc, #28]	; (180c <extint_register_callback+0x28>)
    17ee:	589b      	ldr	r3, [r3, r2]
    17f0:	2b00      	cmp	r3, #0
    17f2:	d103      	bne.n	17fc <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    17f4:	0089      	lsls	r1, r1, #2
    17f6:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    17f8:	2300      	movs	r3, #0
    17fa:	e004      	b.n	1806 <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    17fc:	4283      	cmp	r3, r0
    17fe:	d001      	beq.n	1804 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    1800:	231d      	movs	r3, #29
    1802:	e000      	b.n	1806 <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    1804:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1806:	1c18      	adds	r0, r3, #0
    1808:	4770      	bx	lr
    180a:	46c0      	nop			; (mov r8, r8)
    180c:	200007f0 	.word	0x200007f0

00001810 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1810:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    1812:	2900      	cmp	r1, #0
    1814:	d107      	bne.n	1826 <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    1816:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    1818:	281f      	cmp	r0, #31
    181a:	d800      	bhi.n	181e <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    181c:	4a03      	ldr	r2, [pc, #12]	; (182c <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    181e:	2301      	movs	r3, #1
    1820:	4083      	lsls	r3, r0
    1822:	60d3      	str	r3, [r2, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1824:	2300      	movs	r3, #0
}
    1826:	1c18      	adds	r0, r3, #0
    1828:	4770      	bx	lr
    182a:	46c0      	nop			; (mov r8, r8)
    182c:	40001800 	.word	0x40001800

00001830 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1830:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    1832:	2900      	cmp	r1, #0
    1834:	d107      	bne.n	1846 <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
    1836:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    1838:	281f      	cmp	r0, #31
    183a:	d800      	bhi.n	183e <extint_chan_disable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    183c:	4a03      	ldr	r2, [pc, #12]	; (184c <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
    183e:	2301      	movs	r3, #1
    1840:	4083      	lsls	r3, r0
    1842:	6093      	str	r3, [r2, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1844:	2300      	movs	r3, #0
}
    1846:	1c18      	adds	r0, r3, #0
    1848:	4770      	bx	lr
    184a:	46c0      	nop			; (mov r8, r8)
    184c:	40001800 	.word	0x40001800

00001850 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    1850:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1852:	2200      	movs	r2, #0
    1854:	4b15      	ldr	r3, [pc, #84]	; (18ac <EIC_Handler+0x5c>)
    1856:	701a      	strb	r2, [r3, #0]
    1858:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    185a:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    185c:	4e14      	ldr	r6, [pc, #80]	; (18b0 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    185e:	4c13      	ldr	r4, [pc, #76]	; (18ac <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    1860:	2b1f      	cmp	r3, #31
    1862:	d919      	bls.n	1898 <EIC_Handler+0x48>
    1864:	e00f      	b.n	1886 <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    1866:	2100      	movs	r1, #0
    1868:	e000      	b.n	186c <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    186a:	4912      	ldr	r1, [pc, #72]	; (18b4 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    186c:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    186e:	009b      	lsls	r3, r3, #2
    1870:	599b      	ldr	r3, [r3, r6]
    1872:	2b00      	cmp	r3, #0
    1874:	d000      	beq.n	1878 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    1876:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1878:	7823      	ldrb	r3, [r4, #0]
    187a:	3301      	adds	r3, #1
    187c:	b2db      	uxtb	r3, r3
    187e:	7023      	strb	r3, [r4, #0]
    1880:	2b0f      	cmp	r3, #15
    1882:	d9ed      	bls.n	1860 <EIC_Handler+0x10>
    1884:	e011      	b.n	18aa <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1886:	1c29      	adds	r1, r5, #0
    1888:	4019      	ands	r1, r3
    188a:	2201      	movs	r2, #1
    188c:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    188e:	2100      	movs	r1, #0
    1890:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    1892:	4211      	tst	r1, r2
    1894:	d1e7      	bne.n	1866 <EIC_Handler+0x16>
    1896:	e7ef      	b.n	1878 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1898:	1c29      	adds	r1, r5, #0
    189a:	4019      	ands	r1, r3
    189c:	2201      	movs	r2, #1
    189e:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    18a0:	4904      	ldr	r1, [pc, #16]	; (18b4 <EIC_Handler+0x64>)
    18a2:	6909      	ldr	r1, [r1, #16]
    18a4:	4211      	tst	r1, r2
    18a6:	d1e0      	bne.n	186a <EIC_Handler+0x1a>
    18a8:	e7e6      	b.n	1878 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    18aa:	bd70      	pop	{r4, r5, r6, pc}
    18ac:	200007ed 	.word	0x200007ed
    18b0:	200007f0 	.word	0x200007f0
    18b4:	40001800 	.word	0x40001800

000018b8 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    18b8:	4a04      	ldr	r2, [pc, #16]	; (18cc <_extint_enable+0x14>)
    18ba:	7811      	ldrb	r1, [r2, #0]
    18bc:	2302      	movs	r3, #2
    18be:	430b      	orrs	r3, r1
    18c0:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    18c2:	7853      	ldrb	r3, [r2, #1]
    18c4:	b25b      	sxtb	r3, r3
    18c6:	2b00      	cmp	r3, #0
    18c8:	dbfb      	blt.n	18c2 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    18ca:	4770      	bx	lr
    18cc:	40001800 	.word	0x40001800

000018d0 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    18d0:	b500      	push	{lr}
    18d2:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    18d4:	4a12      	ldr	r2, [pc, #72]	; (1920 <_system_extint_init+0x50>)
    18d6:	6991      	ldr	r1, [r2, #24]
    18d8:	2340      	movs	r3, #64	; 0x40
    18da:	430b      	orrs	r3, r1
    18dc:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    18de:	a901      	add	r1, sp, #4
    18e0:	2300      	movs	r3, #0
    18e2:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    18e4:	2005      	movs	r0, #5
    18e6:	4b0f      	ldr	r3, [pc, #60]	; (1924 <_system_extint_init+0x54>)
    18e8:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    18ea:	2005      	movs	r0, #5
    18ec:	4b0e      	ldr	r3, [pc, #56]	; (1928 <_system_extint_init+0x58>)
    18ee:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    18f0:	4a0e      	ldr	r2, [pc, #56]	; (192c <_system_extint_init+0x5c>)
    18f2:	7811      	ldrb	r1, [r2, #0]
    18f4:	2301      	movs	r3, #1
    18f6:	430b      	orrs	r3, r1
    18f8:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    18fa:	7853      	ldrb	r3, [r2, #1]
    18fc:	b25b      	sxtb	r3, r3
    18fe:	2b00      	cmp	r3, #0
    1900:	dbfb      	blt.n	18fa <_system_extint_init+0x2a>
    1902:	4b0b      	ldr	r3, [pc, #44]	; (1930 <_system_extint_init+0x60>)
    1904:	1c19      	adds	r1, r3, #0
    1906:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    1908:	2200      	movs	r2, #0
    190a:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    190c:	428b      	cmp	r3, r1
    190e:	d1fc      	bne.n	190a <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1910:	2210      	movs	r2, #16
    1912:	4b08      	ldr	r3, [pc, #32]	; (1934 <_system_extint_init+0x64>)
    1914:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    1916:	4b08      	ldr	r3, [pc, #32]	; (1938 <_system_extint_init+0x68>)
    1918:	4798      	blx	r3
}
    191a:	b003      	add	sp, #12
    191c:	bd00      	pop	{pc}
    191e:	46c0      	nop			; (mov r8, r8)
    1920:	40000400 	.word	0x40000400
    1924:	00002cc9 	.word	0x00002cc9
    1928:	00002c3d 	.word	0x00002c3d
    192c:	40001800 	.word	0x40001800
    1930:	200007f0 	.word	0x200007f0
    1934:	e000e100 	.word	0xe000e100
    1938:	000018b9 	.word	0x000018b9

0000193c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    193c:	2300      	movs	r3, #0
    193e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    1940:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    1942:	2201      	movs	r2, #1
    1944:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    1946:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    1948:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    194a:	3302      	adds	r3, #2
    194c:	72c3      	strb	r3, [r0, #11]
}
    194e:	4770      	bx	lr

00001950 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    1950:	b5f0      	push	{r4, r5, r6, r7, lr}
    1952:	b083      	sub	sp, #12
    1954:	1c05      	adds	r5, r0, #0
    1956:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1958:	a901      	add	r1, sp, #4
    195a:	2300      	movs	r3, #0
    195c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    195e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    1960:	7923      	ldrb	r3, [r4, #4]
    1962:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    1964:	7a23      	ldrb	r3, [r4, #8]
    1966:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    1968:	7820      	ldrb	r0, [r4, #0]
    196a:	4b15      	ldr	r3, [pc, #84]	; (19c0 <extint_chan_set_config+0x70>)
    196c:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    196e:	2600      	movs	r6, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    1970:	2d1f      	cmp	r5, #31
    1972:	d800      	bhi.n	1976 <extint_chan_set_config+0x26>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    1974:	4e13      	ldr	r6, [pc, #76]	; (19c4 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    1976:	2207      	movs	r2, #7
    1978:	402a      	ands	r2, r5
    197a:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    197c:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    197e:	7aa3      	ldrb	r3, [r4, #10]
    1980:	2b00      	cmp	r3, #0
    1982:	d001      	beq.n	1988 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
    1984:	2308      	movs	r3, #8
    1986:	4318      	orrs	r0, r3
    1988:	08eb      	lsrs	r3, r5, #3
    198a:	009b      	lsls	r3, r3, #2
    198c:	18f3      	adds	r3, r6, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    198e:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
    1990:	4090      	lsls	r0, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1992:	270f      	movs	r7, #15
    1994:	4097      	lsls	r7, r2
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    1996:	43b9      	bics	r1, r7
    1998:	1c0a      	adds	r2, r1, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    199a:	4302      	orrs	r2, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    199c:	619a      	str	r2, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    199e:	7a63      	ldrb	r3, [r4, #9]
    19a0:	2b00      	cmp	r3, #0
    19a2:	d006      	beq.n	19b2 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    19a4:	6973      	ldr	r3, [r6, #20]
    19a6:	2201      	movs	r2, #1
    19a8:	40aa      	lsls	r2, r5
    19aa:	1c15      	adds	r5, r2, #0
    19ac:	431d      	orrs	r5, r3
    19ae:	6175      	str	r5, [r6, #20]
    19b0:	e004      	b.n	19bc <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    19b2:	6973      	ldr	r3, [r6, #20]
    19b4:	2201      	movs	r2, #1
    19b6:	40aa      	lsls	r2, r5
    19b8:	4393      	bics	r3, r2
    19ba:	6173      	str	r3, [r6, #20]
	}
}
    19bc:	b003      	add	sp, #12
    19be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19c0:	00002dc1 	.word	0x00002dc1
    19c4:	40001800 	.word	0x40001800

000019c8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    19c8:	b500      	push	{lr}
    19ca:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    19cc:	ab01      	add	r3, sp, #4
    19ce:	2280      	movs	r2, #128	; 0x80
    19d0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    19d2:	780a      	ldrb	r2, [r1, #0]
    19d4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    19d6:	784a      	ldrb	r2, [r1, #1]
    19d8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    19da:	788a      	ldrb	r2, [r1, #2]
    19dc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    19de:	1c19      	adds	r1, r3, #0
    19e0:	4b01      	ldr	r3, [pc, #4]	; (19e8 <port_pin_set_config+0x20>)
    19e2:	4798      	blx	r3
}
    19e4:	b003      	add	sp, #12
    19e6:	bd00      	pop	{pc}
    19e8:	00002dc1 	.word	0x00002dc1

000019ec <rtc_calendar_enable>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    19ec:	6801      	ldr	r1, [r0, #0]
    19ee:	2208      	movs	r2, #8
    19f0:	4b05      	ldr	r3, [pc, #20]	; (1a08 <rtc_calendar_enable+0x1c>)
    19f2:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    19f4:	6802      	ldr	r2, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    19f6:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    19f8:	b25b      	sxtb	r3, r3
    19fa:	2b00      	cmp	r3, #0
    19fc:	dbfb      	blt.n	19f6 <rtc_calendar_enable+0xa>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    19fe:	880a      	ldrh	r2, [r1, #0]
    1a00:	2302      	movs	r3, #2
    1a02:	4313      	orrs	r3, r2
    1a04:	800b      	strh	r3, [r1, #0]
}
    1a06:	4770      	bx	lr
    1a08:	e000e100 	.word	0xe000e100

00001a0c <rtc_calendar_disable>:
 * Disables the RTC module.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_disable(struct rtc_module *const module)
{
    1a0c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1a0e:	6801      	ldr	r1, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1a10:	2408      	movs	r4, #8
    1a12:	2380      	movs	r3, #128	; 0x80
    1a14:	4a05      	ldr	r2, [pc, #20]	; (1a2c <rtc_calendar_disable+0x20>)
    1a16:	50d4      	str	r4, [r2, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1a18:	6802      	ldr	r2, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1a1a:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    1a1c:	b25b      	sxtb	r3, r3
    1a1e:	2b00      	cmp	r3, #0
    1a20:	dbfb      	blt.n	1a1a <rtc_calendar_disable+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
    1a22:	880b      	ldrh	r3, [r1, #0]
    1a24:	2202      	movs	r2, #2
    1a26:	4393      	bics	r3, r2
    1a28:	800b      	strh	r3, [r1, #0]
}
    1a2a:	bd10      	pop	{r4, pc}
    1a2c:	e000e100 	.word	0xe000e100

00001a30 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
    1a30:	b538      	push	{r3, r4, r5, lr}
    1a32:	1c04      	adds	r4, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1a34:	6805      	ldr	r5, [r0, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);
    1a36:	4b07      	ldr	r3, [pc, #28]	; (1a54 <rtc_calendar_reset+0x24>)
    1a38:	4798      	blx	r3

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
    1a3a:	2300      	movs	r3, #0
    1a3c:	82a3      	strh	r3, [r4, #20]
	module->enabled_callback    = 0;
    1a3e:	82e3      	strh	r3, [r4, #22]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1a40:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1a42:	7a93      	ldrb	r3, [r2, #10]
#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_calendar_is_syncing(module)) {
    1a44:	b25b      	sxtb	r3, r3
    1a46:	2b00      	cmp	r3, #0
    1a48:	dbfb      	blt.n	1a42 <rtc_calendar_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
    1a4a:	882a      	ldrh	r2, [r5, #0]
    1a4c:	2301      	movs	r3, #1
    1a4e:	4313      	orrs	r3, r2
    1a50:	802b      	strh	r3, [r5, #0]
}
    1a52:	bd38      	pop	{r3, r4, r5, pc}
    1a54:	00001a0d 	.word	0x00001a0d

00001a58 <rtc_calendar_time_to_register_value>:
 * \return 32-bit value.
 */
uint32_t rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    1a58:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
    1a5a:	88cb      	ldrh	r3, [r1, #6]
    1a5c:	88c2      	ldrh	r2, [r0, #6]
    1a5e:	1a9b      	subs	r3, r3, r2
    1a60:	069a      	lsls	r2, r3, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    1a62:	790b      	ldrb	r3, [r1, #4]
    1a64:	045c      	lsls	r4, r3, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
    1a66:	794b      	ldrb	r3, [r1, #5]
    1a68:	059b      	lsls	r3, r3, #22
    1a6a:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    1a6c:	788c      	ldrb	r4, [r1, #2]
    1a6e:	0324      	lsls	r4, r4, #12
    1a70:	4323      	orrs	r3, r4
    1a72:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
    1a74:	7902      	ldrb	r2, [r0, #4]
    1a76:	2a00      	cmp	r2, #0
    1a78:	d105      	bne.n	1a86 <rtc_calendar_time_to_register_value+0x2e>
    1a7a:	78ca      	ldrb	r2, [r1, #3]
    1a7c:	2a00      	cmp	r2, #0
    1a7e:	d002      	beq.n	1a86 <rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
    1a80:	2280      	movs	r2, #128	; 0x80
    1a82:	0252      	lsls	r2, r2, #9
    1a84:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    1a86:	7848      	ldrb	r0, [r1, #1]
    1a88:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    1a8a:	780a      	ldrb	r2, [r1, #0]
    1a8c:	4310      	orrs	r0, r2
    1a8e:	4318      	orrs	r0, r3

	return register_value;
}
    1a90:	bd10      	pop	{r4, pc}
    1a92:	46c0      	nop			; (mov r8, r8)

00001a94 <rtc_calendar_register_value_to_time>:
 */
void rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
    1a94:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
    1a96:	0e8c      	lsrs	r4, r1, #26
    1a98:	88c3      	ldrh	r3, [r0, #6]
    1a9a:	18e3      	adds	r3, r4, r3
    1a9c:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
    1a9e:	018b      	lsls	r3, r1, #6
    1aa0:	0f1b      	lsrs	r3, r3, #28
    1aa2:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
    1aa4:	028b      	lsls	r3, r1, #10
    1aa6:	0edb      	lsrs	r3, r3, #27
    1aa8:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
    1aaa:	7903      	ldrb	r3, [r0, #4]
    1aac:	2b00      	cmp	r3, #0
    1aae:	d003      	beq.n	1ab8 <rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
    1ab0:	03cb      	lsls	r3, r1, #15
    1ab2:	0edb      	lsrs	r3, r3, #27
    1ab4:	7093      	strb	r3, [r2, #2]
    1ab6:	e005      	b.n	1ac4 <rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    1ab8:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
    1aba:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    1abc:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
    1abe:	03cb      	lsls	r3, r1, #15
    1ac0:	0fdb      	lsrs	r3, r3, #31
    1ac2:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
    1ac4:	050b      	lsls	r3, r1, #20
    1ac6:	0e9b      	lsrs	r3, r3, #26
    1ac8:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
    1aca:	233f      	movs	r3, #63	; 0x3f
    1acc:	4019      	ands	r1, r3
    1ace:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
    1ad0:	bd10      	pop	{r4, pc}
    1ad2:	46c0      	nop			; (mov r8, r8)

00001ad4 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    1ad4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1ad6:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = rtc_calendar_time_to_register_value(module, time);
    1ad8:	4b03      	ldr	r3, [pc, #12]	; (1ae8 <rtc_calendar_set_time+0x14>)
    1ada:	4798      	blx	r3
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1adc:	7aa3      	ldrb	r3, [r4, #10]

	Rtc *const rtc_module = module->hw;

	uint32_t register_value = rtc_calendar_time_to_register_value(module, time);

	while (rtc_calendar_is_syncing(module)) {
    1ade:	b25b      	sxtb	r3, r3
    1ae0:	2b00      	cmp	r3, #0
    1ae2:	dbfb      	blt.n	1adc <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
    1ae4:	6120      	str	r0, [r4, #16]
}
    1ae6:	bd10      	pop	{r4, pc}
    1ae8:	00001a59 	.word	0x00001a59

00001aec <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
    1aec:	b510      	push	{r4, lr}
    1aee:	1c0a      	adds	r2, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1af0:	6803      	ldr	r3, [r0, #0]

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if (!(module->continuously_update)) {
    1af2:	7941      	ldrb	r1, [r0, #5]
    1af4:	2900      	cmp	r1, #0
    1af6:	d106      	bne.n	1b06 <rtc_calendar_get_time+0x1a>
		/* Request read on CLOCK register. */
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;
    1af8:	4905      	ldr	r1, [pc, #20]	; (1b10 <rtc_calendar_get_time+0x24>)
    1afa:	8059      	strh	r1, [r3, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1afc:	6804      	ldr	r4, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1afe:	7aa1      	ldrb	r1, [r4, #10]
	 * the configuration structure. */
	if (!(module->continuously_update)) {
		/* Request read on CLOCK register. */
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;

		while (rtc_calendar_is_syncing(module)) {
    1b00:	b249      	sxtb	r1, r1
    1b02:	2900      	cmp	r1, #0
    1b04:	dbfb      	blt.n	1afe <rtc_calendar_get_time+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
    1b06:	6919      	ldr	r1, [r3, #16]

	/* Convert value to time structure. */
	rtc_calendar_register_value_to_time(module, register_value, time);
    1b08:	4b02      	ldr	r3, [pc, #8]	; (1b14 <rtc_calendar_get_time+0x28>)
    1b0a:	4798      	blx	r3
}
    1b0c:	bd10      	pop	{r4, pc}
    1b0e:	46c0      	nop			; (mov r8, r8)
    1b10:	ffff8000 	.word	0xffff8000
    1b14:	00001a95 	.word	0x00001a95

00001b18 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
    1b18:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1b1a:	6804      	ldr	r4, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
    1b1c:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
    1b1e:	2a01      	cmp	r2, #1
    1b20:	d80d      	bhi.n	1b3e <rtc_calendar_set_alarm+0x26>
    1b22:	1c16      	adds	r6, r2, #0
    1b24:	1c0d      	adds	r5, r1, #0
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = rtc_calendar_time_to_register_value(module, &(alarm->time));
    1b26:	4b07      	ldr	r3, [pc, #28]	; (1b44 <rtc_calendar_set_alarm+0x2c>)
    1b28:	4798      	blx	r3
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1b2a:	7aa3      	ldrb	r3, [r4, #10]
	}

	/* Get register_value from time. */
	uint32_t register_value = rtc_calendar_time_to_register_value(module, &(alarm->time));

	while (rtc_calendar_is_syncing(module)) {
    1b2c:	b25b      	sxtb	r3, r3
    1b2e:	2b00      	cmp	r3, #0
    1b30:	dbfb      	blt.n	1b2a <rtc_calendar_set_alarm+0x12>
    1b32:	00f2      	lsls	r2, r6, #3
    1b34:	18a4      	adds	r4, r4, r2
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
    1b36:	61a0      	str	r0, [r4, #24]

	/* Set alarm mask */
	rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
    1b38:	7a2b      	ldrb	r3, [r5, #8]
    1b3a:	7723      	strb	r3, [r4, #28]

	return STATUS_OK;
    1b3c:	2300      	movs	r3, #0
}
    1b3e:	1c18      	adds	r0, r3, #0
    1b40:	bd70      	pop	{r4, r5, r6, pc}
    1b42:	46c0      	nop			; (mov r8, r8)
    1b44:	00001a59 	.word	0x00001a59

00001b48 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
    1b48:	b530      	push	{r4, r5, lr}
    1b4a:	b083      	sub	sp, #12
    1b4c:	1c05      	adds	r5, r0, #0
    1b4e:	1c14      	adds	r4, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1b50:	6001      	str	r1, [r0, #0]
    1b52:	4a1c      	ldr	r2, [pc, #112]	; (1bc4 <rtc_calendar_init+0x7c>)
    1b54:	6991      	ldr	r1, [r2, #24]
    1b56:	2320      	movs	r3, #32
    1b58:	430b      	orrs	r3, r1
    1b5a:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    1b5c:	a901      	add	r1, sp, #4
    1b5e:	2302      	movs	r3, #2
    1b60:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    1b62:	2004      	movs	r0, #4
    1b64:	4b18      	ldr	r3, [pc, #96]	; (1bc8 <rtc_calendar_init+0x80>)
    1b66:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    1b68:	2004      	movs	r0, #4
    1b6a:	4b18      	ldr	r3, [pc, #96]	; (1bcc <rtc_calendar_init+0x84>)
    1b6c:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
    1b6e:	1c28      	adds	r0, r5, #0
    1b70:	4b17      	ldr	r3, [pc, #92]	; (1bd0 <rtc_calendar_init+0x88>)
    1b72:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
    1b74:	7923      	ldrb	r3, [r4, #4]
    1b76:	712b      	strb	r3, [r5, #4]
	module->continuously_update = config->continuously_update;
    1b78:	78e3      	ldrb	r3, [r4, #3]
    1b7a:	716b      	strb	r3, [r5, #5]
	module->year_init_value     = config->year_init_value;
    1b7c:	88e3      	ldrh	r3, [r4, #6]
    1b7e:	80eb      	strh	r3, [r5, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
    1b80:	4b14      	ldr	r3, [pc, #80]	; (1bd4 <rtc_calendar_init+0x8c>)
    1b82:	601d      	str	r5, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1b84:	682a      	ldr	r2, [r5, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    1b86:	8823      	ldrh	r3, [r4, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
    1b88:	7921      	ldrb	r1, [r4, #4]
    1b8a:	2900      	cmp	r1, #0
    1b8c:	d002      	beq.n	1b94 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    1b8e:	2108      	movs	r1, #8
    1b90:	430b      	orrs	r3, r1
    1b92:	e001      	b.n	1b98 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
    1b94:	2148      	movs	r1, #72	; 0x48
    1b96:	430b      	orrs	r3, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
    1b98:	78a1      	ldrb	r1, [r4, #2]
    1b9a:	2900      	cmp	r1, #0
    1b9c:	d001      	beq.n	1ba2 <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
    1b9e:	2180      	movs	r1, #128	; 0x80
    1ba0:	430b      	orrs	r3, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
    1ba2:	8013      	strh	r3, [r2, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
    1ba4:	78e3      	ldrb	r3, [r4, #3]
    1ba6:	2b00      	cmp	r3, #0
    1ba8:	d004      	beq.n	1bb4 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
    1baa:	8851      	ldrh	r1, [r2, #2]
    1bac:	2380      	movs	r3, #128	; 0x80
    1bae:	01db      	lsls	r3, r3, #7
    1bb0:	430b      	orrs	r3, r1
    1bb2:	8053      	strh	r3, [r2, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
    1bb4:	1c21      	adds	r1, r4, #0
    1bb6:	3108      	adds	r1, #8
    1bb8:	1c28      	adds	r0, r5, #0
    1bba:	2200      	movs	r2, #0
    1bbc:	4b06      	ldr	r3, [pc, #24]	; (1bd8 <rtc_calendar_init+0x90>)
    1bbe:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
    1bc0:	b003      	add	sp, #12
    1bc2:	bd30      	pop	{r4, r5, pc}
    1bc4:	40000400 	.word	0x40000400
    1bc8:	00002cc9 	.word	0x00002cc9
    1bcc:	00002c3d 	.word	0x00002c3d
    1bd0:	00001a31 	.word	0x00001a31
    1bd4:	20000830 	.word	0x20000830
    1bd8:	00001b19 	.word	0x00001b19

00001bdc <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
    1bdc:	2a02      	cmp	r2, #2
    1bde:	d901      	bls.n	1be4 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
    1be0:	2017      	movs	r0, #23
    1be2:	e00a      	b.n	1bfa <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    1be4:	1c93      	adds	r3, r2, #2
    1be6:	009b      	lsls	r3, r3, #2
    1be8:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    1bea:	8a81      	ldrh	r1, [r0, #20]
    1bec:	2301      	movs	r3, #1
    1bee:	4093      	lsls	r3, r2
    1bf0:	1c1a      	adds	r2, r3, #0
    1bf2:	430a      	orrs	r2, r1
    1bf4:	b292      	uxth	r2, r2
    1bf6:	8282      	strh	r2, [r0, #20]
    1bf8:	2000      	movs	r0, #0
	}

	return status;
}
    1bfa:	4770      	bx	lr

00001bfc <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
    1bfc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1bfe:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
    1c00:	2902      	cmp	r1, #2
    1c02:	d102      	bne.n	1c0a <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
    1c04:	2380      	movs	r3, #128	; 0x80
    1c06:	71d3      	strb	r3, [r2, #7]
    1c08:	e004      	b.n	1c14 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
    1c0a:	2301      	movs	r3, #1
    1c0c:	408b      	lsls	r3, r1
    1c0e:	2401      	movs	r4, #1
    1c10:	4023      	ands	r3, r4
    1c12:	71d3      	strb	r3, [r2, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    1c14:	8ac2      	ldrh	r2, [r0, #22]
    1c16:	2301      	movs	r3, #1
    1c18:	408b      	lsls	r3, r1
    1c1a:	1c19      	adds	r1, r3, #0
    1c1c:	4311      	orrs	r1, r2
    1c1e:	b289      	uxth	r1, r1
    1c20:	82c1      	strh	r1, [r0, #22]
}
    1c22:	bd10      	pop	{r4, pc}

00001c24 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    1c24:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
    1c26:	4b0d      	ldr	r3, [pc, #52]	; (1c5c <RTC_Handler+0x38>)
    1c28:	681a      	ldr	r2, [r3, #0]

	Rtc *const rtc_module = module->hw;
    1c2a:	6814      	ldr	r4, [r2, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    1c2c:	8ad3      	ldrh	r3, [r2, #22]
	callback_mask &= module->registered_callback;
    1c2e:	8a91      	ldrh	r1, [r2, #20]
    1c30:	4019      	ands	r1, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    1c32:	7a23      	ldrb	r3, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    1c34:	79e0      	ldrb	r0, [r4, #7]
    1c36:	4003      	ands	r3, r0

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    1c38:	09d8      	lsrs	r0, r3, #7
    1c3a:	d006      	beq.n	1c4a <RTC_Handler+0x26>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    1c3c:	074b      	lsls	r3, r1, #29
    1c3e:	d501      	bpl.n	1c44 <RTC_Handler+0x20>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    1c40:	6913      	ldr	r3, [r2, #16]
    1c42:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    1c44:	2380      	movs	r3, #128	; 0x80
    1c46:	7223      	strb	r3, [r4, #8]
    1c48:	e007      	b.n	1c5a <RTC_Handler+0x36>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    1c4a:	07db      	lsls	r3, r3, #31
    1c4c:	d505      	bpl.n	1c5a <RTC_Handler+0x36>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    1c4e:	07cb      	lsls	r3, r1, #31
    1c50:	d501      	bpl.n	1c56 <RTC_Handler+0x32>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    1c52:	6893      	ldr	r3, [r2, #8]
    1c54:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    1c56:	2301      	movs	r3, #1
    1c58:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
    1c5a:	bd10      	pop	{r4, pc}
    1c5c:	20000830 	.word	0x20000830

00001c60 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1c60:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1c62:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c64:	2440      	movs	r4, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1c66:	4281      	cmp	r1, r0
    1c68:	d30c      	bcc.n	1c84 <_sercom_get_sync_baud_val+0x24>
    1c6a:	2300      	movs	r3, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1c6c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1c6e:	3301      	adds	r3, #1
    1c70:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1c72:	4288      	cmp	r0, r1
    1c74:	d9fa      	bls.n	1c6c <_sercom_get_sync_baud_val+0xc>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
    1c76:	3b01      	subs	r3, #1
    1c78:	b29b      	uxth	r3, r3

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c7a:	2440      	movs	r4, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1c7c:	2bff      	cmp	r3, #255	; 0xff
    1c7e:	d801      	bhi.n	1c84 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1c80:	8013      	strh	r3, [r2, #0]
		return STATUS_OK;
    1c82:	2400      	movs	r4, #0
	}
}
    1c84:	1c20      	adds	r0, r4, #0
    1c86:	bd10      	pop	{r4, pc}

00001c88 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1c88:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c8a:	465f      	mov	r7, fp
    1c8c:	4656      	mov	r6, sl
    1c8e:	464d      	mov	r5, r9
    1c90:	4644      	mov	r4, r8
    1c92:	b4f0      	push	{r4, r5, r6, r7}
    1c94:	b089      	sub	sp, #36	; 0x24
    1c96:	1c1c      	adds	r4, r3, #0
    1c98:	ab12      	add	r3, sp, #72	; 0x48
    1c9a:	781b      	ldrb	r3, [r3, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1c9c:	1c06      	adds	r6, r0, #0
    1c9e:	435e      	muls	r6, r3
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1ca0:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1ca2:	428e      	cmp	r6, r1
    1ca4:	d900      	bls.n	1ca8 <_sercom_get_async_baud_val+0x20>
    1ca6:	e0c7      	b.n	1e38 <_sercom_get_async_baud_val+0x1b0>
    1ca8:	1c25      	adds	r5, r4, #0
    1caa:	9207      	str	r2, [sp, #28]
    1cac:	1c0c      	adds	r4, r1, #0
    1cae:	1c02      	adds	r2, r0, #0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1cb0:	2d00      	cmp	r5, #0
    1cb2:	d151      	bne.n	1d58 <_sercom_get_async_baud_val+0xd0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1cb4:	1c18      	adds	r0, r3, #0
    1cb6:	2100      	movs	r1, #0
    1cb8:	2300      	movs	r3, #0
    1cba:	4d63      	ldr	r5, [pc, #396]	; (1e48 <_sercom_get_async_baud_val+0x1c0>)
    1cbc:	47a8      	blx	r5
    1cbe:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1cc0:	1c26      	adds	r6, r4, #0
    1cc2:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1cc4:	2300      	movs	r3, #0
    1cc6:	2400      	movs	r4, #0
    1cc8:	9302      	str	r3, [sp, #8]
    1cca:	9403      	str	r4, [sp, #12]
    1ccc:	2200      	movs	r2, #0
    1cce:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1cd0:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1cd2:	2120      	movs	r1, #32
    1cd4:	468c      	mov	ip, r1
    1cd6:	391f      	subs	r1, #31
    1cd8:	9600      	str	r6, [sp, #0]
    1cda:	9701      	str	r7, [sp, #4]
    1cdc:	2420      	movs	r4, #32
    1cde:	4264      	negs	r4, r4
    1ce0:	1904      	adds	r4, r0, r4
    1ce2:	d403      	bmi.n	1cec <_sercom_get_async_baud_val+0x64>
    1ce4:	1c0d      	adds	r5, r1, #0
    1ce6:	40a5      	lsls	r5, r4
    1ce8:	46a8      	mov	r8, r5
    1cea:	e004      	b.n	1cf6 <_sercom_get_async_baud_val+0x6e>
    1cec:	4664      	mov	r4, ip
    1cee:	1a24      	subs	r4, r4, r0
    1cf0:	1c0d      	adds	r5, r1, #0
    1cf2:	40e5      	lsrs	r5, r4
    1cf4:	46a8      	mov	r8, r5
    1cf6:	1c0c      	adds	r4, r1, #0
    1cf8:	4084      	lsls	r4, r0
    1cfa:	46a1      	mov	r9, r4

		r = r << 1;
    1cfc:	1c14      	adds	r4, r2, #0
    1cfe:	1c1d      	adds	r5, r3, #0
    1d00:	18a4      	adds	r4, r4, r2
    1d02:	415d      	adcs	r5, r3
    1d04:	1c22      	adds	r2, r4, #0
    1d06:	1c2b      	adds	r3, r5, #0

		if (n & bit_shift) {
    1d08:	465e      	mov	r6, fp
    1d0a:	4647      	mov	r7, r8
    1d0c:	423e      	tst	r6, r7
    1d0e:	d003      	beq.n	1d18 <_sercom_get_async_baud_val+0x90>
			r |= 0x01;
    1d10:	1c0e      	adds	r6, r1, #0
    1d12:	4326      	orrs	r6, r4
    1d14:	1c32      	adds	r2, r6, #0
    1d16:	1c2b      	adds	r3, r5, #0
		}

		if (r >= d) {
    1d18:	9c01      	ldr	r4, [sp, #4]
    1d1a:	429c      	cmp	r4, r3
    1d1c:	d810      	bhi.n	1d40 <_sercom_get_async_baud_val+0xb8>
    1d1e:	d102      	bne.n	1d26 <_sercom_get_async_baud_val+0x9e>
    1d20:	9c00      	ldr	r4, [sp, #0]
    1d22:	4294      	cmp	r4, r2
    1d24:	d80c      	bhi.n	1d40 <_sercom_get_async_baud_val+0xb8>
			r = r - d;
    1d26:	9c00      	ldr	r4, [sp, #0]
    1d28:	9d01      	ldr	r5, [sp, #4]
    1d2a:	1b12      	subs	r2, r2, r4
    1d2c:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1d2e:	464d      	mov	r5, r9
    1d30:	9e02      	ldr	r6, [sp, #8]
    1d32:	9f03      	ldr	r7, [sp, #12]
    1d34:	4335      	orrs	r5, r6
    1d36:	1c3c      	adds	r4, r7, #0
    1d38:	4646      	mov	r6, r8
    1d3a:	4334      	orrs	r4, r6
    1d3c:	9502      	str	r5, [sp, #8]
    1d3e:	9403      	str	r4, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1d40:	3801      	subs	r0, #1
    1d42:	d2cb      	bcs.n	1cdc <_sercom_get_async_baud_val+0x54>

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1d44:	2200      	movs	r2, #0
    1d46:	2301      	movs	r3, #1
    1d48:	9802      	ldr	r0, [sp, #8]
    1d4a:	9903      	ldr	r1, [sp, #12]
    1d4c:	1a12      	subs	r2, r2, r0
    1d4e:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1d50:	0c11      	lsrs	r1, r2, #16
    1d52:	041b      	lsls	r3, r3, #16
    1d54:	4319      	orrs	r1, r3
    1d56:	e06c      	b.n	1e32 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1d58:	2100      	movs	r1, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1d5a:	2d01      	cmp	r5, #1
    1d5c:	d169      	bne.n	1e32 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1d5e:	0f61      	lsrs	r1, r4, #29
    1d60:	1c0f      	adds	r7, r1, #0
    1d62:	00e1      	lsls	r1, r4, #3
    1d64:	4688      	mov	r8, r1
			temp2 = ((uint64_t)baudrate * sample_num);
    1d66:	1c18      	adds	r0, r3, #0
    1d68:	2100      	movs	r1, #0
    1d6a:	2300      	movs	r3, #0
    1d6c:	4c36      	ldr	r4, [pc, #216]	; (1e48 <_sercom_get_async_baud_val+0x1c0>)
    1d6e:	47a0      	blx	r4
    1d70:	1c04      	adds	r4, r0, #0
    1d72:	1c0d      	adds	r5, r1, #0
    1d74:	2300      	movs	r3, #0
    1d76:	469c      	mov	ip, r3
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1d78:	3320      	adds	r3, #32
    1d7a:	469b      	mov	fp, r3
    1d7c:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1d7e:	4663      	mov	r3, ip
    1d80:	9305      	str	r3, [sp, #20]
    1d82:	46b9      	mov	r9, r7
    1d84:	466b      	mov	r3, sp
    1d86:	7d1b      	ldrb	r3, [r3, #20]
    1d88:	9306      	str	r3, [sp, #24]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1d8a:	2300      	movs	r3, #0
    1d8c:	469c      	mov	ip, r3
    1d8e:	2000      	movs	r0, #0
    1d90:	2100      	movs	r1, #0
	for (i = 63; i >= 0; i--) {
    1d92:	223f      	movs	r2, #63	; 0x3f
    1d94:	9400      	str	r4, [sp, #0]
    1d96:	9501      	str	r5, [sp, #4]
		bit_shift = (uint64_t)1 << i;
    1d98:	2320      	movs	r3, #32
    1d9a:	425b      	negs	r3, r3
    1d9c:	18d3      	adds	r3, r2, r3
    1d9e:	d403      	bmi.n	1da8 <_sercom_get_async_baud_val+0x120>
    1da0:	1c34      	adds	r4, r6, #0
    1da2:	409c      	lsls	r4, r3
    1da4:	1c23      	adds	r3, r4, #0
    1da6:	e004      	b.n	1db2 <_sercom_get_async_baud_val+0x12a>
    1da8:	465b      	mov	r3, fp
    1daa:	1a9b      	subs	r3, r3, r2
    1dac:	1c34      	adds	r4, r6, #0
    1dae:	40dc      	lsrs	r4, r3
    1db0:	1c23      	adds	r3, r4, #0
    1db2:	1c37      	adds	r7, r6, #0
    1db4:	4097      	lsls	r7, r2

		r = r << 1;
    1db6:	1c04      	adds	r4, r0, #0
    1db8:	1c0d      	adds	r5, r1, #0
    1dba:	1824      	adds	r4, r4, r0
    1dbc:	414d      	adcs	r5, r1
    1dbe:	1c20      	adds	r0, r4, #0
    1dc0:	1c29      	adds	r1, r5, #0
    1dc2:	9002      	str	r0, [sp, #8]
    1dc4:	9103      	str	r1, [sp, #12]

		if (n & bit_shift) {
    1dc6:	4644      	mov	r4, r8
    1dc8:	403c      	ands	r4, r7
    1dca:	46a2      	mov	sl, r4
    1dcc:	464c      	mov	r4, r9
    1dce:	4023      	ands	r3, r4
    1dd0:	4654      	mov	r4, sl
    1dd2:	4323      	orrs	r3, r4
    1dd4:	d005      	beq.n	1de2 <_sercom_get_async_baud_val+0x15a>
			r |= 0x01;
    1dd6:	9b02      	ldr	r3, [sp, #8]
    1dd8:	9c03      	ldr	r4, [sp, #12]
    1dda:	1c1d      	adds	r5, r3, #0
    1ddc:	4335      	orrs	r5, r6
    1dde:	1c28      	adds	r0, r5, #0
    1de0:	1c21      	adds	r1, r4, #0
		}

		if (r >= d) {
    1de2:	9b01      	ldr	r3, [sp, #4]
    1de4:	428b      	cmp	r3, r1
    1de6:	d80a      	bhi.n	1dfe <_sercom_get_async_baud_val+0x176>
    1de8:	d102      	bne.n	1df0 <_sercom_get_async_baud_val+0x168>
    1dea:	9b00      	ldr	r3, [sp, #0]
    1dec:	4283      	cmp	r3, r0
    1dee:	d806      	bhi.n	1dfe <_sercom_get_async_baud_val+0x176>
			r = r - d;
    1df0:	9b00      	ldr	r3, [sp, #0]
    1df2:	9c01      	ldr	r4, [sp, #4]
    1df4:	1ac0      	subs	r0, r0, r3
    1df6:	41a1      	sbcs	r1, r4
			q |= bit_shift;
    1df8:	4663      	mov	r3, ip
    1dfa:	433b      	orrs	r3, r7
    1dfc:	469c      	mov	ip, r3
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1dfe:	3a01      	subs	r2, #1
    1e00:	d2ca      	bcs.n	1d98 <_sercom_get_async_baud_val+0x110>
    1e02:	9c00      	ldr	r4, [sp, #0]
    1e04:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1e06:	4662      	mov	r2, ip
    1e08:	9905      	ldr	r1, [sp, #20]
    1e0a:	1a53      	subs	r3, r2, r1
			baud_int = baud_int / BAUD_FP_MAX;
    1e0c:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1e0e:	4a0f      	ldr	r2, [pc, #60]	; (1e4c <_sercom_get_async_baud_val+0x1c4>)
    1e10:	4293      	cmp	r3, r2
    1e12:	d908      	bls.n	1e26 <_sercom_get_async_baud_val+0x19e>
    1e14:	9a06      	ldr	r2, [sp, #24]
    1e16:	3201      	adds	r2, #1
    1e18:	b2d2      	uxtb	r2, r2
    1e1a:	9206      	str	r2, [sp, #24]
    1e1c:	1c0a      	adds	r2, r1, #0
    1e1e:	3201      	adds	r2, #1
    1e20:	9205      	str	r2, [sp, #20]
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1e22:	2a08      	cmp	r2, #8
    1e24:	d1ae      	bne.n	1d84 <_sercom_get_async_baud_val+0xfc>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e26:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1e28:	9a06      	ldr	r2, [sp, #24]
    1e2a:	2a08      	cmp	r2, #8
    1e2c:	d004      	beq.n	1e38 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1e2e:	0351      	lsls	r1, r2, #13
    1e30:	4319      	orrs	r1, r3
	}

	*baudval = baud_calculated;
    1e32:	9b07      	ldr	r3, [sp, #28]
    1e34:	8019      	strh	r1, [r3, #0]
	return STATUS_OK;
    1e36:	2500      	movs	r5, #0
}
    1e38:	1c28      	adds	r0, r5, #0
    1e3a:	b009      	add	sp, #36	; 0x24
    1e3c:	bc3c      	pop	{r2, r3, r4, r5}
    1e3e:	4690      	mov	r8, r2
    1e40:	4699      	mov	r9, r3
    1e42:	46a2      	mov	sl, r4
    1e44:	46ab      	mov	fp, r5
    1e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e48:	00006605 	.word	0x00006605
    1e4c:	00001fff 	.word	0x00001fff

00001e50 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1e50:	b510      	push	{r4, lr}
    1e52:	b082      	sub	sp, #8
    1e54:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1e56:	4b0e      	ldr	r3, [pc, #56]	; (1e90 <sercom_set_gclk_generator+0x40>)
    1e58:	781b      	ldrb	r3, [r3, #0]
    1e5a:	2b00      	cmp	r3, #0
    1e5c:	d001      	beq.n	1e62 <sercom_set_gclk_generator+0x12>
    1e5e:	2900      	cmp	r1, #0
    1e60:	d00d      	beq.n	1e7e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1e62:	a901      	add	r1, sp, #4
    1e64:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1e66:	2013      	movs	r0, #19
    1e68:	4b0a      	ldr	r3, [pc, #40]	; (1e94 <sercom_set_gclk_generator+0x44>)
    1e6a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1e6c:	2013      	movs	r0, #19
    1e6e:	4b0a      	ldr	r3, [pc, #40]	; (1e98 <sercom_set_gclk_generator+0x48>)
    1e70:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1e72:	4b07      	ldr	r3, [pc, #28]	; (1e90 <sercom_set_gclk_generator+0x40>)
    1e74:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1e76:	2201      	movs	r2, #1
    1e78:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1e7a:	2000      	movs	r0, #0
    1e7c:	e006      	b.n	1e8c <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    1e7e:	4b04      	ldr	r3, [pc, #16]	; (1e90 <sercom_set_gclk_generator+0x40>)
    1e80:	785b      	ldrb	r3, [r3, #1]
    1e82:	4283      	cmp	r3, r0
    1e84:	d001      	beq.n	1e8a <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1e86:	201d      	movs	r0, #29
    1e88:	e000      	b.n	1e8c <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1e8a:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1e8c:	b002      	add	sp, #8
    1e8e:	bd10      	pop	{r4, pc}
    1e90:	20000694 	.word	0x20000694
    1e94:	00002cc9 	.word	0x00002cc9
    1e98:	00002c3d 	.word	0x00002c3d

00001e9c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1e9c:	4b44      	ldr	r3, [pc, #272]	; (1fb0 <_sercom_get_default_pad+0x114>)
    1e9e:	4298      	cmp	r0, r3
    1ea0:	d033      	beq.n	1f0a <_sercom_get_default_pad+0x6e>
    1ea2:	d806      	bhi.n	1eb2 <_sercom_get_default_pad+0x16>
    1ea4:	4b43      	ldr	r3, [pc, #268]	; (1fb4 <_sercom_get_default_pad+0x118>)
    1ea6:	4298      	cmp	r0, r3
    1ea8:	d00d      	beq.n	1ec6 <_sercom_get_default_pad+0x2a>
    1eaa:	4b43      	ldr	r3, [pc, #268]	; (1fb8 <_sercom_get_default_pad+0x11c>)
    1eac:	4298      	cmp	r0, r3
    1eae:	d01b      	beq.n	1ee8 <_sercom_get_default_pad+0x4c>
    1eb0:	e06f      	b.n	1f92 <_sercom_get_default_pad+0xf6>
    1eb2:	4b42      	ldr	r3, [pc, #264]	; (1fbc <_sercom_get_default_pad+0x120>)
    1eb4:	4298      	cmp	r0, r3
    1eb6:	d04a      	beq.n	1f4e <_sercom_get_default_pad+0xb2>
    1eb8:	4b41      	ldr	r3, [pc, #260]	; (1fc0 <_sercom_get_default_pad+0x124>)
    1eba:	4298      	cmp	r0, r3
    1ebc:	d058      	beq.n	1f70 <_sercom_get_default_pad+0xd4>
    1ebe:	4b41      	ldr	r3, [pc, #260]	; (1fc4 <_sercom_get_default_pad+0x128>)
    1ec0:	4298      	cmp	r0, r3
    1ec2:	d166      	bne.n	1f92 <_sercom_get_default_pad+0xf6>
    1ec4:	e032      	b.n	1f2c <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ec6:	2901      	cmp	r1, #1
    1ec8:	d006      	beq.n	1ed8 <_sercom_get_default_pad+0x3c>
    1eca:	2900      	cmp	r1, #0
    1ecc:	d063      	beq.n	1f96 <_sercom_get_default_pad+0xfa>
    1ece:	2902      	cmp	r1, #2
    1ed0:	d006      	beq.n	1ee0 <_sercom_get_default_pad+0x44>
    1ed2:	2903      	cmp	r1, #3
    1ed4:	d006      	beq.n	1ee4 <_sercom_get_default_pad+0x48>
    1ed6:	e001      	b.n	1edc <_sercom_get_default_pad+0x40>
    1ed8:	483b      	ldr	r0, [pc, #236]	; (1fc8 <_sercom_get_default_pad+0x12c>)
    1eda:	e067      	b.n	1fac <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1edc:	2000      	movs	r0, #0
    1ede:	e065      	b.n	1fac <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ee0:	483a      	ldr	r0, [pc, #232]	; (1fcc <_sercom_get_default_pad+0x130>)
    1ee2:	e063      	b.n	1fac <_sercom_get_default_pad+0x110>
    1ee4:	483a      	ldr	r0, [pc, #232]	; (1fd0 <_sercom_get_default_pad+0x134>)
    1ee6:	e061      	b.n	1fac <_sercom_get_default_pad+0x110>
    1ee8:	2901      	cmp	r1, #1
    1eea:	d006      	beq.n	1efa <_sercom_get_default_pad+0x5e>
    1eec:	2900      	cmp	r1, #0
    1eee:	d054      	beq.n	1f9a <_sercom_get_default_pad+0xfe>
    1ef0:	2902      	cmp	r1, #2
    1ef2:	d006      	beq.n	1f02 <_sercom_get_default_pad+0x66>
    1ef4:	2903      	cmp	r1, #3
    1ef6:	d006      	beq.n	1f06 <_sercom_get_default_pad+0x6a>
    1ef8:	e001      	b.n	1efe <_sercom_get_default_pad+0x62>
    1efa:	4836      	ldr	r0, [pc, #216]	; (1fd4 <_sercom_get_default_pad+0x138>)
    1efc:	e056      	b.n	1fac <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1efe:	2000      	movs	r0, #0
    1f00:	e054      	b.n	1fac <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f02:	4835      	ldr	r0, [pc, #212]	; (1fd8 <_sercom_get_default_pad+0x13c>)
    1f04:	e052      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f06:	4835      	ldr	r0, [pc, #212]	; (1fdc <_sercom_get_default_pad+0x140>)
    1f08:	e050      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f0a:	2901      	cmp	r1, #1
    1f0c:	d006      	beq.n	1f1c <_sercom_get_default_pad+0x80>
    1f0e:	2900      	cmp	r1, #0
    1f10:	d045      	beq.n	1f9e <_sercom_get_default_pad+0x102>
    1f12:	2902      	cmp	r1, #2
    1f14:	d006      	beq.n	1f24 <_sercom_get_default_pad+0x88>
    1f16:	2903      	cmp	r1, #3
    1f18:	d006      	beq.n	1f28 <_sercom_get_default_pad+0x8c>
    1f1a:	e001      	b.n	1f20 <_sercom_get_default_pad+0x84>
    1f1c:	4830      	ldr	r0, [pc, #192]	; (1fe0 <_sercom_get_default_pad+0x144>)
    1f1e:	e045      	b.n	1fac <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1f20:	2000      	movs	r0, #0
    1f22:	e043      	b.n	1fac <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f24:	482f      	ldr	r0, [pc, #188]	; (1fe4 <_sercom_get_default_pad+0x148>)
    1f26:	e041      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f28:	482f      	ldr	r0, [pc, #188]	; (1fe8 <_sercom_get_default_pad+0x14c>)
    1f2a:	e03f      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f2c:	2901      	cmp	r1, #1
    1f2e:	d006      	beq.n	1f3e <_sercom_get_default_pad+0xa2>
    1f30:	2900      	cmp	r1, #0
    1f32:	d036      	beq.n	1fa2 <_sercom_get_default_pad+0x106>
    1f34:	2902      	cmp	r1, #2
    1f36:	d006      	beq.n	1f46 <_sercom_get_default_pad+0xaa>
    1f38:	2903      	cmp	r1, #3
    1f3a:	d006      	beq.n	1f4a <_sercom_get_default_pad+0xae>
    1f3c:	e001      	b.n	1f42 <_sercom_get_default_pad+0xa6>
    1f3e:	482b      	ldr	r0, [pc, #172]	; (1fec <_sercom_get_default_pad+0x150>)
    1f40:	e034      	b.n	1fac <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1f42:	2000      	movs	r0, #0
    1f44:	e032      	b.n	1fac <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f46:	482a      	ldr	r0, [pc, #168]	; (1ff0 <_sercom_get_default_pad+0x154>)
    1f48:	e030      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f4a:	482a      	ldr	r0, [pc, #168]	; (1ff4 <_sercom_get_default_pad+0x158>)
    1f4c:	e02e      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f4e:	2901      	cmp	r1, #1
    1f50:	d006      	beq.n	1f60 <_sercom_get_default_pad+0xc4>
    1f52:	2900      	cmp	r1, #0
    1f54:	d027      	beq.n	1fa6 <_sercom_get_default_pad+0x10a>
    1f56:	2902      	cmp	r1, #2
    1f58:	d006      	beq.n	1f68 <_sercom_get_default_pad+0xcc>
    1f5a:	2903      	cmp	r1, #3
    1f5c:	d006      	beq.n	1f6c <_sercom_get_default_pad+0xd0>
    1f5e:	e001      	b.n	1f64 <_sercom_get_default_pad+0xc8>
    1f60:	4825      	ldr	r0, [pc, #148]	; (1ff8 <_sercom_get_default_pad+0x15c>)
    1f62:	e023      	b.n	1fac <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1f64:	2000      	movs	r0, #0
    1f66:	e021      	b.n	1fac <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f68:	4824      	ldr	r0, [pc, #144]	; (1ffc <_sercom_get_default_pad+0x160>)
    1f6a:	e01f      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f6c:	4824      	ldr	r0, [pc, #144]	; (2000 <STACK_SIZE>)
    1f6e:	e01d      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f70:	2901      	cmp	r1, #1
    1f72:	d006      	beq.n	1f82 <_sercom_get_default_pad+0xe6>
    1f74:	2900      	cmp	r1, #0
    1f76:	d018      	beq.n	1faa <_sercom_get_default_pad+0x10e>
    1f78:	2902      	cmp	r1, #2
    1f7a:	d006      	beq.n	1f8a <_sercom_get_default_pad+0xee>
    1f7c:	2903      	cmp	r1, #3
    1f7e:	d006      	beq.n	1f8e <_sercom_get_default_pad+0xf2>
    1f80:	e001      	b.n	1f86 <_sercom_get_default_pad+0xea>
    1f82:	4820      	ldr	r0, [pc, #128]	; (2004 <STACK_SIZE+0x4>)
    1f84:	e012      	b.n	1fac <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1f86:	2000      	movs	r0, #0
    1f88:	e010      	b.n	1fac <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f8a:	481f      	ldr	r0, [pc, #124]	; (2008 <STACK_SIZE+0x8>)
    1f8c:	e00e      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f8e:	481f      	ldr	r0, [pc, #124]	; (200c <STACK_SIZE+0xc>)
    1f90:	e00c      	b.n	1fac <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1f92:	2000      	movs	r0, #0
    1f94:	e00a      	b.n	1fac <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f96:	481e      	ldr	r0, [pc, #120]	; (2010 <STACK_SIZE+0x10>)
    1f98:	e008      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f9a:	2003      	movs	r0, #3
    1f9c:	e006      	b.n	1fac <_sercom_get_default_pad+0x110>
    1f9e:	481d      	ldr	r0, [pc, #116]	; (2014 <STACK_SIZE+0x14>)
    1fa0:	e004      	b.n	1fac <_sercom_get_default_pad+0x110>
    1fa2:	481d      	ldr	r0, [pc, #116]	; (2018 <STACK_SIZE+0x18>)
    1fa4:	e002      	b.n	1fac <_sercom_get_default_pad+0x110>
    1fa6:	481d      	ldr	r0, [pc, #116]	; (201c <STACK_SIZE+0x1c>)
    1fa8:	e000      	b.n	1fac <_sercom_get_default_pad+0x110>
    1faa:	481d      	ldr	r0, [pc, #116]	; (2020 <STACK_SIZE+0x20>)
	}

	Assert(false);
	return 0;
}
    1fac:	4770      	bx	lr
    1fae:	46c0      	nop			; (mov r8, r8)
    1fb0:	42001000 	.word	0x42001000
    1fb4:	42000800 	.word	0x42000800
    1fb8:	42000c00 	.word	0x42000c00
    1fbc:	42001800 	.word	0x42001800
    1fc0:	42001c00 	.word	0x42001c00
    1fc4:	42001400 	.word	0x42001400
    1fc8:	00050003 	.word	0x00050003
    1fcc:	00060003 	.word	0x00060003
    1fd0:	00070003 	.word	0x00070003
    1fd4:	00010003 	.word	0x00010003
    1fd8:	001e0003 	.word	0x001e0003
    1fdc:	001f0003 	.word	0x001f0003
    1fe0:	00090003 	.word	0x00090003
    1fe4:	000a0003 	.word	0x000a0003
    1fe8:	000b0003 	.word	0x000b0003
    1fec:	00110003 	.word	0x00110003
    1ff0:	00120003 	.word	0x00120003
    1ff4:	00130003 	.word	0x00130003
    1ff8:	000d0003 	.word	0x000d0003
    1ffc:	000e0003 	.word	0x000e0003
    2000:	000f0003 	.word	0x000f0003
    2004:	00170003 	.word	0x00170003
    2008:	00180003 	.word	0x00180003
    200c:	00190003 	.word	0x00190003
    2010:	00040003 	.word	0x00040003
    2014:	00080003 	.word	0x00080003
    2018:	00100003 	.word	0x00100003
    201c:	000c0003 	.word	0x000c0003
    2020:	00160003 	.word	0x00160003

00002024 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2024:	b530      	push	{r4, r5, lr}
    2026:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2028:	4b0c      	ldr	r3, [pc, #48]	; (205c <_sercom_get_sercom_inst_index+0x38>)
    202a:	466a      	mov	r2, sp
    202c:	cb32      	ldmia	r3!, {r1, r4, r5}
    202e:	c232      	stmia	r2!, {r1, r4, r5}
    2030:	cb32      	ldmia	r3!, {r1, r4, r5}
    2032:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2034:	9b00      	ldr	r3, [sp, #0]
    2036:	4283      	cmp	r3, r0
    2038:	d006      	beq.n	2048 <_sercom_get_sercom_inst_index+0x24>
    203a:	2301      	movs	r3, #1
    203c:	009a      	lsls	r2, r3, #2
    203e:	4669      	mov	r1, sp
    2040:	5852      	ldr	r2, [r2, r1]
    2042:	4282      	cmp	r2, r0
    2044:	d103      	bne.n	204e <_sercom_get_sercom_inst_index+0x2a>
    2046:	e000      	b.n	204a <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2048:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    204a:	b2d8      	uxtb	r0, r3
    204c:	e003      	b.n	2056 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    204e:	3301      	adds	r3, #1
    2050:	2b06      	cmp	r3, #6
    2052:	d1f3      	bne.n	203c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2054:	2000      	movs	r0, #0
}
    2056:	b007      	add	sp, #28
    2058:	bd30      	pop	{r4, r5, pc}
    205a:	46c0      	nop			; (mov r8, r8)
    205c:	000088fc 	.word	0x000088fc

00002060 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2060:	4770      	bx	lr
    2062:	46c0      	nop			; (mov r8, r8)

00002064 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2064:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2066:	4b0a      	ldr	r3, [pc, #40]	; (2090 <_sercom_set_handler+0x2c>)
    2068:	781b      	ldrb	r3, [r3, #0]
    206a:	2b00      	cmp	r3, #0
    206c:	d10c      	bne.n	2088 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    206e:	4f09      	ldr	r7, [pc, #36]	; (2094 <_sercom_set_handler+0x30>)
    2070:	4e09      	ldr	r6, [pc, #36]	; (2098 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    2072:	4d0a      	ldr	r5, [pc, #40]	; (209c <_sercom_set_handler+0x38>)
    2074:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2076:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    2078:	195a      	adds	r2, r3, r5
    207a:	6014      	str	r4, [r2, #0]
    207c:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    207e:	2b18      	cmp	r3, #24
    2080:	d1f9      	bne.n	2076 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    2082:	2201      	movs	r2, #1
    2084:	4b02      	ldr	r3, [pc, #8]	; (2090 <_sercom_set_handler+0x2c>)
    2086:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2088:	0080      	lsls	r0, r0, #2
    208a:	4b02      	ldr	r3, [pc, #8]	; (2094 <_sercom_set_handler+0x30>)
    208c:	50c1      	str	r1, [r0, r3]
}
    208e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2090:	20000696 	.word	0x20000696
    2094:	20000698 	.word	0x20000698
    2098:	00002061 	.word	0x00002061
    209c:	20000834 	.word	0x20000834

000020a0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    20a0:	b510      	push	{r4, lr}
    20a2:	b082      	sub	sp, #8
    20a4:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    20a6:	4668      	mov	r0, sp
    20a8:	4905      	ldr	r1, [pc, #20]	; (20c0 <_sercom_get_interrupt_vector+0x20>)
    20aa:	2206      	movs	r2, #6
    20ac:	4b05      	ldr	r3, [pc, #20]	; (20c4 <_sercom_get_interrupt_vector+0x24>)
    20ae:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    20b0:	1c20      	adds	r0, r4, #0
    20b2:	4b05      	ldr	r3, [pc, #20]	; (20c8 <_sercom_get_interrupt_vector+0x28>)
    20b4:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    20b6:	466b      	mov	r3, sp
    20b8:	5618      	ldrsb	r0, [r3, r0]
}
    20ba:	b002      	add	sp, #8
    20bc:	bd10      	pop	{r4, pc}
    20be:	46c0      	nop			; (mov r8, r8)
    20c0:	00008914 	.word	0x00008914
    20c4:	000087b5 	.word	0x000087b5
    20c8:	00002025 	.word	0x00002025

000020cc <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    20cc:	b508      	push	{r3, lr}
    20ce:	4b02      	ldr	r3, [pc, #8]	; (20d8 <SERCOM0_Handler+0xc>)
    20d0:	681b      	ldr	r3, [r3, #0]
    20d2:	2000      	movs	r0, #0
    20d4:	4798      	blx	r3
    20d6:	bd08      	pop	{r3, pc}
    20d8:	20000698 	.word	0x20000698

000020dc <SERCOM1_Handler>:
    20dc:	b508      	push	{r3, lr}
    20de:	4b02      	ldr	r3, [pc, #8]	; (20e8 <SERCOM1_Handler+0xc>)
    20e0:	685b      	ldr	r3, [r3, #4]
    20e2:	2001      	movs	r0, #1
    20e4:	4798      	blx	r3
    20e6:	bd08      	pop	{r3, pc}
    20e8:	20000698 	.word	0x20000698

000020ec <SERCOM2_Handler>:
    20ec:	b508      	push	{r3, lr}
    20ee:	4b02      	ldr	r3, [pc, #8]	; (20f8 <SERCOM2_Handler+0xc>)
    20f0:	689b      	ldr	r3, [r3, #8]
    20f2:	2002      	movs	r0, #2
    20f4:	4798      	blx	r3
    20f6:	bd08      	pop	{r3, pc}
    20f8:	20000698 	.word	0x20000698

000020fc <SERCOM3_Handler>:
    20fc:	b508      	push	{r3, lr}
    20fe:	4b02      	ldr	r3, [pc, #8]	; (2108 <SERCOM3_Handler+0xc>)
    2100:	68db      	ldr	r3, [r3, #12]
    2102:	2003      	movs	r0, #3
    2104:	4798      	blx	r3
    2106:	bd08      	pop	{r3, pc}
    2108:	20000698 	.word	0x20000698

0000210c <SERCOM4_Handler>:
    210c:	b508      	push	{r3, lr}
    210e:	4b02      	ldr	r3, [pc, #8]	; (2118 <SERCOM4_Handler+0xc>)
    2110:	691b      	ldr	r3, [r3, #16]
    2112:	2004      	movs	r0, #4
    2114:	4798      	blx	r3
    2116:	bd08      	pop	{r3, pc}
    2118:	20000698 	.word	0x20000698

0000211c <SERCOM5_Handler>:
    211c:	b508      	push	{r3, lr}
    211e:	4b02      	ldr	r3, [pc, #8]	; (2128 <SERCOM5_Handler+0xc>)
    2120:	695b      	ldr	r3, [r3, #20]
    2122:	2005      	movs	r0, #5
    2124:	4798      	blx	r3
    2126:	bd08      	pop	{r3, pc}
    2128:	20000698 	.word	0x20000698

0000212c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    212c:	b5f0      	push	{r4, r5, r6, r7, lr}
    212e:	465f      	mov	r7, fp
    2130:	4656      	mov	r6, sl
    2132:	464d      	mov	r5, r9
    2134:	4644      	mov	r4, r8
    2136:	b4f0      	push	{r4, r5, r6, r7}
    2138:	b091      	sub	sp, #68	; 0x44
    213a:	1c05      	adds	r5, r0, #0
    213c:	1c0c      	adds	r4, r1, #0
    213e:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2140:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2142:	1c08      	adds	r0, r1, #0
    2144:	4bb9      	ldr	r3, [pc, #740]	; (242c <usart_init+0x300>)
    2146:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2148:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    214a:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    214c:	07d2      	lsls	r2, r2, #31
    214e:	d500      	bpl.n	2152 <usart_init+0x26>
    2150:	e163      	b.n	241a <usart_init+0x2ee>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2152:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    2154:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2156:	0792      	lsls	r2, r2, #30
    2158:	d500      	bpl.n	215c <usart_init+0x30>
    215a:	e15e      	b.n	241a <usart_init+0x2ee>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    215c:	49b4      	ldr	r1, [pc, #720]	; (2430 <usart_init+0x304>)
    215e:	6a0a      	ldr	r2, [r1, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2160:	1c87      	adds	r7, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2162:	3b1b      	subs	r3, #27
    2164:	40bb      	lsls	r3, r7
    2166:	4313      	orrs	r3, r2
    2168:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    216a:	a90f      	add	r1, sp, #60	; 0x3c
    216c:	272d      	movs	r7, #45	; 0x2d
    216e:	5df3      	ldrb	r3, [r6, r7]
    2170:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2172:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2174:	b2c3      	uxtb	r3, r0
    2176:	9302      	str	r3, [sp, #8]
    2178:	1c18      	adds	r0, r3, #0
    217a:	4bae      	ldr	r3, [pc, #696]	; (2434 <usart_init+0x308>)
    217c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    217e:	9802      	ldr	r0, [sp, #8]
    2180:	4bad      	ldr	r3, [pc, #692]	; (2438 <usart_init+0x30c>)
    2182:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2184:	5df0      	ldrb	r0, [r6, r7]
    2186:	2100      	movs	r1, #0
    2188:	4bac      	ldr	r3, [pc, #688]	; (243c <usart_init+0x310>)
    218a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    218c:	7af3      	ldrb	r3, [r6, #11]
    218e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    2190:	2324      	movs	r3, #36	; 0x24
    2192:	5cf3      	ldrb	r3, [r6, r3]
    2194:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    2196:	2325      	movs	r3, #37	; 0x25
    2198:	5cf3      	ldrb	r3, [r6, r3]
    219a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    219c:	7ef3      	ldrb	r3, [r6, #27]
    219e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    21a0:	7f33      	ldrb	r3, [r6, #28]
    21a2:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    21a4:	682b      	ldr	r3, [r5, #0]
    21a6:	469a      	mov	sl, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    21a8:	1c18      	adds	r0, r3, #0
    21aa:	4ba0      	ldr	r3, [pc, #640]	; (242c <usart_init+0x300>)
    21ac:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    21ae:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    21b0:	2200      	movs	r2, #0
    21b2:	230e      	movs	r3, #14
    21b4:	a906      	add	r1, sp, #24
    21b6:	468c      	mov	ip, r1
    21b8:	4463      	add	r3, ip
    21ba:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    21bc:	8a33      	ldrh	r3, [r6, #16]
    21be:	4699      	mov	r9, r3
    21c0:	2380      	movs	r3, #128	; 0x80
    21c2:	01db      	lsls	r3, r3, #7
    21c4:	4599      	cmp	r9, r3
    21c6:	d019      	beq.n	21fc <usart_init+0xd0>
    21c8:	d804      	bhi.n	21d4 <usart_init+0xa8>
    21ca:	2380      	movs	r3, #128	; 0x80
    21cc:	019b      	lsls	r3, r3, #6
    21ce:	4599      	cmp	r9, r3
    21d0:	d00a      	beq.n	21e8 <usart_init+0xbc>
    21d2:	e103      	b.n	23dc <usart_init+0x2b0>
    21d4:	23c0      	movs	r3, #192	; 0xc0
    21d6:	01db      	lsls	r3, r3, #7
    21d8:	4599      	cmp	r9, r3
    21da:	d00a      	beq.n	21f2 <usart_init+0xc6>
    21dc:	2380      	movs	r3, #128	; 0x80
    21de:	021b      	lsls	r3, r3, #8
    21e0:	4599      	cmp	r9, r3
    21e2:	d100      	bne.n	21e6 <usart_init+0xba>
    21e4:	e0ff      	b.n	23e6 <usart_init+0x2ba>
    21e6:	e0f9      	b.n	23dc <usart_init+0x2b0>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    21e8:	2310      	movs	r3, #16
    21ea:	4698      	mov	r8, r3
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    21ec:	3b0f      	subs	r3, #15
    21ee:	9307      	str	r3, [sp, #28]
    21f0:	e0fd      	b.n	23ee <usart_init+0x2c2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    21f2:	2308      	movs	r3, #8
    21f4:	4698      	mov	r8, r3
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    21f6:	3b07      	subs	r3, #7
    21f8:	9307      	str	r3, [sp, #28]
    21fa:	e0f8      	b.n	23ee <usart_init+0x2c2>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    21fc:	6833      	ldr	r3, [r6, #0]
    21fe:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
    2200:	68f3      	ldr	r3, [r6, #12]
    2202:	9302      	str	r3, [sp, #8]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2204:	6973      	ldr	r3, [r6, #20]
    2206:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2208:	7e33      	ldrb	r3, [r6, #24]
    220a:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    220c:	2326      	movs	r3, #38	; 0x26
    220e:	5cf3      	ldrb	r3, [r6, r3]
    2210:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    2212:	6872      	ldr	r2, [r6, #4]
    2214:	9206      	str	r2, [sp, #24]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    2216:	2a00      	cmp	r2, #0
    2218:	d015      	beq.n	2246 <usart_init+0x11a>
    221a:	2380      	movs	r3, #128	; 0x80
    221c:	055b      	lsls	r3, r3, #21
    221e:	429a      	cmp	r2, r3
    2220:	d136      	bne.n	2290 <usart_init+0x164>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    2222:	2327      	movs	r3, #39	; 0x27
    2224:	5cf3      	ldrb	r3, [r6, r3]
    2226:	2b00      	cmp	r3, #0
    2228:	d136      	bne.n	2298 <usart_init+0x16c>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    222a:	6a33      	ldr	r3, [r6, #32]
    222c:	4698      	mov	r8, r3
    222e:	b2c0      	uxtb	r0, r0
    2230:	4b83      	ldr	r3, [pc, #524]	; (2440 <usart_init+0x314>)
    2232:	4798      	blx	r3
    2234:	1c01      	adds	r1, r0, #0
    2236:	4640      	mov	r0, r8
    2238:	220e      	movs	r2, #14
    223a:	ab06      	add	r3, sp, #24
    223c:	469c      	mov	ip, r3
    223e:	4462      	add	r2, ip
    2240:	4b80      	ldr	r3, [pc, #512]	; (2444 <usart_init+0x318>)
    2242:	4798      	blx	r3
    2244:	e025      	b.n	2292 <usart_init+0x166>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2246:	2308      	movs	r3, #8
    2248:	4698      	mov	r8, r3
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    224a:	2300      	movs	r3, #0
    224c:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    224e:	2327      	movs	r3, #39	; 0x27
    2250:	5cf3      	ldrb	r3, [r6, r3]
    2252:	2b00      	cmp	r3, #0
    2254:	d00b      	beq.n	226e <usart_init+0x142>
				status_code =
    2256:	4643      	mov	r3, r8
    2258:	9300      	str	r3, [sp, #0]
    225a:	6a30      	ldr	r0, [r6, #32]
    225c:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    225e:	220e      	movs	r2, #14
    2260:	ab06      	add	r3, sp, #24
    2262:	469c      	mov	ip, r3
    2264:	4462      	add	r2, ip
    2266:	9b07      	ldr	r3, [sp, #28]
    2268:	4f77      	ldr	r7, [pc, #476]	; (2448 <usart_init+0x31c>)
    226a:	47b8      	blx	r7
    226c:	e011      	b.n	2292 <usart_init+0x166>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    226e:	6a33      	ldr	r3, [r6, #32]
    2270:	1c1f      	adds	r7, r3, #0
    2272:	b2c0      	uxtb	r0, r0
    2274:	4b72      	ldr	r3, [pc, #456]	; (2440 <usart_init+0x314>)
    2276:	4798      	blx	r3
    2278:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    227a:	4643      	mov	r3, r8
    227c:	9300      	str	r3, [sp, #0]
    227e:	1c38      	adds	r0, r7, #0
    2280:	220e      	movs	r2, #14
    2282:	ab06      	add	r3, sp, #24
    2284:	469c      	mov	ip, r3
    2286:	4462      	add	r2, ip
    2288:	9b07      	ldr	r3, [sp, #28]
    228a:	4f6f      	ldr	r7, [pc, #444]	; (2448 <usart_init+0x31c>)
    228c:	47b8      	blx	r7
    228e:	e000      	b.n	2292 <usart_init+0x166>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    2290:	2000      	movs	r0, #0
    2292:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    2294:	d000      	beq.n	2298 <usart_init+0x16c>
    2296:	e0c0      	b.n	241a <usart_init+0x2ee>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    2298:	7e73      	ldrb	r3, [r6, #25]
    229a:	2b00      	cmp	r3, #0
    229c:	d002      	beq.n	22a4 <usart_init+0x178>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    229e:	7eb3      	ldrb	r3, [r6, #26]
    22a0:	4652      	mov	r2, sl
    22a2:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    22a4:	682a      	ldr	r2, [r5, #0]
    22a6:	9f06      	ldr	r7, [sp, #24]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    22a8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    22aa:	2b00      	cmp	r3, #0
    22ac:	d1fc      	bne.n	22a8 <usart_init+0x17c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    22ae:	330e      	adds	r3, #14
    22b0:	aa06      	add	r2, sp, #24
    22b2:	4694      	mov	ip, r2
    22b4:	4463      	add	r3, ip
    22b6:	881b      	ldrh	r3, [r3, #0]
    22b8:	4652      	mov	r2, sl
    22ba:	8193      	strh	r3, [r2, #12]
    22bc:	9b02      	ldr	r3, [sp, #8]
    22be:	465a      	mov	r2, fp
    22c0:	4313      	orrs	r3, r2
    22c2:	9a03      	ldr	r2, [sp, #12]
    22c4:	4313      	orrs	r3, r2
    22c6:	433b      	orrs	r3, r7
    22c8:	464a      	mov	r2, r9
    22ca:	4313      	orrs	r3, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    22cc:	9a04      	ldr	r2, [sp, #16]
    22ce:	0212      	lsls	r2, r2, #8
    22d0:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    22d2:	9a05      	ldr	r2, [sp, #20]
    22d4:	0757      	lsls	r7, r2, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    22d6:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    22d8:	2327      	movs	r3, #39	; 0x27
    22da:	5cf3      	ldrb	r3, [r6, r3]
    22dc:	2b00      	cmp	r3, #0
    22de:	d101      	bne.n	22e4 <usart_init+0x1b8>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    22e0:	3304      	adds	r3, #4
    22e2:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    22e4:	7f33      	ldrb	r3, [r6, #28]
    22e6:	0259      	lsls	r1, r3, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    22e8:	7e72      	ldrb	r2, [r6, #25]
    22ea:	0293      	lsls	r3, r2, #10
    22ec:	430b      	orrs	r3, r1
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    22ee:	7f72      	ldrb	r2, [r6, #29]
    22f0:	0212      	lsls	r2, r2, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    22f2:	4313      	orrs	r3, r2
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    22f4:	2224      	movs	r2, #36	; 0x24
    22f6:	5cb2      	ldrb	r2, [r6, r2]
    22f8:	0452      	lsls	r2, r2, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    22fa:	4313      	orrs	r3, r2
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    22fc:	2225      	movs	r2, #37	; 0x25
    22fe:	5cb2      	ldrb	r2, [r6, r2]
    2300:	0412      	lsls	r2, r2, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2302:	4313      	orrs	r3, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    2304:	7af1      	ldrb	r1, [r6, #11]
    2306:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    2308:	8933      	ldrh	r3, [r6, #8]
    230a:	2bff      	cmp	r3, #255	; 0xff
    230c:	d004      	beq.n	2318 <usart_init+0x1ec>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    230e:	2280      	movs	r2, #128	; 0x80
    2310:	0452      	lsls	r2, r2, #17
    2312:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2314:	4319      	orrs	r1, r3
    2316:	e005      	b.n	2324 <usart_init+0x1f8>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    2318:	7ef3      	ldrb	r3, [r6, #27]
    231a:	2b00      	cmp	r3, #0
    231c:	d002      	beq.n	2324 <usart_init+0x1f8>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    231e:	2380      	movs	r3, #128	; 0x80
    2320:	04db      	lsls	r3, r3, #19
    2322:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2324:	232c      	movs	r3, #44	; 0x2c
    2326:	5cf3      	ldrb	r3, [r6, r3]
    2328:	2b00      	cmp	r3, #0
    232a:	d103      	bne.n	2334 <usart_init+0x208>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    232c:	4b47      	ldr	r3, [pc, #284]	; (244c <usart_init+0x320>)
    232e:	789b      	ldrb	r3, [r3, #2]
    2330:	079b      	lsls	r3, r3, #30
    2332:	d501      	bpl.n	2338 <usart_init+0x20c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2334:	2380      	movs	r3, #128	; 0x80
    2336:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2338:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    233a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    233c:	2b00      	cmp	r3, #0
    233e:	d1fc      	bne.n	233a <usart_init+0x20e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    2340:	4653      	mov	r3, sl
    2342:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2344:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2346:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2348:	2b00      	cmp	r3, #0
    234a:	d1fc      	bne.n	2346 <usart_init+0x21a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    234c:	4653      	mov	r3, sl
    234e:	601f      	str	r7, [r3, #0]
    2350:	ab0e      	add	r3, sp, #56	; 0x38
    2352:	2280      	movs	r2, #128	; 0x80
    2354:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2356:	2200      	movs	r2, #0
    2358:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    235a:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    235c:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    235e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    2360:	930a      	str	r3, [sp, #40]	; 0x28
    2362:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2364:	930b      	str	r3, [sp, #44]	; 0x2c
    2366:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    2368:	930c      	str	r3, [sp, #48]	; 0x30
    236a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    236c:	9302      	str	r3, [sp, #8]
    236e:	930d      	str	r3, [sp, #52]	; 0x34
    2370:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2372:	ae0e      	add	r6, sp, #56	; 0x38
    2374:	b2f9      	uxtb	r1, r7
    2376:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2378:	aa0a      	add	r2, sp, #40	; 0x28
    237a:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    237c:	2800      	cmp	r0, #0
    237e:	d102      	bne.n	2386 <usart_init+0x25a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2380:	1c20      	adds	r0, r4, #0
    2382:	4b33      	ldr	r3, [pc, #204]	; (2450 <usart_init+0x324>)
    2384:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2386:	1c43      	adds	r3, r0, #1
    2388:	d005      	beq.n	2396 <usart_init+0x26a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    238a:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    238c:	0c00      	lsrs	r0, r0, #16
    238e:	b2c0      	uxtb	r0, r0
    2390:	1c31      	adds	r1, r6, #0
    2392:	4b30      	ldr	r3, [pc, #192]	; (2454 <usart_init+0x328>)
    2394:	4798      	blx	r3
    2396:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2398:	2f04      	cmp	r7, #4
    239a:	d1eb      	bne.n	2374 <usart_init+0x248>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    239c:	2300      	movs	r3, #0
    239e:	60eb      	str	r3, [r5, #12]
    23a0:	612b      	str	r3, [r5, #16]
    23a2:	616b      	str	r3, [r5, #20]
    23a4:	61ab      	str	r3, [r5, #24]
    23a6:	61eb      	str	r3, [r5, #28]
    23a8:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    23aa:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    23ac:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    23ae:	2200      	movs	r2, #0
    23b0:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    23b2:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    23b4:	3330      	adds	r3, #48	; 0x30
    23b6:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    23b8:	3301      	adds	r3, #1
    23ba:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    23bc:	3301      	adds	r3, #1
    23be:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    23c0:	3301      	adds	r3, #1
    23c2:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    23c4:	6828      	ldr	r0, [r5, #0]
    23c6:	4b19      	ldr	r3, [pc, #100]	; (242c <usart_init+0x300>)
    23c8:	4798      	blx	r3
    23ca:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    23cc:	4922      	ldr	r1, [pc, #136]	; (2458 <usart_init+0x32c>)
    23ce:	4b23      	ldr	r3, [pc, #140]	; (245c <usart_init+0x330>)
    23d0:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    23d2:	00a4      	lsls	r4, r4, #2
    23d4:	4b22      	ldr	r3, [pc, #136]	; (2460 <usart_init+0x334>)
    23d6:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    23d8:	2300      	movs	r3, #0
    23da:	e01e      	b.n	241a <usart_init+0x2ee>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    23dc:	2310      	movs	r3, #16
    23de:	4698      	mov	r8, r3
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    23e0:	2300      	movs	r3, #0
    23e2:	9307      	str	r3, [sp, #28]
    23e4:	e003      	b.n	23ee <usart_init+0x2c2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    23e6:	2303      	movs	r3, #3
    23e8:	4698      	mov	r8, r3
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    23ea:	2300      	movs	r3, #0
    23ec:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    23ee:	6833      	ldr	r3, [r6, #0]
    23f0:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
    23f2:	68f3      	ldr	r3, [r6, #12]
    23f4:	9302      	str	r3, [sp, #8]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    23f6:	6973      	ldr	r3, [r6, #20]
    23f8:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    23fa:	7e33      	ldrb	r3, [r6, #24]
    23fc:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    23fe:	2326      	movs	r3, #38	; 0x26
    2400:	5cf3      	ldrb	r3, [r6, r3]
    2402:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    2404:	6872      	ldr	r2, [r6, #4]
    2406:	9206      	str	r2, [sp, #24]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    2408:	2a00      	cmp	r2, #0
    240a:	d100      	bne.n	240e <usart_init+0x2e2>
    240c:	e71f      	b.n	224e <usart_init+0x122>
    240e:	2380      	movs	r3, #128	; 0x80
    2410:	055b      	lsls	r3, r3, #21
    2412:	429a      	cmp	r2, r3
    2414:	d100      	bne.n	2418 <usart_init+0x2ec>
    2416:	e704      	b.n	2222 <usart_init+0xf6>
    2418:	e73e      	b.n	2298 <usart_init+0x16c>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    241a:	1c18      	adds	r0, r3, #0
    241c:	b011      	add	sp, #68	; 0x44
    241e:	bc3c      	pop	{r2, r3, r4, r5}
    2420:	4690      	mov	r8, r2
    2422:	4699      	mov	r9, r3
    2424:	46a2      	mov	sl, r4
    2426:	46ab      	mov	fp, r5
    2428:	bdf0      	pop	{r4, r5, r6, r7, pc}
    242a:	46c0      	nop			; (mov r8, r8)
    242c:	00002025 	.word	0x00002025
    2430:	40000400 	.word	0x40000400
    2434:	00002cc9 	.word	0x00002cc9
    2438:	00002c3d 	.word	0x00002c3d
    243c:	00001e51 	.word	0x00001e51
    2440:	00002ce5 	.word	0x00002ce5
    2444:	00001c61 	.word	0x00001c61
    2448:	00001c89 	.word	0x00001c89
    244c:	41002000 	.word	0x41002000
    2450:	00001e9d 	.word	0x00001e9d
    2454:	00002dc1 	.word	0x00002dc1
    2458:	000024ed 	.word	0x000024ed
    245c:	00002065 	.word	0x00002065
    2460:	20000834 	.word	0x20000834

00002464 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2466:	1c04      	adds	r4, r0, #0
    2468:	1c0d      	adds	r5, r1, #0
    246a:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    246c:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    246e:	4b0f      	ldr	r3, [pc, #60]	; (24ac <_usart_read_buffer+0x48>)
    2470:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    2472:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    2474:	b29b      	uxth	r3, r3
    2476:	2b00      	cmp	r3, #0
    2478:	d003      	beq.n	2482 <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    247a:	4b0d      	ldr	r3, [pc, #52]	; (24b0 <_usart_read_buffer+0x4c>)
    247c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    247e:	2005      	movs	r0, #5
    2480:	e013      	b.n	24aa <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    2482:	85a6      	strh	r6, [r4, #44]	; 0x2c
    2484:	4b0a      	ldr	r3, [pc, #40]	; (24b0 <_usart_read_buffer+0x4c>)
    2486:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    2488:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    248a:	2205      	movs	r2, #5
    248c:	2332      	movs	r3, #50	; 0x32
    248e:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2490:	3b2e      	subs	r3, #46	; 0x2e
    2492:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    2494:	7a23      	ldrb	r3, [r4, #8]
    2496:	2b00      	cmp	r3, #0
    2498:	d001      	beq.n	249e <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    249a:	2320      	movs	r3, #32
    249c:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    249e:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    24a0:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    24a2:	2b00      	cmp	r3, #0
    24a4:	d001      	beq.n	24aa <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    24a6:	2308      	movs	r3, #8
    24a8:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    24aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    24ac:	000014cd 	.word	0x000014cd
    24b0:	0000150d 	.word	0x0000150d

000024b4 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    24b4:	1c93      	adds	r3, r2, #2
    24b6:	009b      	lsls	r3, r3, #2
    24b8:	18c3      	adds	r3, r0, r3
    24ba:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    24bc:	2301      	movs	r3, #1
    24be:	4093      	lsls	r3, r2
    24c0:	1c1a      	adds	r2, r3, #0
    24c2:	2130      	movs	r1, #48	; 0x30
    24c4:	5c43      	ldrb	r3, [r0, r1]
    24c6:	431a      	orrs	r2, r3
    24c8:	5442      	strb	r2, [r0, r1]
}
    24ca:	4770      	bx	lr

000024cc <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    24cc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    24ce:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    24d0:	2a00      	cmp	r2, #0
    24d2:	d006      	beq.n	24e2 <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    24d4:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    24d6:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    24d8:	2c00      	cmp	r4, #0
    24da:	d002      	beq.n	24e2 <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    24dc:	4b02      	ldr	r3, [pc, #8]	; (24e8 <usart_read_buffer_job+0x1c>)
    24de:	4798      	blx	r3
    24e0:	1c03      	adds	r3, r0, #0
}
    24e2:	1c18      	adds	r0, r3, #0
    24e4:	bd10      	pop	{r4, pc}
    24e6:	46c0      	nop			; (mov r8, r8)
    24e8:	00002465 	.word	0x00002465

000024ec <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    24ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    24ee:	0080      	lsls	r0, r0, #2
    24f0:	4b60      	ldr	r3, [pc, #384]	; (2674 <_usart_interrupt_handler+0x188>)
    24f2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    24f4:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    24f6:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    24f8:	2b00      	cmp	r3, #0
    24fa:	d1fc      	bne.n	24f6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    24fc:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    24fe:	7da6      	ldrb	r6, [r4, #22]
    2500:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    2502:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    2504:	5ceb      	ldrb	r3, [r5, r3]
    2506:	2230      	movs	r2, #48	; 0x30
    2508:	5caf      	ldrb	r7, [r5, r2]
    250a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    250c:	07f3      	lsls	r3, r6, #31
    250e:	d522      	bpl.n	2556 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    2510:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2512:	b29b      	uxth	r3, r3
    2514:	2b00      	cmp	r3, #0
    2516:	d01c      	beq.n	2552 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2518:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    251a:	7813      	ldrb	r3, [r2, #0]
    251c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    251e:	1c51      	adds	r1, r2, #1
    2520:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2522:	7969      	ldrb	r1, [r5, #5]
    2524:	2901      	cmp	r1, #1
    2526:	d001      	beq.n	252c <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2528:	b29b      	uxth	r3, r3
    252a:	e004      	b.n	2536 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    252c:	7851      	ldrb	r1, [r2, #1]
    252e:	0209      	lsls	r1, r1, #8
    2530:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    2532:	3202      	adds	r2, #2
    2534:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2536:	05db      	lsls	r3, r3, #23
    2538:	0ddb      	lsrs	r3, r3, #23
    253a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    253c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    253e:	3b01      	subs	r3, #1
    2540:	b29b      	uxth	r3, r3
    2542:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2544:	2b00      	cmp	r3, #0
    2546:	d106      	bne.n	2556 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2548:	3301      	adds	r3, #1
    254a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    254c:	3301      	adds	r3, #1
    254e:	75a3      	strb	r3, [r4, #22]
    2550:	e001      	b.n	2556 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2552:	2301      	movs	r3, #1
    2554:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2556:	07b3      	lsls	r3, r6, #30
    2558:	d509      	bpl.n	256e <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    255a:	2302      	movs	r3, #2
    255c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    255e:	2200      	movs	r2, #0
    2560:	3331      	adds	r3, #49	; 0x31
    2562:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2564:	07fb      	lsls	r3, r7, #31
    2566:	d502      	bpl.n	256e <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2568:	1c28      	adds	r0, r5, #0
    256a:	68eb      	ldr	r3, [r5, #12]
    256c:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    256e:	0773      	lsls	r3, r6, #29
    2570:	d560      	bpl.n	2634 <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    2572:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2574:	b29b      	uxth	r3, r3
    2576:	2b00      	cmp	r3, #0
    2578:	d05a      	beq.n	2630 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    257a:	8b63      	ldrh	r3, [r4, #26]
    257c:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    257e:	071a      	lsls	r2, r3, #28
    2580:	d402      	bmi.n	2588 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2582:	223f      	movs	r2, #63	; 0x3f
    2584:	4013      	ands	r3, r2
    2586:	e001      	b.n	258c <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2588:	2237      	movs	r2, #55	; 0x37
    258a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    258c:	2b00      	cmp	r3, #0
    258e:	d02d      	beq.n	25ec <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2590:	079a      	lsls	r2, r3, #30
    2592:	d505      	bpl.n	25a0 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2594:	221a      	movs	r2, #26
    2596:	2332      	movs	r3, #50	; 0x32
    2598:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    259a:	3b30      	subs	r3, #48	; 0x30
    259c:	8363      	strh	r3, [r4, #26]
    259e:	e01f      	b.n	25e0 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    25a0:	075a      	lsls	r2, r3, #29
    25a2:	d505      	bpl.n	25b0 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    25a4:	221e      	movs	r2, #30
    25a6:	2332      	movs	r3, #50	; 0x32
    25a8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    25aa:	3b2e      	subs	r3, #46	; 0x2e
    25ac:	8363      	strh	r3, [r4, #26]
    25ae:	e017      	b.n	25e0 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    25b0:	07da      	lsls	r2, r3, #31
    25b2:	d505      	bpl.n	25c0 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    25b4:	2213      	movs	r2, #19
    25b6:	2332      	movs	r3, #50	; 0x32
    25b8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    25ba:	3b31      	subs	r3, #49	; 0x31
    25bc:	8363      	strh	r3, [r4, #26]
    25be:	e00f      	b.n	25e0 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    25c0:	06da      	lsls	r2, r3, #27
    25c2:	d505      	bpl.n	25d0 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    25c4:	2242      	movs	r2, #66	; 0x42
    25c6:	2332      	movs	r3, #50	; 0x32
    25c8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    25ca:	3b22      	subs	r3, #34	; 0x22
    25cc:	8363      	strh	r3, [r4, #26]
    25ce:	e007      	b.n	25e0 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    25d0:	2220      	movs	r2, #32
    25d2:	421a      	tst	r2, r3
    25d4:	d004      	beq.n	25e0 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    25d6:	3221      	adds	r2, #33	; 0x21
    25d8:	2332      	movs	r3, #50	; 0x32
    25da:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    25dc:	3b12      	subs	r3, #18
    25de:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    25e0:	077b      	lsls	r3, r7, #29
    25e2:	d527      	bpl.n	2634 <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    25e4:	1c28      	adds	r0, r5, #0
    25e6:	696b      	ldr	r3, [r5, #20]
    25e8:	4798      	blx	r3
    25ea:	e023      	b.n	2634 <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    25ec:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    25ee:	05db      	lsls	r3, r3, #23
    25f0:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    25f2:	b2da      	uxtb	r2, r3
    25f4:	6a69      	ldr	r1, [r5, #36]	; 0x24
    25f6:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    25f8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    25fa:	1c51      	adds	r1, r2, #1
    25fc:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    25fe:	7969      	ldrb	r1, [r5, #5]
    2600:	2901      	cmp	r1, #1
    2602:	d104      	bne.n	260e <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2604:	0a1b      	lsrs	r3, r3, #8
    2606:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    2608:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    260a:	3301      	adds	r3, #1
    260c:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    260e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2610:	3b01      	subs	r3, #1
    2612:	b29b      	uxth	r3, r3
    2614:	85ab      	strh	r3, [r5, #44]	; 0x2c
    2616:	2b00      	cmp	r3, #0
    2618:	d10c      	bne.n	2634 <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    261a:	3304      	adds	r3, #4
    261c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    261e:	2200      	movs	r2, #0
    2620:	332e      	adds	r3, #46	; 0x2e
    2622:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2624:	07bb      	lsls	r3, r7, #30
    2626:	d505      	bpl.n	2634 <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2628:	1c28      	adds	r0, r5, #0
    262a:	692b      	ldr	r3, [r5, #16]
    262c:	4798      	blx	r3
    262e:	e001      	b.n	2634 <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2630:	2304      	movs	r3, #4
    2632:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2634:	06f3      	lsls	r3, r6, #27
    2636:	d507      	bpl.n	2648 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2638:	2310      	movs	r3, #16
    263a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    263c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    263e:	06fb      	lsls	r3, r7, #27
    2640:	d502      	bpl.n	2648 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2642:	1c28      	adds	r0, r5, #0
    2644:	69eb      	ldr	r3, [r5, #28]
    2646:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2648:	06b3      	lsls	r3, r6, #26
    264a:	d507      	bpl.n	265c <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    264c:	2320      	movs	r3, #32
    264e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2650:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2652:	073b      	lsls	r3, r7, #28
    2654:	d502      	bpl.n	265c <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2656:	1c28      	adds	r0, r5, #0
    2658:	69ab      	ldr	r3, [r5, #24]
    265a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    265c:	0733      	lsls	r3, r6, #28
    265e:	d507      	bpl.n	2670 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2660:	2308      	movs	r3, #8
    2662:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2664:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2666:	06bb      	lsls	r3, r7, #26
    2668:	d502      	bpl.n	2670 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    266a:	6a2b      	ldr	r3, [r5, #32]
    266c:	1c28      	adds	r0, r5, #0
    266e:	4798      	blx	r3
		}
	}
#endif
}
    2670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2672:	46c0      	nop			; (mov r8, r8)
    2674:	20000834 	.word	0x20000834

00002678 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2678:	b508      	push	{r3, lr}
	switch (clock_source) {
    267a:	2808      	cmp	r0, #8
    267c:	d803      	bhi.n	2686 <system_clock_source_get_hz+0xe>
    267e:	0080      	lsls	r0, r0, #2
    2680:	4b1b      	ldr	r3, [pc, #108]	; (26f0 <system_clock_source_get_hz+0x78>)
    2682:	581b      	ldr	r3, [r3, r0]
    2684:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    2686:	2000      	movs	r0, #0
    2688:	e031      	b.n	26ee <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    268a:	4b1a      	ldr	r3, [pc, #104]	; (26f4 <system_clock_source_get_hz+0x7c>)
    268c:	6918      	ldr	r0, [r3, #16]
    268e:	e02e      	b.n	26ee <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2690:	4b19      	ldr	r3, [pc, #100]	; (26f8 <system_clock_source_get_hz+0x80>)
    2692:	6a18      	ldr	r0, [r3, #32]
    2694:	0580      	lsls	r0, r0, #22
    2696:	0f80      	lsrs	r0, r0, #30
    2698:	4b18      	ldr	r3, [pc, #96]	; (26fc <system_clock_source_get_hz+0x84>)
    269a:	40c3      	lsrs	r3, r0
    269c:	1c18      	adds	r0, r3, #0
    269e:	e026      	b.n	26ee <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    26a0:	4b14      	ldr	r3, [pc, #80]	; (26f4 <system_clock_source_get_hz+0x7c>)
    26a2:	6958      	ldr	r0, [r3, #20]
    26a4:	e023      	b.n	26ee <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    26a6:	4b13      	ldr	r3, [pc, #76]	; (26f4 <system_clock_source_get_hz+0x7c>)
    26a8:	681b      	ldr	r3, [r3, #0]
    26aa:	2002      	movs	r0, #2
    26ac:	4018      	ands	r0, r3
    26ae:	d01e      	beq.n	26ee <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    26b0:	4911      	ldr	r1, [pc, #68]	; (26f8 <system_clock_source_get_hz+0x80>)
    26b2:	2210      	movs	r2, #16
    26b4:	68cb      	ldr	r3, [r1, #12]
    26b6:	421a      	tst	r2, r3
    26b8:	d0fc      	beq.n	26b4 <system_clock_source_get_hz+0x3c>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    26ba:	4b0e      	ldr	r3, [pc, #56]	; (26f4 <system_clock_source_get_hz+0x7c>)
    26bc:	681b      	ldr	r3, [r3, #0]
    26be:	075b      	lsls	r3, r3, #29
    26c0:	d514      	bpl.n	26ec <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    26c2:	2000      	movs	r0, #0
    26c4:	4b0e      	ldr	r3, [pc, #56]	; (2700 <system_clock_source_get_hz+0x88>)
    26c6:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    26c8:	4b0a      	ldr	r3, [pc, #40]	; (26f4 <system_clock_source_get_hz+0x7c>)
    26ca:	689b      	ldr	r3, [r3, #8]
    26cc:	041b      	lsls	r3, r3, #16
    26ce:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    26d0:	4358      	muls	r0, r3
    26d2:	e00c      	b.n	26ee <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    26d4:	2350      	movs	r3, #80	; 0x50
    26d6:	4a08      	ldr	r2, [pc, #32]	; (26f8 <system_clock_source_get_hz+0x80>)
    26d8:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    26da:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    26dc:	075b      	lsls	r3, r3, #29
    26de:	d506      	bpl.n	26ee <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    26e0:	4b04      	ldr	r3, [pc, #16]	; (26f4 <system_clock_source_get_hz+0x7c>)
    26e2:	68d8      	ldr	r0, [r3, #12]
    26e4:	e003      	b.n	26ee <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    26e6:	2080      	movs	r0, #128	; 0x80
    26e8:	0200      	lsls	r0, r0, #8
    26ea:	e000      	b.n	26ee <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    26ec:	4805      	ldr	r0, [pc, #20]	; (2704 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    26ee:	bd08      	pop	{r3, pc}
    26f0:	0000891c 	.word	0x0000891c
    26f4:	200006b0 	.word	0x200006b0
    26f8:	40000800 	.word	0x40000800
    26fc:	007a1200 	.word	0x007a1200
    2700:	00002ce5 	.word	0x00002ce5
    2704:	02dc6c00 	.word	0x02dc6c00

00002708 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2708:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    270a:	4c0c      	ldr	r4, [pc, #48]	; (273c <system_clock_source_osc8m_set_config+0x34>)
    270c:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    270e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2710:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2712:	7842      	ldrb	r2, [r0, #1]
    2714:	2001      	movs	r0, #1
    2716:	4002      	ands	r2, r0
    2718:	0192      	lsls	r2, r2, #6
    271a:	2640      	movs	r6, #64	; 0x40
    271c:	43b3      	bics	r3, r6
    271e:	4313      	orrs	r3, r2
    2720:	1c02      	adds	r2, r0, #0
    2722:	402a      	ands	r2, r5
    2724:	01d2      	lsls	r2, r2, #7
    2726:	307f      	adds	r0, #127	; 0x7f
    2728:	4383      	bics	r3, r0
    272a:	4313      	orrs	r3, r2
    272c:	2203      	movs	r2, #3
    272e:	400a      	ands	r2, r1
    2730:	0212      	lsls	r2, r2, #8
    2732:	4903      	ldr	r1, [pc, #12]	; (2740 <system_clock_source_osc8m_set_config+0x38>)
    2734:	400b      	ands	r3, r1
    2736:	4313      	orrs	r3, r2
    2738:	6223      	str	r3, [r4, #32]
}
    273a:	bd70      	pop	{r4, r5, r6, pc}
    273c:	40000800 	.word	0x40000800
    2740:	fffffcff 	.word	0xfffffcff

00002744 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    2744:	b5f0      	push	{r4, r5, r6, r7, lr}
    2746:	4657      	mov	r7, sl
    2748:	464e      	mov	r6, r9
    274a:	4645      	mov	r5, r8
    274c:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    274e:	4e1c      	ldr	r6, [pc, #112]	; (27c0 <system_clock_source_osc32k_set_config+0x7c>)
    2750:	69b3      	ldr	r3, [r6, #24]
    2752:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    2754:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    2756:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2758:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    275a:	78c3      	ldrb	r3, [r0, #3]
    275c:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    275e:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    2760:	7883      	ldrb	r3, [r0, #2]
    2762:	2001      	movs	r0, #1
    2764:	4003      	ands	r3, r0
    2766:	009b      	lsls	r3, r3, #2
    2768:	469a      	mov	sl, r3
    276a:	2204      	movs	r2, #4
    276c:	4690      	mov	r8, r2
    276e:	4662      	mov	r2, ip
    2770:	4643      	mov	r3, r8
    2772:	439a      	bics	r2, r3
    2774:	1c13      	adds	r3, r2, #0
    2776:	4652      	mov	r2, sl
    2778:	431a      	orrs	r2, r3
    277a:	1c13      	adds	r3, r2, #0
    277c:	4001      	ands	r1, r0
    277e:	00c9      	lsls	r1, r1, #3
    2780:	2208      	movs	r2, #8
    2782:	4393      	bics	r3, r2
    2784:	430b      	orrs	r3, r1
    2786:	464a      	mov	r2, r9
    2788:	4002      	ands	r2, r0
    278a:	0192      	lsls	r2, r2, #6
    278c:	2140      	movs	r1, #64	; 0x40
    278e:	438b      	bics	r3, r1
    2790:	4313      	orrs	r3, r2
    2792:	4007      	ands	r7, r0
    2794:	01ff      	lsls	r7, r7, #7
    2796:	2280      	movs	r2, #128	; 0x80
    2798:	4393      	bics	r3, r2
    279a:	433b      	orrs	r3, r7
    279c:	3a79      	subs	r2, #121	; 0x79
    279e:	4015      	ands	r5, r2
    27a0:	022d      	lsls	r5, r5, #8
    27a2:	4f08      	ldr	r7, [pc, #32]	; (27c4 <system_clock_source_osc32k_set_config+0x80>)
    27a4:	403b      	ands	r3, r7
    27a6:	432b      	orrs	r3, r5
    27a8:	4004      	ands	r4, r0
    27aa:	0320      	lsls	r0, r4, #12
    27ac:	4c06      	ldr	r4, [pc, #24]	; (27c8 <system_clock_source_osc32k_set_config+0x84>)
    27ae:	401c      	ands	r4, r3
    27b0:	4304      	orrs	r4, r0
    27b2:	61b4      	str	r4, [r6, #24]
}
    27b4:	bc1c      	pop	{r2, r3, r4}
    27b6:	4690      	mov	r8, r2
    27b8:	4699      	mov	r9, r3
    27ba:	46a2      	mov	sl, r4
    27bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    27be:	46c0      	nop			; (mov r8, r8)
    27c0:	40000800 	.word	0x40000800
    27c4:	fffff8ff 	.word	0xfffff8ff
    27c8:	ffffefff 	.word	0xffffefff

000027cc <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    27cc:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    27ce:	7a03      	ldrb	r3, [r0, #8]
    27d0:	069b      	lsls	r3, r3, #26
    27d2:	0c1a      	lsrs	r2, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    27d4:	8943      	ldrh	r3, [r0, #10]
    27d6:	059b      	lsls	r3, r3, #22
    27d8:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    27da:	4313      	orrs	r3, r2
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    27dc:	4c19      	ldr	r4, [pc, #100]	; (2844 <system_clock_source_dfll_set_config+0x78>)
    27de:	6063      	str	r3, [r4, #4]
    27e0:	8881      	ldrh	r1, [r0, #4]
    27e2:	8843      	ldrh	r3, [r0, #2]
    27e4:	4319      	orrs	r1, r3
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    27e6:	79c3      	ldrb	r3, [r0, #7]
    27e8:	7982      	ldrb	r2, [r0, #6]
    27ea:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    27ec:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    27ee:	7842      	ldrb	r2, [r0, #1]
    27f0:	01d2      	lsls	r2, r2, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    27f2:	4313      	orrs	r3, r2
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    27f4:	6023      	str	r3, [r4, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    27f6:	7803      	ldrb	r3, [r0, #0]
    27f8:	2b04      	cmp	r3, #4
    27fa:	d10f      	bne.n	281c <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    27fc:	7b03      	ldrb	r3, [r0, #12]
    27fe:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2800:	8a02      	ldrh	r2, [r0, #16]
    2802:	4313      	orrs	r3, r2
    2804:	1c19      	adds	r1, r3, #0

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2806:	89c3      	ldrh	r3, [r0, #14]
    2808:	041b      	lsls	r3, r3, #16
    280a:	4a0f      	ldr	r2, [pc, #60]	; (2848 <system_clock_source_dfll_set_config+0x7c>)
    280c:	4013      	ands	r3, r2
    280e:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2810:	60a3      	str	r3, [r4, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2812:	6821      	ldr	r1, [r4, #0]
    2814:	2304      	movs	r3, #4
    2816:	430b      	orrs	r3, r1
    2818:	6023      	str	r3, [r4, #0]
    281a:	e011      	b.n	2840 <system_clock_source_dfll_set_config+0x74>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    281c:	2b20      	cmp	r3, #32
    281e:	d10f      	bne.n	2840 <system_clock_source_dfll_set_config+0x74>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2820:	7b03      	ldrb	r3, [r0, #12]
    2822:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2824:	8a02      	ldrh	r2, [r0, #16]
    2826:	4313      	orrs	r3, r2
    2828:	1c19      	adds	r1, r3, #0
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    282a:	89c3      	ldrh	r3, [r0, #14]
    282c:	041b      	lsls	r3, r3, #16
    282e:	4a06      	ldr	r2, [pc, #24]	; (2848 <system_clock_source_dfll_set_config+0x7c>)
    2830:	4013      	ands	r3, r2
    2832:	430b      	orrs	r3, r1
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2834:	4a03      	ldr	r2, [pc, #12]	; (2844 <system_clock_source_dfll_set_config+0x78>)
    2836:	6093      	str	r3, [r2, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2838:	6813      	ldr	r3, [r2, #0]
    283a:	4904      	ldr	r1, [pc, #16]	; (284c <system_clock_source_dfll_set_config+0x80>)
    283c:	430b      	orrs	r3, r1
    283e:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2840:	bd10      	pop	{r4, pc}
    2842:	46c0      	nop			; (mov r8, r8)
    2844:	200006b0 	.word	0x200006b0
    2848:	03ff0000 	.word	0x03ff0000
    284c:	00000424 	.word	0x00000424

00002850 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2850:	2808      	cmp	r0, #8
    2852:	d803      	bhi.n	285c <system_clock_source_enable+0xc>
    2854:	0080      	lsls	r0, r0, #2
    2856:	4b25      	ldr	r3, [pc, #148]	; (28ec <system_clock_source_enable+0x9c>)
    2858:	581b      	ldr	r3, [r3, r0]
    285a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    285c:	2017      	movs	r0, #23
    285e:	e044      	b.n	28ea <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2860:	4a23      	ldr	r2, [pc, #140]	; (28f0 <system_clock_source_enable+0xa0>)
    2862:	6a11      	ldr	r1, [r2, #32]
    2864:	2302      	movs	r3, #2
    2866:	430b      	orrs	r3, r1
    2868:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    286a:	2000      	movs	r0, #0
    286c:	e03d      	b.n	28ea <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    286e:	4a20      	ldr	r2, [pc, #128]	; (28f0 <system_clock_source_enable+0xa0>)
    2870:	6991      	ldr	r1, [r2, #24]
    2872:	2302      	movs	r3, #2
    2874:	430b      	orrs	r3, r1
    2876:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2878:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    287a:	e036      	b.n	28ea <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    287c:	4a1c      	ldr	r2, [pc, #112]	; (28f0 <system_clock_source_enable+0xa0>)
    287e:	8a11      	ldrh	r1, [r2, #16]
    2880:	2302      	movs	r3, #2
    2882:	430b      	orrs	r3, r1
    2884:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2886:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2888:	e02f      	b.n	28ea <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    288a:	4a19      	ldr	r2, [pc, #100]	; (28f0 <system_clock_source_enable+0xa0>)
    288c:	8a91      	ldrh	r1, [r2, #20]
    288e:	2302      	movs	r3, #2
    2890:	430b      	orrs	r3, r1
    2892:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2894:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2896:	e028      	b.n	28ea <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2898:	4916      	ldr	r1, [pc, #88]	; (28f4 <system_clock_source_enable+0xa4>)
    289a:	680b      	ldr	r3, [r1, #0]
    289c:	2202      	movs	r2, #2
    289e:	4313      	orrs	r3, r2
    28a0:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    28a2:	4b13      	ldr	r3, [pc, #76]	; (28f0 <system_clock_source_enable+0xa0>)
    28a4:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    28a6:	1c19      	adds	r1, r3, #0
    28a8:	320e      	adds	r2, #14
    28aa:	68cb      	ldr	r3, [r1, #12]
    28ac:	421a      	tst	r2, r3
    28ae:	d0fc      	beq.n	28aa <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    28b0:	4a10      	ldr	r2, [pc, #64]	; (28f4 <system_clock_source_enable+0xa4>)
    28b2:	6891      	ldr	r1, [r2, #8]
    28b4:	4b0e      	ldr	r3, [pc, #56]	; (28f0 <system_clock_source_enable+0xa0>)
    28b6:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    28b8:	6852      	ldr	r2, [r2, #4]
    28ba:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    28bc:	2200      	movs	r2, #0
    28be:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    28c0:	1c19      	adds	r1, r3, #0
    28c2:	3210      	adds	r2, #16
    28c4:	68cb      	ldr	r3, [r1, #12]
    28c6:	421a      	tst	r2, r3
    28c8:	d0fc      	beq.n	28c4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    28ca:	4b0a      	ldr	r3, [pc, #40]	; (28f4 <system_clock_source_enable+0xa4>)
    28cc:	681b      	ldr	r3, [r3, #0]
    28ce:	b29b      	uxth	r3, r3
    28d0:	4a07      	ldr	r2, [pc, #28]	; (28f0 <system_clock_source_enable+0xa0>)
    28d2:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28d4:	2000      	movs	r0, #0
    28d6:	e008      	b.n	28ea <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    28d8:	4905      	ldr	r1, [pc, #20]	; (28f0 <system_clock_source_enable+0xa0>)
    28da:	2244      	movs	r2, #68	; 0x44
    28dc:	5c88      	ldrb	r0, [r1, r2]
    28de:	2302      	movs	r3, #2
    28e0:	4303      	orrs	r3, r0
    28e2:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28e4:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    28e6:	e000      	b.n	28ea <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    28e8:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    28ea:	4770      	bx	lr
    28ec:	00008940 	.word	0x00008940
    28f0:	40000800 	.word	0x40000800
    28f4:	200006b0 	.word	0x200006b0

000028f8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    28f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    28fa:	4657      	mov	r7, sl
    28fc:	464e      	mov	r6, r9
    28fe:	4645      	mov	r5, r8
    2900:	b4e0      	push	{r5, r6, r7}
    2902:	b08c      	sub	sp, #48	; 0x30
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2904:	22c2      	movs	r2, #194	; 0xc2
    2906:	00d2      	lsls	r2, r2, #3
    2908:	4b52      	ldr	r3, [pc, #328]	; (2a54 <system_clock_init+0x15c>)
    290a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    290c:	4952      	ldr	r1, [pc, #328]	; (2a58 <system_clock_init+0x160>)
    290e:	684b      	ldr	r3, [r1, #4]
    2910:	221e      	movs	r2, #30
    2912:	4393      	bics	r3, r2
    2914:	3a1a      	subs	r2, #26
    2916:	4313      	orrs	r3, r2
    2918:	604b      	str	r3, [r1, #4]
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
#elif CONF_CLOCK_GCLK_4_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_4;
    291a:	ab01      	add	r3, sp, #4
    291c:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    291e:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2920:	4d4e      	ldr	r5, [pc, #312]	; (2a5c <system_clock_init+0x164>)
    2922:	b2e0      	uxtb	r0, r4
    2924:	a901      	add	r1, sp, #4
    2926:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2928:	3401      	adds	r4, #1
    292a:	2c25      	cmp	r4, #37	; 0x25
    292c:	d1f9      	bne.n	2922 <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    292e:	4c4c      	ldr	r4, [pc, #304]	; (2a60 <system_clock_init+0x168>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    2930:	6823      	ldr	r3, [r4, #0]
    2932:	04db      	lsls	r3, r3, #19
    2934:	4947      	ldr	r1, [pc, #284]	; (2a54 <system_clock_init+0x15c>)
    2936:	0e5b      	lsrs	r3, r3, #25
    2938:	041a      	lsls	r2, r3, #16
    293a:	6988      	ldr	r0, [r1, #24]
    293c:	4b49      	ldr	r3, [pc, #292]	; (2a64 <system_clock_init+0x16c>)
    293e:	4003      	ands	r3, r0
    2940:	4313      	orrs	r3, r2
    2942:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    2944:	a80a      	add	r0, sp, #40	; 0x28
    2946:	2301      	movs	r3, #1
    2948:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    294a:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
    294c:	2500      	movs	r5, #0
    294e:	70c5      	strb	r5, [r0, #3]
	config->on_demand           = true;
    2950:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2952:	3306      	adds	r3, #6
    2954:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    2956:	7145      	strb	r5, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2958:	4b43      	ldr	r3, [pc, #268]	; (2a68 <system_clock_init+0x170>)
    295a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    295c:	2004      	movs	r0, #4
    295e:	4b43      	ldr	r3, [pc, #268]	; (2a6c <system_clock_init+0x174>)
    2960:	4798      	blx	r3
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2962:	ab05      	add	r3, sp, #20
    2964:	2200      	movs	r2, #0
    2966:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2968:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    296a:	71da      	strb	r2, [r3, #7]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    296c:	2120      	movs	r1, #32
    296e:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2970:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2972:	6823      	ldr	r3, [r4, #0]
    2974:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2976:	2b3f      	cmp	r3, #63	; 0x3f
    2978:	d100      	bne.n	297c <system_clock_init+0x84>
		coarse = 0x1f;
    297a:	3b20      	subs	r3, #32
	}
	dfll_conf.coarse_value = coarse;
    297c:	a805      	add	r0, sp, #20
    297e:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2980:	2307      	movs	r3, #7
    2982:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
		dfll_conf.fine_max_step   = 10; 
    2984:	3303      	adds	r3, #3
    2986:	81c3      	strh	r3, [r0, #14]
		dfll_conf.fine_value   = 0x1ff;
    2988:	4b39      	ldr	r3, [pc, #228]	; (2a70 <system_clock_init+0x178>)
    298a:	8143      	strh	r3, [r0, #10]
		dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
		dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
		dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
    298c:	3bff      	subs	r3, #255	; 0xff
    298e:	8083      	strh	r3, [r0, #4]

		dfll_conf.multiply_factor = 48000;
    2990:	4b38      	ldr	r3, [pc, #224]	; (2a74 <system_clock_init+0x17c>)
    2992:	8203      	strh	r3, [r0, #16]
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2994:	4b38      	ldr	r3, [pc, #224]	; (2a78 <system_clock_init+0x180>)
    2996:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2998:	a804      	add	r0, sp, #16
    299a:	2500      	movs	r5, #0
    299c:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    299e:	2301      	movs	r3, #1
    29a0:	4698      	mov	r8, r3
    29a2:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    29a4:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    29a6:	4b35      	ldr	r3, [pc, #212]	; (2a7c <system_clock_init+0x184>)
    29a8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    29aa:	2006      	movs	r0, #6
    29ac:	4b2f      	ldr	r3, [pc, #188]	; (2a6c <system_clock_init+0x174>)
    29ae:	4699      	mov	r9, r3
    29b0:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    29b2:	4b33      	ldr	r3, [pc, #204]	; (2a80 <system_clock_init+0x188>)
    29b4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    29b6:	ac01      	add	r4, sp, #4
    29b8:	4643      	mov	r3, r8
    29ba:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    29bc:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    29be:	3305      	adds	r3, #5
    29c0:	469a      	mov	sl, r3
    29c2:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    29c4:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    29c6:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    29c8:	2001      	movs	r0, #1
    29ca:	1c21      	adds	r1, r4, #0
    29cc:	4f2d      	ldr	r7, [pc, #180]	; (2a84 <system_clock_init+0x18c>)
    29ce:	47b8      	blx	r7
    29d0:	2001      	movs	r0, #1
    29d2:	4e2d      	ldr	r6, [pc, #180]	; (2a88 <system_clock_init+0x190>)
    29d4:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    29d6:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    29d8:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    29da:	7265      	strb	r5, [r4, #9]
    29dc:	2304      	movs	r3, #4
    29de:	7023      	strb	r3, [r4, #0]
    29e0:	331c      	adds	r3, #28
    29e2:	6063      	str	r3, [r4, #4]
    29e4:	2002      	movs	r0, #2
    29e6:	1c21      	adds	r1, r4, #0
    29e8:	47b8      	blx	r7
    29ea:	2002      	movs	r0, #2
    29ec:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    29ee:	4643      	mov	r3, r8
    29f0:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    29f2:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    29f4:	4653      	mov	r3, sl
    29f6:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    29f8:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    29fa:	7265      	strb	r5, [r4, #9]
    29fc:	2003      	movs	r0, #3
    29fe:	1c21      	adds	r1, r4, #0
    2a00:	47b8      	blx	r7
    2a02:	2003      	movs	r0, #3
    2a04:	47b0      	blx	r6
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2a06:	2007      	movs	r0, #7
    2a08:	47c8      	blx	r9

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2a0a:	4912      	ldr	r1, [pc, #72]	; (2a54 <system_clock_init+0x15c>)
    2a0c:	2210      	movs	r2, #16
    2a0e:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2a10:	421a      	tst	r2, r3
    2a12:	d0fc      	beq.n	2a0e <system_clock_init+0x116>
	if (CONF_CLOCK_DFLL_ON_DEMAND) {
		SYSCTRL->DFLLCTRL.bit.ONDEMAND = 1;
    2a14:	4a0f      	ldr	r2, [pc, #60]	; (2a54 <system_clock_init+0x15c>)
    2a16:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    2a18:	2380      	movs	r3, #128	; 0x80
    2a1a:	430b      	orrs	r3, r1
    2a1c:	8493      	strh	r3, [r2, #36]	; 0x24
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2a1e:	4a1b      	ldr	r2, [pc, #108]	; (2a8c <system_clock_init+0x194>)
    2a20:	2300      	movs	r3, #0
    2a22:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2a24:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2a26:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    2a28:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2a2a:	a901      	add	r1, sp, #4
    2a2c:	2201      	movs	r2, #1
    2a2e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2a30:	704b      	strb	r3, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
    2a32:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2a34:	3307      	adds	r3, #7
    2a36:	700b      	strb	r3, [r1, #0]
    2a38:	720a      	strb	r2, [r1, #8]
    2a3a:	2000      	movs	r0, #0
    2a3c:	4b11      	ldr	r3, [pc, #68]	; (2a84 <system_clock_init+0x18c>)
    2a3e:	4798      	blx	r3
    2a40:	2000      	movs	r0, #0
    2a42:	4b11      	ldr	r3, [pc, #68]	; (2a88 <system_clock_init+0x190>)
    2a44:	4798      	blx	r3
#endif
}
    2a46:	b00c      	add	sp, #48	; 0x30
    2a48:	bc1c      	pop	{r2, r3, r4}
    2a4a:	4690      	mov	r8, r2
    2a4c:	4699      	mov	r9, r3
    2a4e:	46a2      	mov	sl, r4
    2a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a52:	46c0      	nop			; (mov r8, r8)
    2a54:	40000800 	.word	0x40000800
    2a58:	41004000 	.word	0x41004000
    2a5c:	00002cc9 	.word	0x00002cc9
    2a60:	00806024 	.word	0x00806024
    2a64:	ff80ffff 	.word	0xff80ffff
    2a68:	00002745 	.word	0x00002745
    2a6c:	00002851 	.word	0x00002851
    2a70:	000001ff 	.word	0x000001ff
    2a74:	ffffbb80 	.word	0xffffbb80
    2a78:	000027cd 	.word	0x000027cd
    2a7c:	00002709 	.word	0x00002709
    2a80:	00002a91 	.word	0x00002a91
    2a84:	00002ab5 	.word	0x00002ab5
    2a88:	00002b6d 	.word	0x00002b6d
    2a8c:	40000400 	.word	0x40000400

00002a90 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2a90:	4a06      	ldr	r2, [pc, #24]	; (2aac <system_gclk_init+0x1c>)
    2a92:	6991      	ldr	r1, [r2, #24]
    2a94:	2308      	movs	r3, #8
    2a96:	430b      	orrs	r3, r1
    2a98:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2a9a:	2201      	movs	r2, #1
    2a9c:	4b04      	ldr	r3, [pc, #16]	; (2ab0 <system_gclk_init+0x20>)
    2a9e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2aa0:	1c19      	adds	r1, r3, #0
    2aa2:	780b      	ldrb	r3, [r1, #0]
    2aa4:	4213      	tst	r3, r2
    2aa6:	d1fc      	bne.n	2aa2 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2aa8:	4770      	bx	lr
    2aaa:	46c0      	nop			; (mov r8, r8)
    2aac:	40000400 	.word	0x40000400
    2ab0:	40000c00 	.word	0x40000c00

00002ab4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2ab4:	b570      	push	{r4, r5, r6, lr}
    2ab6:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2ab8:	1c04      	adds	r4, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2aba:	780d      	ldrb	r5, [r1, #0]
    2abc:	022d      	lsls	r5, r5, #8
    2abe:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2ac0:	784b      	ldrb	r3, [r1, #1]
    2ac2:	2b00      	cmp	r3, #0
    2ac4:	d002      	beq.n	2acc <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2ac6:	2380      	movs	r3, #128	; 0x80
    2ac8:	02db      	lsls	r3, r3, #11
    2aca:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2acc:	7a4b      	ldrb	r3, [r1, #9]
    2ace:	2b00      	cmp	r3, #0
    2ad0:	d002      	beq.n	2ad8 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2ad2:	2380      	movs	r3, #128	; 0x80
    2ad4:	031b      	lsls	r3, r3, #12
    2ad6:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2ad8:	6848      	ldr	r0, [r1, #4]
    2ada:	2801      	cmp	r0, #1
    2adc:	d918      	bls.n	2b10 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2ade:	1e43      	subs	r3, r0, #1
    2ae0:	4218      	tst	r0, r3
    2ae2:	d110      	bne.n	2b06 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2ae4:	2802      	cmp	r0, #2
    2ae6:	d906      	bls.n	2af6 <system_gclk_gen_set_config+0x42>
    2ae8:	2302      	movs	r3, #2
    2aea:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2aec:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2aee:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2af0:	4298      	cmp	r0, r3
    2af2:	d8fb      	bhi.n	2aec <system_gclk_gen_set_config+0x38>
    2af4:	e000      	b.n	2af8 <system_gclk_gen_set_config+0x44>
    2af6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2af8:	0212      	lsls	r2, r2, #8
    2afa:	4332      	orrs	r2, r6
    2afc:	1c14      	adds	r4, r2, #0
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2afe:	2380      	movs	r3, #128	; 0x80
    2b00:	035b      	lsls	r3, r3, #13
    2b02:	431d      	orrs	r5, r3
    2b04:	e004      	b.n	2b10 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2b06:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2b08:	4334      	orrs	r4, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2b0a:	2380      	movs	r3, #128	; 0x80
    2b0c:	029b      	lsls	r3, r3, #10
    2b0e:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2b10:	7a0b      	ldrb	r3, [r1, #8]
    2b12:	2b00      	cmp	r3, #0
    2b14:	d002      	beq.n	2b1c <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2b16:	2380      	movs	r3, #128	; 0x80
    2b18:	039b      	lsls	r3, r3, #14
    2b1a:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b1c:	4a0f      	ldr	r2, [pc, #60]	; (2b5c <system_gclk_gen_set_config+0xa8>)
    2b1e:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2b20:	b25b      	sxtb	r3, r3
    2b22:	2b00      	cmp	r3, #0
    2b24:	dbfb      	blt.n	2b1e <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b26:	4b0e      	ldr	r3, [pc, #56]	; (2b60 <system_gclk_gen_set_config+0xac>)
    2b28:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2b2a:	4b0e      	ldr	r3, [pc, #56]	; (2b64 <system_gclk_gen_set_config+0xb0>)
    2b2c:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b2e:	4a0b      	ldr	r2, [pc, #44]	; (2b5c <system_gclk_gen_set_config+0xa8>)
    2b30:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2b32:	b25b      	sxtb	r3, r3
    2b34:	2b00      	cmp	r3, #0
    2b36:	dbfb      	blt.n	2b30 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2b38:	4b08      	ldr	r3, [pc, #32]	; (2b5c <system_gclk_gen_set_config+0xa8>)
    2b3a:	609c      	str	r4, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b3c:	1c1a      	adds	r2, r3, #0
    2b3e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2b40:	b25b      	sxtb	r3, r3
    2b42:	2b00      	cmp	r3, #0
    2b44:	dbfb      	blt.n	2b3e <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2b46:	4a05      	ldr	r2, [pc, #20]	; (2b5c <system_gclk_gen_set_config+0xa8>)
    2b48:	6851      	ldr	r1, [r2, #4]
    2b4a:	2380      	movs	r3, #128	; 0x80
    2b4c:	025b      	lsls	r3, r3, #9
    2b4e:	400b      	ands	r3, r1
    2b50:	431d      	orrs	r5, r3
    2b52:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b54:	4b04      	ldr	r3, [pc, #16]	; (2b68 <system_gclk_gen_set_config+0xb4>)
    2b56:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b58:	bd70      	pop	{r4, r5, r6, pc}
    2b5a:	46c0      	nop			; (mov r8, r8)
    2b5c:	40000c00 	.word	0x40000c00
    2b60:	000014cd 	.word	0x000014cd
    2b64:	40000c08 	.word	0x40000c08
    2b68:	0000150d 	.word	0x0000150d

00002b6c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2b6c:	b510      	push	{r4, lr}
    2b6e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b70:	4a0b      	ldr	r2, [pc, #44]	; (2ba0 <system_gclk_gen_enable+0x34>)
    2b72:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2b74:	b25b      	sxtb	r3, r3
    2b76:	2b00      	cmp	r3, #0
    2b78:	dbfb      	blt.n	2b72 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b7a:	4b0a      	ldr	r3, [pc, #40]	; (2ba4 <system_gclk_gen_enable+0x38>)
    2b7c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b7e:	4b0a      	ldr	r3, [pc, #40]	; (2ba8 <system_gclk_gen_enable+0x3c>)
    2b80:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b82:	4a07      	ldr	r2, [pc, #28]	; (2ba0 <system_gclk_gen_enable+0x34>)
    2b84:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2b86:	b25b      	sxtb	r3, r3
    2b88:	2b00      	cmp	r3, #0
    2b8a:	dbfb      	blt.n	2b84 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2b8c:	4a04      	ldr	r2, [pc, #16]	; (2ba0 <system_gclk_gen_enable+0x34>)
    2b8e:	6853      	ldr	r3, [r2, #4]
    2b90:	2180      	movs	r1, #128	; 0x80
    2b92:	0249      	lsls	r1, r1, #9
    2b94:	430b      	orrs	r3, r1
    2b96:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b98:	4b04      	ldr	r3, [pc, #16]	; (2bac <system_gclk_gen_enable+0x40>)
    2b9a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b9c:	bd10      	pop	{r4, pc}
    2b9e:	46c0      	nop			; (mov r8, r8)
    2ba0:	40000c00 	.word	0x40000c00
    2ba4:	000014cd 	.word	0x000014cd
    2ba8:	40000c04 	.word	0x40000c04
    2bac:	0000150d 	.word	0x0000150d

00002bb0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2bb0:	b570      	push	{r4, r5, r6, lr}
    2bb2:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2bb4:	4a1a      	ldr	r2, [pc, #104]	; (2c20 <system_gclk_gen_get_hz+0x70>)
    2bb6:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2bb8:	b25b      	sxtb	r3, r3
    2bba:	2b00      	cmp	r3, #0
    2bbc:	dbfb      	blt.n	2bb6 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2bbe:	4b19      	ldr	r3, [pc, #100]	; (2c24 <system_gclk_gen_get_hz+0x74>)
    2bc0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2bc2:	4b19      	ldr	r3, [pc, #100]	; (2c28 <system_gclk_gen_get_hz+0x78>)
    2bc4:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2bc6:	4a16      	ldr	r2, [pc, #88]	; (2c20 <system_gclk_gen_get_hz+0x70>)
    2bc8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2bca:	b25b      	sxtb	r3, r3
    2bcc:	2b00      	cmp	r3, #0
    2bce:	dbfb      	blt.n	2bc8 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2bd0:	4e13      	ldr	r6, [pc, #76]	; (2c20 <system_gclk_gen_get_hz+0x70>)
    2bd2:	6870      	ldr	r0, [r6, #4]
    2bd4:	04c0      	lsls	r0, r0, #19
    2bd6:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2bd8:	4b14      	ldr	r3, [pc, #80]	; (2c2c <system_gclk_gen_get_hz+0x7c>)
    2bda:	4798      	blx	r3
    2bdc:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2bde:	4b12      	ldr	r3, [pc, #72]	; (2c28 <system_gclk_gen_get_hz+0x78>)
    2be0:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2be2:	6876      	ldr	r6, [r6, #4]
    2be4:	02f6      	lsls	r6, r6, #11
    2be6:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2be8:	4b11      	ldr	r3, [pc, #68]	; (2c30 <system_gclk_gen_get_hz+0x80>)
    2bea:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2bec:	4a0c      	ldr	r2, [pc, #48]	; (2c20 <system_gclk_gen_get_hz+0x70>)
    2bee:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2bf0:	b25b      	sxtb	r3, r3
    2bf2:	2b00      	cmp	r3, #0
    2bf4:	dbfb      	blt.n	2bee <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2bf6:	4b0a      	ldr	r3, [pc, #40]	; (2c20 <system_gclk_gen_get_hz+0x70>)
    2bf8:	689c      	ldr	r4, [r3, #8]
    2bfa:	0a24      	lsrs	r4, r4, #8
    2bfc:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2bfe:	4b0d      	ldr	r3, [pc, #52]	; (2c34 <system_gclk_gen_get_hz+0x84>)
    2c00:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2c02:	2e00      	cmp	r6, #0
    2c04:	d107      	bne.n	2c16 <system_gclk_gen_get_hz+0x66>
    2c06:	2c01      	cmp	r4, #1
    2c08:	d907      	bls.n	2c1a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2c0a:	1c28      	adds	r0, r5, #0
    2c0c:	1c21      	adds	r1, r4, #0
    2c0e:	4b0a      	ldr	r3, [pc, #40]	; (2c38 <system_gclk_gen_get_hz+0x88>)
    2c10:	4798      	blx	r3
    2c12:	1c05      	adds	r5, r0, #0
    2c14:	e001      	b.n	2c1a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2c16:	3401      	adds	r4, #1
    2c18:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2c1a:	1c28      	adds	r0, r5, #0
    2c1c:	bd70      	pop	{r4, r5, r6, pc}
    2c1e:	46c0      	nop			; (mov r8, r8)
    2c20:	40000c00 	.word	0x40000c00
    2c24:	000014cd 	.word	0x000014cd
    2c28:	40000c04 	.word	0x40000c04
    2c2c:	00002679 	.word	0x00002679
    2c30:	40000c08 	.word	0x40000c08
    2c34:	0000150d 	.word	0x0000150d
    2c38:	00006245 	.word	0x00006245

00002c3c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2c3c:	b510      	push	{r4, lr}
    2c3e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c40:	4b06      	ldr	r3, [pc, #24]	; (2c5c <system_gclk_chan_enable+0x20>)
    2c42:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c44:	4b06      	ldr	r3, [pc, #24]	; (2c60 <system_gclk_chan_enable+0x24>)
    2c46:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2c48:	4a06      	ldr	r2, [pc, #24]	; (2c64 <system_gclk_chan_enable+0x28>)
    2c4a:	8851      	ldrh	r1, [r2, #2]
    2c4c:	2380      	movs	r3, #128	; 0x80
    2c4e:	01db      	lsls	r3, r3, #7
    2c50:	430b      	orrs	r3, r1
    2c52:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c54:	4b04      	ldr	r3, [pc, #16]	; (2c68 <system_gclk_chan_enable+0x2c>)
    2c56:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c58:	bd10      	pop	{r4, pc}
    2c5a:	46c0      	nop			; (mov r8, r8)
    2c5c:	000014cd 	.word	0x000014cd
    2c60:	40000c02 	.word	0x40000c02
    2c64:	40000c00 	.word	0x40000c00
    2c68:	0000150d 	.word	0x0000150d

00002c6c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2c6c:	b510      	push	{r4, lr}
    2c6e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c70:	4b0f      	ldr	r3, [pc, #60]	; (2cb0 <system_gclk_chan_disable+0x44>)
    2c72:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c74:	4b0f      	ldr	r3, [pc, #60]	; (2cb4 <system_gclk_chan_disable+0x48>)
    2c76:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2c78:	4b0f      	ldr	r3, [pc, #60]	; (2cb8 <system_gclk_chan_disable+0x4c>)
    2c7a:	885a      	ldrh	r2, [r3, #2]
    2c7c:	0512      	lsls	r2, r2, #20
    2c7e:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2c80:	8859      	ldrh	r1, [r3, #2]
    2c82:	4a0e      	ldr	r2, [pc, #56]	; (2cbc <system_gclk_chan_disable+0x50>)
    2c84:	400a      	ands	r2, r1
    2c86:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2c88:	8859      	ldrh	r1, [r3, #2]
    2c8a:	4a0d      	ldr	r2, [pc, #52]	; (2cc0 <system_gclk_chan_disable+0x54>)
    2c8c:	400a      	ands	r2, r1
    2c8e:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2c90:	1c19      	adds	r1, r3, #0
    2c92:	2280      	movs	r2, #128	; 0x80
    2c94:	01d2      	lsls	r2, r2, #7
    2c96:	884b      	ldrh	r3, [r1, #2]
    2c98:	4213      	tst	r3, r2
    2c9a:	d1fc      	bne.n	2c96 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2c9c:	4906      	ldr	r1, [pc, #24]	; (2cb8 <system_gclk_chan_disable+0x4c>)
    2c9e:	0202      	lsls	r2, r0, #8
    2ca0:	8848      	ldrh	r0, [r1, #2]
    2ca2:	4b06      	ldr	r3, [pc, #24]	; (2cbc <system_gclk_chan_disable+0x50>)
    2ca4:	4003      	ands	r3, r0
    2ca6:	4313      	orrs	r3, r2
    2ca8:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2caa:	4b06      	ldr	r3, [pc, #24]	; (2cc4 <system_gclk_chan_disable+0x58>)
    2cac:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2cae:	bd10      	pop	{r4, pc}
    2cb0:	000014cd 	.word	0x000014cd
    2cb4:	40000c02 	.word	0x40000c02
    2cb8:	40000c00 	.word	0x40000c00
    2cbc:	fffff0ff 	.word	0xfffff0ff
    2cc0:	ffffbfff 	.word	0xffffbfff
    2cc4:	0000150d 	.word	0x0000150d

00002cc8 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2cc8:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2cca:	780c      	ldrb	r4, [r1, #0]
    2ccc:	0224      	lsls	r4, r4, #8
    2cce:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2cd0:	4b02      	ldr	r3, [pc, #8]	; (2cdc <system_gclk_chan_set_config+0x14>)
    2cd2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2cd4:	b2a4      	uxth	r4, r4
    2cd6:	4b02      	ldr	r3, [pc, #8]	; (2ce0 <system_gclk_chan_set_config+0x18>)
    2cd8:	805c      	strh	r4, [r3, #2]
}
    2cda:	bd10      	pop	{r4, pc}
    2cdc:	00002c6d 	.word	0x00002c6d
    2ce0:	40000c00 	.word	0x40000c00

00002ce4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2ce4:	b510      	push	{r4, lr}
    2ce6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2ce8:	4b06      	ldr	r3, [pc, #24]	; (2d04 <system_gclk_chan_get_hz+0x20>)
    2cea:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2cec:	4b06      	ldr	r3, [pc, #24]	; (2d08 <system_gclk_chan_get_hz+0x24>)
    2cee:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2cf0:	4b06      	ldr	r3, [pc, #24]	; (2d0c <system_gclk_chan_get_hz+0x28>)
    2cf2:	885c      	ldrh	r4, [r3, #2]
    2cf4:	0524      	lsls	r4, r4, #20
    2cf6:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2cf8:	4b05      	ldr	r3, [pc, #20]	; (2d10 <system_gclk_chan_get_hz+0x2c>)
    2cfa:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2cfc:	1c20      	adds	r0, r4, #0
    2cfe:	4b05      	ldr	r3, [pc, #20]	; (2d14 <system_gclk_chan_get_hz+0x30>)
    2d00:	4798      	blx	r3
}
    2d02:	bd10      	pop	{r4, pc}
    2d04:	000014cd 	.word	0x000014cd
    2d08:	40000c02 	.word	0x40000c02
    2d0c:	40000c00 	.word	0x40000c00
    2d10:	0000150d 	.word	0x0000150d
    2d14:	00002bb1 	.word	0x00002bb1

00002d18 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2d18:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2d1a:	78d3      	ldrb	r3, [r2, #3]
    2d1c:	2b00      	cmp	r3, #0
    2d1e:	d11e      	bne.n	2d5e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2d20:	7814      	ldrb	r4, [r2, #0]
    2d22:	2c80      	cmp	r4, #128	; 0x80
    2d24:	d004      	beq.n	2d30 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2d26:	0624      	lsls	r4, r4, #24
    2d28:	2380      	movs	r3, #128	; 0x80
    2d2a:	025b      	lsls	r3, r3, #9
    2d2c:	431c      	orrs	r4, r3
    2d2e:	e000      	b.n	2d32 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2d30:	2400      	movs	r4, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2d32:	7853      	ldrb	r3, [r2, #1]
    2d34:	2502      	movs	r5, #2
    2d36:	43ab      	bics	r3, r5
    2d38:	d10a      	bne.n	2d50 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2d3a:	7893      	ldrb	r3, [r2, #2]
    2d3c:	2b00      	cmp	r3, #0
    2d3e:	d103      	bne.n	2d48 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2d40:	2380      	movs	r3, #128	; 0x80
    2d42:	029b      	lsls	r3, r3, #10
    2d44:	431c      	orrs	r4, r3
    2d46:	e002      	b.n	2d4e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2d48:	23c0      	movs	r3, #192	; 0xc0
    2d4a:	02db      	lsls	r3, r3, #11
    2d4c:	431c      	orrs	r4, r3
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2d4e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d50:	7853      	ldrb	r3, [r2, #1]
    2d52:	3b01      	subs	r3, #1
    2d54:	2b01      	cmp	r3, #1
    2d56:	d812      	bhi.n	2d7e <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2d58:	4b18      	ldr	r3, [pc, #96]	; (2dbc <_system_pinmux_config+0xa4>)
    2d5a:	401c      	ands	r4, r3
    2d5c:	e00f      	b.n	2d7e <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2d5e:	6041      	str	r1, [r0, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2d60:	040b      	lsls	r3, r1, #16
    2d62:	0c1b      	lsrs	r3, r3, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2d64:	24a0      	movs	r4, #160	; 0xa0
    2d66:	05e4      	lsls	r4, r4, #23
    2d68:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d6a:	6283      	str	r3, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2d6c:	0c0b      	lsrs	r3, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2d6e:	24d0      	movs	r4, #208	; 0xd0
    2d70:	0624      	lsls	r4, r4, #24
    2d72:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d74:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2d76:	78d3      	ldrb	r3, [r2, #3]
    2d78:	2b00      	cmp	r3, #0
    2d7a:	d018      	beq.n	2dae <_system_pinmux_config+0x96>
    2d7c:	e01c      	b.n	2db8 <_system_pinmux_config+0xa0>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2d7e:	040b      	lsls	r3, r1, #16
    2d80:	0c1b      	lsrs	r3, r3, #16
    2d82:	25a0      	movs	r5, #160	; 0xa0
    2d84:	05ed      	lsls	r5, r5, #23
    2d86:	432b      	orrs	r3, r5

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2d88:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d8a:	6283      	str	r3, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2d8c:	0c0b      	lsrs	r3, r1, #16
    2d8e:	25d0      	movs	r5, #208	; 0xd0
    2d90:	062d      	lsls	r5, r5, #24
    2d92:	432b      	orrs	r3, r5

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2d94:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d96:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2d98:	78d3      	ldrb	r3, [r2, #3]
    2d9a:	2b00      	cmp	r3, #0
    2d9c:	d10c      	bne.n	2db8 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2d9e:	0363      	lsls	r3, r4, #13
    2da0:	d505      	bpl.n	2dae <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2da2:	7893      	ldrb	r3, [r2, #2]
    2da4:	2b01      	cmp	r3, #1
    2da6:	d101      	bne.n	2dac <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2da8:	6181      	str	r1, [r0, #24]
    2daa:	e000      	b.n	2dae <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    2dac:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2dae:	7853      	ldrb	r3, [r2, #1]
    2db0:	3b01      	subs	r3, #1
    2db2:	2b01      	cmp	r3, #1
    2db4:	d800      	bhi.n	2db8 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2db6:	6081      	str	r1, [r0, #8]
		}
	}
}
    2db8:	bd30      	pop	{r4, r5, pc}
    2dba:	46c0      	nop			; (mov r8, r8)
    2dbc:	fffbffff 	.word	0xfffbffff

00002dc0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2dc0:	b508      	push	{r3, lr}
    2dc2:	1c03      	adds	r3, r0, #0
    2dc4:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2dc6:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2dc8:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2dca:	2900      	cmp	r1, #0
    2dcc:	d104      	bne.n	2dd8 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    2dce:	0958      	lsrs	r0, r3, #5
    2dd0:	01c0      	lsls	r0, r0, #7
    2dd2:	4905      	ldr	r1, [pc, #20]	; (2de8 <system_pinmux_pin_set_config+0x28>)
    2dd4:	468c      	mov	ip, r1
    2dd6:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2dd8:	211f      	movs	r1, #31
    2dda:	400b      	ands	r3, r1
    2ddc:	391e      	subs	r1, #30
    2dde:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    2de0:	4b02      	ldr	r3, [pc, #8]	; (2dec <system_pinmux_pin_set_config+0x2c>)
    2de2:	4798      	blx	r3
}
    2de4:	bd08      	pop	{r3, pc}
    2de6:	46c0      	nop			; (mov r8, r8)
    2de8:	41004400 	.word	0x41004400
    2dec:	00002d19 	.word	0x00002d19

00002df0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2df0:	4770      	bx	lr
    2df2:	46c0      	nop			; (mov r8, r8)

00002df4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2df4:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2df6:	4b05      	ldr	r3, [pc, #20]	; (2e0c <system_init+0x18>)
    2df8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2dfa:	4b05      	ldr	r3, [pc, #20]	; (2e10 <system_init+0x1c>)
    2dfc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2dfe:	4b05      	ldr	r3, [pc, #20]	; (2e14 <system_init+0x20>)
    2e00:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2e02:	4b05      	ldr	r3, [pc, #20]	; (2e18 <system_init+0x24>)
    2e04:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2e06:	4b05      	ldr	r3, [pc, #20]	; (2e1c <system_init+0x28>)
    2e08:	4798      	blx	r3
}
    2e0a:	bd08      	pop	{r3, pc}
    2e0c:	000028f9 	.word	0x000028f9
    2e10:	0000153d 	.word	0x0000153d
    2e14:	000016a9 	.word	0x000016a9
    2e18:	000018d1 	.word	0x000018d1
    2e1c:	00002df1 	.word	0x00002df1

00002e20 <_tcc_get_inst_index>:
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    2e20:	4b08      	ldr	r3, [pc, #32]	; (2e44 <_tcc_get_inst_index+0x24>)
    2e22:	4298      	cmp	r0, r3
    2e24:	d00a      	beq.n	2e3c <_tcc_get_inst_index+0x1c>
    2e26:	4b08      	ldr	r3, [pc, #32]	; (2e48 <_tcc_get_inst_index+0x28>)
    2e28:	4298      	cmp	r0, r3
    2e2a:	d005      	beq.n	2e38 <_tcc_get_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    2e2c:	2300      	movs	r3, #0
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    2e2e:	4a07      	ldr	r2, [pc, #28]	; (2e4c <_tcc_get_inst_index+0x2c>)
    2e30:	4290      	cmp	r0, r2
    2e32:	d105      	bne.n	2e40 <_tcc_get_inst_index+0x20>
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    2e34:	3302      	adds	r3, #2
    2e36:	e002      	b.n	2e3e <_tcc_get_inst_index+0x1e>
    2e38:	2301      	movs	r3, #1
    2e3a:	e000      	b.n	2e3e <_tcc_get_inst_index+0x1e>
    2e3c:	2300      	movs	r3, #0
		if (hw == tcc_modules[i]) {
			return i;
    2e3e:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    2e40:	1c18      	adds	r0, r3, #0
    2e42:	4770      	bx	lr
    2e44:	42002000 	.word	0x42002000
    2e48:	42002400 	.word	0x42002400
    2e4c:	42002800 	.word	0x42002800

00002e50 <_tcc_set_compare_value>:
static enum status_code _tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare,
		const bool double_buffering_enabled)
{
    2e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2e52:	1c0f      	adds	r7, r1, #0
    2e54:	1c15      	adds	r5, r2, #0
    2e56:	1c1e      	adds	r6, r3, #0
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    2e58:	6804      	ldr	r4, [r0, #0]
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);
    2e5a:	1c20      	adds	r0, r4, #0
    2e5c:	4b13      	ldr	r3, [pc, #76]	; (2eac <_tcc_set_compare_value+0x5c>)
    2e5e:	4798      	blx	r3

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
    2e60:	4b13      	ldr	r3, [pc, #76]	; (2eb0 <_tcc_set_compare_value+0x60>)
    2e62:	5c1a      	ldrb	r2, [r3, r0]
		return STATUS_ERR_INVALID_ARG;
    2e64:	2317      	movs	r3, #23
	Tcc *const tcc_module = module_inst->hw;
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
    2e66:	42ba      	cmp	r2, r7
    2e68:	d91d      	bls.n	2ea6 <_tcc_set_compare_value+0x56>
		return STATUS_ERR_INVALID_ARG;
	}

	uint32_t max_count = _tcc_maxs[module_index];
    2e6a:	0080      	lsls	r0, r0, #2

	/* Check compare value */
	if (compare > max_count) {
    2e6c:	4b11      	ldr	r3, [pc, #68]	; (2eb4 <_tcc_set_compare_value+0x64>)
    2e6e:	58c2      	ldr	r2, [r0, r3]
		return STATUS_ERR_INVALID_ARG;
    2e70:	2317      	movs	r3, #23
	}

	uint32_t max_count = _tcc_maxs[module_index];

	/* Check compare value */
	if (compare > max_count) {
    2e72:	42aa      	cmp	r2, r5
    2e74:	d317      	bcc.n	2ea6 <_tcc_set_compare_value+0x56>
		return STATUS_ERR_INVALID_ARG;
	}

	if (double_buffering_enabled) {
    2e76:	2e00      	cmp	r6, #0
    2e78:	d00a      	beq.n	2e90 <_tcc_set_compare_value+0x40>
#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22)
		tcc_module->CCBUF[channel_index].reg = compare;
#else
		while(tcc_module->SYNCBUSY.reg  &
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
    2e7a:	2280      	movs	r2, #128	; 0x80
    2e7c:	0312      	lsls	r2, r2, #12
    2e7e:	40ba      	lsls	r2, r7

	if (double_buffering_enabled) {
#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22)
		tcc_module->CCBUF[channel_index].reg = compare;
#else
		while(tcc_module->SYNCBUSY.reg  &
    2e80:	68a3      	ldr	r3, [r4, #8]
    2e82:	4213      	tst	r3, r2
    2e84:	d1fc      	bne.n	2e80 <_tcc_set_compare_value+0x30>
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
			/* Sync wait */
		}
		tcc_module->CCB[channel_index].reg = compare;
    2e86:	371c      	adds	r7, #28
    2e88:	00bf      	lsls	r7, r7, #2
    2e8a:	513d      	str	r5, [r7, r4]
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
	}
	return STATUS_OK;
    2e8c:	2300      	movs	r3, #0
    2e8e:	e00a      	b.n	2ea6 <_tcc_set_compare_value+0x56>
			/* Sync wait */
		}
		tcc_module->CCB[channel_index].reg = compare;
#endif
	} else {
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
    2e90:	2280      	movs	r2, #128	; 0x80
    2e92:	0052      	lsls	r2, r2, #1
    2e94:	40ba      	lsls	r2, r7
    2e96:	68a3      	ldr	r3, [r4, #8]
    2e98:	4213      	tst	r3, r2
    2e9a:	d1fc      	bne.n	2e96 <_tcc_set_compare_value+0x46>
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
    2e9c:	3710      	adds	r7, #16
    2e9e:	00bf      	lsls	r7, r7, #2
    2ea0:	19e4      	adds	r4, r4, r7
    2ea2:	6065      	str	r5, [r4, #4]
	}
	return STATUS_OK;
    2ea4:	2300      	movs	r3, #0
}
    2ea6:	1c18      	adds	r0, r3, #0
    2ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2eaa:	46c0      	nop			; (mov r8, r8)
    2eac:	00002e21 	.word	0x00002e21
    2eb0:	00008980 	.word	0x00008980
    2eb4:	00008974 	.word	0x00008974

00002eb8 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    2eb8:	b510      	push	{r4, lr}
    2eba:	1c04      	adds	r4, r0, #0
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    2ebc:	1c08      	adds	r0, r1, #0
    2ebe:	4b4f      	ldr	r3, [pc, #316]	; (2ffc <tcc_get_config_defaults+0x144>)
    2ec0:	4798      	blx	r3

	/* Base counter defaults */
	config->counter.count                  = 0;
    2ec2:	2300      	movs	r3, #0
    2ec4:	6023      	str	r3, [r4, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    2ec6:	0080      	lsls	r0, r0, #2
    2ec8:	4a4d      	ldr	r2, [pc, #308]	; (3000 <tcc_get_config_defaults+0x148>)
    2eca:	5882      	ldr	r2, [r0, r2]
    2ecc:	6062      	str	r2, [r4, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    2ece:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV2;
    2ed0:	2201      	movs	r2, #1
    2ed2:	72e2      	strb	r2, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    2ed4:	7323      	strb	r3, [r4, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    2ed6:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
    2ed8:	7223      	strb	r3, [r4, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    2eda:	61e3      	str	r3, [r4, #28]
    2edc:	6223      	str	r3, [r4, #32]
    2ede:	6263      	str	r3, [r4, #36]	; 0x24
    2ee0:	62a3      	str	r3, [r4, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    2ee2:	7523      	strb	r3, [r4, #20]
    2ee4:	7563      	strb	r3, [r4, #21]
    2ee6:	75a3      	strb	r3, [r4, #22]
    2ee8:	75e3      	strb	r3, [r4, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    2eea:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    2eec:	7663      	strb	r3, [r4, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    2eee:	7423      	strb	r3, [r4, #16]
    2ef0:	7463      	strb	r3, [r4, #17]
    2ef2:	74a3      	strb	r3, [r4, #18]
    2ef4:	74e3      	strb	r3, [r4, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    2ef6:	212c      	movs	r1, #44	; 0x2c
    2ef8:	5463      	strb	r3, [r4, r1]
    2efa:	3101      	adds	r1, #1
    2efc:	5463      	strb	r3, [r4, r1]
    2efe:	3101      	adds	r1, #1
    2f00:	5463      	strb	r3, [r4, r1]
    2f02:	3101      	adds	r1, #1
    2f04:	5463      	strb	r3, [r4, r1]
    2f06:	3101      	adds	r1, #1
    2f08:	5463      	strb	r3, [r4, r1]
    2f0a:	3101      	adds	r1, #1
    2f0c:	5463      	strb	r3, [r4, r1]
    2f0e:	3101      	adds	r1, #1
    2f10:	5463      	strb	r3, [r4, r1]
    2f12:	3101      	adds	r1, #1
    2f14:	5463      	strb	r3, [r4, r1]
    2f16:	3101      	adds	r1, #1
    2f18:	5463      	strb	r3, [r4, r1]
    2f1a:	3101      	adds	r1, #1
    2f1c:	5463      	strb	r3, [r4, r1]
    2f1e:	3101      	adds	r1, #1
    2f20:	5463      	strb	r3, [r4, r1]
    2f22:	3101      	adds	r1, #1
    2f24:	5463      	strb	r3, [r4, r1]
    2f26:	3101      	adds	r1, #1
    2f28:	5463      	strb	r3, [r4, r1]
    2f2a:	3101      	adds	r1, #1
    2f2c:	5463      	strb	r3, [r4, r1]
    2f2e:	3101      	adds	r1, #1
    2f30:	5463      	strb	r3, [r4, r1]
    2f32:	3101      	adds	r1, #1
    2f34:	5463      	strb	r3, [r4, r1]
    2f36:	3101      	adds	r1, #1
    2f38:	5463      	strb	r3, [r4, r1]
    2f3a:	3101      	adds	r1, #1
    2f3c:	5463      	strb	r3, [r4, r1]
    2f3e:	3101      	adds	r1, #1
    2f40:	5463      	strb	r3, [r4, r1]
    2f42:	3101      	adds	r1, #1
    2f44:	5463      	strb	r3, [r4, r1]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    2f46:	3101      	adds	r1, #1
    2f48:	5463      	strb	r3, [r4, r1]
    2f4a:	3101      	adds	r1, #1
    2f4c:	5463      	strb	r3, [r4, r1]
    2f4e:	3101      	adds	r1, #1
    2f50:	5463      	strb	r3, [r4, r1]
    2f52:	3101      	adds	r1, #1
    2f54:	5463      	strb	r3, [r4, r1]
    2f56:	3101      	adds	r1, #1
    2f58:	5463      	strb	r3, [r4, r1]
    2f5a:	3101      	adds	r1, #1
    2f5c:	5463      	strb	r3, [r4, r1]
    2f5e:	3101      	adds	r1, #1
    2f60:	5463      	strb	r3, [r4, r1]
    2f62:	3101      	adds	r1, #1
    2f64:	5463      	strb	r3, [r4, r1]
    2f66:	3101      	adds	r1, #1
    2f68:	5463      	strb	r3, [r4, r1]
    2f6a:	3101      	adds	r1, #1
    2f6c:	5463      	strb	r3, [r4, r1]
    2f6e:	3101      	adds	r1, #1
    2f70:	5463      	strb	r3, [r4, r1]
    2f72:	3101      	adds	r1, #1
    2f74:	5463      	strb	r3, [r4, r1]
    2f76:	3101      	adds	r1, #1
    2f78:	5463      	strb	r3, [r4, r1]
    2f7a:	3101      	adds	r1, #1
    2f7c:	5463      	strb	r3, [r4, r1]
    2f7e:	3101      	adds	r1, #1
    2f80:	5463      	strb	r3, [r4, r1]
    2f82:	3101      	adds	r1, #1
    2f84:	5463      	strb	r3, [r4, r1]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    2f86:	3101      	adds	r1, #1
    2f88:	5463      	strb	r3, [r4, r1]
    2f8a:	3101      	adds	r1, #1
    2f8c:	5463      	strb	r3, [r4, r1]
    2f8e:	3101      	adds	r1, #1
    2f90:	5463      	strb	r3, [r4, r1]
    2f92:	3101      	adds	r1, #1
    2f94:	5463      	strb	r3, [r4, r1]
    2f96:	3101      	adds	r1, #1
    2f98:	5463      	strb	r3, [r4, r1]
    2f9a:	3101      	adds	r1, #1
    2f9c:	5463      	strb	r3, [r4, r1]
    2f9e:	3101      	adds	r1, #1
    2fa0:	5463      	strb	r3, [r4, r1]
    2fa2:	3101      	adds	r1, #1
    2fa4:	5463      	strb	r3, [r4, r1]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    2fa6:	3141      	adds	r1, #65	; 0x41
    2fa8:	5463      	strb	r3, [r4, r1]
    2faa:	65a3      	str	r3, [r4, #88]	; 0x58
    2fac:	67a3      	str	r3, [r4, #120]	; 0x78
    2fae:	3101      	adds	r1, #1
    2fb0:	5463      	strb	r3, [r4, r1]
    2fb2:	65e3      	str	r3, [r4, #92]	; 0x5c
    2fb4:	67e3      	str	r3, [r4, #124]	; 0x7c
    2fb6:	3101      	adds	r1, #1
    2fb8:	5463      	strb	r3, [r4, r1]
    2fba:	6623      	str	r3, [r4, #96]	; 0x60
    2fbc:	391a      	subs	r1, #26
    2fbe:	5063      	str	r3, [r4, r1]
    2fc0:	311b      	adds	r1, #27
    2fc2:	5463      	strb	r3, [r4, r1]
    2fc4:	6663      	str	r3, [r4, #100]	; 0x64
    2fc6:	3917      	subs	r1, #23
    2fc8:	5063      	str	r3, [r4, r1]
    2fca:	3118      	adds	r1, #24
    2fcc:	5463      	strb	r3, [r4, r1]
    2fce:	66a3      	str	r3, [r4, #104]	; 0x68
    2fd0:	3914      	subs	r1, #20
    2fd2:	5063      	str	r3, [r4, r1]
    2fd4:	3115      	adds	r1, #21
    2fd6:	5463      	strb	r3, [r4, r1]
    2fd8:	66e3      	str	r3, [r4, #108]	; 0x6c
    2fda:	3911      	subs	r1, #17
    2fdc:	5063      	str	r3, [r4, r1]
    2fde:	3112      	adds	r1, #18
    2fe0:	5463      	strb	r3, [r4, r1]
    2fe2:	6723      	str	r3, [r4, #112]	; 0x70
    2fe4:	390e      	subs	r1, #14
    2fe6:	5063      	str	r3, [r4, r1]
    2fe8:	310f      	adds	r1, #15
    2fea:	5463      	strb	r3, [r4, r1]
    2fec:	6763      	str	r3, [r4, #116]	; 0x74
    2fee:	390b      	subs	r1, #11
    2ff0:	5063      	str	r3, [r4, r1]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    2ff2:	310c      	adds	r1, #12
    2ff4:	5462      	strb	r2, [r4, r1]
	config->run_in_standby            = false;
    2ff6:	32a0      	adds	r2, #160	; 0xa0
    2ff8:	54a3      	strb	r3, [r4, r2]
}
    2ffa:	bd10      	pop	{r4, pc}
    2ffc:	00002e21 	.word	0x00002e21
    3000:	00008974 	.word	0x00008974

00003004 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    3004:	b5f0      	push	{r4, r5, r6, r7, lr}
    3006:	465f      	mov	r7, fp
    3008:	4656      	mov	r6, sl
    300a:	464d      	mov	r5, r9
    300c:	4644      	mov	r4, r8
    300e:	b4f0      	push	{r4, r5, r6, r7}
    3010:	b08f      	sub	sp, #60	; 0x3c
    3012:	9000      	str	r0, [sp, #0]
    3014:	1c0c      	adds	r4, r1, #0
    3016:	1c17      	adds	r7, r2, #0
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    3018:	1c08      	adds	r0, r1, #0
    301a:	4b87      	ldr	r3, [pc, #540]	; (3238 <tcc_init+0x234>)
    301c:	4798      	blx	r3
    301e:	1c05      	adds	r5, r0, #0

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3020:	1c06      	adds	r6, r0, #0
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3022:	4a86      	ldr	r2, [pc, #536]	; (323c <tcc_init+0x238>)
    3024:	6a11      	ldr	r1, [r2, #32]
    3026:	0080      	lsls	r0, r0, #2
    3028:	4b85      	ldr	r3, [pc, #532]	; (3240 <tcc_init+0x23c>)
    302a:	58c3      	ldr	r3, [r0, r3]
    302c:	430b      	orrs	r3, r1
    302e:	6213      	str	r3, [r2, #32]
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    3030:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    3032:	201c      	movs	r0, #28
	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    3034:	079b      	lsls	r3, r3, #30
    3036:	d500      	bpl.n	303a <tcc_init+0x36>
    3038:	e1dd      	b.n	33f6 <tcc_init+0x3f2>
		return STATUS_ERR_DENIED;
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    303a:	6823      	ldr	r3, [r4, #0]
    303c:	2201      	movs	r2, #1
    303e:	4013      	ands	r3, r2
    3040:	d000      	beq.n	3044 <tcc_init+0x40>
    3042:	e1d8      	b.n	33f6 <tcc_init+0x3f2>
	}

	enum status_code status;

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];
    3044:	00aa      	lsls	r2, r5, #2
    3046:	497f      	ldr	r1, [pc, #508]	; (3244 <tcc_init+0x240>)
    3048:	5852      	ldr	r2, [r2, r1]

	/* Check all counter values */
	if ((config->counter.count > count_max)
		|| (config->counter.period > count_max)
		) {
		return STATUS_ERR_INVALID_ARG;
    304a:	3805      	subs	r0, #5

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];

	/* Check all counter values */
	if ((config->counter.count > count_max)
    304c:	6839      	ldr	r1, [r7, #0]
    304e:	428a      	cmp	r2, r1
    3050:	d200      	bcs.n	3054 <tcc_init+0x50>
    3052:	e1d0      	b.n	33f6 <tcc_init+0x3f2>
		|| (config->counter.period > count_max)
    3054:	6879      	ldr	r1, [r7, #4]
    3056:	428a      	cmp	r2, r1
    3058:	d200      	bcs.n	305c <tcc_init+0x58>
    305a:	e1cc      	b.n	33f6 <tcc_init+0x3f2>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
		if ((config->compare.match[i] > count_max)
    305c:	69f9      	ldr	r1, [r7, #28]
    305e:	428a      	cmp	r2, r1
    3060:	d200      	bcs.n	3064 <tcc_init+0x60>
    3062:	e1b3      	b.n	33cc <tcc_init+0x3c8>
    3064:	6a39      	ldr	r1, [r7, #32]
    3066:	4291      	cmp	r1, r2
    3068:	d900      	bls.n	306c <tcc_init+0x68>
    306a:	e1b1      	b.n	33d0 <tcc_init+0x3cc>
    306c:	6a79      	ldr	r1, [r7, #36]	; 0x24
    306e:	428a      	cmp	r2, r1
    3070:	d200      	bcs.n	3074 <tcc_init+0x70>
    3072:	e1af      	b.n	33d4 <tcc_init+0x3d0>
    3074:	6ab9      	ldr	r1, [r7, #40]	; 0x28
    3076:	428a      	cmp	r2, r1
    3078:	d200      	bcs.n	307c <tcc_init+0x78>
    307a:	e1ad      	b.n	33d8 <tcc_init+0x3d4>
    307c:	2298      	movs	r2, #152	; 0x98
    307e:	4694      	mov	ip, r2
    3080:	44bc      	add	ip, r7
    3082:	4662      	mov	r2, ip
    3084:	9204      	str	r2, [sp, #16]
    3086:	4661      	mov	r1, ip
    3088:	2200      	movs	r2, #0
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (!config->pins.enable_wave_out_pin[i]) {
    308a:	7808      	ldrb	r0, [r1, #0]
    308c:	2800      	cmp	r0, #0
    308e:	d004      	beq.n	309a <tcc_init+0x96>
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    3090:	486d      	ldr	r0, [pc, #436]	; (3248 <tcc_init+0x244>)
    3092:	5d80      	ldrb	r0, [r0, r6]
    3094:	4290      	cmp	r0, r2
    3096:	dc00      	bgt.n	309a <tcc_init+0x96>
    3098:	e1a0      	b.n	33dc <tcc_init+0x3d8>
			return STATUS_ERR_INVALID_ARG;
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    309a:	3201      	adds	r2, #1
    309c:	3101      	adds	r1, #1
    309e:	2a08      	cmp	r2, #8
    30a0:	d1f3      	bne.n	308a <tcc_init+0x86>
    30a2:	2200      	movs	r2, #0
    30a4:	4690      	mov	r8, r2

			if (i > _tcc_cc_nums[module_index]) {
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    30a6:	2180      	movs	r1, #128	; 0x80
    30a8:	0449      	lsls	r1, r1, #17
    30aa:	468c      	mov	ip, r1
    30ac:	18b9      	adds	r1, r7, r2
{
	uint32_t ctrla = 0;

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
		if (config->capture.channel_function[i] ==
    30ae:	7c09      	ldrb	r1, [r1, #16]
    30b0:	2901      	cmp	r1, #1
    30b2:	d109      	bne.n	30c8 <tcc_init+0xc4>
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
    30b4:	4965      	ldr	r1, [pc, #404]	; (324c <tcc_init+0x248>)
    30b6:	5d89      	ldrb	r1, [r1, r6]
    30b8:	4291      	cmp	r1, r2
    30ba:	da00      	bge.n	30be <tcc_init+0xba>
    30bc:	e190      	b.n	33e0 <tcc_init+0x3dc>
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    30be:	4661      	mov	r1, ip
    30c0:	4091      	lsls	r1, r2
    30c2:	4640      	mov	r0, r8
    30c4:	4308      	orrs	r0, r1
    30c6:	4680      	mov	r8, r0
		uint32_t *value_buffer)
{
	uint32_t ctrla = 0;

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    30c8:	3201      	adds	r2, #1
    30ca:	2a04      	cmp	r2, #4
    30cc:	d1ee      	bne.n	30ac <tcc_init+0xa8>
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
		}
	}

	if (config->run_in_standby) {
    30ce:	329d      	adds	r2, #157	; 0x9d
    30d0:	5cba      	ldrb	r2, [r7, r2]
    30d2:	2a00      	cmp	r2, #0
    30d4:	d004      	beq.n	30e0 <tcc_init+0xdc>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    30d6:	2280      	movs	r2, #128	; 0x80
    30d8:	0112      	lsls	r2, r2, #4
    30da:	4641      	mov	r1, r8
    30dc:	4311      	orrs	r1, r2
    30de:	4688      	mov	r8, r1
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    30e0:	7b3a      	ldrb	r2, [r7, #12]
    30e2:	9206      	str	r2, [sp, #24]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    30e4:	7afa      	ldrb	r2, [r7, #11]
    30e6:	9207      	str	r2, [sp, #28]
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
	uint8_t ctrlb = 0;

	if (config->counter.oneshot) {
    30e8:	7a3a      	ldrb	r2, [r7, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    30ea:	1e51      	subs	r1, r2, #1
    30ec:	418a      	sbcs	r2, r1
    30ee:	0092      	lsls	r2, r2, #2
    30f0:	9203      	str	r2, [sp, #12]
	}
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    30f2:	7a7a      	ldrb	r2, [r7, #9]
    30f4:	2a01      	cmp	r2, #1
    30f6:	d102      	bne.n	30fe <tcc_init+0xfa>
		ctrlb |= TCC_CTRLBSET_DIR;
    30f8:	9903      	ldr	r1, [sp, #12]
    30fa:	4311      	orrs	r1, r2
    30fc:	9103      	str	r1, [sp, #12]
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
    30fe:	4a53      	ldr	r2, [pc, #332]	; (324c <tcc_init+0x248>)
    3100:	5d52      	ldrb	r2, [r2, r5]
    3102:	1c11      	adds	r1, r2, #0
    3104:	9205      	str	r2, [sp, #20]
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
		cfg = (struct tcc_recoverable_fault_config *)
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    3106:	2235      	movs	r2, #53	; 0x35
    3108:	5cb8      	ldrb	r0, [r7, r2]
    310a:	4281      	cmp	r1, r0
    310c:	d800      	bhi.n	3110 <tcc_init+0x10c>
    310e:	e171      	b.n	33f4 <tcc_init+0x3f0>
			return STATUS_ERR_INVALID_ARG;
		}
		if (cfg->filter_value > 0xF) {
    3110:	222c      	movs	r2, #44	; 0x2c
    3112:	5cba      	ldrb	r2, [r7, r2]
    3114:	2a0f      	cmp	r2, #15
    3116:	d900      	bls.n	311a <tcc_init+0x116>
    3118:	e16c      	b.n	33f4 <tcc_init+0x3f0>
    311a:	212d      	movs	r1, #45	; 0x2d
    311c:	468c      	mov	ip, r1
    311e:	44bc      	add	ip, r7
    3120:	4661      	mov	r1, ip
    3122:	9101      	str	r1, [sp, #4]
    3124:	2100      	movs	r1, #0
    3126:	9608      	str	r6, [sp, #32]
    3128:	4699      	mov	r9, r3
    312a:	46bb      	mov	fp, r7
    312c:	1c0f      	adds	r7, r1, #0
    312e:	46a2      	mov	sl, r4
    3130:	9509      	str	r5, [sp, #36]	; 0x24
    3132:	e00c      	b.n	314e <tcc_init+0x14a>
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
		cfg = (struct tcc_recoverable_fault_config *)
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    3134:	7c90      	ldrb	r0, [r2, #18]
    3136:	9b05      	ldr	r3, [sp, #20]
    3138:	4283      	cmp	r3, r0
    313a:	d800      	bhi.n	313e <tcc_init+0x13a>
    313c:	e15a      	b.n	33f4 <tcc_init+0x3f0>
			return STATUS_ERR_INVALID_ARG;
		}
		if (cfg->filter_value > 0xF) {
    313e:	7a52      	ldrb	r2, [r2, #9]
    3140:	9b01      	ldr	r3, [sp, #4]
    3142:	330a      	adds	r3, #10
    3144:	9301      	str	r3, [sp, #4]
    3146:	3704      	adds	r7, #4
    3148:	2a0f      	cmp	r2, #15
    314a:	d900      	bls.n	314e <tcc_init+0x14a>
    314c:	e152      	b.n	33f4 <tcc_init+0x3f0>
			return STATUS_ERR_INVALID_ARG;
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    314e:	0611      	lsls	r1, r2, #24
    3150:	23f0      	movs	r3, #240	; 0xf0
    3152:	051b      	lsls	r3, r3, #20
    3154:	4019      	ands	r1, r3
    3156:	9b01      	ldr	r3, [sp, #4]
    3158:	1c1a      	adds	r2, r3, #0
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    315a:	781d      	ldrb	r5, [r3, #0]
    315c:	042d      	lsls	r5, r5, #16
    315e:	24ff      	movs	r4, #255	; 0xff
    3160:	0424      	lsls	r4, r4, #16
    3162:	4025      	ands	r5, r4
    3164:	9502      	str	r5, [sp, #8]
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    3166:	785b      	ldrb	r3, [r3, #1]
    3168:	2480      	movs	r4, #128	; 0x80
    316a:	2b00      	cmp	r3, #0
    316c:	d100      	bne.n	3170 <tcc_init+0x16c>
    316e:	464c      	mov	r4, r9
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    3170:	7896      	ldrb	r6, [r2, #2]
    3172:	2308      	movs	r3, #8
    3174:	2e00      	cmp	r6, #0
    3176:	d100      	bne.n	317a <tcc_init+0x176>
    3178:	464b      	mov	r3, r9
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    317a:	78d6      	ldrb	r6, [r2, #3]
    317c:	46b4      	mov	ip, r6
    317e:	2610      	movs	r6, #16
    3180:	4665      	mov	r5, ip
    3182:	2d00      	cmp	r5, #0
    3184:	d100      	bne.n	3188 <tcc_init+0x184>
    3186:	464e      	mov	r6, r9
				| TCC_FCTRLA_SRC(cfg->source)
				| TCC_FCTRLA_BLANK(cfg->blanking)
				| TCC_FCTRLA_HALT(cfg->halt_action)
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    3188:	0280      	lsls	r0, r0, #10
    318a:	25c0      	movs	r5, #192	; 0xc0
    318c:	012d      	lsls	r5, r5, #4
    318e:	4028      	ands	r0, r5
    3190:	4301      	orrs	r1, r0
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
				| TCC_FCTRLA_SRC(cfg->source)
    3192:	7910      	ldrb	r0, [r2, #4]
    3194:	2503      	movs	r5, #3
    3196:	4028      	ands	r0, r5
    3198:	4301      	orrs	r1, r0
    319a:	9802      	ldr	r0, [sp, #8]
    319c:	4301      	orrs	r1, r0
				| TCC_FCTRLA_BLANK(cfg->blanking)
    319e:	7955      	ldrb	r5, [r2, #5]
    31a0:	016d      	lsls	r5, r5, #5
    31a2:	2060      	movs	r0, #96	; 0x60
    31a4:	4028      	ands	r0, r5
    31a6:	4301      	orrs	r1, r0
    31a8:	1c0d      	adds	r5, r1, #0
				| TCC_FCTRLA_HALT(cfg->halt_action)
    31aa:	7990      	ldrb	r0, [r2, #6]
    31ac:	0200      	lsls	r0, r0, #8
    31ae:	21c0      	movs	r1, #192	; 0xc0
    31b0:	0089      	lsls	r1, r1, #2
    31b2:	4001      	ands	r1, r0
    31b4:	430d      	orrs	r5, r1
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    31b6:	79d0      	ldrb	r0, [r2, #7]
    31b8:	0300      	lsls	r0, r0, #12
    31ba:	21e0      	movs	r1, #224	; 0xe0
    31bc:	01c9      	lsls	r1, r1, #7
    31be:	4001      	ands	r1, r0
    31c0:	430d      	orrs	r5, r1
    31c2:	432c      	orrs	r4, r5
    31c4:	4323      	orrs	r3, r4
			return STATUS_ERR_INVALID_ARG;
		}
		if (cfg->filter_value > 0xF) {
			return STATUS_ERR_INVALID_ARG;
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    31c6:	431e      	orrs	r6, r3
				| TCC_FCTRLA_SRC(cfg->source)
				| TCC_FCTRLA_BLANK(cfg->blanking)
				| TCC_FCTRLA_HALT(cfg->halt_action)
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
		value_buffer[i] = fault;
    31c8:	ab0c      	add	r3, sp, #48	; 0x30
    31ca:	50fe      	str	r6, [r7, r3]
{
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    31cc:	2f04      	cmp	r7, #4
    31ce:	d1b1      	bne.n	3134 <tcc_init+0x130>
    31d0:	9e08      	ldr	r6, [sp, #32]
    31d2:	4654      	mov	r4, sl
    31d4:	465f      	mov	r7, fp
    31d6:	9d09      	ldr	r5, [sp, #36]	; 0x24
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
	uint32_t i;
	uint8_t ow_num = _tcc_ow_nums[module_index];
    31d8:	4b1b      	ldr	r3, [pc, #108]	; (3248 <tcc_init+0x244>)
    31da:	5d5b      	ldrb	r3, [r3, r5]
    31dc:	469c      	mov	ip, r3
    31de:	4658      	mov	r0, fp
    31e0:	3050      	adds	r0, #80	; 0x50
    31e2:	465a      	mov	r2, fp
    31e4:	3241      	adds	r2, #65	; 0x41
	uint32_t drvctrl;

	drvctrl = 0;
    31e6:	2300      	movs	r3, #0
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    31e8:	2101      	movs	r1, #1
    31ea:	468b      	mov	fp, r1
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (config->wave_ext.invert[i]) {
			if (i >= ow_num) {
				return STATUS_ERR_INVALID_ARG;
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    31ec:	2180      	movs	r1, #128	; 0x80
    31ee:	0249      	lsls	r1, r1, #9
    31f0:	468a      	mov	sl, r1
    31f2:	9401      	str	r4, [sp, #4]
    31f4:	1c34      	adds	r4, r6, #0
    31f6:	4666      	mov	r6, ip
    31f8:	1c29      	adds	r1, r5, #0
    31fa:	1c1d      	adds	r5, r3, #0
    31fc:	46b9      	mov	r9, r7
    31fe:	1c0f      	adds	r7, r1, #0
    3200:	9901      	ldr	r1, [sp, #4]
    3202:	468c      	mov	ip, r1
	uint32_t drvctrl;

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (config->wave_ext.invert[i]) {
    3204:	7801      	ldrb	r1, [r0, #0]
    3206:	2900      	cmp	r1, #0
    3208:	d009      	beq.n	321e <tcc_init+0x21a>
			if (i >= ow_num) {
    320a:	429e      	cmp	r6, r3
    320c:	d800      	bhi.n	3210 <tcc_init+0x20c>
    320e:	e0e9      	b.n	33e4 <tcc_init+0x3e0>
				return STATUS_ERR_INVALID_ARG;
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    3210:	4651      	mov	r1, sl
    3212:	4099      	lsls	r1, r3
    3214:	430d      	orrs	r5, r1
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
    3216:	7811      	ldrb	r1, [r2, #0]
    3218:	2900      	cmp	r1, #0
    321a:	d106      	bne.n	322a <tcc_init+0x226>
    321c:	e01b      	b.n	3256 <tcc_init+0x252>
    321e:	7811      	ldrb	r1, [r2, #0]
    3220:	2900      	cmp	r1, #0
    3222:	d018      	beq.n	3256 <tcc_init+0x252>
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    3224:	429e      	cmp	r6, r3
    3226:	d800      	bhi.n	322a <tcc_init+0x226>
    3228:	e0de      	b.n	33e8 <tcc_init+0x3e4>
				return STATUS_ERR_INVALID_ARG;
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
    322a:	2902      	cmp	r1, #2
    322c:	d110      	bne.n	3250 <tcc_init+0x24c>
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    322e:	2102      	movs	r1, #2
    3230:	31ff      	adds	r1, #255	; 0xff
    3232:	4099      	lsls	r1, r3
    3234:	430d      	orrs	r5, r1
    3236:	e00e      	b.n	3256 <tcc_init+0x252>
    3238:	00002e21 	.word	0x00002e21
    323c:	40000400 	.word	0x40000400
    3240:	00008968 	.word	0x00008968
    3244:	00008974 	.word	0x00008974
    3248:	00008984 	.word	0x00008984
    324c:	00008980 	.word	0x00008980
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    3250:	4659      	mov	r1, fp
    3252:	4099      	lsls	r1, r3
    3254:	430d      	orrs	r5, r1
	uint8_t ow_num = _tcc_ow_nums[module_index];
	uint32_t drvctrl;

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    3256:	3301      	adds	r3, #1
    3258:	3001      	adds	r0, #1
    325a:	3202      	adds	r2, #2
    325c:	2b08      	cmp	r3, #8
    325e:	d1d1      	bne.n	3204 <tcc_init+0x200>
    3260:	1c26      	adds	r6, r4, #0
    3262:	4664      	mov	r4, ip
    3264:	1c3b      	adds	r3, r7, #0
    3266:	464f      	mov	r7, r9
    3268:	46a9      	mov	r9, r5
    326a:	1c1d      	adds	r5, r3, #0
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
	int n;

	uint8_t cc_num = _tcc_cc_nums[module_index];
    326c:	4b65      	ldr	r3, [pc, #404]	; (3404 <tcc_init+0x400>)
    326e:	5d5b      	ldrb	r3, [r3, r5]
    3270:	9301      	str	r3, [sp, #4]
	struct tcc_match_wave_config const *wav_cfg = &config->compare;

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    3272:	7e7b      	ldrb	r3, [r7, #25]
    3274:	011b      	lsls	r3, r3, #4
    3276:	2230      	movs	r2, #48	; 0x30
    3278:	4013      	ands	r3, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    327a:	7e3a      	ldrb	r2, [r7, #24]
    327c:	2107      	movs	r1, #7
    327e:	400a      	ands	r2, r1
	uint8_t cc_num = _tcc_cc_nums[module_index];
	struct tcc_match_wave_config const *wav_cfg = &config->compare;

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    3280:	4313      	orrs	r3, r2
    3282:	1c18      	adds	r0, r3, #0
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    3284:	2300      	movs	r3, #0
		if (wav_cfg->wave_polarity[n]) {
			if (n >= cc_num) {
				return STATUS_ERR_INVALID_ARG;
			}
			wave |= (TCC_WAVE_POL0 << n);
    3286:	2180      	movs	r1, #128	; 0x80
    3288:	0249      	lsls	r1, r1, #9
    328a:	18fa      	adds	r2, r7, r3

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
		if (wav_cfg->wave_polarity[n]) {
    328c:	7d12      	ldrb	r2, [r2, #20]
    328e:	2a00      	cmp	r2, #0
    3290:	d006      	beq.n	32a0 <tcc_init+0x29c>
			if (n >= cc_num) {
    3292:	9a01      	ldr	r2, [sp, #4]
    3294:	429a      	cmp	r2, r3
    3296:	dc00      	bgt.n	329a <tcc_init+0x296>
    3298:	e0a8      	b.n	33ec <tcc_init+0x3e8>
				return STATUS_ERR_INVALID_ARG;
			}
			wave |= (TCC_WAVE_POL0 << n);
    329a:	1c0a      	adds	r2, r1, #0
    329c:	409a      	lsls	r2, r3
    329e:	4310      	orrs	r0, r2
	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    32a0:	3301      	adds	r3, #1
    32a2:	2b04      	cmp	r3, #4
    32a4:	d1f1      	bne.n	328a <tcc_init+0x286>
    32a6:	9002      	str	r0, [sp, #8]
    32a8:	9900      	ldr	r1, [sp, #0]
    32aa:	1c0b      	adds	r3, r1, #0
    32ac:	3304      	adds	r3, #4
    32ae:	3134      	adds	r1, #52	; 0x34

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		module_inst->callback[i] = NULL;
    32b0:	2200      	movs	r2, #0
    32b2:	c304      	stmia	r3!, {r2}
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    32b4:	428b      	cmp	r3, r1
    32b6:	d1fc      	bne.n	32b2 <tcc_init+0x2ae>
		module_inst->callback[i] = NULL;
	}
	module_inst->register_callback_mask = 0;
    32b8:	2300      	movs	r3, #0
    32ba:	9900      	ldr	r1, [sp, #0]
    32bc:	634b      	str	r3, [r1, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    32be:	638b      	str	r3, [r1, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    32c0:	00aa      	lsls	r2, r5, #2
    32c2:	4b51      	ldr	r3, [pc, #324]	; (3408 <tcc_init+0x404>)
    32c4:	50d1      	str	r1, [r2, r3]
#endif

	module_inst->hw = hw;
    32c6:	600c      	str	r4, [r1, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    32c8:	23a0      	movs	r3, #160	; 0xa0
    32ca:	5cfa      	ldrb	r2, [r7, r3]
    32cc:	3b64      	subs	r3, #100	; 0x64
    32ce:	54ca      	strb	r2, [r1, r3]

	/* Setup clock for module */
	struct system_gclk_chan_config gclk_chan_config;
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->counter.clock_source;
    32d0:	a90b      	add	r1, sp, #44	; 0x2c
    32d2:	7abb      	ldrb	r3, [r7, #10]
    32d4:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    32d6:	4b4d      	ldr	r3, [pc, #308]	; (340c <tcc_init+0x408>)
    32d8:	5d5b      	ldrb	r3, [r3, r5]
    32da:	9300      	str	r3, [sp, #0]
    32dc:	1c18      	adds	r0, r3, #0
    32de:	4b4c      	ldr	r3, [pc, #304]	; (3410 <tcc_init+0x40c>)
    32e0:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    32e2:	9800      	ldr	r0, [sp, #0]
    32e4:	4b4b      	ldr	r3, [pc, #300]	; (3414 <tcc_init+0x410>)
    32e6:	4798      	blx	r3

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    32e8:	4b4b      	ldr	r3, [pc, #300]	; (3418 <tcc_init+0x414>)
    32ea:	5d5b      	ldrb	r3, [r3, r5]
    32ec:	2b00      	cmp	r3, #0
    32ee:	dd29      	ble.n	3344 <tcc_init+0x340>
    32f0:	1c3d      	adds	r5, r7, #0
    32f2:	3558      	adds	r5, #88	; 0x58
    32f4:	2397      	movs	r3, #151	; 0x97
    32f6:	425b      	negs	r3, r3
    32f8:	1bdb      	subs	r3, r3, r7
    32fa:	469b      	mov	fp, r3
    32fc:	4b46      	ldr	r3, [pc, #280]	; (3418 <tcc_init+0x414>)
    32fe:	469a      	mov	sl, r3
    3300:	4643      	mov	r3, r8
    3302:	9300      	str	r3, [sp, #0]
    3304:	46a0      	mov	r8, r4
    3306:	1c34      	adds	r4, r6, #0
    3308:	9e04      	ldr	r6, [sp, #16]
    330a:	465b      	mov	r3, fp
    330c:	46bb      	mov	fp, r7
    330e:	1c1f      	adds	r7, r3, #0
		if (!config->pins.enable_wave_out_pin[i]) {
    3310:	7833      	ldrb	r3, [r6, #0]
    3312:	2b00      	cmp	r3, #0
    3314:	d00b      	beq.n	332e <tcc_init+0x32a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3316:	2301      	movs	r3, #1
    3318:	aa0a      	add	r2, sp, #40	; 0x28
    331a:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    331c:	2200      	movs	r2, #0
    331e:	a90a      	add	r1, sp, #40	; 0x28
    3320:	70ca      	strb	r2, [r1, #3]
			continue;
		}

		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    3322:	6a2a      	ldr	r2, [r5, #32]
    3324:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3326:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3328:	7828      	ldrb	r0, [r5, #0]
    332a:	4b3c      	ldr	r3, [pc, #240]	; (341c <tcc_init+0x418>)
    332c:	4798      	blx	r3
    332e:	19bb      	adds	r3, r7, r6
    3330:	3601      	adds	r6, #1
    3332:	3504      	adds	r5, #4
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    3334:	4652      	mov	r2, sl
    3336:	5d12      	ldrb	r2, [r2, r4]
    3338:	429a      	cmp	r2, r3
    333a:	dce9      	bgt.n	3310 <tcc_init+0x30c>
    333c:	4644      	mov	r4, r8
    333e:	9b00      	ldr	r3, [sp, #0]
    3340:	4698      	mov	r8, r3
    3342:	465f      	mov	r7, fp
	}

	if (config->run_in_standby) {
		ctrla |= TCC_CTRLA_RUNSTDBY;
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    3344:	9b06      	ldr	r3, [sp, #24]
    3346:	031a      	lsls	r2, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    3348:	9b07      	ldr	r3, [sp, #28]
    334a:	021b      	lsls	r3, r3, #8
    334c:	4313      	orrs	r3, r2
    334e:	4642      	mov	r2, r8
    3350:	4313      	orrs	r3, r2
				config->pins.wave_out_pin[i], &pin_config);
	}

	/* Write to registers */

	hw->CTRLA.reg = ctrla;
    3352:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    3354:	2204      	movs	r2, #4
    3356:	68a3      	ldr	r3, [r4, #8]
    3358:	421a      	tst	r2, r3
    335a:	d1fc      	bne.n	3356 <tcc_init+0x352>
		/* Wait for sync */
	}

	hw->CTRLBCLR.reg = 0xFF;
    335c:	23ff      	movs	r3, #255	; 0xff
    335e:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    3360:	2204      	movs	r2, #4
    3362:	68a3      	ldr	r3, [r4, #8]
    3364:	421a      	tst	r2, r3
    3366:	d1fc      	bne.n	3362 <tcc_init+0x35e>
		/* Wait for sync */
	}
	hw->CTRLBSET.reg = ctrlb;
    3368:	466b      	mov	r3, sp
    336a:	7b1b      	ldrb	r3, [r3, #12]
    336c:	7163      	strb	r3, [r4, #5]

	hw->FCTRLA.reg = faults[0];
    336e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3370:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    3372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3374:	6123      	str	r3, [r4, #16]

	hw->DRVCTRL.reg = drvctrl;
    3376:	464b      	mov	r3, r9
    3378:	61a3      	str	r3, [r4, #24]

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    337a:	4a29      	ldr	r2, [pc, #164]	; (3420 <tcc_init+0x41c>)
    337c:	68a3      	ldr	r3, [r4, #8]
    337e:	4213      	tst	r3, r2
    3380:	d1fc      	bne.n	337c <tcc_init+0x378>
		/* Wait for sync */
	}
#endif
	hw->WAVE.reg = waves[0];
    3382:	9b02      	ldr	r3, [sp, #8]
    3384:	63e3      	str	r3, [r4, #60]	; 0x3c

	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    3386:	2210      	movs	r2, #16
    3388:	68a3      	ldr	r3, [r4, #8]
    338a:	421a      	tst	r2, r3
    338c:	d1fc      	bne.n	3388 <tcc_init+0x384>
		/* Wait for sync */
	}
	hw->COUNT.reg = config->counter.count;
    338e:	683b      	ldr	r3, [r7, #0]
    3390:	6363      	str	r3, [r4, #52]	; 0x34

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    3392:	4a24      	ldr	r2, [pc, #144]	; (3424 <tcc_init+0x420>)
    3394:	68a3      	ldr	r3, [r4, #8]
    3396:	4213      	tst	r3, r2
    3398:	d1fc      	bne.n	3394 <tcc_init+0x390>
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);
    339a:	687b      	ldr	r3, [r7, #4]
    339c:	6423      	str	r3, [r4, #64]	; 0x40

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    339e:	9801      	ldr	r0, [sp, #4]
    33a0:	2800      	cmp	r0, #0
    33a2:	dd25      	ble.n	33f0 <tcc_init+0x3ec>
    33a4:	1c3d      	adds	r5, r7, #0
    33a6:	351c      	adds	r5, #28
    33a8:	2100      	movs	r1, #0
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
		while (hw->SYNCBUSY.reg & (
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    33aa:	4e1f      	ldr	r6, [pc, #124]	; (3428 <tcc_init+0x424>)
    33ac:	1c32      	adds	r2, r6, #0
    33ae:	408a      	lsls	r2, r1
#endif
	hw->PER.reg = (config->counter.period);

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22)
		while (hw->SYNCBUSY.reg & (
    33b0:	68a3      	ldr	r3, [r4, #8]
    33b2:	4213      	tst	r3, r2
    33b4:	d1fc      	bne.n	33b0 <tcc_init+0x3ac>
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
			/* Wait for sync */
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
    33b6:	cd04      	ldmia	r5!, {r2}
    33b8:	1c0b      	adds	r3, r1, #0
    33ba:	3310      	adds	r3, #16
    33bc:	009b      	lsls	r3, r3, #2
    33be:	18e3      	adds	r3, r4, r3
    33c0:	605a      	str	r2, [r3, #4]
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    33c2:	3101      	adds	r1, #1
    33c4:	4288      	cmp	r0, r1
    33c6:	dcf1      	bgt.n	33ac <tcc_init+0x3a8>
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
    33c8:	2000      	movs	r0, #0
    33ca:	e014      	b.n	33f6 <tcc_init+0x3f2>

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
		if ((config->compare.match[i] > count_max)
			) {
			return STATUS_ERR_INVALID_ARG;
    33cc:	2017      	movs	r0, #23
    33ce:	e012      	b.n	33f6 <tcc_init+0x3f2>
    33d0:	2017      	movs	r0, #23
    33d2:	e010      	b.n	33f6 <tcc_init+0x3f2>
    33d4:	2017      	movs	r0, #23
    33d6:	e00e      	b.n	33f6 <tcc_init+0x3f2>
    33d8:	2017      	movs	r0, #23
    33da:	e00c      	b.n	33f6 <tcc_init+0x3f2>
		if (!config->pins.enable_wave_out_pin[i]) {
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
			return STATUS_ERR_INVALID_ARG;
    33dc:	2017      	movs	r0, #23
    33de:	e00a      	b.n	33f6 <tcc_init+0x3f2>
		if (config->capture.channel_function[i] ==
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    33e0:	2017      	movs	r0, #23
    33e2:	e008      	b.n	33f6 <tcc_init+0x3f2>

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (config->wave_ext.invert[i]) {
			if (i >= ow_num) {
    33e4:	2017      	movs	r0, #23
    33e6:	e006      	b.n	33f6 <tcc_init+0x3f2>
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    33e8:	2017      	movs	r0, #23
    33ea:	e004      	b.n	33f6 <tcc_init+0x3f2>
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
		if (wav_cfg->wave_polarity[n]) {
			if (n >= cc_num) {
				return STATUS_ERR_INVALID_ARG;
    33ec:	2017      	movs	r0, #23
    33ee:	e002      	b.n	33f6 <tcc_init+0x3f2>
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
    33f0:	2000      	movs	r0, #0
    33f2:	e000      	b.n	33f6 <tcc_init+0x3f2>
		if (config->capture.channel_function[i] ==
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    33f4:	2017      	movs	r0, #23
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
    33f6:	b00f      	add	sp, #60	; 0x3c
    33f8:	bc3c      	pop	{r2, r3, r4, r5}
    33fa:	4690      	mov	r8, r2
    33fc:	4699      	mov	r9, r3
    33fe:	46a2      	mov	sl, r4
    3400:	46ab      	mov	fp, r5
    3402:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3404:	00008980 	.word	0x00008980
    3408:	2000084c 	.word	0x2000084c
    340c:	00008964 	.word	0x00008964
    3410:	00002cc9 	.word	0x00002cc9
    3414:	00002c3d 	.word	0x00002c3d
    3418:	00008984 	.word	0x00008984
    341c:	00002dc1 	.word	0x00002dc1
    3420:	00020040 	.word	0x00020040
    3424:	00040080 	.word	0x00040080
    3428:	00080100 	.word	0x00080100

0000342c <tcc_set_compare_value>:
 */
enum status_code tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare)
{
    342c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    342e:	233c      	movs	r3, #60	; 0x3c
    3430:	5cc3      	ldrb	r3, [r0, r3]
    3432:	4c01      	ldr	r4, [pc, #4]	; (3438 <tcc_set_compare_value+0xc>)
    3434:	47a0      	blx	r4
			module_inst->double_buffering_enabled);
}
    3436:	bd10      	pop	{r4, pc}
    3438:	00002e51 	.word	0x00002e51

0000343c <tcc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    343c:	0092      	lsls	r2, r2, #2
    343e:	1883      	adds	r3, r0, r2
    3440:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    3442:	4b03      	ldr	r3, [pc, #12]	; (3450 <tcc_register_callback+0x14>)
    3444:	58d3      	ldr	r3, [r2, r3]
    3446:	6b42      	ldr	r2, [r0, #52]	; 0x34
    3448:	4313      	orrs	r3, r2
    344a:	6343      	str	r3, [r0, #52]	; 0x34

	return STATUS_OK;
}
    344c:	2000      	movs	r0, #0
    344e:	4770      	bx	lr
    3450:	0000898c 	.word	0x0000898c

00003454 <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    3454:	b538      	push	{r3, r4, r5, lr}
    3456:	1c04      	adds	r4, r0, #0
    3458:	1c0d      	adds	r5, r1, #0
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    345a:	6800      	ldr	r0, [r0, #0]
    345c:	4b09      	ldr	r3, [pc, #36]	; (3484 <tcc_enable_callback+0x30>)
    345e:	4798      	blx	r3
{
	static uint8_t tcc_interrupt_vectors[TCC_INST_NUM] = {
		MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_VECT_NUM, 0)
	};

	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    3460:	4b09      	ldr	r3, [pc, #36]	; (3488 <tcc_enable_callback+0x34>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3462:	5c1b      	ldrb	r3, [r3, r0]
    3464:	221f      	movs	r2, #31
    3466:	4013      	ands	r3, r2
    3468:	3a1e      	subs	r2, #30
    346a:	409a      	lsls	r2, r3
    346c:	1c13      	adds	r3, r2, #0
    346e:	4a07      	ldr	r2, [pc, #28]	; (348c <tcc_enable_callback+0x38>)
    3470:	6013      	str	r3, [r2, #0]
	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    3472:	00ad      	lsls	r5, r5, #2
    3474:	4b06      	ldr	r3, [pc, #24]	; (3490 <tcc_enable_callback+0x3c>)
    3476:	58ea      	ldr	r2, [r5, r3]
    3478:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    347a:	4313      	orrs	r3, r2
    347c:	63a3      	str	r3, [r4, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    347e:	6823      	ldr	r3, [r4, #0]
    3480:	629a      	str	r2, [r3, #40]	; 0x28
}
    3482:	bd38      	pop	{r3, r4, r5, pc}
    3484:	00002e21 	.word	0x00002e21
    3488:	00008988 	.word	0x00008988
    348c:	e000e100 	.word	0xe000e100
    3490:	0000898c 	.word	0x0000898c

00003494 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    3494:	b5f0      	push	{r4, r5, r6, r7, lr}
    3496:	4647      	mov	r7, r8
    3498:	b480      	push	{r7}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    349a:	0080      	lsls	r0, r0, #2
    349c:	4b0d      	ldr	r3, [pc, #52]	; (34d4 <_tcc_interrupt_handler+0x40>)
    349e:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    34a0:	683b      	ldr	r3, [r7, #0]
    34a2:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    34a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    34a6:	401e      	ands	r6, r3
    34a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    34aa:	401e      	ands	r6, r3
    34ac:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    34ae:	4b0a      	ldr	r3, [pc, #40]	; (34d8 <_tcc_interrupt_handler+0x44>)
    34b0:	4698      	mov	r8, r3
    34b2:	4643      	mov	r3, r8
    34b4:	58e5      	ldr	r5, [r4, r3]
    34b6:	422e      	tst	r6, r5
    34b8:	d005      	beq.n	34c6 <_tcc_interrupt_handler+0x32>
    34ba:	193b      	adds	r3, r7, r4
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    34bc:	685b      	ldr	r3, [r3, #4]
    34be:	1c38      	adds	r0, r7, #0
    34c0:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    34c2:	683b      	ldr	r3, [r7, #0]
    34c4:	62dd      	str	r5, [r3, #44]	; 0x2c
    34c6:	3404      	adds	r4, #4
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    34c8:	2c30      	cmp	r4, #48	; 0x30
    34ca:	d1f2      	bne.n	34b2 <_tcc_interrupt_handler+0x1e>
			(module->callback[i])(module);
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
		}
	}
}
    34cc:	bc04      	pop	{r2}
    34ce:	4690      	mov	r8, r2
    34d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34d2:	46c0      	nop			; (mov r8, r8)
    34d4:	2000084c 	.word	0x2000084c
    34d8:	0000898c 	.word	0x0000898c

000034dc <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    34dc:	b508      	push	{r3, lr}
    34de:	2000      	movs	r0, #0
    34e0:	4b01      	ldr	r3, [pc, #4]	; (34e8 <TCC0_Handler+0xc>)
    34e2:	4798      	blx	r3
    34e4:	bd08      	pop	{r3, pc}
    34e6:	46c0      	nop			; (mov r8, r8)
    34e8:	00003495 	.word	0x00003495

000034ec <TCC1_Handler>:
    34ec:	b508      	push	{r3, lr}
    34ee:	2001      	movs	r0, #1
    34f0:	4b01      	ldr	r3, [pc, #4]	; (34f8 <TCC1_Handler+0xc>)
    34f2:	4798      	blx	r3
    34f4:	bd08      	pop	{r3, pc}
    34f6:	46c0      	nop			; (mov r8, r8)
    34f8:	00003495 	.word	0x00003495

000034fc <TCC2_Handler>:
    34fc:	b508      	push	{r3, lr}
    34fe:	2002      	movs	r0, #2
    3500:	4b01      	ldr	r3, [pc, #4]	; (3508 <TCC2_Handler+0xc>)
    3502:	4798      	blx	r3
    3504:	bd08      	pop	{r3, pc}
    3506:	46c0      	nop			; (mov r8, r8)
    3508:	00003495 	.word	0x00003495

0000350c <udd_sleep_mode>:
/** \brief Manages the sleep mode following the USB state
 *
 * \param new_state  New USB state
 */
static void udd_sleep_mode(enum udd_usb_state_enum new_state)
{
    350c:	b510      	push	{r4, lr}
    350e:	b084      	sub	sp, #16
    3510:	1c04      	adds	r4, r0, #0
	enum sleepmgr_mode sleep_mode[] = {
    3512:	a803      	add	r0, sp, #12
    3514:	4927      	ldr	r1, [pc, #156]	; (35b4 <udd_sleep_mode+0xa8>)
    3516:	2204      	movs	r2, #4
    3518:	4b27      	ldr	r3, [pc, #156]	; (35b8 <udd_sleep_mode+0xac>)
    351a:	4798      	blx	r3
	#endif	
	};

	static enum udd_usb_state_enum udd_state = UDD_STATE_OFF;

	if (udd_state == new_state) {
    351c:	4b27      	ldr	r3, [pc, #156]	; (35bc <udd_sleep_mode+0xb0>)
    351e:	781b      	ldrb	r3, [r3, #0]
    3520:	42a3      	cmp	r3, r4
    3522:	d045      	beq.n	35b0 <udd_sleep_mode+0xa4>
		return; // No change
	}
	if (new_state != UDD_STATE_OFF) {
    3524:	2c00      	cmp	r4, #0
    3526:	d01e      	beq.n	3566 <udd_sleep_mode+0x5a>
		/* Lock new limit */
		sleepmgr_lock_mode(sleep_mode[new_state]);
    3528:	ab03      	add	r3, sp, #12
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    352a:	5d1b      	ldrb	r3, [r3, r4]
    352c:	4a24      	ldr	r2, [pc, #144]	; (35c0 <udd_sleep_mode+0xb4>)
    352e:	5cd2      	ldrb	r2, [r2, r3]
    3530:	2aff      	cmp	r2, #255	; 0xff
    3532:	d100      	bne.n	3536 <udd_sleep_mode+0x2a>
    3534:	e7fe      	b.n	3534 <udd_sleep_mode+0x28>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3536:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    353a:	4251      	negs	r1, r2
    353c:	414a      	adcs	r2, r1
    353e:	9201      	str	r2, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3540:	b672      	cpsid	i
    3542:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3546:	2100      	movs	r1, #0
    3548:	4a1e      	ldr	r2, [pc, #120]	; (35c4 <udd_sleep_mode+0xb8>)
    354a:	7011      	strb	r1, [r2, #0]
	return flags;
    354c:	9801      	ldr	r0, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    354e:	491c      	ldr	r1, [pc, #112]	; (35c0 <udd_sleep_mode+0xb4>)
    3550:	5cca      	ldrb	r2, [r1, r3]
    3552:	3201      	adds	r2, #1
    3554:	54ca      	strb	r2, [r1, r3]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3556:	2800      	cmp	r0, #0
    3558:	d005      	beq.n	3566 <udd_sleep_mode+0x5a>
		cpu_irq_enable();
    355a:	2201      	movs	r2, #1
    355c:	4b19      	ldr	r3, [pc, #100]	; (35c4 <udd_sleep_mode+0xb8>)
    355e:	701a      	strb	r2, [r3, #0]
    3560:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3564:	b662      	cpsie	i
	}
	if (udd_state != UDD_STATE_OFF) {
    3566:	4b15      	ldr	r3, [pc, #84]	; (35bc <udd_sleep_mode+0xb0>)
    3568:	781b      	ldrb	r3, [r3, #0]
    356a:	2b00      	cmp	r3, #0
    356c:	d01e      	beq.n	35ac <udd_sleep_mode+0xa0>
		/* Unlock old limit */
		sleepmgr_unlock_mode(sleep_mode[udd_state]);
    356e:	aa03      	add	r2, sp, #12
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    3570:	5cd3      	ldrb	r3, [r2, r3]
    3572:	4a13      	ldr	r2, [pc, #76]	; (35c0 <udd_sleep_mode+0xb4>)
    3574:	5cd2      	ldrb	r2, [r2, r3]
    3576:	2a00      	cmp	r2, #0
    3578:	d100      	bne.n	357c <udd_sleep_mode+0x70>
    357a:	e7fe      	b.n	357a <udd_sleep_mode+0x6e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    357c:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3580:	4251      	negs	r1, r2
    3582:	414a      	adcs	r2, r1
    3584:	9202      	str	r2, [sp, #8]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3586:	b672      	cpsid	i
    3588:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    358c:	2100      	movs	r1, #0
    358e:	4a0d      	ldr	r2, [pc, #52]	; (35c4 <udd_sleep_mode+0xb8>)
    3590:	7011      	strb	r1, [r2, #0]
	return flags;
    3592:	9802      	ldr	r0, [sp, #8]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    3594:	490a      	ldr	r1, [pc, #40]	; (35c0 <udd_sleep_mode+0xb4>)
    3596:	5cca      	ldrb	r2, [r1, r3]
    3598:	3a01      	subs	r2, #1
    359a:	54ca      	strb	r2, [r1, r3]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    359c:	2800      	cmp	r0, #0
    359e:	d005      	beq.n	35ac <udd_sleep_mode+0xa0>
		cpu_irq_enable();
    35a0:	2201      	movs	r2, #1
    35a2:	4b08      	ldr	r3, [pc, #32]	; (35c4 <udd_sleep_mode+0xb8>)
    35a4:	701a      	strb	r2, [r3, #0]
    35a6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    35aa:	b662      	cpsie	i
	}
	udd_state = new_state;
    35ac:	4b03      	ldr	r3, [pc, #12]	; (35bc <udd_sleep_mode+0xb0>)
    35ae:	701c      	strb	r4, [r3, #0]
}
    35b0:	b004      	add	sp, #16
    35b2:	bd10      	pop	{r4, pc}
    35b4:	000089bc 	.word	0x000089bc
    35b8:	000087b5 	.word	0x000087b5
    35bc:	20000744 	.word	0x20000744
    35c0:	200007e8 	.word	0x200007e8
    35c4:	200000e8 	.word	0x200000e8

000035c8 <udd_ep_get_job>:
 * \param[in] ep  Endpoint Address
 * \retval    pointer to an udd_ep_job_t structure instance
 */
static udd_ep_job_t* udd_ep_get_job(udd_ep_id_t ep)
{
	return &udd_ep_job[(2 * (ep & USB_EP_ADDR_MASK) + ((ep & USB_EP_DIR_IN) ? 1 : 0)) - 2];
    35c8:	230f      	movs	r3, #15
    35ca:	4003      	ands	r3, r0
    35cc:	005b      	lsls	r3, r3, #1
    35ce:	09c0      	lsrs	r0, r0, #7
    35d0:	1818      	adds	r0, r3, r0
    35d2:	3802      	subs	r0, #2
    35d4:	0083      	lsls	r3, r0, #2
    35d6:	1818      	adds	r0, r3, r0
    35d8:	0080      	lsls	r0, r0, #2
    35da:	4b01      	ldr	r3, [pc, #4]	; (35e0 <udd_ep_get_job+0x18>)
    35dc:	1818      	adds	r0, r3, r0
}
    35de:	4770      	bx	lr
    35e0:	200006cc 	.word	0x200006cc

000035e4 <udd_ep_transfer_process>:
 * \brief     Endpoint Transfer Complete callback function, to do the next transfer depends on the direction(IN or OUT)
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void udd_ep_transfer_process(struct usb_module *module_inst, void* pointer)
{
    35e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    35e6:	4657      	mov	r7, sl
    35e8:	464e      	mov	r6, r9
    35ea:	4645      	mov	r5, r8
    35ec:	b4e0      	push	{r5, r6, r7}
    35ee:	4689      	mov	r9, r1
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;
	udd_ep_id_t ep = ep_callback_para->endpoint_address;
    35f0:	798e      	ldrb	r6, [r1, #6]

	if (ep & USB_EP_DIR_IN) {
    35f2:	b273      	sxtb	r3, r6
    35f4:	2b00      	cmp	r3, #0
    35f6:	da51      	bge.n	369c <udd_ep_transfer_process+0xb8>
	uint16_t ep_size, nb_trans;
	uint16_t next_trans;
	udd_ep_id_t ep_num;
	udd_ep_job_t *ptr_job;

	ptr_job = udd_ep_get_job(ep);
    35f8:	1c30      	adds	r0, r6, #0
    35fa:	4b5d      	ldr	r3, [pc, #372]	; (3770 <udd_ep_transfer_process+0x18c>)
    35fc:	4798      	blx	r3
    35fe:	1c04      	adds	r4, r0, #0
	ep_num = ep & USB_EP_ADDR_MASK;
    3600:	230f      	movs	r3, #15
    3602:	4033      	ands	r3, r6
    3604:	4698      	mov	r8, r3

	ep_size = ptr_job->ep_size;
    3606:	8a03      	ldrh	r3, [r0, #16]
    3608:	469a      	mov	sl, r3
	/* Update number of data transferred */
	nb_trans = ep_callback_para->sent_bytes;
	ptr_job->nb_trans += nb_trans;
    360a:	464b      	mov	r3, r9
    360c:	885f      	ldrh	r7, [r3, #2]
    360e:	68c3      	ldr	r3, [r0, #12]
    3610:	469c      	mov	ip, r3
    3612:	4467      	add	r7, ip
    3614:	60c7      	str	r7, [r0, #12]

	/* Need to send other data */
	if (ptr_job->nb_trans != ptr_job->buf_size) {
    3616:	6885      	ldr	r5, [r0, #8]
    3618:	42af      	cmp	r7, r5
    361a:	d024      	beq.n	3666 <udd_ep_transfer_process+0x82>
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    361c:	1bed      	subs	r5, r5, r7
    361e:	b2ad      	uxth	r5, r5
		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    3620:	4b54      	ldr	r3, [pc, #336]	; (3774 <udd_ep_transfer_process+0x190>)
    3622:	429d      	cmp	r5, r3
    3624:	d906      	bls.n	3634 <udd_ep_transfer_process+0x50>
		/* The USB hardware support a maximum
		 * transfer size of UDD_ENDPOINT_MAX_TRANS Bytes */
			next_trans = UDD_ENDPOINT_MAX_TRANS -(UDD_ENDPOINT_MAX_TRANS % ep_size);
    3626:	1c1d      	adds	r5, r3, #0
    3628:	1c18      	adds	r0, r3, #0
    362a:	4651      	mov	r1, sl
    362c:	4b52      	ldr	r3, [pc, #328]	; (3778 <udd_ep_transfer_process+0x194>)
    362e:	4798      	blx	r3
    3630:	1a6d      	subs	r5, r5, r1
    3632:	b2ad      	uxth	r5, r5
		}
		/* Need ZLP, if requested and last packet is not a short packet */
		ptr_job->b_shortpacket = ptr_job->b_shortpacket && (0 == (next_trans % ep_size));
    3634:	7ca3      	ldrb	r3, [r4, #18]
    3636:	2200      	movs	r2, #0
    3638:	079b      	lsls	r3, r3, #30
    363a:	d506      	bpl.n	364a <udd_ep_transfer_process+0x66>
    363c:	1c28      	adds	r0, r5, #0
    363e:	4651      	mov	r1, sl
    3640:	4b4e      	ldr	r3, [pc, #312]	; (377c <udd_ep_transfer_process+0x198>)
    3642:	4798      	blx	r3
    3644:	b289      	uxth	r1, r1
    3646:	424a      	negs	r2, r1
    3648:	414a      	adcs	r2, r1
    364a:	0051      	lsls	r1, r2, #1
    364c:	7ca3      	ldrb	r3, [r4, #18]
    364e:	2202      	movs	r2, #2
    3650:	4393      	bics	r3, r2
    3652:	4319      	orrs	r1, r3
    3654:	74a1      	strb	r1, [r4, #18]
		usb_device_endpoint_write_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],next_trans);
    3656:	6862      	ldr	r2, [r4, #4]
    3658:	19d2      	adds	r2, r2, r7
    365a:	4849      	ldr	r0, [pc, #292]	; (3780 <udd_ep_transfer_process+0x19c>)
    365c:	4641      	mov	r1, r8
    365e:	1c2b      	adds	r3, r5, #0
    3660:	4c48      	ldr	r4, [pc, #288]	; (3784 <udd_ep_transfer_process+0x1a0>)
    3662:	47a0      	blx	r4
    3664:	e07e      	b.n	3764 <udd_ep_transfer_process+0x180>
		return;
	}

	/* Need to send a ZLP after all data transfer */
	if (ptr_job->b_shortpacket) {
    3666:	7c83      	ldrb	r3, [r0, #18]
    3668:	079b      	lsls	r3, r3, #30
    366a:	d50b      	bpl.n	3684 <udd_ep_transfer_process+0xa0>
		ptr_job->b_shortpacket = false;
    366c:	7c83      	ldrb	r3, [r0, #18]
    366e:	2202      	movs	r2, #2
    3670:	4393      	bics	r3, r2
    3672:	7483      	strb	r3, [r0, #18]
		/* Start new transfer */
		usb_device_endpoint_write_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],0);
    3674:	6842      	ldr	r2, [r0, #4]
    3676:	19d2      	adds	r2, r2, r7
    3678:	4841      	ldr	r0, [pc, #260]	; (3780 <udd_ep_transfer_process+0x19c>)
    367a:	4641      	mov	r1, r8
    367c:	2300      	movs	r3, #0
    367e:	4c41      	ldr	r4, [pc, #260]	; (3784 <udd_ep_transfer_process+0x1a0>)
    3680:	47a0      	blx	r4
    3682:	e06f      	b.n	3764 <udd_ep_transfer_process+0x180>
		return;
	}

	/* Job complete then call callback */
	ptr_job->busy = false;
    3684:	7c83      	ldrb	r3, [r0, #18]
    3686:	2201      	movs	r2, #1
    3688:	4393      	bics	r3, r2
    368a:	7483      	strb	r3, [r0, #18]
	if (NULL != ptr_job->call_trans) {
    368c:	6803      	ldr	r3, [r0, #0]
    368e:	2b00      	cmp	r3, #0
    3690:	d068      	beq.n	3764 <udd_ep_transfer_process+0x180>
		ptr_job->call_trans(UDD_EP_TRANSFER_OK, ptr_job->nb_trans, ep);
    3692:	2000      	movs	r0, #0
    3694:	1c39      	adds	r1, r7, #0
    3696:	1c32      	adds	r2, r6, #0
    3698:	4798      	blx	r3
    369a:	e063      	b.n	3764 <udd_ep_transfer_process+0x180>
	uint16_t ep_size, nb_trans;
	uint16_t next_trans;
	udd_ep_id_t ep_num;
	udd_ep_job_t *ptr_job;

	ptr_job = udd_ep_get_job(ep);
    369c:	1c30      	adds	r0, r6, #0
    369e:	4b34      	ldr	r3, [pc, #208]	; (3770 <udd_ep_transfer_process+0x18c>)
    36a0:	4798      	blx	r3
    36a2:	1c04      	adds	r4, r0, #0
	ep_num = ep & USB_EP_ADDR_MASK;
    36a4:	270f      	movs	r7, #15
    36a6:	4037      	ands	r7, r6
    36a8:	46ba      	mov	sl, r7

	ep_size = ptr_job->ep_size;
    36aa:	8a03      	ldrh	r3, [r0, #16]
    36ac:	4698      	mov	r8, r3
	/* Update number of data transferred */
	nb_trans = ep_callback_para->received_bytes;
    36ae:	464b      	mov	r3, r9
    36b0:	881f      	ldrh	r7, [r3, #0]

	/* Can be necessary to copy data receive from cache buffer to user buffer */
	if (ptr_job->b_use_out_cache_buffer) {
    36b2:	7c83      	ldrb	r3, [r0, #18]
    36b4:	075b      	lsls	r3, r3, #29
    36b6:	d511      	bpl.n	36dc <udd_ep_transfer_process+0xf8>
		memcpy(&ptr_job->buf[ptr_job->nb_trans], udd_ep_out_cache_buffer[ep_num - 1], ptr_job->buf_size % ep_size);
    36b8:	6843      	ldr	r3, [r0, #4]
    36ba:	68c2      	ldr	r2, [r0, #12]
    36bc:	4694      	mov	ip, r2
    36be:	4463      	add	r3, ip
    36c0:	1c1d      	adds	r5, r3, #0
    36c2:	6880      	ldr	r0, [r0, #8]
    36c4:	4641      	mov	r1, r8
    36c6:	4b2d      	ldr	r3, [pc, #180]	; (377c <udd_ep_transfer_process+0x198>)
    36c8:	4798      	blx	r3
    36ca:	1c0a      	adds	r2, r1, #0
    36cc:	4653      	mov	r3, sl
    36ce:	1e59      	subs	r1, r3, #1
    36d0:	0189      	lsls	r1, r1, #6
    36d2:	4b2d      	ldr	r3, [pc, #180]	; (3788 <udd_ep_transfer_process+0x1a4>)
    36d4:	18c9      	adds	r1, r1, r3
    36d6:	1c28      	adds	r0, r5, #0
    36d8:	4b2c      	ldr	r3, [pc, #176]	; (378c <udd_ep_transfer_process+0x1a8>)
    36da:	4798      	blx	r3
	}

	/* Update number of data transferred */
	ptr_job->nb_trans += nb_trans;
    36dc:	68e3      	ldr	r3, [r4, #12]
    36de:	18fd      	adds	r5, r7, r3
    36e0:	60e5      	str	r5, [r4, #12]
	if (ptr_job->nb_trans > ptr_job->buf_size) {
    36e2:	68a3      	ldr	r3, [r4, #8]
    36e4:	429d      	cmp	r5, r3
    36e6:	d901      	bls.n	36ec <udd_ep_transfer_process+0x108>
		ptr_job->nb_trans = ptr_job->buf_size;
    36e8:	60e3      	str	r3, [r4, #12]
    36ea:	e030      	b.n	374e <udd_ep_transfer_process+0x16a>
	}

	/* If all previous data requested are received and user buffer not full
	 * then need to receive other data */
	if ((nb_trans == ep_callback_para->out_buffer_size) && (ptr_job->nb_trans != ptr_job->buf_size)) {
    36ec:	464a      	mov	r2, r9
    36ee:	8892      	ldrh	r2, [r2, #4]
    36f0:	42ba      	cmp	r2, r7
    36f2:	d12c      	bne.n	374e <udd_ep_transfer_process+0x16a>
    36f4:	429d      	cmp	r5, r3
    36f6:	d02a      	beq.n	374e <udd_ep_transfer_process+0x16a>
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    36f8:	1b5b      	subs	r3, r3, r5
    36fa:	b29e      	uxth	r6, r3
		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    36fc:	4b1d      	ldr	r3, [pc, #116]	; (3774 <udd_ep_transfer_process+0x190>)
    36fe:	429e      	cmp	r6, r3
    3700:	d907      	bls.n	3712 <udd_ep_transfer_process+0x12e>
		/* The USB hardware support a maximum transfer size
		 * of UDD_ENDPOINT_MAX_TRANS Bytes */
		next_trans = UDD_ENDPOINT_MAX_TRANS - (UDD_ENDPOINT_MAX_TRANS % ep_size);
    3702:	1c1e      	adds	r6, r3, #0
    3704:	1c18      	adds	r0, r3, #0
    3706:	4641      	mov	r1, r8
    3708:	4b1b      	ldr	r3, [pc, #108]	; (3778 <udd_ep_transfer_process+0x194>)
    370a:	4798      	blx	r3
    370c:	1a73      	subs	r3, r6, r1
    370e:	b29b      	uxth	r3, r3
    3710:	e005      	b.n	371e <udd_ep_transfer_process+0x13a>
		} else {
			next_trans -= next_trans % ep_size;
    3712:	1c30      	adds	r0, r6, #0
    3714:	4641      	mov	r1, r8
    3716:	4b19      	ldr	r3, [pc, #100]	; (377c <udd_ep_transfer_process+0x198>)
    3718:	4798      	blx	r3
    371a:	1a73      	subs	r3, r6, r1
    371c:	b29b      	uxth	r3, r3
		}

		if (next_trans < ep_size) {
    371e:	4598      	cmp	r8, r3
    3720:	d90e      	bls.n	3740 <udd_ep_transfer_process+0x15c>
			/* Use the cache buffer for Bulk or Interrupt size endpoint */
			ptr_job->b_use_out_cache_buffer = true;
    3722:	7ca2      	ldrb	r2, [r4, #18]
    3724:	2304      	movs	r3, #4
    3726:	4313      	orrs	r3, r2
    3728:	74a3      	strb	r3, [r4, #18]
			usb_device_endpoint_read_buffer_job(&usb_device,ep_num,udd_ep_out_cache_buffer[ep_num - 1],ep_size);
    372a:	4653      	mov	r3, sl
    372c:	1e5a      	subs	r2, r3, #1
    372e:	0192      	lsls	r2, r2, #6
    3730:	4b15      	ldr	r3, [pc, #84]	; (3788 <udd_ep_transfer_process+0x1a4>)
    3732:	18d2      	adds	r2, r2, r3
    3734:	4812      	ldr	r0, [pc, #72]	; (3780 <udd_ep_transfer_process+0x19c>)
    3736:	4651      	mov	r1, sl
    3738:	4643      	mov	r3, r8
    373a:	4c15      	ldr	r4, [pc, #84]	; (3790 <udd_ep_transfer_process+0x1ac>)
    373c:	47a0      	blx	r4
    373e:	e011      	b.n	3764 <udd_ep_transfer_process+0x180>
		} else {
			usb_device_endpoint_read_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],next_trans);
    3740:	6862      	ldr	r2, [r4, #4]
    3742:	1952      	adds	r2, r2, r5
    3744:	480e      	ldr	r0, [pc, #56]	; (3780 <udd_ep_transfer_process+0x19c>)
    3746:	4651      	mov	r1, sl
    3748:	4c11      	ldr	r4, [pc, #68]	; (3790 <udd_ep_transfer_process+0x1ac>)
    374a:	47a0      	blx	r4
    374c:	e00a      	b.n	3764 <udd_ep_transfer_process+0x180>
		}
		return;
	}

	/* Job complete then call callback */
	ptr_job->busy = false;
    374e:	7ca3      	ldrb	r3, [r4, #18]
    3750:	2201      	movs	r2, #1
    3752:	4393      	bics	r3, r2
    3754:	74a3      	strb	r3, [r4, #18]
	if (NULL != ptr_job->call_trans) {
    3756:	6823      	ldr	r3, [r4, #0]
    3758:	2b00      	cmp	r3, #0
    375a:	d003      	beq.n	3764 <udd_ep_transfer_process+0x180>
		ptr_job->call_trans(UDD_EP_TRANSFER_OK, ptr_job->nb_trans, ep);
    375c:	68e1      	ldr	r1, [r4, #12]
    375e:	2000      	movs	r0, #0
    3760:	1c32      	adds	r2, r6, #0
    3762:	4798      	blx	r3
	if (ep & USB_EP_DIR_IN) {
		udd_ep_trans_in_next(pointer);
	} else {
		udd_ep_trans_out_next(pointer);
	}
}
    3764:	bc1c      	pop	{r2, r3, r4}
    3766:	4690      	mov	r8, r2
    3768:	4699      	mov	r9, r3
    376a:	46a2      	mov	sl, r4
    376c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    376e:	46c0      	nop			; (mov r8, r8)
    3770:	000035c9 	.word	0x000035c9
    3774:	00001fff 	.word	0x00001fff
    3778:	00006531 	.word	0x00006531
    377c:	00006351 	.word	0x00006351
    3780:	20000918 	.word	0x20000918
    3784:	000048f5 	.word	0x000048f5
    3788:	20000858 	.word	0x20000858
    378c:	000087b5 	.word	0x000087b5
    3790:	00004945 	.word	0x00004945

00003794 <udd_ctrl_stall_data>:

/**
 * \brief Control Endpoint stall sending data
 */
static void udd_ctrl_stall_data(void)
{
    3794:	b510      	push	{r4, lr}
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    3796:	2205      	movs	r2, #5
    3798:	4b05      	ldr	r3, [pc, #20]	; (37b0 <udd_ctrl_stall_data+0x1c>)
    379a:	701a      	strb	r2, [r3, #0]

	usb_device_endpoint_set_halt(&usb_device, USB_EP_DIR_IN);
    379c:	4c05      	ldr	r4, [pc, #20]	; (37b4 <udd_ctrl_stall_data+0x20>)
    379e:	1c20      	adds	r0, r4, #0
    37a0:	2180      	movs	r1, #128	; 0x80
    37a2:	4b05      	ldr	r3, [pc, #20]	; (37b8 <udd_ctrl_stall_data+0x24>)
    37a4:	4798      	blx	r3
	usb_device_endpoint_clear_halt(&usb_device, USB_EP_DIR_OUT);
    37a6:	1c20      	adds	r0, r4, #0
    37a8:	2100      	movs	r1, #0
    37aa:	4b04      	ldr	r3, [pc, #16]	; (37bc <udd_ctrl_stall_data+0x28>)
    37ac:	4798      	blx	r3
}
    37ae:	bd10      	pop	{r4, pc}
    37b0:	20000748 	.word	0x20000748
    37b4:	20000918 	.word	0x20000918
    37b8:	00004845 	.word	0x00004845
    37bc:	0000486d 	.word	0x0000486d

000037c0 <_usb_device_lpm_suspend>:
#endif
}

#ifdef  USB_DEVICE_LPM_SUPPORT
static void _usb_device_lpm_suspend(struct usb_module *module_inst, void *pointer)
{
    37c0:	b570      	push	{r4, r5, r6, lr}
    37c2:	1c0e      	adds	r6, r1, #0
	dbg_print("LPM_SUSP\n");

	uint32_t *lpm_wakeup_enable;
	lpm_wakeup_enable = (uint32_t *)pointer;

	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    37c4:	4c0d      	ldr	r4, [pc, #52]	; (37fc <_usb_device_lpm_suspend+0x3c>)
    37c6:	1c20      	adds	r0, r4, #0
    37c8:	2106      	movs	r1, #6
    37ca:	4d0d      	ldr	r5, [pc, #52]	; (3800 <_usb_device_lpm_suspend+0x40>)
    37cc:	47a8      	blx	r5
	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    37ce:	1c20      	adds	r0, r4, #0
    37d0:	2104      	movs	r1, #4
    37d2:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    37d4:	1c20      	adds	r0, r4, #0
    37d6:	2102      	movs	r1, #2
    37d8:	4b0a      	ldr	r3, [pc, #40]	; (3804 <_usb_device_lpm_suspend+0x44>)
    37da:	4798      	blx	r3

//#warning Here the sleep mode must be choose to have a DFLL startup time < bmAttribut.HIRD
	udd_sleep_mode(UDD_STATE_SUSPEND_LPM);  // Enter in LPM SUSPEND mode
    37dc:	2002      	movs	r0, #2
    37de:	4b0a      	ldr	r3, [pc, #40]	; (3808 <_usb_device_lpm_suspend+0x48>)
    37e0:	4798      	blx	r3
	if ((*lpm_wakeup_enable)) {
    37e2:	6833      	ldr	r3, [r6, #0]
    37e4:	2b00      	cmp	r3, #0
    37e6:	d004      	beq.n	37f2 <_usb_device_lpm_suspend+0x32>
		UDC_REMOTEWAKEUP_LPM_ENABLE();
    37e8:	4b08      	ldr	r3, [pc, #32]	; (380c <_usb_device_lpm_suspend+0x4c>)
    37ea:	4798      	blx	r3
	}
	if (!(*lpm_wakeup_enable)) {
    37ec:	6833      	ldr	r3, [r6, #0]
    37ee:	2b00      	cmp	r3, #0
    37f0:	d101      	bne.n	37f6 <_usb_device_lpm_suspend+0x36>
		UDC_REMOTEWAKEUP_LPM_DISABLE();
    37f2:	4b07      	ldr	r3, [pc, #28]	; (3810 <_usb_device_lpm_suspend+0x50>)
    37f4:	4798      	blx	r3
	}
	UDC_SUSPEND_LPM_EVENT();
    37f6:	4b07      	ldr	r3, [pc, #28]	; (3814 <_usb_device_lpm_suspend+0x54>)
    37f8:	4798      	blx	r3
}
    37fa:	bd70      	pop	{r4, r5, r6, pc}
    37fc:	20000918 	.word	0x20000918
    3800:	00004359 	.word	0x00004359
    3804:	00004339 	.word	0x00004339
    3808:	0000350d 	.word	0x0000350d
    380c:	00005d65 	.word	0x00005d65
    3810:	00005d59 	.word	0x00005d59
    3814:	00005d4d 	.word	0x00005d4d

00003818 <_usb_on_wakeup>:
 * \brief Control endpoint Wakeup callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_wakeup(struct usb_module *module_inst, void *pointer)
{
    3818:	b538      	push	{r3, r4, r5, lr}
#else
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)

		/* In USB recovery mode the status is not checked */
		if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    381a:	4b13      	ldr	r3, [pc, #76]	; (3868 <_usb_on_wakeup+0x50>)
    381c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    381e:	069b      	lsls	r3, r3, #26
    3820:	d406      	bmi.n	3830 <_usb_on_wakeup+0x18>
			while((SYSCTRL->PCLKSR.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    3822:	4911      	ldr	r1, [pc, #68]	; (3868 <_usb_on_wakeup+0x50>)
    3824:	22d0      	movs	r2, #208	; 0xd0
    3826:	68cb      	ldr	r3, [r1, #12]
    3828:	4013      	ands	r3, r2
    382a:	2bd0      	cmp	r3, #208	; 0xd0
    382c:	d1fb      	bne.n	3826 <_usb_on_wakeup+0xe>
    382e:	e004      	b.n	383a <_usb_on_wakeup+0x22>
		} else {
			while((SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) != SYSCTRL_PCLKSR_DFLLRDY);
    3830:	490d      	ldr	r1, [pc, #52]	; (3868 <_usb_on_wakeup+0x50>)
    3832:	2210      	movs	r2, #16
    3834:	68cb      	ldr	r3, [r1, #12]
    3836:	421a      	tst	r2, r3
    3838:	d0fc      	beq.n	3834 <_usb_on_wakeup+0x1c>
 */
static void _usb_on_wakeup(struct usb_module *module_inst, void *pointer)
{
	udd_wait_clock_ready();

	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    383a:	4c0c      	ldr	r4, [pc, #48]	; (386c <_usb_on_wakeup+0x54>)
    383c:	1c20      	adds	r0, r4, #0
    383e:	2102      	movs	r1, #2
    3840:	4b0b      	ldr	r3, [pc, #44]	; (3870 <_usb_on_wakeup+0x58>)
    3842:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    3844:	1c20      	adds	r0, r4, #0
    3846:	2104      	movs	r1, #4
    3848:	4d0a      	ldr	r5, [pc, #40]	; (3874 <_usb_on_wakeup+0x5c>)
    384a:	47a8      	blx	r5
#ifdef  USB_DEVICE_LPM_SUPPORT
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP, _usb_device_lpm_suspend);
    384c:	1c20      	adds	r0, r4, #0
    384e:	2106      	movs	r1, #6
    3850:	4a09      	ldr	r2, [pc, #36]	; (3878 <_usb_on_wakeup+0x60>)
    3852:	4b0a      	ldr	r3, [pc, #40]	; (387c <_usb_on_wakeup+0x64>)
    3854:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    3856:	1c20      	adds	r0, r4, #0
    3858:	2106      	movs	r1, #6
    385a:	47a8      	blx	r5
#endif
	udd_sleep_mode(UDD_STATE_IDLE);
    385c:	2003      	movs	r0, #3
    385e:	4b08      	ldr	r3, [pc, #32]	; (3880 <_usb_on_wakeup+0x68>)
    3860:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
	UDC_RESUME_EVENT();
    3862:	4b08      	ldr	r3, [pc, #32]	; (3884 <_usb_on_wakeup+0x6c>)
    3864:	4798      	blx	r3
#endif
}
    3866:	bd38      	pop	{r3, r4, r5, pc}
    3868:	40000800 	.word	0x40000800
    386c:	20000918 	.word	0x20000918
    3870:	00004359 	.word	0x00004359
    3874:	00004339 	.word	0x00004339
    3878:	000037c1 	.word	0x000037c1
    387c:	00004319 	.word	0x00004319
    3880:	0000350d 	.word	0x0000350d
    3884:	00005d21 	.word	0x00005d21

00003888 <_usb_on_bus_reset>:
 * \brief Control endpoint Reset callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_bus_reset(struct usb_module *module_inst, void *pointer)
{
    3888:	b530      	push	{r4, r5, lr}
    388a:	b083      	sub	sp, #12
    388c:	1c04      	adds	r4, r0, #0
	// Reset USB Device Stack Core
	udc_reset();
    388e:	4b1e      	ldr	r3, [pc, #120]	; (3908 <_usb_on_bus_reset+0x80>)
    3890:	4798      	blx	r3
 * \param module_inst Pointer to USB device module instance
 * \param address     USB device address value
 */
static inline void usb_device_set_address(struct usb_module *module_inst, uint8_t address)
{
	module_inst->hw->DEVICE.DADD.reg = USB_DEVICE_DADD_ADDEN | address;
    3892:	2380      	movs	r3, #128	; 0x80
    3894:	6822      	ldr	r2, [r4, #0]
    3896:	7293      	strb	r3, [r2, #10]
static void udd_ctrl_ep_enable(struct usb_module *module_inst)
{
	/* USB Device Endpoint0 Configuration */
	 struct usb_device_endpoint_config config_ep0;

	 usb_device_endpoint_get_config_defaults(&config_ep0);
    3898:	ad01      	add	r5, sp, #4
    389a:	1c28      	adds	r0, r5, #0
    389c:	4b1b      	ldr	r3, [pc, #108]	; (390c <_usb_on_bus_reset+0x84>)
    389e:	4798      	blx	r3
	 config_ep0.ep_size = (enum usb_endpoint_size)(32 - clz(((uint32_t)Min(Max(USB_DEVICE_EP_CTRL_SIZE, 8), 1024) << 1) - 1) - 1 - 3);
    38a0:	2303      	movs	r3, #3
    38a2:	706b      	strb	r3, [r5, #1]
	 usb_device_endpoint_set_config(module_inst,&config_ep0);
    38a4:	1c20      	adds	r0, r4, #0
    38a6:	1c29      	adds	r1, r5, #0
    38a8:	4b19      	ldr	r3, [pc, #100]	; (3910 <_usb_on_bus_reset+0x88>)
    38aa:	4798      	blx	r3

	 usb_device_endpoint_setup_buffer_job(module_inst,udd_ctrl_buffer);
    38ac:	1c20      	adds	r0, r4, #0
    38ae:	4919      	ldr	r1, [pc, #100]	; (3914 <_usb_on_bus_reset+0x8c>)
    38b0:	4b19      	ldr	r3, [pc, #100]	; (3918 <_usb_on_bus_reset+0x90>)
    38b2:	4798      	blx	r3

	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_RXSTP, _usb_ep0_on_setup );
    38b4:	1c20      	adds	r0, r4, #0
    38b6:	2100      	movs	r1, #0
    38b8:	2202      	movs	r2, #2
    38ba:	4b18      	ldr	r3, [pc, #96]	; (391c <_usb_on_bus_reset+0x94>)
    38bc:	4d18      	ldr	r5, [pc, #96]	; (3920 <_usb_on_bus_reset+0x98>)
    38be:	47a8      	blx	r5
	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT,_usb_ep0_on_tansfer_ok );
    38c0:	1c20      	adds	r0, r4, #0
    38c2:	2100      	movs	r1, #0
    38c4:	2200      	movs	r2, #0
    38c6:	4b17      	ldr	r3, [pc, #92]	; (3924 <_usb_on_bus_reset+0x9c>)
    38c8:	47a8      	blx	r5
	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL,_usb_ep0_on_tansfer_fail );
    38ca:	1c20      	adds	r0, r4, #0
    38cc:	2100      	movs	r1, #0
    38ce:	2201      	movs	r2, #1
    38d0:	4b15      	ldr	r3, [pc, #84]	; (3928 <_usb_on_bus_reset+0xa0>)
    38d2:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_RXSTP);
    38d4:	1c20      	adds	r0, r4, #0
    38d6:	2100      	movs	r1, #0
    38d8:	2202      	movs	r2, #2
    38da:	4d14      	ldr	r5, [pc, #80]	; (392c <_usb_on_bus_reset+0xa4>)
    38dc:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    38de:	1c20      	adds	r0, r4, #0
    38e0:	2100      	movs	r1, #0
    38e2:	2200      	movs	r2, #0
    38e4:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL);
    38e6:	1c20      	adds	r0, r4, #0
    38e8:	2100      	movs	r1, #0
    38ea:	2201      	movs	r2, #1
    38ec:	47a8      	blx	r5
 * \param lpm_mode    LPM mode
 */
static inline void usb_device_set_lpm_mode(struct usb_module *module_inst,
		enum usb_device_lpm_mode lpm_mode)
{
	module_inst->hw->DEVICE.CTRLB.bit.LPMHDSK = lpm_mode;
    38ee:	6822      	ldr	r2, [r4, #0]
    38f0:	8911      	ldrh	r1, [r2, #8]
    38f2:	4b0f      	ldr	r3, [pc, #60]	; (3930 <_usb_on_bus_reset+0xa8>)
    38f4:	400b      	ands	r3, r1
    38f6:	2180      	movs	r1, #128	; 0x80
    38f8:	00c9      	lsls	r1, r1, #3
    38fa:	430b      	orrs	r3, r1
    38fc:	8113      	strh	r3, [r2, #8]
#ifdef  USB_DEVICE_LPM_SUPPORT
	 // Enable LPM feature
	 usb_device_set_lpm_mode(module_inst, USB_DEVICE_LPM_ACK);
#endif

	 udd_ep_control_state = UDD_EPCTRL_SETUP;
    38fe:	2200      	movs	r2, #0
    3900:	4b0c      	ldr	r3, [pc, #48]	; (3934 <_usb_on_bus_reset+0xac>)
    3902:	701a      	strb	r2, [r3, #0]
{
	// Reset USB Device Stack Core
	udc_reset();
	usb_device_set_address(module_inst,0);
	udd_ctrl_ep_enable(module_inst);
}
    3904:	b003      	add	sp, #12
    3906:	bd30      	pop	{r4, r5, pc}
    3908:	00001019 	.word	0x00001019
    390c:	0000457d 	.word	0x0000457d
    3910:	0000458d 	.word	0x0000458d
    3914:	20000a98 	.word	0x20000a98
    3918:	00004991 	.word	0x00004991
    391c:	00003a6d 	.word	0x00003a6d
    3920:	00004375 	.word	0x00004375
    3924:	00003d9d 	.word	0x00003d9d
    3928:	00003975 	.word	0x00003975
    392c:	000043c5 	.word	0x000043c5
    3930:	fffff3ff 	.word	0xfffff3ff
    3934:	20000748 	.word	0x20000748

00003938 <udd_ctrl_send_zlp_in>:

/**
 * \brief Control Endpoint send out zero length packet
 */
static void udd_ctrl_send_zlp_in(void)
{
    3938:	b510      	push	{r4, lr}
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
    393a:	2203      	movs	r2, #3
    393c:	4b07      	ldr	r3, [pc, #28]	; (395c <udd_ctrl_send_zlp_in+0x24>)
    393e:	701a      	strb	r2, [r3, #0]
	usb_device_endpoint_setup_buffer_job(&usb_device,udd_ctrl_buffer);
    3940:	4c07      	ldr	r4, [pc, #28]	; (3960 <udd_ctrl_send_zlp_in+0x28>)
    3942:	1c20      	adds	r0, r4, #0
    3944:	4907      	ldr	r1, [pc, #28]	; (3964 <udd_ctrl_send_zlp_in+0x2c>)
    3946:	4b08      	ldr	r3, [pc, #32]	; (3968 <udd_ctrl_send_zlp_in+0x30>)
    3948:	4798      	blx	r3
	usb_device_endpoint_write_buffer_job(&usb_device,0,udd_g_ctrlreq.payload,0);
    394a:	4b08      	ldr	r3, [pc, #32]	; (396c <udd_ctrl_send_zlp_in+0x34>)
    394c:	689a      	ldr	r2, [r3, #8]
    394e:	1c20      	adds	r0, r4, #0
    3950:	2100      	movs	r1, #0
    3952:	2300      	movs	r3, #0
    3954:	4c06      	ldr	r4, [pc, #24]	; (3970 <udd_ctrl_send_zlp_in+0x38>)
    3956:	47a0      	blx	r4
}
    3958:	bd10      	pop	{r4, pc}
    395a:	46c0      	nop			; (mov r8, r8)
    395c:	20000748 	.word	0x20000748
    3960:	20000918 	.word	0x20000918
    3964:	20000a98 	.word	0x20000a98
    3968:	00004991 	.word	0x00004991
    396c:	20000a80 	.word	0x20000a80
    3970:	000048f5 	.word	0x000048f5

00003974 <_usb_ep0_on_tansfer_fail>:
 * \brief Control endpoint transfer fail callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void _usb_ep0_on_tansfer_fail(struct usb_module *module_inst, void* pointer)
{
    3974:	b508      	push	{r3, lr}
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if(ep_callback_para->endpoint_address & USB_EP_DIR_IN) {
    3976:	7989      	ldrb	r1, [r1, #6]
    3978:	b24b      	sxtb	r3, r1
    397a:	2b00      	cmp	r3, #0
    397c:	da0c      	bge.n	3998 <_usb_ep0_on_tansfer_fail+0x24>
 */
static void udd_ctrl_underflow(void* pointer)
{
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    397e:	4b0d      	ldr	r3, [pc, #52]	; (39b4 <_usb_ep0_on_tansfer_fail+0x40>)
    3980:	781b      	ldrb	r3, [r3, #0]
    3982:	2b01      	cmp	r3, #1
    3984:	d102      	bne.n	398c <_usb_ep0_on_tansfer_fail+0x18>
		/* Host want to stop OUT transaction
		 * then stop to wait OUT data phase and wait IN ZLP handshake */
		udd_ctrl_send_zlp_in();
    3986:	4b0c      	ldr	r3, [pc, #48]	; (39b8 <_usb_ep0_on_tansfer_fail+0x44>)
    3988:	4798      	blx	r3
    398a:	e012      	b.n	39b2 <_usb_ep0_on_tansfer_fail+0x3e>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    398c:	2b04      	cmp	r3, #4
    398e:	d110      	bne.n	39b2 <_usb_ep0_on_tansfer_fail+0x3e>
		/* A OUT handshake is waiting by device,
		 * but host want extra IN data then stall extra IN data */
		usb_device_endpoint_set_halt(&usb_device, ep_callback_para->endpoint_address);
    3990:	480a      	ldr	r0, [pc, #40]	; (39bc <_usb_ep0_on_tansfer_fail+0x48>)
    3992:	4b0b      	ldr	r3, [pc, #44]	; (39c0 <_usb_ep0_on_tansfer_fail+0x4c>)
    3994:	4798      	blx	r3
    3996:	e00c      	b.n	39b2 <_usb_ep0_on_tansfer_fail+0x3e>
 */
static void udd_ctrl_overflow(void* pointer)
{
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    3998:	4b06      	ldr	r3, [pc, #24]	; (39b4 <_usb_ep0_on_tansfer_fail+0x40>)
    399a:	781b      	ldrb	r3, [r3, #0]
    399c:	2b02      	cmp	r3, #2
    399e:	d103      	bne.n	39a8 <_usb_ep0_on_tansfer_fail+0x34>
		/* Host want to stop IN transaction
		 * then stop to wait IN data phase and wait OUT ZLP handshake */
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    39a0:	2204      	movs	r2, #4
    39a2:	4b04      	ldr	r3, [pc, #16]	; (39b4 <_usb_ep0_on_tansfer_fail+0x40>)
    39a4:	701a      	strb	r2, [r3, #0]
    39a6:	e004      	b.n	39b2 <_usb_ep0_on_tansfer_fail+0x3e>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    39a8:	2b03      	cmp	r3, #3
    39aa:	d102      	bne.n	39b2 <_usb_ep0_on_tansfer_fail+0x3e>
		/* A IN handshake is waiting by device,
		 * but host want extra OUT data then stall extra OUT data and following status stage */
		usb_device_endpoint_set_halt(&usb_device, ep_callback_para->endpoint_address);
    39ac:	4803      	ldr	r0, [pc, #12]	; (39bc <_usb_ep0_on_tansfer_fail+0x48>)
    39ae:	4b04      	ldr	r3, [pc, #16]	; (39c0 <_usb_ep0_on_tansfer_fail+0x4c>)
    39b0:	4798      	blx	r3
	if(ep_callback_para->endpoint_address & USB_EP_DIR_IN) {
		udd_ctrl_underflow(pointer);
	} else {
		udd_ctrl_overflow(pointer);
	}
}
    39b2:	bd08      	pop	{r3, pc}
    39b4:	20000748 	.word	0x20000748
    39b8:	00003939 	.word	0x00003939
    39bc:	20000918 	.word	0x20000918
    39c0:	00004845 	.word	0x00004845

000039c4 <udd_ctrl_in_sent>:

/**
 * \brief Process control endpoint IN transaction
 */
static void udd_ctrl_in_sent(void)
{
    39c4:	b570      	push	{r4, r5, r6, lr}
	static bool b_shortpacket = false;
	uint16_t nb_remain;

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    39c6:	4b20      	ldr	r3, [pc, #128]	; (3a48 <udd_ctrl_in_sent+0x84>)
    39c8:	881a      	ldrh	r2, [r3, #0]
    39ca:	4b20      	ldr	r3, [pc, #128]	; (3a4c <udd_ctrl_in_sent+0x88>)
    39cc:	899c      	ldrh	r4, [r3, #12]
    39ce:	1aa4      	subs	r4, r4, r2
    39d0:	b2a4      	uxth	r4, r4

	if (0 == nb_remain) {
    39d2:	2c00      	cmp	r4, #0
    39d4:	d120      	bne.n	3a18 <udd_ctrl_in_sent+0x54>
		/* All content of current buffer payload are sent Update number of total data sending by previous payload buffer */
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    39d6:	491e      	ldr	r1, [pc, #120]	; (3a50 <udd_ctrl_in_sent+0x8c>)
    39d8:	880b      	ldrh	r3, [r1, #0]
    39da:	18d3      	adds	r3, r2, r3
    39dc:	b29b      	uxth	r3, r3
    39de:	800b      	strh	r3, [r1, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans) || b_shortpacket) {
    39e0:	4a1a      	ldr	r2, [pc, #104]	; (3a4c <udd_ctrl_in_sent+0x88>)
    39e2:	88d2      	ldrh	r2, [r2, #6]
    39e4:	429a      	cmp	r2, r3
    39e6:	d003      	beq.n	39f0 <udd_ctrl_in_sent+0x2c>
    39e8:	4b1a      	ldr	r3, [pc, #104]	; (3a54 <udd_ctrl_in_sent+0x90>)
    39ea:	781b      	ldrb	r3, [r3, #0]
    39ec:	2b00      	cmp	r3, #0
    39ee:	d007      	beq.n	3a00 <udd_ctrl_in_sent+0x3c>
			/* All data requested are transferred or a short packet has been sent, then it is the end of data phase.
			 * Generate an OUT ZLP for handshake phase */
			udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    39f0:	2204      	movs	r2, #4
    39f2:	4b19      	ldr	r3, [pc, #100]	; (3a58 <udd_ctrl_in_sent+0x94>)
    39f4:	701a      	strb	r2, [r3, #0]
			usb_device_endpoint_setup_buffer_job(&usb_device,udd_ctrl_buffer);
    39f6:	4819      	ldr	r0, [pc, #100]	; (3a5c <udd_ctrl_in_sent+0x98>)
    39f8:	4919      	ldr	r1, [pc, #100]	; (3a60 <udd_ctrl_in_sent+0x9c>)
    39fa:	4b1a      	ldr	r3, [pc, #104]	; (3a64 <udd_ctrl_in_sent+0xa0>)
    39fc:	4798      	blx	r3
			return;
    39fe:	e022      	b.n	3a46 <udd_ctrl_in_sent+0x82>
		}
		/* Need of new buffer because the data phase is not complete */
		if ((!udd_g_ctrlreq.over_under_run) || (!udd_g_ctrlreq.over_under_run())) {
    3a00:	4b12      	ldr	r3, [pc, #72]	; (3a4c <udd_ctrl_in_sent+0x88>)
    3a02:	695b      	ldr	r3, [r3, #20]
    3a04:	2b00      	cmp	r3, #0
    3a06:	d00e      	beq.n	3a26 <udd_ctrl_in_sent+0x62>
    3a08:	4798      	blx	r3
    3a0a:	2800      	cmp	r0, #0
    3a0c:	d00b      	beq.n	3a26 <udd_ctrl_in_sent+0x62>
			/* Under run then send zlp on IN
			 * Here nb_remain=0, this allows to send a IN ZLP */
		} else {
			/* A new payload buffer is given */
			udd_ctrl_payload_nb_trans = 0;
    3a0e:	2200      	movs	r2, #0
    3a10:	4b0d      	ldr	r3, [pc, #52]	; (3a48 <udd_ctrl_in_sent+0x84>)
    3a12:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
    3a14:	4b0d      	ldr	r3, [pc, #52]	; (3a4c <udd_ctrl_in_sent+0x88>)
    3a16:	899c      	ldrh	r4, [r3, #12]
		}
	}

	/* Continue transfer and send next data */
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
    3a18:	2c3f      	cmp	r4, #63	; 0x3f
    3a1a:	d904      	bls.n	3a26 <udd_ctrl_in_sent+0x62>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
    3a1c:	2200      	movs	r2, #0
    3a1e:	4b0d      	ldr	r3, [pc, #52]	; (3a54 <udd_ctrl_in_sent+0x90>)
    3a20:	701a      	strb	r2, [r3, #0]
		}
	}

	/* Continue transfer and send next data */
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
    3a22:	2440      	movs	r4, #64	; 0x40
    3a24:	e002      	b.n	3a2c <udd_ctrl_in_sent+0x68>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
    3a26:	2201      	movs	r2, #1
    3a28:	4b0a      	ldr	r3, [pc, #40]	; (3a54 <udd_ctrl_in_sent+0x90>)
    3a2a:	701a      	strb	r2, [r3, #0]
	}

	/* Link payload buffer directly on USB hardware */
	usb_device_endpoint_write_buffer_job(&usb_device,0,udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans,nb_remain);
    3a2c:	4d06      	ldr	r5, [pc, #24]	; (3a48 <udd_ctrl_in_sent+0x84>)
    3a2e:	882b      	ldrh	r3, [r5, #0]
    3a30:	4a06      	ldr	r2, [pc, #24]	; (3a4c <udd_ctrl_in_sent+0x88>)
    3a32:	6892      	ldr	r2, [r2, #8]
    3a34:	18d2      	adds	r2, r2, r3
    3a36:	4809      	ldr	r0, [pc, #36]	; (3a5c <udd_ctrl_in_sent+0x98>)
    3a38:	2100      	movs	r1, #0
    3a3a:	1c23      	adds	r3, r4, #0
    3a3c:	4e0a      	ldr	r6, [pc, #40]	; (3a68 <udd_ctrl_in_sent+0xa4>)
    3a3e:	47b0      	blx	r6

	udd_ctrl_payload_nb_trans += nb_remain;
    3a40:	882b      	ldrh	r3, [r5, #0]
    3a42:	18e4      	adds	r4, r4, r3
    3a44:	802c      	strh	r4, [r5, #0]
}
    3a46:	bd70      	pop	{r4, r5, r6, pc}
    3a48:	20000746 	.word	0x20000746
    3a4c:	20000a80 	.word	0x20000a80
    3a50:	200006c8 	.word	0x200006c8
    3a54:	20000749 	.word	0x20000749
    3a58:	20000748 	.word	0x20000748
    3a5c:	20000918 	.word	0x20000918
    3a60:	20000a98 	.word	0x20000a98
    3a64:	00004991 	.word	0x00004991
    3a68:	000048f5 	.word	0x000048f5

00003a6c <_usb_ep0_on_setup>:
 * \brief     Endpoint 0 (control) SETUP received callback
 * \param[in] module_inst pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void _usb_ep0_on_setup(struct usb_module *module_inst, void* pointer)
{
    3a6c:	b510      	push	{r4, lr}
    3a6e:	1c0c      	adds	r4, r1, #0
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
    3a70:	4b2c      	ldr	r3, [pc, #176]	; (3b24 <_usb_ep0_on_setup+0xb8>)
    3a72:	781b      	ldrb	r3, [r3, #0]
    3a74:	2b00      	cmp	r3, #0
    3a76:	d007      	beq.n	3a88 <_usb_ep0_on_setup+0x1c>
		if (NULL != udd_g_ctrlreq.callback) {
    3a78:	4b2b      	ldr	r3, [pc, #172]	; (3b28 <_usb_ep0_on_setup+0xbc>)
    3a7a:	691b      	ldr	r3, [r3, #16]
    3a7c:	2b00      	cmp	r3, #0
    3a7e:	d000      	beq.n	3a82 <_usb_ep0_on_setup+0x16>
			udd_g_ctrlreq.callback();
    3a80:	4798      	blx	r3
		}
		udd_ep_control_state = UDD_EPCTRL_SETUP;
    3a82:	2200      	movs	r2, #0
    3a84:	4b27      	ldr	r3, [pc, #156]	; (3b24 <_usb_ep0_on_setup+0xb8>)
    3a86:	701a      	strb	r2, [r3, #0]
	}
	if ( 8 != ep_callback_para->received_bytes) {
    3a88:	8823      	ldrh	r3, [r4, #0]
    3a8a:	2b08      	cmp	r3, #8
    3a8c:	d002      	beq.n	3a94 <_usb_ep0_on_setup+0x28>
		udd_ctrl_stall_data();
    3a8e:	4b27      	ldr	r3, [pc, #156]	; (3b2c <_usb_ep0_on_setup+0xc0>)
    3a90:	4798      	blx	r3
		return;
    3a92:	e045      	b.n	3b20 <_usb_ep0_on_setup+0xb4>
/**
 * \brief Control Endpoint translate the data in buffer into Device Request Struct
 */
static void udd_ctrl_fetch_ram(void)
{
	udd_g_ctrlreq.req.bmRequestType = udd_ctrl_buffer[0];
    3a94:	4a24      	ldr	r2, [pc, #144]	; (3b28 <_usb_ep0_on_setup+0xbc>)
    3a96:	4b26      	ldr	r3, [pc, #152]	; (3b30 <_usb_ep0_on_setup+0xc4>)
    3a98:	7819      	ldrb	r1, [r3, #0]
    3a9a:	7011      	strb	r1, [r2, #0]
	udd_g_ctrlreq.req.bRequest = udd_ctrl_buffer[1];
    3a9c:	7859      	ldrb	r1, [r3, #1]
    3a9e:	7051      	strb	r1, [r2, #1]
	udd_g_ctrlreq.req.wValue = ((uint16_t)(udd_ctrl_buffer[3]) << 8) + udd_ctrl_buffer[2];
    3aa0:	78d9      	ldrb	r1, [r3, #3]
    3aa2:	0209      	lsls	r1, r1, #8
    3aa4:	7898      	ldrb	r0, [r3, #2]
    3aa6:	1841      	adds	r1, r0, r1
    3aa8:	8051      	strh	r1, [r2, #2]
	udd_g_ctrlreq.req.wIndex = ((uint16_t)(udd_ctrl_buffer[5]) << 8) + udd_ctrl_buffer[4];
    3aaa:	7959      	ldrb	r1, [r3, #5]
    3aac:	0209      	lsls	r1, r1, #8
    3aae:	7918      	ldrb	r0, [r3, #4]
    3ab0:	1841      	adds	r1, r0, r1
    3ab2:	8091      	strh	r1, [r2, #4]
	udd_g_ctrlreq.req.wLength = ((uint16_t)(udd_ctrl_buffer[7]) << 8) + udd_ctrl_buffer[6];
    3ab4:	79d9      	ldrb	r1, [r3, #7]
    3ab6:	0209      	lsls	r1, r1, #8
    3ab8:	799b      	ldrb	r3, [r3, #6]
    3aba:	185b      	adds	r3, r3, r1
    3abc:	80d3      	strh	r3, [r2, #6]
	if ( 8 != ep_callback_para->received_bytes) {
		udd_ctrl_stall_data();
		return;
	} else {
		udd_ctrl_fetch_ram();
		if (false == udc_process_setup()) {
    3abe:	4b1d      	ldr	r3, [pc, #116]	; (3b34 <_usb_ep0_on_setup+0xc8>)
    3ac0:	4798      	blx	r3
    3ac2:	2800      	cmp	r0, #0
    3ac4:	d102      	bne.n	3acc <_usb_ep0_on_setup+0x60>
			udd_ctrl_stall_data();
    3ac6:	4b19      	ldr	r3, [pc, #100]	; (3b2c <_usb_ep0_on_setup+0xc0>)
    3ac8:	4798      	blx	r3
			return;
    3aca:	e029      	b.n	3b20 <_usb_ep0_on_setup+0xb4>
		} else if (Udd_setup_is_in()) {
    3acc:	4b16      	ldr	r3, [pc, #88]	; (3b28 <_usb_ep0_on_setup+0xbc>)
    3ace:	781b      	ldrb	r3, [r3, #0]
    3ad0:	2b7f      	cmp	r3, #127	; 0x7f
    3ad2:	d910      	bls.n	3af6 <_usb_ep0_on_setup+0x8a>
			udd_ctrl_prev_payload_nb_trans = 0;
    3ad4:	2300      	movs	r3, #0
    3ad6:	4a18      	ldr	r2, [pc, #96]	; (3b38 <_usb_ep0_on_setup+0xcc>)
    3ad8:	8013      	strh	r3, [r2, #0]
			udd_ctrl_payload_nb_trans = 0;
    3ada:	4a18      	ldr	r2, [pc, #96]	; (3b3c <_usb_ep0_on_setup+0xd0>)
    3adc:	8013      	strh	r3, [r2, #0]
			udd_ep_control_state = UDD_EPCTRL_DATA_IN;
    3ade:	2202      	movs	r2, #2
    3ae0:	4b10      	ldr	r3, [pc, #64]	; (3b24 <_usb_ep0_on_setup+0xb8>)
    3ae2:	701a      	strb	r2, [r3, #0]
			usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    3ae4:	4816      	ldr	r0, [pc, #88]	; (3b40 <_usb_ep0_on_setup+0xd4>)
    3ae6:	2100      	movs	r1, #0
    3ae8:	4a11      	ldr	r2, [pc, #68]	; (3b30 <_usb_ep0_on_setup+0xc4>)
    3aea:	2340      	movs	r3, #64	; 0x40
    3aec:	4c15      	ldr	r4, [pc, #84]	; (3b44 <_usb_ep0_on_setup+0xd8>)
    3aee:	47a0      	blx	r4
			udd_ctrl_in_sent();
    3af0:	4b15      	ldr	r3, [pc, #84]	; (3b48 <_usb_ep0_on_setup+0xdc>)
    3af2:	4798      	blx	r3
    3af4:	e014      	b.n	3b20 <_usb_ep0_on_setup+0xb4>
		} else {
			if(0 == udd_g_ctrlreq.req.wLength) {
    3af6:	4b0c      	ldr	r3, [pc, #48]	; (3b28 <_usb_ep0_on_setup+0xbc>)
    3af8:	88db      	ldrh	r3, [r3, #6]
    3afa:	2b00      	cmp	r3, #0
    3afc:	d102      	bne.n	3b04 <_usb_ep0_on_setup+0x98>
				udd_ctrl_send_zlp_in();
    3afe:	4b13      	ldr	r3, [pc, #76]	; (3b4c <_usb_ep0_on_setup+0xe0>)
    3b00:	4798      	blx	r3
				return;
    3b02:	e00d      	b.n	3b20 <_usb_ep0_on_setup+0xb4>
			} else {
				udd_ctrl_prev_payload_nb_trans = 0;
    3b04:	2300      	movs	r3, #0
    3b06:	4a0c      	ldr	r2, [pc, #48]	; (3b38 <_usb_ep0_on_setup+0xcc>)
    3b08:	8013      	strh	r3, [r2, #0]
				udd_ctrl_payload_nb_trans = 0;
    3b0a:	4a0c      	ldr	r2, [pc, #48]	; (3b3c <_usb_ep0_on_setup+0xd0>)
    3b0c:	8013      	strh	r3, [r2, #0]
				udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
    3b0e:	2201      	movs	r2, #1
    3b10:	4b04      	ldr	r3, [pc, #16]	; (3b24 <_usb_ep0_on_setup+0xb8>)
    3b12:	701a      	strb	r2, [r3, #0]
				/* Initialize buffer size and enable OUT bank */
				usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    3b14:	480a      	ldr	r0, [pc, #40]	; (3b40 <_usb_ep0_on_setup+0xd4>)
    3b16:	2100      	movs	r1, #0
    3b18:	4a05      	ldr	r2, [pc, #20]	; (3b30 <_usb_ep0_on_setup+0xc4>)
    3b1a:	2340      	movs	r3, #64	; 0x40
    3b1c:	4c09      	ldr	r4, [pc, #36]	; (3b44 <_usb_ep0_on_setup+0xd8>)
    3b1e:	47a0      	blx	r4
			}
		}
	}
}
    3b20:	bd10      	pop	{r4, pc}
    3b22:	46c0      	nop			; (mov r8, r8)
    3b24:	20000748 	.word	0x20000748
    3b28:	20000a80 	.word	0x20000a80
    3b2c:	00003795 	.word	0x00003795
    3b30:	20000a98 	.word	0x20000a98
    3b34:	000010a5 	.word	0x000010a5
    3b38:	200006c8 	.word	0x200006c8
    3b3c:	20000746 	.word	0x20000746
    3b40:	20000918 	.word	0x20000918
    3b44:	00004945 	.word	0x00004945
    3b48:	000039c5 	.word	0x000039c5
    3b4c:	00003939 	.word	0x00003939

00003b50 <_usb_on_sof_notify>:
 * \brief Control endpoint SOF callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_sof_notify(struct usb_module *module_inst, void *pointer)
{
    3b50:	b508      	push	{r3, lr}
	udc_sof_notify();
    3b52:	4b02      	ldr	r3, [pc, #8]	; (3b5c <_usb_on_sof_notify+0xc>)
    3b54:	4798      	blx	r3
#ifdef UDC_SOF_EVENT
	UDC_SOF_EVENT();
    3b56:	4b02      	ldr	r3, [pc, #8]	; (3b60 <_usb_on_sof_notify+0x10>)
    3b58:	4798      	blx	r3
#endif
}
    3b5a:	bd08      	pop	{r3, pc}
    3b5c:	00001065 	.word	0x00001065
    3b60:	00005d2d 	.word	0x00005d2d

00003b64 <_usb_on_suspend>:
 * \brief Control endpoint Suspend callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_suspend(struct usb_module *module_inst, void *pointer)
{
    3b64:	b510      	push	{r4, lr}
	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    3b66:	4c07      	ldr	r4, [pc, #28]	; (3b84 <_usb_on_suspend+0x20>)
    3b68:	1c20      	adds	r0, r4, #0
    3b6a:	2104      	movs	r1, #4
    3b6c:	4b06      	ldr	r3, [pc, #24]	; (3b88 <_usb_on_suspend+0x24>)
    3b6e:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    3b70:	1c20      	adds	r0, r4, #0
    3b72:	2102      	movs	r1, #2
    3b74:	4b05      	ldr	r3, [pc, #20]	; (3b8c <_usb_on_suspend+0x28>)
    3b76:	4798      	blx	r3
	udd_sleep_mode(UDD_STATE_SUSPEND);
    3b78:	2001      	movs	r0, #1
    3b7a:	4b05      	ldr	r3, [pc, #20]	; (3b90 <_usb_on_suspend+0x2c>)
    3b7c:	4798      	blx	r3
#ifdef UDC_SUSPEND_EVENT
	UDC_SUSPEND_EVENT();
    3b7e:	4b05      	ldr	r3, [pc, #20]	; (3b94 <_usb_on_suspend+0x30>)
    3b80:	4798      	blx	r3
#endif
}
    3b82:	bd10      	pop	{r4, pc}
    3b84:	20000918 	.word	0x20000918
    3b88:	00004359 	.word	0x00004359
    3b8c:	00004339 	.word	0x00004339
    3b90:	0000350d 	.word	0x0000350d
    3b94:	00005d15 	.word	0x00005d15

00003b98 <udd_ep_abort>:
		udd_ep_trans_out_next(pointer);
	}
}

void udd_ep_abort(udd_ep_id_t ep)
{
    3b98:	b510      	push	{r4, lr}
    3b9a:	1c04      	adds	r4, r0, #0
	udd_ep_job_t *ptr_job;

	usb_device_endpoint_abort_job(&usb_device, ep);
    3b9c:	480a      	ldr	r0, [pc, #40]	; (3bc8 <udd_ep_abort+0x30>)
    3b9e:	1c21      	adds	r1, r4, #0
    3ba0:	4b0a      	ldr	r3, [pc, #40]	; (3bcc <udd_ep_abort+0x34>)
    3ba2:	4798      	blx	r3

	/* Job complete then call callback */
	ptr_job = udd_ep_get_job(ep);
    3ba4:	1c20      	adds	r0, r4, #0
    3ba6:	4b0a      	ldr	r3, [pc, #40]	; (3bd0 <udd_ep_abort+0x38>)
    3ba8:	4798      	blx	r3
	if (!ptr_job->busy) {
    3baa:	7c83      	ldrb	r3, [r0, #18]
    3bac:	07db      	lsls	r3, r3, #31
    3bae:	d50a      	bpl.n	3bc6 <udd_ep_abort+0x2e>
		return;
	}
	ptr_job->busy = false;
    3bb0:	7c83      	ldrb	r3, [r0, #18]
    3bb2:	2201      	movs	r2, #1
    3bb4:	4393      	bics	r3, r2
    3bb6:	7483      	strb	r3, [r0, #18]
	if (NULL != ptr_job->call_trans) {
    3bb8:	6803      	ldr	r3, [r0, #0]
    3bba:	2b00      	cmp	r3, #0
    3bbc:	d003      	beq.n	3bc6 <udd_ep_abort+0x2e>
		/* It can be a Transfer or stall callback */
		ptr_job->call_trans(UDD_EP_TRANSFER_ABORT, ptr_job->nb_trans, ep);
    3bbe:	68c1      	ldr	r1, [r0, #12]
    3bc0:	2001      	movs	r0, #1
    3bc2:	1c22      	adds	r2, r4, #0
    3bc4:	4798      	blx	r3
	}
}
    3bc6:	bd10      	pop	{r4, pc}
    3bc8:	20000918 	.word	0x20000918
    3bcc:	000047e1 	.word	0x000047e1
    3bd0:	000035c9 	.word	0x000035c9

00003bd4 <udd_is_high_speed>:
bool udd_is_high_speed(void)
{
#if SAMD21 || SAMR21 || SAMD11 || SAML21  || SAML22 || SAMDA1
	return false;
#endif
}
    3bd4:	2000      	movs	r0, #0
    3bd6:	4770      	bx	lr

00003bd8 <udd_get_frame_number>:
 * \param module_inst Pointer to USB device module instance
 * \return USB device frame number value.
 */
static inline uint16_t usb_device_get_frame_number(struct usb_module *module_inst)
{
	return ((uint16_t)(module_inst->hw->DEVICE.FNUM.bit.FNUM));
    3bd8:	4b02      	ldr	r3, [pc, #8]	; (3be4 <udd_get_frame_number+0xc>)
    3bda:	681b      	ldr	r3, [r3, #0]
    3bdc:	8a18      	ldrh	r0, [r3, #16]
    3bde:	0480      	lsls	r0, r0, #18
    3be0:	0d40      	lsrs	r0, r0, #21

uint16_t udd_get_frame_number(void)
{
	return usb_device_get_frame_number(&usb_device);
}
    3be2:	4770      	bx	lr
    3be4:	20000918 	.word	0x20000918

00003be8 <udd_get_micro_frame_number>:
 * \param module_inst Pointer to USB device module instance
 * \return USB device micro-frame number value.
 */
static inline uint16_t usb_device_get_micro_frame_number(struct usb_module *module_inst)
{
	return ((uint16_t)(module_inst->hw->DEVICE.FNUM.reg));
    3be8:	4b02      	ldr	r3, [pc, #8]	; (3bf4 <udd_get_micro_frame_number+0xc>)
    3bea:	681b      	ldr	r3, [r3, #0]
    3bec:	8a18      	ldrh	r0, [r3, #16]
    3bee:	b280      	uxth	r0, r0

uint16_t udd_get_micro_frame_number(void)
{
	return usb_device_get_micro_frame_number(&usb_device);
}
    3bf0:	4770      	bx	lr
    3bf2:	46c0      	nop			; (mov r8, r8)
    3bf4:	20000918 	.word	0x20000918

00003bf8 <udd_ep_free>:

void udd_ep_free(udd_ep_id_t ep)
{
    3bf8:	b570      	push	{r4, r5, r6, lr}
    3bfa:	b082      	sub	sp, #8
    3bfc:	1c04      	adds	r4, r0, #0
	struct usb_device_endpoint_config config_ep;
	usb_device_endpoint_get_config_defaults(&config_ep);
    3bfe:	ad01      	add	r5, sp, #4
    3c00:	1c28      	adds	r0, r5, #0
    3c02:	4b0d      	ldr	r3, [pc, #52]	; (3c38 <udd_ep_free+0x40>)
    3c04:	4798      	blx	r3

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
	udd_ep_abort(ep);
    3c06:	1c20      	adds	r0, r4, #0
    3c08:	4b0c      	ldr	r3, [pc, #48]	; (3c3c <udd_ep_free+0x44>)
    3c0a:	4798      	blx	r3

	config_ep.ep_address = ep;
    3c0c:	702c      	strb	r4, [r5, #0]
	config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_DISABLE;
    3c0e:	2300      	movs	r3, #0
    3c10:	70eb      	strb	r3, [r5, #3]
	usb_device_endpoint_set_config(&usb_device, &config_ep);
    3c12:	4e0b      	ldr	r6, [pc, #44]	; (3c40 <udd_ep_free+0x48>)
    3c14:	1c30      	adds	r0, r6, #0
    3c16:	1c29      	adds	r1, r5, #0
    3c18:	4b0a      	ldr	r3, [pc, #40]	; (3c44 <udd_ep_free+0x4c>)
    3c1a:	4798      	blx	r3
	usb_device_endpoint_unregister_callback(&usb_device,ep_num,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    3c1c:	210f      	movs	r1, #15
    3c1e:	4021      	ands	r1, r4
    3c20:	1c30      	adds	r0, r6, #0
    3c22:	2200      	movs	r2, #0
    3c24:	4b08      	ldr	r3, [pc, #32]	; (3c48 <udd_ep_free+0x50>)
    3c26:	4798      	blx	r3
	usb_device_endpoint_disable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    3c28:	1c30      	adds	r0, r6, #0
    3c2a:	1c21      	adds	r1, r4, #0
    3c2c:	2200      	movs	r2, #0
    3c2e:	4b07      	ldr	r3, [pc, #28]	; (3c4c <udd_ep_free+0x54>)
    3c30:	4798      	blx	r3
}
    3c32:	b002      	add	sp, #8
    3c34:	bd70      	pop	{r4, r5, r6, pc}
    3c36:	46c0      	nop			; (mov r8, r8)
    3c38:	0000457d 	.word	0x0000457d
    3c3c:	00003b99 	.word	0x00003b99
    3c40:	20000918 	.word	0x20000918
    3c44:	0000458d 	.word	0x0000458d
    3c48:	0000439d 	.word	0x0000439d
    3c4c:	000044a1 	.word	0x000044a1

00003c50 <udd_ep_alloc>:

bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes, uint16_t MaxEndpointSize)
{
    3c50:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c52:	b083      	sub	sp, #12
    3c54:	1c06      	adds	r6, r0, #0
    3c56:	1c0c      	adds	r4, r1, #0
    3c58:	1c15      	adds	r5, r2, #0
	struct usb_device_endpoint_config config_ep;
	usb_device_endpoint_get_config_defaults(&config_ep);
    3c5a:	af01      	add	r7, sp, #4
    3c5c:	1c38      	adds	r0, r7, #0
    3c5e:	4b36      	ldr	r3, [pc, #216]	; (3d38 <udd_ep_alloc+0xe8>)
    3c60:	4798      	blx	r3

	config_ep.ep_address = ep;
    3c62:	703e      	strb	r6, [r7, #0]

	if(MaxEndpointSize <= 8) {
    3c64:	2d08      	cmp	r5, #8
    3c66:	d803      	bhi.n	3c70 <udd_ep_alloc+0x20>
		config_ep.ep_size = USB_ENDPOINT_8_BYTE;
    3c68:	2200      	movs	r2, #0
    3c6a:	ab01      	add	r3, sp, #4
    3c6c:	705a      	strb	r2, [r3, #1]
    3c6e:	e02e      	b.n	3cce <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 16) {
    3c70:	2d10      	cmp	r5, #16
    3c72:	d803      	bhi.n	3c7c <udd_ep_alloc+0x2c>
		config_ep.ep_size = USB_ENDPOINT_16_BYTE;
    3c74:	2201      	movs	r2, #1
    3c76:	ab01      	add	r3, sp, #4
    3c78:	705a      	strb	r2, [r3, #1]
    3c7a:	e028      	b.n	3cce <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 32) {
    3c7c:	2d20      	cmp	r5, #32
    3c7e:	d803      	bhi.n	3c88 <udd_ep_alloc+0x38>
		config_ep.ep_size = USB_ENDPOINT_32_BYTE;
    3c80:	2202      	movs	r2, #2
    3c82:	ab01      	add	r3, sp, #4
    3c84:	705a      	strb	r2, [r3, #1]
    3c86:	e022      	b.n	3cce <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 64) {
    3c88:	2d40      	cmp	r5, #64	; 0x40
    3c8a:	d803      	bhi.n	3c94 <udd_ep_alloc+0x44>
		config_ep.ep_size = USB_ENDPOINT_64_BYTE;
    3c8c:	2203      	movs	r2, #3
    3c8e:	ab01      	add	r3, sp, #4
    3c90:	705a      	strb	r2, [r3, #1]
    3c92:	e01c      	b.n	3cce <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 128) {
    3c94:	2d80      	cmp	r5, #128	; 0x80
    3c96:	d803      	bhi.n	3ca0 <udd_ep_alloc+0x50>
		config_ep.ep_size = USB_ENDPOINT_128_BYTE;
    3c98:	2204      	movs	r2, #4
    3c9a:	ab01      	add	r3, sp, #4
    3c9c:	705a      	strb	r2, [r3, #1]
    3c9e:	e016      	b.n	3cce <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 256) {
    3ca0:	2380      	movs	r3, #128	; 0x80
    3ca2:	005b      	lsls	r3, r3, #1
    3ca4:	429d      	cmp	r5, r3
    3ca6:	d803      	bhi.n	3cb0 <udd_ep_alloc+0x60>
		config_ep.ep_size = USB_ENDPOINT_256_BYTE;
    3ca8:	2205      	movs	r2, #5
    3caa:	ab01      	add	r3, sp, #4
    3cac:	705a      	strb	r2, [r3, #1]
    3cae:	e00e      	b.n	3cce <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 512) {
    3cb0:	2380      	movs	r3, #128	; 0x80
    3cb2:	009b      	lsls	r3, r3, #2
    3cb4:	429d      	cmp	r5, r3
    3cb6:	d803      	bhi.n	3cc0 <udd_ep_alloc+0x70>
		config_ep.ep_size = USB_ENDPOINT_512_BYTE;
    3cb8:	2206      	movs	r2, #6
    3cba:	ab01      	add	r3, sp, #4
    3cbc:	705a      	strb	r2, [r3, #1]
    3cbe:	e006      	b.n	3cce <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 1023) {
		config_ep.ep_size = USB_ENDPOINT_1023_BYTE;
	} else {
		return false;
    3cc0:	2300      	movs	r3, #0
		config_ep.ep_size = USB_ENDPOINT_128_BYTE;
	} else if(MaxEndpointSize <= 256) {
		config_ep.ep_size = USB_ENDPOINT_256_BYTE;
	} else if(MaxEndpointSize <= 512) {
		config_ep.ep_size = USB_ENDPOINT_512_BYTE;
	} else if(MaxEndpointSize <= 1023) {
    3cc2:	4a1e      	ldr	r2, [pc, #120]	; (3d3c <udd_ep_alloc+0xec>)
    3cc4:	4295      	cmp	r5, r2
    3cc6:	d833      	bhi.n	3d30 <udd_ep_alloc+0xe0>
		config_ep.ep_size = USB_ENDPOINT_1023_BYTE;
    3cc8:	2207      	movs	r2, #7
    3cca:	ab01      	add	r3, sp, #4
    3ccc:	705a      	strb	r2, [r3, #1]
	} else {
		return false;
	}
	udd_ep_job_t *ptr_job = udd_ep_get_job(ep);
    3cce:	1c30      	adds	r0, r6, #0
    3cd0:	4b1b      	ldr	r3, [pc, #108]	; (3d40 <udd_ep_alloc+0xf0>)
    3cd2:	4798      	blx	r3
	ptr_job->ep_size = MaxEndpointSize;
    3cd4:	8205      	strh	r5, [r0, #16]

	bmAttributes = bmAttributes & USB_EP_TYPE_MASK;
    3cd6:	2103      	movs	r1, #3
    3cd8:	4021      	ands	r1, r4

	/* Check endpoint type */
	if(USB_EP_TYPE_ISOCHRONOUS == bmAttributes) {
    3cda:	2901      	cmp	r1, #1
    3cdc:	d103      	bne.n	3ce6 <udd_ep_alloc+0x96>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS;
    3cde:	2202      	movs	r2, #2
    3ce0:	ab01      	add	r3, sp, #4
    3ce2:	70da      	strb	r2, [r3, #3]
    3ce4:	e00b      	b.n	3cfe <udd_ep_alloc+0xae>
	} else if (USB_EP_TYPE_BULK == bmAttributes) {
    3ce6:	2902      	cmp	r1, #2
    3ce8:	d103      	bne.n	3cf2 <udd_ep_alloc+0xa2>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_BULK;
    3cea:	2203      	movs	r2, #3
    3cec:	ab01      	add	r3, sp, #4
    3cee:	70da      	strb	r2, [r3, #3]
    3cf0:	e005      	b.n	3cfe <udd_ep_alloc+0xae>
	} else if (USB_EP_TYPE_INTERRUPT == bmAttributes) {
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_INTERRUPT;
	} else {
		return false;
    3cf2:	2300      	movs	r3, #0
	/* Check endpoint type */
	if(USB_EP_TYPE_ISOCHRONOUS == bmAttributes) {
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS;
	} else if (USB_EP_TYPE_BULK == bmAttributes) {
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_BULK;
	} else if (USB_EP_TYPE_INTERRUPT == bmAttributes) {
    3cf4:	2903      	cmp	r1, #3
    3cf6:	d11b      	bne.n	3d30 <udd_ep_alloc+0xe0>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_INTERRUPT;
    3cf8:	2204      	movs	r2, #4
    3cfa:	ab01      	add	r3, sp, #4
    3cfc:	70da      	strb	r2, [r3, #3]
		return false;
	}

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (STATUS_OK != usb_device_endpoint_set_config(&usb_device, &config_ep)) {
    3cfe:	4811      	ldr	r0, [pc, #68]	; (3d44 <udd_ep_alloc+0xf4>)
    3d00:	a901      	add	r1, sp, #4
    3d02:	4b11      	ldr	r3, [pc, #68]	; (3d48 <udd_ep_alloc+0xf8>)
    3d04:	4798      	blx	r3
		return false;
    3d06:	2300      	movs	r3, #0
		return false;
	}

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (STATUS_OK != usb_device_endpoint_set_config(&usb_device, &config_ep)) {
    3d08:	2800      	cmp	r0, #0
    3d0a:	d111      	bne.n	3d30 <udd_ep_alloc+0xe0>
		return false;
	}
	usb_device_endpoint_register_callback(&usb_device,ep_num,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT,udd_ep_transfer_process);
    3d0c:	4c0d      	ldr	r4, [pc, #52]	; (3d44 <udd_ep_alloc+0xf4>)
    3d0e:	210f      	movs	r1, #15
    3d10:	4031      	ands	r1, r6
    3d12:	1c20      	adds	r0, r4, #0
    3d14:	2200      	movs	r2, #0
    3d16:	4b0d      	ldr	r3, [pc, #52]	; (3d4c <udd_ep_alloc+0xfc>)
    3d18:	4d0d      	ldr	r5, [pc, #52]	; (3d50 <udd_ep_alloc+0x100>)
    3d1a:	47a8      	blx	r5
	usb_device_endpoint_enable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    3d1c:	1c20      	adds	r0, r4, #0
    3d1e:	1c31      	adds	r1, r6, #0
    3d20:	2200      	movs	r2, #0
    3d22:	4d0c      	ldr	r5, [pc, #48]	; (3d54 <udd_ep_alloc+0x104>)
    3d24:	47a8      	blx	r5
	usb_device_endpoint_enable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL);
    3d26:	1c20      	adds	r0, r4, #0
    3d28:	1c31      	adds	r1, r6, #0
    3d2a:	2201      	movs	r2, #1
    3d2c:	47a8      	blx	r5

	return true;
    3d2e:	2301      	movs	r3, #1
}
    3d30:	1c18      	adds	r0, r3, #0
    3d32:	b003      	add	sp, #12
    3d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d36:	46c0      	nop			; (mov r8, r8)
    3d38:	0000457d 	.word	0x0000457d
    3d3c:	000003ff 	.word	0x000003ff
    3d40:	000035c9 	.word	0x000035c9
    3d44:	20000918 	.word	0x20000918
    3d48:	0000458d 	.word	0x0000458d
    3d4c:	000035e5 	.word	0x000035e5
    3d50:	00004375 	.word	0x00004375
    3d54:	000043c5 	.word	0x000043c5

00003d58 <udd_ep_is_halted>:

bool udd_ep_is_halted(udd_ep_id_t ep)
{
    3d58:	b508      	push	{r3, lr}
    3d5a:	1c01      	adds	r1, r0, #0
	return usb_device_endpoint_is_halted(&usb_device, ep);
    3d5c:	4801      	ldr	r0, [pc, #4]	; (3d64 <udd_ep_is_halted+0xc>)
    3d5e:	4b02      	ldr	r3, [pc, #8]	; (3d68 <udd_ep_is_halted+0x10>)
    3d60:	4798      	blx	r3
}
    3d62:	bd08      	pop	{r3, pc}
    3d64:	20000918 	.word	0x20000918
    3d68:	00004819 	.word	0x00004819

00003d6c <udd_ep_set_halt>:

bool udd_ep_set_halt(udd_ep_id_t ep)
{
    3d6c:	b510      	push	{r4, lr}
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    3d6e:	230f      	movs	r3, #15
    3d70:	4003      	ands	r3, r0
		return false;
    3d72:	2200      	movs	r2, #0

bool udd_ep_set_halt(udd_ep_id_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    3d74:	2b03      	cmp	r3, #3
    3d76:	d808      	bhi.n	3d8a <udd_ep_set_halt+0x1e>
    3d78:	1c04      	adds	r4, r0, #0
		return false;
	}

	usb_device_endpoint_set_halt(&usb_device, ep);
    3d7a:	4805      	ldr	r0, [pc, #20]	; (3d90 <udd_ep_set_halt+0x24>)
    3d7c:	1c21      	adds	r1, r4, #0
    3d7e:	4b05      	ldr	r3, [pc, #20]	; (3d94 <udd_ep_set_halt+0x28>)
    3d80:	4798      	blx	r3

	udd_ep_abort(ep);
    3d82:	1c20      	adds	r0, r4, #0
    3d84:	4b04      	ldr	r3, [pc, #16]	; (3d98 <udd_ep_set_halt+0x2c>)
    3d86:	4798      	blx	r3
	return true;
    3d88:	2201      	movs	r2, #1
}
    3d8a:	1c10      	adds	r0, r2, #0
    3d8c:	bd10      	pop	{r4, pc}
    3d8e:	46c0      	nop			; (mov r8, r8)
    3d90:	20000918 	.word	0x20000918
    3d94:	00004845 	.word	0x00004845
    3d98:	00003b99 	.word	0x00003b99

00003d9c <_usb_ep0_on_tansfer_ok>:
 * \brief Control endpoint transfer complete callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void _usb_ep0_on_tansfer_ok(struct usb_module *module_inst, void * pointer)
{
    3d9c:	b538      	push	{r3, r4, r5, lr}
		if (UDD_EPCTRL_DATA_OUT  == udd_ep_control_state) { /* handshake Out for status stage */
    3d9e:	4b34      	ldr	r3, [pc, #208]	; (3e70 <_usb_ep0_on_tansfer_ok+0xd4>)
    3da0:	781b      	ldrb	r3, [r3, #0]
    3da2:	2b01      	cmp	r3, #1
    3da4:	d155      	bne.n	3e52 <_usb_ep0_on_tansfer_ok+0xb6>
static void udd_ctrl_out_received(void* pointer)
{
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	uint16_t nb_data;
	nb_data = ep_callback_para->received_bytes; /* Read data received during OUT phase */
    3da6:	880d      	ldrh	r5, [r1, #0]

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    3da8:	4b32      	ldr	r3, [pc, #200]	; (3e74 <_usb_ep0_on_tansfer_ok+0xd8>)
    3daa:	899b      	ldrh	r3, [r3, #12]
    3dac:	4a32      	ldr	r2, [pc, #200]	; (3e78 <_usb_ep0_on_tansfer_ok+0xdc>)
    3dae:	8814      	ldrh	r4, [r2, #0]
    3db0:	1962      	adds	r2, r4, r5
    3db2:	4293      	cmp	r3, r2
    3db4:	da01      	bge.n	3dba <_usb_ep0_on_tansfer_ok+0x1e>
		/* Payload buffer too small */
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    3db6:	1b1d      	subs	r5, r3, r4
    3db8:	b2ad      	uxth	r5, r5
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans), udd_ctrl_buffer, nb_data);
    3dba:	4b2e      	ldr	r3, [pc, #184]	; (3e74 <_usb_ep0_on_tansfer_ok+0xd8>)
    3dbc:	6898      	ldr	r0, [r3, #8]
    3dbe:	1900      	adds	r0, r0, r4
    3dc0:	492e      	ldr	r1, [pc, #184]	; (3e7c <_usb_ep0_on_tansfer_ok+0xe0>)
    3dc2:	1c2a      	adds	r2, r5, #0
    3dc4:	4b2e      	ldr	r3, [pc, #184]	; (3e80 <_usb_ep0_on_tansfer_ok+0xe4>)
    3dc6:	4798      	blx	r3
	udd_ctrl_payload_nb_trans += nb_data;
    3dc8:	192c      	adds	r4, r5, r4
    3dca:	b2a4      	uxth	r4, r4
    3dcc:	4b2a      	ldr	r3, [pc, #168]	; (3e78 <_usb_ep0_on_tansfer_ok+0xdc>)
    3dce:	801c      	strh	r4, [r3, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    3dd0:	2d40      	cmp	r5, #64	; 0x40
    3dd2:	d106      	bne.n	3de2 <_usb_ep0_on_tansfer_ok+0x46>
	(udd_g_ctrlreq.req.wLength <= (udd_ctrl_prev_payload_nb_trans + udd_ctrl_payload_nb_trans))) {
    3dd4:	4b27      	ldr	r3, [pc, #156]	; (3e74 <_usb_ep0_on_tansfer_ok+0xd8>)
    3dd6:	88da      	ldrh	r2, [r3, #6]
    3dd8:	4b2a      	ldr	r3, [pc, #168]	; (3e84 <_usb_ep0_on_tansfer_ok+0xe8>)
    3dda:	881b      	ldrh	r3, [r3, #0]
    3ddc:	191b      	adds	r3, r3, r4
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans), udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    3dde:	429a      	cmp	r2, r3
    3de0:	dc10      	bgt.n	3e04 <_usb_ep0_on_tansfer_ok+0x68>
		/* End of reception because it is a short packet
		 * or all data are transferred */

		/* Before send ZLP, call intermediate callback
		 * in case of data receive generate a stall */
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    3de2:	4b24      	ldr	r3, [pc, #144]	; (3e74 <_usb_ep0_on_tansfer_ok+0xd8>)
    3de4:	819c      	strh	r4, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
    3de6:	695b      	ldr	r3, [r3, #20]
    3de8:	2b00      	cmp	r3, #0
    3dea:	d008      	beq.n	3dfe <_usb_ep0_on_tansfer_ok+0x62>
			if (!udd_g_ctrlreq.over_under_run()) {
    3dec:	4798      	blx	r3
    3dee:	2800      	cmp	r0, #0
    3df0:	d105      	bne.n	3dfe <_usb_ep0_on_tansfer_ok+0x62>
				/* Stall ZLP */
				udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    3df2:	2205      	movs	r2, #5
    3df4:	4b1e      	ldr	r3, [pc, #120]	; (3e70 <_usb_ep0_on_tansfer_ok+0xd4>)
    3df6:	701a      	strb	r2, [r3, #0]
				/* Stall all packets on IN & OUT control endpoint */
				udd_ep_set_halt(0);
    3df8:	4b23      	ldr	r3, [pc, #140]	; (3e88 <_usb_ep0_on_tansfer_ok+0xec>)
    3dfa:	4798      	blx	r3
    3dfc:	e036      	b.n	3e6c <_usb_ep0_on_tansfer_ok+0xd0>
				/* Ack reception of OUT to replace NAK by a STALL */
				return;
			}
		}
		/* Send IN ZLP to ACK setup request */
		udd_ctrl_send_zlp_in();
    3dfe:	4b23      	ldr	r3, [pc, #140]	; (3e8c <_usb_ep0_on_tansfer_ok+0xf0>)
    3e00:	4798      	blx	r3
    3e02:	e033      	b.n	3e6c <_usb_ep0_on_tansfer_ok+0xd0>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    3e04:	4b1b      	ldr	r3, [pc, #108]	; (3e74 <_usb_ep0_on_tansfer_ok+0xd8>)
    3e06:	899b      	ldrh	r3, [r3, #12]
    3e08:	42a3      	cmp	r3, r4
    3e0a:	d11b      	bne.n	3e44 <_usb_ep0_on_tansfer_ok+0xa8>
		/* Overrun then request a new payload buffer */
		if (!udd_g_ctrlreq.over_under_run) {
    3e0c:	4b19      	ldr	r3, [pc, #100]	; (3e74 <_usb_ep0_on_tansfer_ok+0xd8>)
    3e0e:	695b      	ldr	r3, [r3, #20]
    3e10:	2b00      	cmp	r3, #0
    3e12:	d106      	bne.n	3e22 <_usb_ep0_on_tansfer_ok+0x86>
			/* No callback available to request a new payload buffer
			 * Stall ZLP */
			udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    3e14:	2205      	movs	r2, #5
    3e16:	4b16      	ldr	r3, [pc, #88]	; (3e70 <_usb_ep0_on_tansfer_ok+0xd4>)
    3e18:	701a      	strb	r2, [r3, #0]
			/* Stall all packets on IN & OUT control endpoint */
			udd_ep_set_halt(0);
    3e1a:	2000      	movs	r0, #0
    3e1c:	4b1a      	ldr	r3, [pc, #104]	; (3e88 <_usb_ep0_on_tansfer_ok+0xec>)
    3e1e:	4798      	blx	r3
    3e20:	e024      	b.n	3e6c <_usb_ep0_on_tansfer_ok+0xd0>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    3e22:	4798      	blx	r3
    3e24:	2800      	cmp	r0, #0
    3e26:	d105      	bne.n	3e34 <_usb_ep0_on_tansfer_ok+0x98>
			/* No new payload buffer delivered
			 * Stall ZLP */
			udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    3e28:	2205      	movs	r2, #5
    3e2a:	4b11      	ldr	r3, [pc, #68]	; (3e70 <_usb_ep0_on_tansfer_ok+0xd4>)
    3e2c:	701a      	strb	r2, [r3, #0]
			/* Stall all packets on IN & OUT control endpoint */
			udd_ep_set_halt(0);
    3e2e:	4b16      	ldr	r3, [pc, #88]	; (3e88 <_usb_ep0_on_tansfer_ok+0xec>)
    3e30:	4798      	blx	r3
    3e32:	e01b      	b.n	3e6c <_usb_ep0_on_tansfer_ok+0xd0>
			return;
		}
		/* New payload buffer available
		 * Update number of total data received */
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    3e34:	4913      	ldr	r1, [pc, #76]	; (3e84 <_usb_ep0_on_tansfer_ok+0xe8>)
    3e36:	4a10      	ldr	r2, [pc, #64]	; (3e78 <_usb_ep0_on_tansfer_ok+0xdc>)
    3e38:	8810      	ldrh	r0, [r2, #0]
    3e3a:	880b      	ldrh	r3, [r1, #0]
    3e3c:	18c3      	adds	r3, r0, r3
    3e3e:	800b      	strh	r3, [r1, #0]

		/* Reinitialize reception on payload buffer */
		udd_ctrl_payload_nb_trans = 0;
    3e40:	2300      	movs	r3, #0
    3e42:	8013      	strh	r3, [r2, #0]
	}
	usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    3e44:	4812      	ldr	r0, [pc, #72]	; (3e90 <_usb_ep0_on_tansfer_ok+0xf4>)
    3e46:	2100      	movs	r1, #0
    3e48:	4a0c      	ldr	r2, [pc, #48]	; (3e7c <_usb_ep0_on_tansfer_ok+0xe0>)
    3e4a:	2340      	movs	r3, #64	; 0x40
    3e4c:	4c11      	ldr	r4, [pc, #68]	; (3e94 <_usb_ep0_on_tansfer_ok+0xf8>)
    3e4e:	47a0      	blx	r4
    3e50:	e00c      	b.n	3e6c <_usb_ep0_on_tansfer_ok+0xd0>
 */
static void _usb_ep0_on_tansfer_ok(struct usb_module *module_inst, void * pointer)
{
		if (UDD_EPCTRL_DATA_OUT  == udd_ep_control_state) { /* handshake Out for status stage */
			udd_ctrl_out_received(pointer);
		} else if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) { /* handshake In for status stage */
    3e52:	2b02      	cmp	r3, #2
    3e54:	d102      	bne.n	3e5c <_usb_ep0_on_tansfer_ok+0xc0>
			udd_ctrl_in_sent();
    3e56:	4b10      	ldr	r3, [pc, #64]	; (3e98 <_usb_ep0_on_tansfer_ok+0xfc>)
    3e58:	4798      	blx	r3
    3e5a:	e007      	b.n	3e6c <_usb_ep0_on_tansfer_ok+0xd0>
		} else {
			if (NULL != udd_g_ctrlreq.callback) {
    3e5c:	4b05      	ldr	r3, [pc, #20]	; (3e74 <_usb_ep0_on_tansfer_ok+0xd8>)
    3e5e:	691b      	ldr	r3, [r3, #16]
    3e60:	2b00      	cmp	r3, #0
    3e62:	d000      	beq.n	3e66 <_usb_ep0_on_tansfer_ok+0xca>
				udd_g_ctrlreq.callback();
    3e64:	4798      	blx	r3
			}
			udd_ep_control_state = UDD_EPCTRL_SETUP;
    3e66:	2200      	movs	r2, #0
    3e68:	4b01      	ldr	r3, [pc, #4]	; (3e70 <_usb_ep0_on_tansfer_ok+0xd4>)
    3e6a:	701a      	strb	r2, [r3, #0]
		}
}
    3e6c:	bd38      	pop	{r3, r4, r5, pc}
    3e6e:	46c0      	nop			; (mov r8, r8)
    3e70:	20000748 	.word	0x20000748
    3e74:	20000a80 	.word	0x20000a80
    3e78:	20000746 	.word	0x20000746
    3e7c:	20000a98 	.word	0x20000a98
    3e80:	000087b5 	.word	0x000087b5
    3e84:	200006c8 	.word	0x200006c8
    3e88:	00003d6d 	.word	0x00003d6d
    3e8c:	00003939 	.word	0x00003939
    3e90:	20000918 	.word	0x20000918
    3e94:	00004945 	.word	0x00004945
    3e98:	000039c5 	.word	0x000039c5

00003e9c <udd_ep_clear_halt>:
	udd_ep_abort(ep);
	return true;
}

bool udd_ep_clear_halt(udd_ep_id_t ep)
{
    3e9c:	b538      	push	{r3, r4, r5, lr}
    3e9e:	1c01      	adds	r1, r0, #0
	udd_ep_job_t *ptr_job;
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    3ea0:	230f      	movs	r3, #15
    3ea2:	4003      	ands	r3, r0
		return false;
    3ea4:	2000      	movs	r0, #0
bool udd_ep_clear_halt(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job;
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    3ea6:	2b03      	cmp	r3, #3
    3ea8:	d813      	bhi.n	3ed2 <udd_ep_clear_halt+0x36>
    3eaa:	1c0c      	adds	r4, r1, #0
		return false;
	}
	ptr_job = udd_ep_get_job(ep);
    3eac:	1c08      	adds	r0, r1, #0
    3eae:	4b09      	ldr	r3, [pc, #36]	; (3ed4 <udd_ep_clear_halt+0x38>)
    3eb0:	4798      	blx	r3
    3eb2:	1c05      	adds	r5, r0, #0

	usb_device_endpoint_clear_halt(&usb_device, ep);
    3eb4:	4808      	ldr	r0, [pc, #32]	; (3ed8 <udd_ep_clear_halt+0x3c>)
    3eb6:	1c21      	adds	r1, r4, #0
    3eb8:	4b08      	ldr	r3, [pc, #32]	; (3edc <udd_ep_clear_halt+0x40>)
    3eba:	4798      	blx	r3

	/* If a job is register on clear halt action then execute callback */
	if (ptr_job->busy == true) {
    3ebc:	7cab      	ldrb	r3, [r5, #18]
		ptr_job->busy = false;
		ptr_job->call_nohalt();
	}

	return true;
    3ebe:	2001      	movs	r0, #1
	ptr_job = udd_ep_get_job(ep);

	usb_device_endpoint_clear_halt(&usb_device, ep);

	/* If a job is register on clear halt action then execute callback */
	if (ptr_job->busy == true) {
    3ec0:	07db      	lsls	r3, r3, #31
    3ec2:	d506      	bpl.n	3ed2 <udd_ep_clear_halt+0x36>
		ptr_job->busy = false;
    3ec4:	7cab      	ldrb	r3, [r5, #18]
    3ec6:	2201      	movs	r2, #1
    3ec8:	4393      	bics	r3, r2
    3eca:	74ab      	strb	r3, [r5, #18]
		ptr_job->call_nohalt();
    3ecc:	682b      	ldr	r3, [r5, #0]
    3ece:	4798      	blx	r3
	}

	return true;
    3ed0:	2001      	movs	r0, #1
}
    3ed2:	bd38      	pop	{r3, r4, r5, pc}
    3ed4:	000035c9 	.word	0x000035c9
    3ed8:	20000918 	.word	0x20000918
    3edc:	0000486d 	.word	0x0000486d

00003ee0 <udd_ep_run>:
	usb_device_endpoint_set_halt(&usb_device, USB_EP_DIR_IN);
	usb_device_endpoint_clear_halt(&usb_device, USB_EP_DIR_OUT);
}

bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket, uint8_t * buf, iram_size_t buf_size, udd_callback_trans_t callback)
{
    3ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ee2:	b087      	sub	sp, #28
    3ee4:	1c05      	adds	r5, r0, #0
    3ee6:	9103      	str	r1, [sp, #12]
    3ee8:	9202      	str	r2, [sp, #8]
    3eea:	9301      	str	r3, [sp, #4]
	udd_ep_id_t ep_num;
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep_num = ep & USB_EP_ADDR_MASK;
    3eec:	230f      	movs	r3, #15
    3eee:	4003      	ands	r3, r0
    3ef0:	1c1e      	adds	r6, r3, #0

	if ((USB_DEVICE_MAX_EP < ep_num) || (udd_ep_is_halted(ep))) {
		return false;
    3ef2:	2400      	movs	r4, #0
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep_num = ep & USB_EP_ADDR_MASK;

	if ((USB_DEVICE_MAX_EP < ep_num) || (udd_ep_is_halted(ep))) {
    3ef4:	2b03      	cmp	r3, #3
    3ef6:	d900      	bls.n	3efa <udd_ep_run+0x1a>
    3ef8:	e0c9      	b.n	408e <udd_ep_run+0x1ae>
    3efa:	4b66      	ldr	r3, [pc, #408]	; (4094 <udd_ep_run+0x1b4>)
    3efc:	4798      	blx	r3
    3efe:	1e04      	subs	r4, r0, #0
    3f00:	d000      	beq.n	3f04 <udd_ep_run+0x24>
    3f02:	e0bf      	b.n	4084 <udd_ep_run+0x1a4>
		return false;
	}

	ptr_job = udd_ep_get_job(ep);
    3f04:	1c28      	adds	r0, r5, #0
    3f06:	4b64      	ldr	r3, [pc, #400]	; (4098 <udd_ep_run+0x1b8>)
    3f08:	4798      	blx	r3
    3f0a:	1c07      	adds	r7, r0, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3f0c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3f10:	425a      	negs	r2, r3
    3f12:	4153      	adcs	r3, r2
    3f14:	9305      	str	r3, [sp, #20]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    3f16:	b672      	cpsid	i
    3f18:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3f1c:	2200      	movs	r2, #0
    3f1e:	4b5f      	ldr	r3, [pc, #380]	; (409c <udd_ep_run+0x1bc>)
    3f20:	701a      	strb	r2, [r3, #0]
	return flags;
    3f22:	9a05      	ldr	r2, [sp, #20]

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
    3f24:	7c83      	ldrb	r3, [r0, #18]
    3f26:	07db      	lsls	r3, r3, #31
    3f28:	d509      	bpl.n	3f3e <udd_ep_run+0x5e>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3f2a:	2a00      	cmp	r2, #0
    3f2c:	d100      	bne.n	3f30 <udd_ep_run+0x50>
    3f2e:	e0ae      	b.n	408e <udd_ep_run+0x1ae>
		cpu_irq_enable();
    3f30:	2201      	movs	r2, #1
    3f32:	4b5a      	ldr	r3, [pc, #360]	; (409c <udd_ep_run+0x1bc>)
    3f34:	701a      	strb	r2, [r3, #0]
    3f36:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3f3a:	b662      	cpsie	i
    3f3c:	e0a7      	b.n	408e <udd_ep_run+0x1ae>
		cpu_irq_restore(flags);
		return false; /* Job already on going */
	}
	ptr_job->busy = true;
    3f3e:	7c81      	ldrb	r1, [r0, #18]
    3f40:	2301      	movs	r3, #1
    3f42:	430b      	orrs	r3, r1
    3f44:	7483      	strb	r3, [r0, #18]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3f46:	2a00      	cmp	r2, #0
    3f48:	d005      	beq.n	3f56 <udd_ep_run+0x76>
		cpu_irq_enable();
    3f4a:	2201      	movs	r2, #1
    3f4c:	4b53      	ldr	r3, [pc, #332]	; (409c <udd_ep_run+0x1bc>)
    3f4e:	701a      	strb	r2, [r3, #0]
    3f50:	f3bf 8f5f 	dmb	sy
    3f54:	b662      	cpsie	i
	cpu_irq_restore(flags);

	/* No job running, set up a new one */
	ptr_job->buf = buf;
    3f56:	9b02      	ldr	r3, [sp, #8]
    3f58:	607b      	str	r3, [r7, #4]
	ptr_job->buf_size = buf_size;
    3f5a:	9b01      	ldr	r3, [sp, #4]
    3f5c:	60bb      	str	r3, [r7, #8]
	ptr_job->nb_trans = 0;
    3f5e:	2300      	movs	r3, #0
    3f60:	60fb      	str	r3, [r7, #12]
	ptr_job->call_trans = callback;
    3f62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3f64:	603b      	str	r3, [r7, #0]
	ptr_job->b_shortpacket = b_shortpacket;
    3f66:	2301      	movs	r3, #1
    3f68:	9a03      	ldr	r2, [sp, #12]
    3f6a:	4013      	ands	r3, r2
    3f6c:	005a      	lsls	r2, r3, #1
    3f6e:	7cbb      	ldrb	r3, [r7, #18]
    3f70:	2102      	movs	r1, #2
    3f72:	438b      	bics	r3, r1
	ptr_job->b_use_out_cache_buffer = false;
    3f74:	4313      	orrs	r3, r2
    3f76:	2204      	movs	r2, #4
    3f78:	4393      	bics	r3, r2
    3f7a:	74bb      	strb	r3, [r7, #18]

	/* Initialize value to simulate a empty transfer */
	uint16_t next_trans;

	if (ep & USB_EP_DIR_IN) {
    3f7c:	b26b      	sxtb	r3, r5
    3f7e:	2b00      	cmp	r3, #0
    3f80:	da40      	bge.n	4004 <udd_ep_run+0x124>
		if (0 != ptr_job->buf_size) {
    3f82:	9b01      	ldr	r3, [sp, #4]
    3f84:	2b00      	cmp	r3, #0
    3f86:	d01d      	beq.n	3fc4 <udd_ep_run+0xe4>
			next_trans = ptr_job->buf_size;
    3f88:	466b      	mov	r3, sp
    3f8a:	889c      	ldrh	r4, [r3, #4]
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    3f8c:	4b44      	ldr	r3, [pc, #272]	; (40a0 <udd_ep_run+0x1c0>)
    3f8e:	429c      	cmp	r4, r3
    3f90:	d906      	bls.n	3fa0 <udd_ep_run+0xc0>
				next_trans = UDD_ENDPOINT_MAX_TRANS -
						(UDD_ENDPOINT_MAX_TRANS % ptr_job->ep_size);
    3f92:	8a39      	ldrh	r1, [r7, #16]
    3f94:	1c1c      	adds	r4, r3, #0
    3f96:	1c18      	adds	r0, r3, #0
    3f98:	4b42      	ldr	r3, [pc, #264]	; (40a4 <udd_ep_run+0x1c4>)
    3f9a:	4798      	blx	r3

	if (ep & USB_EP_DIR_IN) {
		if (0 != ptr_job->buf_size) {
			next_trans = ptr_job->buf_size;
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
				next_trans = UDD_ENDPOINT_MAX_TRANS -
    3f9c:	1a63      	subs	r3, r4, r1
    3f9e:	b29c      	uxth	r4, r3
						(UDD_ENDPOINT_MAX_TRANS % ptr_job->ep_size);
			}
			ptr_job->b_shortpacket = ptr_job->b_shortpacket &&
    3fa0:	7cba      	ldrb	r2, [r7, #18]
    3fa2:	2300      	movs	r3, #0
    3fa4:	0792      	lsls	r2, r2, #30
    3fa6:	d506      	bpl.n	3fb6 <udd_ep_run+0xd6>
					(0 == (next_trans % ptr_job->ep_size));
    3fa8:	8a39      	ldrh	r1, [r7, #16]
    3faa:	1c20      	adds	r0, r4, #0
    3fac:	4b3e      	ldr	r3, [pc, #248]	; (40a8 <udd_ep_run+0x1c8>)
    3fae:	4798      	blx	r3
			next_trans = ptr_job->buf_size;
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
				next_trans = UDD_ENDPOINT_MAX_TRANS -
						(UDD_ENDPOINT_MAX_TRANS % ptr_job->ep_size);
			}
			ptr_job->b_shortpacket = ptr_job->b_shortpacket &&
    3fb0:	b289      	uxth	r1, r1
    3fb2:	424b      	negs	r3, r1
    3fb4:	414b      	adcs	r3, r1
    3fb6:	005b      	lsls	r3, r3, #1
    3fb8:	7cba      	ldrb	r2, [r7, #18]
    3fba:	2102      	movs	r1, #2
    3fbc:	438a      	bics	r2, r1
    3fbe:	4313      	orrs	r3, r2
    3fc0:	74bb      	strb	r3, [r7, #18]
    3fc2:	e015      	b.n	3ff0 <udd_ep_run+0x110>
					(0 == (next_trans % ptr_job->ep_size));
		} else if (true == ptr_job->b_shortpacket) {
    3fc4:	7cbb      	ldrb	r3, [r7, #18]
    3fc6:	079b      	lsls	r3, r3, #30
    3fc8:	d505      	bpl.n	3fd6 <udd_ep_run+0xf6>
			ptr_job->b_shortpacket = false; /* avoid to send zero length packet again */
    3fca:	7cbb      	ldrb	r3, [r7, #18]
    3fcc:	2202      	movs	r2, #2
    3fce:	4393      	bics	r3, r2
    3fd0:	74bb      	strb	r3, [r7, #18]
			next_trans = 0;
    3fd2:	2400      	movs	r4, #0
    3fd4:	e00c      	b.n	3ff0 <udd_ep_run+0x110>
		} else {
			ptr_job->busy = false;
    3fd6:	7cbb      	ldrb	r3, [r7, #18]
    3fd8:	2201      	movs	r2, #1
    3fda:	4393      	bics	r3, r2
    3fdc:	74bb      	strb	r3, [r7, #18]
			if (NULL != ptr_job->call_trans) {
    3fde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3fe0:	2b00      	cmp	r3, #0
    3fe2:	d051      	beq.n	4088 <udd_ep_run+0x1a8>
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
    3fe4:	2000      	movs	r0, #0
    3fe6:	2100      	movs	r1, #0
    3fe8:	1c2a      	adds	r2, r5, #0
    3fea:	4798      	blx	r3
			}
			return true;
    3fec:	2401      	movs	r4, #1
    3fee:	e04e      	b.n	408e <udd_ep_run+0x1ae>
		}
		return (STATUS_OK ==
				usb_device_endpoint_write_buffer_job(&usb_device,
    3ff0:	482e      	ldr	r0, [pc, #184]	; (40ac <udd_ep_run+0x1cc>)
    3ff2:	1c31      	adds	r1, r6, #0
    3ff4:	9a02      	ldr	r2, [sp, #8]
    3ff6:	1c23      	adds	r3, r4, #0
    3ff8:	4c2d      	ldr	r4, [pc, #180]	; (40b0 <udd_ep_run+0x1d0>)
    3ffa:	47a0      	blx	r4
			if (NULL != ptr_job->call_trans) {
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
			}
			return true;
		}
		return (STATUS_OK ==
    3ffc:	4244      	negs	r4, r0
    3ffe:	4144      	adcs	r4, r0
    4000:	b2e4      	uxtb	r4, r4
    4002:	e044      	b.n	408e <udd_ep_run+0x1ae>
				usb_device_endpoint_write_buffer_job(&usb_device,
						ep_num,&ptr_job->buf[0],next_trans));
	} else {
		if (0 != ptr_job->buf_size) {
    4004:	9b01      	ldr	r3, [sp, #4]
    4006:	2b00      	cmp	r3, #0
    4008:	d02f      	beq.n	406a <udd_ep_run+0x18a>
			next_trans = ptr_job->buf_size;
    400a:	466b      	mov	r3, sp
    400c:	889c      	ldrh	r4, [r3, #4]
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    400e:	4b24      	ldr	r3, [pc, #144]	; (40a0 <udd_ep_run+0x1c0>)
    4010:	429c      	cmp	r4, r3
    4012:	d907      	bls.n	4024 <udd_ep_run+0x144>
				/* The USB hardware support a maximum transfer size
				 * of UDD_ENDPOINT_MAX_TRANS Bytes */
				next_trans = UDD_ENDPOINT_MAX_TRANS -
						(UDD_ENDPOINT_MAX_TRANS % ptr_job->ep_size);
    4014:	8a39      	ldrh	r1, [r7, #16]
    4016:	1c1c      	adds	r4, r3, #0
    4018:	1c18      	adds	r0, r3, #0
    401a:	4b22      	ldr	r3, [pc, #136]	; (40a4 <udd_ep_run+0x1c4>)
    401c:	4798      	blx	r3
		if (0 != ptr_job->buf_size) {
			next_trans = ptr_job->buf_size;
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
				/* The USB hardware support a maximum transfer size
				 * of UDD_ENDPOINT_MAX_TRANS Bytes */
				next_trans = UDD_ENDPOINT_MAX_TRANS -
    401e:	1a63      	subs	r3, r4, r1
    4020:	b29c      	uxth	r4, r3
    4022:	e005      	b.n	4030 <udd_ep_run+0x150>
						(UDD_ENDPOINT_MAX_TRANS % ptr_job->ep_size);
			} else {
				next_trans -= next_trans % ptr_job->ep_size;
    4024:	8a39      	ldrh	r1, [r7, #16]
    4026:	1c20      	adds	r0, r4, #0
    4028:	4b1f      	ldr	r3, [pc, #124]	; (40a8 <udd_ep_run+0x1c8>)
    402a:	4798      	blx	r3
    402c:	1a63      	subs	r3, r4, r1
    402e:	b29c      	uxth	r4, r3
			}
			if (next_trans < ptr_job->ep_size) {
    4030:	8a3b      	ldrh	r3, [r7, #16]
    4032:	429c      	cmp	r4, r3
    4034:	d20f      	bcs.n	4056 <udd_ep_run+0x176>
				ptr_job->b_use_out_cache_buffer = true;
    4036:	7cb9      	ldrb	r1, [r7, #18]
    4038:	2204      	movs	r2, #4
    403a:	430a      	orrs	r2, r1
    403c:	74ba      	strb	r2, [r7, #18]
				return (STATUS_OK ==
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
								udd_ep_out_cache_buffer[ep_num - 1],
    403e:	1e72      	subs	r2, r6, #1
    4040:	0192      	lsls	r2, r2, #6
    4042:	491c      	ldr	r1, [pc, #112]	; (40b4 <udd_ep_run+0x1d4>)
    4044:	1852      	adds	r2, r2, r1
				next_trans -= next_trans % ptr_job->ep_size;
			}
			if (next_trans < ptr_job->ep_size) {
				ptr_job->b_use_out_cache_buffer = true;
				return (STATUS_OK ==
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
    4046:	4819      	ldr	r0, [pc, #100]	; (40ac <udd_ep_run+0x1cc>)
    4048:	1c31      	adds	r1, r6, #0
    404a:	4c1b      	ldr	r4, [pc, #108]	; (40b8 <udd_ep_run+0x1d8>)
    404c:	47a0      	blx	r4
			} else {
				next_trans -= next_trans % ptr_job->ep_size;
			}
			if (next_trans < ptr_job->ep_size) {
				ptr_job->b_use_out_cache_buffer = true;
				return (STATUS_OK ==
    404e:	4244      	negs	r4, r0
    4050:	4144      	adcs	r4, r0
    4052:	b2e4      	uxtb	r4, r4
    4054:	e01b      	b.n	408e <udd_ep_run+0x1ae>
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
								udd_ep_out_cache_buffer[ep_num - 1],
								ptr_job->ep_size));
			} else {
				return (STATUS_OK ==
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
    4056:	4815      	ldr	r0, [pc, #84]	; (40ac <udd_ep_run+0x1cc>)
    4058:	1c31      	adds	r1, r6, #0
    405a:	9a02      	ldr	r2, [sp, #8]
    405c:	1c23      	adds	r3, r4, #0
    405e:	4c16      	ldr	r4, [pc, #88]	; (40b8 <udd_ep_run+0x1d8>)
    4060:	47a0      	blx	r4
				return (STATUS_OK ==
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
								udd_ep_out_cache_buffer[ep_num - 1],
								ptr_job->ep_size));
			} else {
				return (STATUS_OK ==
    4062:	4244      	negs	r4, r0
    4064:	4144      	adcs	r4, r0
    4066:	b2e4      	uxtb	r4, r4
    4068:	e011      	b.n	408e <udd_ep_run+0x1ae>
						usb_device_endpoint_read_buffer_job(&usb_device, ep_num,
								&ptr_job->buf[0],next_trans));
			}
		} else {
			ptr_job->busy = false;
    406a:	7cbb      	ldrb	r3, [r7, #18]
    406c:	2201      	movs	r2, #1
    406e:	4393      	bics	r3, r2
    4070:	74bb      	strb	r3, [r7, #18]
			if (NULL != ptr_job->call_trans) {
    4072:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4074:	2b00      	cmp	r3, #0
    4076:	d009      	beq.n	408c <udd_ep_run+0x1ac>
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
    4078:	2000      	movs	r0, #0
    407a:	2100      	movs	r1, #0
    407c:	1c2a      	adds	r2, r5, #0
    407e:	4798      	blx	r3
			}
			return true;
    4080:	2401      	movs	r4, #1
    4082:	e004      	b.n	408e <udd_ep_run+0x1ae>
	irqflags_t flags;

	ep_num = ep & USB_EP_ADDR_MASK;

	if ((USB_DEVICE_MAX_EP < ep_num) || (udd_ep_is_halted(ep))) {
		return false;
    4084:	2400      	movs	r4, #0
    4086:	e002      	b.n	408e <udd_ep_run+0x1ae>
		} else {
			ptr_job->busy = false;
			if (NULL != ptr_job->call_trans) {
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
			}
			return true;
    4088:	2401      	movs	r4, #1
    408a:	e000      	b.n	408e <udd_ep_run+0x1ae>
		} else {
			ptr_job->busy = false;
			if (NULL != ptr_job->call_trans) {
				ptr_job->call_trans(UDD_EP_TRANSFER_OK, 0, ep);
			}
			return true;
    408c:	2401      	movs	r4, #1
		}
	}
}
    408e:	1c20      	adds	r0, r4, #0
    4090:	b007      	add	sp, #28
    4092:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4094:	00003d59 	.word	0x00003d59
    4098:	000035c9 	.word	0x000035c9
    409c:	200000e8 	.word	0x200000e8
    40a0:	00001fff 	.word	0x00001fff
    40a4:	00006531 	.word	0x00006531
    40a8:	00006351 	.word	0x00006351
    40ac:	20000918 	.word	0x20000918
    40b0:	000048f5 	.word	0x000048f5
    40b4:	20000858 	.word	0x20000858
    40b8:	00004945 	.word	0x00004945

000040bc <udd_set_address>:
 * \param module_inst Pointer to USB device module instance
 * \param address     USB device address value
 */
static inline void usb_device_set_address(struct usb_module *module_inst, uint8_t address)
{
	module_inst->hw->DEVICE.DADD.reg = USB_DEVICE_DADD_ADDEN | address;
    40bc:	4b02      	ldr	r3, [pc, #8]	; (40c8 <udd_set_address+0xc>)
    40be:	681a      	ldr	r2, [r3, #0]
    40c0:	2380      	movs	r3, #128	; 0x80
    40c2:	4318      	orrs	r0, r3
    40c4:	7290      	strb	r0, [r2, #10]

void udd_set_address(uint8_t address)
{
	usb_device_set_address(&usb_device,address);
}
    40c6:	4770      	bx	lr
    40c8:	20000918 	.word	0x20000918

000040cc <udd_getaddress>:
 * \param module_inst Pointer to USB device module instance
 * \return USB device address value.
 */
static inline uint8_t usb_device_get_address(struct usb_module *module_inst)
{
	return ((uint8_t)(module_inst->hw->DEVICE.DADD.bit.DADD));
    40cc:	4b02      	ldr	r3, [pc, #8]	; (40d8 <udd_getaddress+0xc>)
    40ce:	681b      	ldr	r3, [r3, #0]
    40d0:	7a9b      	ldrb	r3, [r3, #10]
    40d2:	207f      	movs	r0, #127	; 0x7f
    40d4:	4018      	ands	r0, r3

uint8_t udd_getaddress(void)
{
	return usb_device_get_address(&usb_device);
}
    40d6:	4770      	bx	lr
    40d8:	20000918 	.word	0x20000918

000040dc <udd_send_remotewakeup>:

void udd_send_remotewakeup(void)
{
    40dc:	b508      	push	{r3, lr}
#else
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)

		/* In USB recovery mode the status is not checked */
		if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    40de:	4b12      	ldr	r3, [pc, #72]	; (4128 <udd_send_remotewakeup+0x4c>)
    40e0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    40e2:	069b      	lsls	r3, r3, #26
    40e4:	d406      	bmi.n	40f4 <udd_send_remotewakeup+0x18>
			while((SYSCTRL->PCLKSR.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    40e6:	4910      	ldr	r1, [pc, #64]	; (4128 <udd_send_remotewakeup+0x4c>)
    40e8:	22d0      	movs	r2, #208	; 0xd0
    40ea:	68cb      	ldr	r3, [r1, #12]
    40ec:	4013      	ands	r3, r2
    40ee:	2bd0      	cmp	r3, #208	; 0xd0
    40f0:	d1fb      	bne.n	40ea <udd_send_remotewakeup+0xe>
    40f2:	e004      	b.n	40fe <udd_send_remotewakeup+0x22>
		} else {
			while((SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) != SYSCTRL_PCLKSR_DFLLRDY);
    40f4:	490c      	ldr	r1, [pc, #48]	; (4128 <udd_send_remotewakeup+0x4c>)
    40f6:	2210      	movs	r2, #16
    40f8:	68cb      	ldr	r3, [r1, #12]
    40fa:	421a      	tst	r2, r3
    40fc:	d0fc      	beq.n	40f8 <udd_send_remotewakeup+0x1c>

void udd_send_remotewakeup(void)
{
	uint32_t try = 5;
	udd_wait_clock_ready();
	udd_sleep_mode(UDD_STATE_IDLE);
    40fe:	2003      	movs	r0, #3
    4100:	4b0a      	ldr	r3, [pc, #40]	; (412c <udd_send_remotewakeup+0x50>)
    4102:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	return module_inst->hw->DEVICE.FSMSTATUS.reg;
    4104:	4b0a      	ldr	r3, [pc, #40]	; (4130 <udd_send_remotewakeup+0x54>)
    4106:	681a      	ldr	r2, [r3, #0]
    4108:	7b53      	ldrb	r3, [r2, #13]
	while(2 != usb_get_state_machine_status(&usb_device) && try --) {
    410a:	2b02      	cmp	r3, #2
    410c:	d00b      	beq.n	4126 <udd_send_remotewakeup+0x4a>
    410e:	2105      	movs	r1, #5
 *
 * \param module_inst Pointer to USB device module instance
 */
static inline void usb_device_send_remote_wake_up(struct usb_module *module_inst)
{
	module_inst->hw->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_UPRSM;
    4110:	2002      	movs	r0, #2
    4112:	8913      	ldrh	r3, [r2, #8]
    4114:	4303      	orrs	r3, r0
    4116:	b29b      	uxth	r3, r3
    4118:	8113      	strh	r3, [r2, #8]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	return module_inst->hw->DEVICE.FSMSTATUS.reg;
    411a:	7b53      	ldrb	r3, [r2, #13]
    411c:	2b02      	cmp	r3, #2
    411e:	d002      	beq.n	4126 <udd_send_remotewakeup+0x4a>
    4120:	3901      	subs	r1, #1
    4122:	2900      	cmp	r1, #0
    4124:	d1f5      	bne.n	4112 <udd_send_remotewakeup+0x36>
		usb_device_send_remote_wake_up(&usb_device);
	}
}
    4126:	bd08      	pop	{r3, pc}
    4128:	40000800 	.word	0x40000800
    412c:	0000350d 	.word	0x0000350d
    4130:	20000918 	.word	0x20000918

00004134 <udd_set_setup_payload>:

void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
    4134:	4b01      	ldr	r3, [pc, #4]	; (413c <udd_set_setup_payload+0x8>)
    4136:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
    4138:	8199      	strh	r1, [r3, #12]
}
    413a:	4770      	bx	lr
    413c:	20000a80 	.word	0x20000a80

00004140 <udd_detach>:
	UDC_RESUME_EVENT();
#endif
}

void udd_detach(void)
{
    4140:	b508      	push	{r3, lr}
 *
 * \param module_inst Pointer to USB device module instance
 */
static inline void usb_device_detach(struct usb_module *module_inst)
{
	module_inst->hw->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_DETACH;
    4142:	4b05      	ldr	r3, [pc, #20]	; (4158 <udd_detach+0x18>)
    4144:	681a      	ldr	r2, [r3, #0]
    4146:	8911      	ldrh	r1, [r2, #8]
    4148:	2301      	movs	r3, #1
    414a:	430b      	orrs	r3, r1
    414c:	8113      	strh	r3, [r2, #8]
	usb_device_detach(&usb_device);
	udd_sleep_mode(UDD_STATE_SUSPEND);
    414e:	2001      	movs	r0, #1
    4150:	4b02      	ldr	r3, [pc, #8]	; (415c <udd_detach+0x1c>)
    4152:	4798      	blx	r3
}
    4154:	bd08      	pop	{r3, pc}
    4156:	46c0      	nop			; (mov r8, r8)
    4158:	20000918 	.word	0x20000918
    415c:	0000350d 	.word	0x0000350d

00004160 <udd_attach>:

void udd_attach(void)
{
    4160:	b570      	push	{r4, r5, r6, lr}
	udd_sleep_mode(UDD_STATE_IDLE);
    4162:	2003      	movs	r0, #3
    4164:	4b16      	ldr	r3, [pc, #88]	; (41c0 <udd_attach+0x60>)
    4166:	4798      	blx	r3
 *
 * \param module_inst Pointer to USB device module instance
 */
static inline void usb_device_attach(struct usb_module *module_inst)
{
	module_inst->hw->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    4168:	4c16      	ldr	r4, [pc, #88]	; (41c4 <udd_attach+0x64>)
    416a:	6822      	ldr	r2, [r4, #0]
    416c:	8913      	ldrh	r3, [r2, #8]
    416e:	2101      	movs	r1, #1
    4170:	438b      	bics	r3, r1
    4172:	8113      	strh	r3, [r2, #8]
	usb_device_attach(&usb_device);

	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND, _usb_on_suspend);
    4174:	1c20      	adds	r0, r4, #0
    4176:	3103      	adds	r1, #3
    4178:	4a13      	ldr	r2, [pc, #76]	; (41c8 <udd_attach+0x68>)
    417a:	4e14      	ldr	r6, [pc, #80]	; (41cc <udd_attach+0x6c>)
    417c:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_SOF, _usb_on_sof_notify);
    417e:	1c20      	adds	r0, r4, #0
    4180:	2100      	movs	r1, #0
    4182:	4a13      	ldr	r2, [pc, #76]	; (41d0 <udd_attach+0x70>)
    4184:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_RESET, _usb_on_bus_reset);
    4186:	1c20      	adds	r0, r4, #0
    4188:	2101      	movs	r1, #1
    418a:	4a12      	ldr	r2, [pc, #72]	; (41d4 <udd_attach+0x74>)
    418c:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP, _usb_on_wakeup);
    418e:	1c20      	adds	r0, r4, #0
    4190:	2102      	movs	r1, #2
    4192:	4a11      	ldr	r2, [pc, #68]	; (41d8 <udd_attach+0x78>)
    4194:	47b0      	blx	r6

	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    4196:	1c20      	adds	r0, r4, #0
    4198:	2104      	movs	r1, #4
    419a:	4d10      	ldr	r5, [pc, #64]	; (41dc <udd_attach+0x7c>)
    419c:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SOF);
    419e:	1c20      	adds	r0, r4, #0
    41a0:	2100      	movs	r1, #0
    41a2:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_RESET);
    41a4:	1c20      	adds	r0, r4, #0
    41a6:	2101      	movs	r1, #1
    41a8:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    41aa:	1c20      	adds	r0, r4, #0
    41ac:	2102      	movs	r1, #2
    41ae:	47a8      	blx	r5
#ifdef  USB_DEVICE_LPM_SUPPORT
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP, _usb_device_lpm_suspend);
    41b0:	1c20      	adds	r0, r4, #0
    41b2:	2106      	movs	r1, #6
    41b4:	4a0a      	ldr	r2, [pc, #40]	; (41e0 <udd_attach+0x80>)
    41b6:	47b0      	blx	r6
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    41b8:	1c20      	adds	r0, r4, #0
    41ba:	2106      	movs	r1, #6
    41bc:	47a8      	blx	r5
#endif
}
    41be:	bd70      	pop	{r4, r5, r6, pc}
    41c0:	0000350d 	.word	0x0000350d
    41c4:	20000918 	.word	0x20000918
    41c8:	00003b65 	.word	0x00003b65
    41cc:	00004319 	.word	0x00004319
    41d0:	00003b51 	.word	0x00003b51
    41d4:	00003889 	.word	0x00003889
    41d8:	00003819 	.word	0x00003819
    41dc:	00004339 	.word	0x00004339
    41e0:	000037c1 	.word	0x000037c1

000041e4 <_uhd_vbus_handler>:
/**
 * \internal
 * \brief USB VBUS pin change handler
 */
static void _uhd_vbus_handler(void)
{
    41e4:	b508      	push	{r3, lr}
	extint_chan_disable_callback(USB_VBUS_EIC_LINE,
    41e6:	200e      	movs	r0, #14
    41e8:	2100      	movs	r1, #0
    41ea:	4b08      	ldr	r3, [pc, #32]	; (420c <_uhd_vbus_handler+0x28>)
    41ec:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    41ee:	4b08      	ldr	r3, [pc, #32]	; (4210 <_uhd_vbus_handler+0x2c>)
    41f0:	6a1b      	ldr	r3, [r3, #32]
			EXTINT_CALLBACK_TYPE_DETECT);
# ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	if (is_usb_vbus_high()) {
    41f2:	045b      	lsls	r3, r3, #17
    41f4:	d502      	bpl.n	41fc <_uhd_vbus_handler+0x18>
		udd_attach();
    41f6:	4b07      	ldr	r3, [pc, #28]	; (4214 <_uhd_vbus_handler+0x30>)
    41f8:	4798      	blx	r3
    41fa:	e001      	b.n	4200 <_uhd_vbus_handler+0x1c>
	} else {
		udd_detach();
    41fc:	4b06      	ldr	r3, [pc, #24]	; (4218 <_uhd_vbus_handler+0x34>)
    41fe:	4798      	blx	r3
	}
# endif
# ifdef UDC_VBUS_EVENT
	UDC_VBUS_EVENT(is_usb_vbus_high());
# endif
	extint_chan_enable_callback(USB_VBUS_EIC_LINE,
    4200:	200e      	movs	r0, #14
    4202:	2100      	movs	r1, #0
    4204:	4b05      	ldr	r3, [pc, #20]	; (421c <_uhd_vbus_handler+0x38>)
    4206:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    4208:	bd08      	pop	{r3, pc}
    420a:	46c0      	nop			; (mov r8, r8)
    420c:	00001831 	.word	0x00001831
    4210:	41004400 	.word	0x41004400
    4214:	00004161 	.word	0x00004161
    4218:	00004141 	.word	0x00004141
    421c:	00001811 	.word	0x00001811

00004220 <udd_enable>:
	return false;
#endif
}

void udd_enable(void)
{
    4220:	b570      	push	{r4, r5, r6, lr}
    4222:	b086      	sub	sp, #24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4224:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4228:	425a      	negs	r2, r3
    422a:	4153      	adcs	r3, r2
    422c:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    422e:	b672      	cpsid	i
    4230:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4234:	2600      	movs	r6, #0
    4236:	4b29      	ldr	r3, [pc, #164]	; (42dc <udd_enable+0xbc>)
    4238:	701e      	strb	r6, [r3, #0]
	return flags;
    423a:	9d01      	ldr	r5, [sp, #4]
	}
#endif
	struct usb_config config_usb;

	/* USB Module configuration */
	usb_get_config_defaults(&config_usb);
    423c:	ac05      	add	r4, sp, #20
    423e:	1c20      	adds	r0, r4, #0
    4240:	4b27      	ldr	r3, [pc, #156]	; (42e0 <udd_enable+0xc0>)
    4242:	4798      	blx	r3
	config_usb.source_generator = UDD_CLOCK_GEN;
    4244:	70a6      	strb	r6, [r4, #2]
	usb_init(&usb_device, USB, &config_usb);
    4246:	4e27      	ldr	r6, [pc, #156]	; (42e4 <udd_enable+0xc4>)
    4248:	1c30      	adds	r0, r6, #0
    424a:	4927      	ldr	r1, [pc, #156]	; (42e8 <udd_enable+0xc8>)
    424c:	1c22      	adds	r2, r4, #0
    424e:	4b27      	ldr	r3, [pc, #156]	; (42ec <udd_enable+0xcc>)
    4250:	4798      	blx	r3

	/* USB Module Enable */
	usb_enable(&usb_device);
    4252:	1c30      	adds	r0, r6, #0
    4254:	4b26      	ldr	r3, [pc, #152]	; (42f0 <udd_enable+0xd0>)
    4256:	4798      	blx	r3
#else
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)

		/* In USB recovery mode the status is not checked */
		if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    4258:	4b26      	ldr	r3, [pc, #152]	; (42f4 <udd_enable+0xd4>)
    425a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    425c:	069b      	lsls	r3, r3, #26
    425e:	d406      	bmi.n	426e <udd_enable+0x4e>
			while((SYSCTRL->PCLKSR.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    4260:	4924      	ldr	r1, [pc, #144]	; (42f4 <udd_enable+0xd4>)
    4262:	22d0      	movs	r2, #208	; 0xd0
    4264:	68cb      	ldr	r3, [r1, #12]
    4266:	4013      	ands	r3, r2
    4268:	2bd0      	cmp	r3, #208	; 0xd0
    426a:	d1fb      	bne.n	4264 <udd_enable+0x44>
    426c:	e004      	b.n	4278 <udd_enable+0x58>
		} else {
			while((SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) != SYSCTRL_PCLKSR_DFLLRDY);
    426e:	4921      	ldr	r1, [pc, #132]	; (42f4 <udd_enable+0xd4>)
    4270:	2210      	movs	r2, #16
    4272:	68cb      	ldr	r3, [r1, #12]
    4274:	421a      	tst	r2, r3
    4276:	d0fc      	beq.n	4272 <udd_enable+0x52>
	usb_enable(&usb_device);

	/* Check clock after enable module, request the clock */
	udd_wait_clock_ready();

	udd_sleep_mode(UDD_STATE_SUSPEND);
    4278:	2001      	movs	r0, #1
    427a:	4b1f      	ldr	r3, [pc, #124]	; (42f8 <udd_enable+0xd8>)
    427c:	4798      	blx	r3
static void _usb_vbus_config(void)
{

	/* Initialize EIC for vbus checking */
	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    427e:	ac02      	add	r4, sp, #8
    4280:	1c20      	adds	r0, r4, #0
    4282:	4b1e      	ldr	r3, [pc, #120]	; (42fc <udd_enable+0xdc>)
    4284:	4798      	blx	r3

	eint_chan_conf.gpio_pin           = USB_VBUS_PIN;
    4286:	230e      	movs	r3, #14
    4288:	9302      	str	r3, [sp, #8]
	eint_chan_conf.gpio_pin_mux       = USB_VBUS_EIC_MUX;
    428a:	2300      	movs	r3, #0
    428c:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_NONE;
    428e:	7223      	strb	r3, [r4, #8]
	eint_chan_conf.detection_criteria = EXTINT_DETECT_BOTH;
    4290:	3303      	adds	r3, #3
    4292:	72e3      	strb	r3, [r4, #11]
	eint_chan_conf.filter_input_signal = true;
    4294:	3b02      	subs	r3, #2
    4296:	72a3      	strb	r3, [r4, #10]

	extint_chan_disable_callback(USB_VBUS_EIC_LINE,
    4298:	200e      	movs	r0, #14
    429a:	2100      	movs	r1, #0
    429c:	4b18      	ldr	r3, [pc, #96]	; (4300 <udd_enable+0xe0>)
    429e:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_set_config(USB_VBUS_EIC_LINE, &eint_chan_conf);
    42a0:	200e      	movs	r0, #14
    42a2:	1c21      	adds	r1, r4, #0
    42a4:	4b17      	ldr	r3, [pc, #92]	; (4304 <udd_enable+0xe4>)
    42a6:	4798      	blx	r3
	extint_register_callback(_uhd_vbus_handler,
    42a8:	4817      	ldr	r0, [pc, #92]	; (4308 <udd_enable+0xe8>)
    42aa:	210e      	movs	r1, #14
    42ac:	2200      	movs	r2, #0
    42ae:	4b17      	ldr	r3, [pc, #92]	; (430c <udd_enable+0xec>)
    42b0:	4798      	blx	r3
			USB_VBUS_EIC_LINE,
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(USB_VBUS_EIC_LINE,
    42b2:	200e      	movs	r0, #14
    42b4:	2100      	movs	r1, #0
    42b6:	4b16      	ldr	r3, [pc, #88]	; (4310 <udd_enable+0xf0>)
    42b8:	4798      	blx	r3
    42ba:	4b16      	ldr	r3, [pc, #88]	; (4314 <udd_enable+0xf4>)
    42bc:	6a1b      	ldr	r3, [r3, #32]

	udd_sleep_mode(UDD_STATE_SUSPEND);

#if USB_VBUS_EIC
	_usb_vbus_config();
	if (is_usb_vbus_high()) {
    42be:	045b      	lsls	r3, r3, #17
    42c0:	d501      	bpl.n	42c6 <udd_enable+0xa6>
		/* USB Attach */
		_uhd_vbus_handler();
    42c2:	4b11      	ldr	r3, [pc, #68]	; (4308 <udd_enable+0xe8>)
    42c4:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    42c6:	2d00      	cmp	r5, #0
    42c8:	d005      	beq.n	42d6 <udd_enable+0xb6>
		cpu_irq_enable();
    42ca:	2201      	movs	r2, #1
    42cc:	4b03      	ldr	r3, [pc, #12]	; (42dc <udd_enable+0xbc>)
    42ce:	701a      	strb	r2, [r3, #0]
    42d0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    42d4:	b662      	cpsie	i
	udd_attach();
# endif
#endif

	cpu_irq_restore(flags);
}
    42d6:	b006      	add	sp, #24
    42d8:	bd70      	pop	{r4, r5, r6, pc}
    42da:	46c0      	nop			; (mov r8, r8)
    42dc:	200000e8 	.word	0x200000e8
    42e0:	00004f75 	.word	0x00004f75
    42e4:	20000918 	.word	0x20000918
    42e8:	41005000 	.word	0x41005000
    42ec:	00004f85 	.word	0x00004f85
    42f0:	000049c1 	.word	0x000049c1
    42f4:	40000800 	.word	0x40000800
    42f8:	0000350d 	.word	0x0000350d
    42fc:	0000193d 	.word	0x0000193d
    4300:	00001831 	.word	0x00001831
    4304:	00001951 	.word	0x00001951
    4308:	000041e5 	.word	0x000041e5
    430c:	000017e5 	.word	0x000017e5
    4310:	00001811 	.word	0x00001811
    4314:	41004400 	.word	0x41004400

00004318 <usb_device_register_callback>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(callback_func);

	/* Register callback function */
	module_inst->device_callback[callback_type] = callback_func;
    4318:	1c0b      	adds	r3, r1, #0
    431a:	332e      	adds	r3, #46	; 0x2e
    431c:	009b      	lsls	r3, r3, #2
    431e:	501a      	str	r2, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module_inst->device_registered_callback_mask |= _usb_device_irq_bits[callback_type];
    4320:	0049      	lsls	r1, r1, #1
    4322:	22aa      	movs	r2, #170	; 0xaa
    4324:	0052      	lsls	r2, r2, #1
    4326:	4b03      	ldr	r3, [pc, #12]	; (4334 <usb_device_register_callback+0x1c>)
    4328:	5ac9      	ldrh	r1, [r1, r3]
    432a:	5a83      	ldrh	r3, [r0, r2]
    432c:	430b      	orrs	r3, r1
    432e:	5283      	strh	r3, [r0, r2]

	return STATUS_OK;
}
    4330:	2000      	movs	r0, #0
    4332:	4770      	bx	lr
    4334:	000089d4 	.word	0x000089d4

00004338 <usb_device_enable_callback>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* clear related flag */
	module_inst->hw->DEVICE.INTFLAG.reg = _usb_device_irq_bits[callback_type];
    4338:	0049      	lsls	r1, r1, #1
    433a:	4b06      	ldr	r3, [pc, #24]	; (4354 <usb_device_enable_callback+0x1c>)
    433c:	5acb      	ldrh	r3, [r1, r3]
    433e:	6802      	ldr	r2, [r0, #0]
    4340:	8393      	strh	r3, [r2, #28]

	/* Enable callback */
	module_inst->device_enabled_callback_mask |= _usb_device_irq_bits[callback_type];
    4342:	21ab      	movs	r1, #171	; 0xab
    4344:	0049      	lsls	r1, r1, #1
    4346:	5a42      	ldrh	r2, [r0, r1]
    4348:	431a      	orrs	r2, r3
    434a:	5242      	strh	r2, [r0, r1]

	module_inst->hw->DEVICE.INTENSET.reg = _usb_device_irq_bits[callback_type];
    434c:	6802      	ldr	r2, [r0, #0]
    434e:	8313      	strh	r3, [r2, #24]

	return STATUS_OK;
}
    4350:	2000      	movs	r0, #0
    4352:	4770      	bx	lr
    4354:	000089d4 	.word	0x000089d4

00004358 <usb_device_disable_callback>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Disable callback */
	module_inst->device_enabled_callback_mask &= ~_usb_device_irq_bits[callback_type];
    4358:	0049      	lsls	r1, r1, #1
    435a:	4b05      	ldr	r3, [pc, #20]	; (4370 <usb_device_disable_callback+0x18>)
    435c:	5aca      	ldrh	r2, [r1, r3]
    435e:	21ab      	movs	r1, #171	; 0xab
    4360:	0049      	lsls	r1, r1, #1
    4362:	5a43      	ldrh	r3, [r0, r1]
    4364:	4393      	bics	r3, r2
    4366:	5243      	strh	r3, [r0, r1]

	module_inst->hw->DEVICE.INTENCLR.reg = _usb_device_irq_bits[callback_type];
    4368:	6803      	ldr	r3, [r0, #0]
    436a:	829a      	strh	r2, [r3, #20]

	return STATUS_OK;
}
    436c:	2000      	movs	r0, #0
    436e:	4770      	bx	lr
    4370:	000089d4 	.word	0x000089d4

00004374 <usb_device_endpoint_register_callback>:
 */
enum status_code usb_device_endpoint_register_callback(
		struct usb_module *module_inst, uint8_t ep_num,
		enum usb_device_endpoint_callback callback_type,
		usb_device_endpoint_callback_t callback_func)
{
    4374:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(ep_num < USB_EPT_NUM);
	Assert(callback_func);

	/* Register callback function */
	module_inst->device_endpoint_callback[ep_num][callback_type] = callback_func;
    4376:	008c      	lsls	r4, r1, #2
    4378:	18a4      	adds	r4, r4, r2
    437a:	3434      	adds	r4, #52	; 0x34
    437c:	00a4      	lsls	r4, r4, #2
    437e:	1904      	adds	r4, r0, r4
    4380:	6063      	str	r3, [r4, #4]

	/* Set the bit corresponding to the callback_type */
	module_inst->device_endpoint_registered_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callback_type];
    4382:	1841      	adds	r1, r0, r1
    4384:	3159      	adds	r1, #89	; 0x59
    4386:	31ff      	adds	r1, #255	; 0xff
    4388:	7808      	ldrb	r0, [r1, #0]
    438a:	4b03      	ldr	r3, [pc, #12]	; (4398 <usb_device_endpoint_register_callback+0x24>)
    438c:	5c9b      	ldrb	r3, [r3, r2]
    438e:	4303      	orrs	r3, r0
    4390:	700b      	strb	r3, [r1, #0]

	return STATUS_OK;
}
    4392:	2000      	movs	r0, #0
    4394:	bd10      	pop	{r4, pc}
    4396:	46c0      	nop			; (mov r8, r8)
    4398:	000089e4 	.word	0x000089e4

0000439c <usb_device_endpoint_unregister_callback>:
 * \retval STATUS_OK    The callback was unregistered successfully.
 */
enum status_code usb_device_endpoint_unregister_callback(
		struct usb_module *module_inst, uint8_t ep_num,
		enum usb_device_endpoint_callback callback_type)
{
    439c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(ep_num < USB_EPT_NUM);

	/* Unregister callback function */
	module_inst->device_endpoint_callback[ep_num][callback_type] = NULL;
    439e:	008b      	lsls	r3, r1, #2
    43a0:	189b      	adds	r3, r3, r2
    43a2:	3334      	adds	r3, #52	; 0x34
    43a4:	009b      	lsls	r3, r3, #2
    43a6:	18c3      	adds	r3, r0, r3
    43a8:	2400      	movs	r4, #0
    43aa:	605c      	str	r4, [r3, #4]

	/* Clear the bit corresponding to the callback_type */
	module_inst->device_endpoint_registered_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callback_type];
    43ac:	1841      	adds	r1, r0, r1
    43ae:	3159      	adds	r1, #89	; 0x59
    43b0:	31ff      	adds	r1, #255	; 0xff
    43b2:	4b03      	ldr	r3, [pc, #12]	; (43c0 <usb_device_endpoint_unregister_callback+0x24>)
    43b4:	5c9a      	ldrb	r2, [r3, r2]
    43b6:	780b      	ldrb	r3, [r1, #0]
    43b8:	4393      	bics	r3, r2
    43ba:	700b      	strb	r3, [r1, #0]

	return STATUS_OK;
}
    43bc:	2000      	movs	r0, #0
    43be:	bd10      	pop	{r4, pc}
    43c0:	000089e4 	.word	0x000089e4

000043c4 <usb_device_endpoint_enable_callback>:
 * \retval STATUS_OK    The callback was enabled successfully.
 */
enum status_code usb_device_endpoint_enable_callback(
		struct usb_module *module_inst, uint8_t ep,
		enum usb_device_endpoint_callback callback_type)
{
    43c4:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    43c6:	230f      	movs	r3, #15
    43c8:	400b      	ands	r3, r1
	Assert(ep_num < USB_EPT_NUM);

	/* Enable callback */
	module_inst->device_endpoint_enabled_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callback_type];
    43ca:	18c4      	adds	r4, r0, r3
    43cc:	3461      	adds	r4, #97	; 0x61
    43ce:	34ff      	adds	r4, #255	; 0xff
    43d0:	7826      	ldrb	r6, [r4, #0]
    43d2:	4d32      	ldr	r5, [pc, #200]	; (449c <usb_device_endpoint_enable_callback+0xd8>)
    43d4:	5cad      	ldrb	r5, [r5, r2]
    43d6:	4335      	orrs	r5, r6
    43d8:	7025      	strb	r5, [r4, #0]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
    43da:	2a00      	cmp	r2, #0
    43dc:	d11f      	bne.n	441e <usb_device_endpoint_enable_callback+0x5a>
		if (ep_num == 0) { // control endpoint
    43de:	2b00      	cmp	r3, #0
    43e0:	d108      	bne.n	43f4 <usb_device_endpoint_enable_callback+0x30>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT0 | USB_DEVICE_EPINTENSET_TRCPT1;
    43e2:	015c      	lsls	r4, r3, #5
    43e4:	6805      	ldr	r5, [r0, #0]
    43e6:	46ac      	mov	ip, r5
    43e8:	4464      	add	r4, ip
    43ea:	3409      	adds	r4, #9
    43ec:	34ff      	adds	r4, #255	; 0xff
    43ee:	2503      	movs	r5, #3
    43f0:	7065      	strb	r5, [r4, #1]
    43f2:	e03d      	b.n	4470 <usb_device_endpoint_enable_callback+0xac>
		} else if (ep & USB_EP_DIR_IN) {
    43f4:	b24c      	sxtb	r4, r1
    43f6:	2c00      	cmp	r4, #0
    43f8:	da08      	bge.n	440c <usb_device_endpoint_enable_callback+0x48>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT1;
    43fa:	015c      	lsls	r4, r3, #5
    43fc:	6805      	ldr	r5, [r0, #0]
    43fe:	46ac      	mov	ip, r5
    4400:	4464      	add	r4, ip
    4402:	3409      	adds	r4, #9
    4404:	34ff      	adds	r4, #255	; 0xff
    4406:	2502      	movs	r5, #2
    4408:	7065      	strb	r5, [r4, #1]
    440a:	e031      	b.n	4470 <usb_device_endpoint_enable_callback+0xac>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT0;
    440c:	015c      	lsls	r4, r3, #5
    440e:	6805      	ldr	r5, [r0, #0]
    4410:	46ac      	mov	ip, r5
    4412:	4464      	add	r4, ip
    4414:	3409      	adds	r4, #9
    4416:	34ff      	adds	r4, #255	; 0xff
    4418:	2501      	movs	r5, #1
    441a:	7065      	strb	r5, [r4, #1]
    441c:	e028      	b.n	4470 <usb_device_endpoint_enable_callback+0xac>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
    441e:	2a01      	cmp	r2, #1
    4420:	d11c      	bne.n	445c <usb_device_endpoint_enable_callback+0x98>
		if (ep_num == 0) { // control endpoint
    4422:	2b00      	cmp	r3, #0
    4424:	d107      	bne.n	4436 <usb_device_endpoint_enable_callback+0x72>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL0 | USB_DEVICE_EPINTENSET_TRFAIL1;
    4426:	6802      	ldr	r2, [r0, #0]
    4428:	015b      	lsls	r3, r3, #5
    442a:	18d3      	adds	r3, r2, r3
    442c:	3309      	adds	r3, #9
    442e:	33ff      	adds	r3, #255	; 0xff
    4430:	220c      	movs	r2, #12
    4432:	705a      	strb	r2, [r3, #1]
    4434:	e030      	b.n	4498 <usb_device_endpoint_enable_callback+0xd4>
		} else if (ep & USB_EP_DIR_IN) {
    4436:	b249      	sxtb	r1, r1
    4438:	2900      	cmp	r1, #0
    443a:	da07      	bge.n	444c <usb_device_endpoint_enable_callback+0x88>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL1;
    443c:	6802      	ldr	r2, [r0, #0]
    443e:	015b      	lsls	r3, r3, #5
    4440:	18d3      	adds	r3, r2, r3
    4442:	3309      	adds	r3, #9
    4444:	33ff      	adds	r3, #255	; 0xff
    4446:	2208      	movs	r2, #8
    4448:	705a      	strb	r2, [r3, #1]
    444a:	e025      	b.n	4498 <usb_device_endpoint_enable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL0;
    444c:	6802      	ldr	r2, [r0, #0]
    444e:	015b      	lsls	r3, r3, #5
    4450:	18d3      	adds	r3, r2, r3
    4452:	3309      	adds	r3, #9
    4454:	33ff      	adds	r3, #255	; 0xff
    4456:	2204      	movs	r2, #4
    4458:	705a      	strb	r2, [r3, #1]
    445a:	e01d      	b.n	4498 <usb_device_endpoint_enable_callback+0xd4>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
    445c:	2a02      	cmp	r2, #2
    445e:	d107      	bne.n	4470 <usb_device_endpoint_enable_callback+0xac>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_RXSTP;
    4460:	6802      	ldr	r2, [r0, #0]
    4462:	015b      	lsls	r3, r3, #5
    4464:	18d3      	adds	r3, r2, r3
    4466:	3309      	adds	r3, #9
    4468:	33ff      	adds	r3, #255	; 0xff
    446a:	2210      	movs	r2, #16
    446c:	705a      	strb	r2, [r3, #1]
    446e:	e013      	b.n	4498 <usb_device_endpoint_enable_callback+0xd4>
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
    4470:	2a03      	cmp	r2, #3
    4472:	d111      	bne.n	4498 <usb_device_endpoint_enable_callback+0xd4>
		if (ep & USB_EP_DIR_IN) {
    4474:	b249      	sxtb	r1, r1
    4476:	2900      	cmp	r1, #0
    4478:	da07      	bge.n	448a <usb_device_endpoint_enable_callback+0xc6>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_STALL1;
    447a:	6802      	ldr	r2, [r0, #0]
    447c:	015b      	lsls	r3, r3, #5
    447e:	18d3      	adds	r3, r2, r3
    4480:	3309      	adds	r3, #9
    4482:	33ff      	adds	r3, #255	; 0xff
    4484:	2240      	movs	r2, #64	; 0x40
    4486:	705a      	strb	r2, [r3, #1]
    4488:	e006      	b.n	4498 <usb_device_endpoint_enable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_STALL0;
    448a:	6802      	ldr	r2, [r0, #0]
    448c:	015b      	lsls	r3, r3, #5
    448e:	18d3      	adds	r3, r2, r3
    4490:	3309      	adds	r3, #9
    4492:	33ff      	adds	r3, #255	; 0xff
    4494:	2220      	movs	r2, #32
    4496:	705a      	strb	r2, [r3, #1]
		}
	}

	return STATUS_OK;
}
    4498:	2000      	movs	r0, #0
    449a:	bd70      	pop	{r4, r5, r6, pc}
    449c:	000089e4 	.word	0x000089e4

000044a0 <usb_device_endpoint_disable_callback>:
 * \retval STATUS_OK    The callback was disabled successfully.
 */
enum status_code usb_device_endpoint_disable_callback(
		struct usb_module *module_inst, uint8_t ep,
		enum usb_device_endpoint_callback callback_type)
{
    44a0:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    44a2:	230f      	movs	r3, #15
    44a4:	400b      	ands	r3, r1
	Assert(ep_num < USB_EPT_NUM);

	/* Enable callback */
	module_inst->device_endpoint_enabled_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callback_type];
    44a6:	18c4      	adds	r4, r0, r3
    44a8:	3461      	adds	r4, #97	; 0x61
    44aa:	34ff      	adds	r4, #255	; 0xff
    44ac:	4d32      	ldr	r5, [pc, #200]	; (4578 <usb_device_endpoint_disable_callback+0xd8>)
    44ae:	5cae      	ldrb	r6, [r5, r2]
    44b0:	7825      	ldrb	r5, [r4, #0]
    44b2:	43b5      	bics	r5, r6
    44b4:	7025      	strb	r5, [r4, #0]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
    44b6:	2a00      	cmp	r2, #0
    44b8:	d11f      	bne.n	44fa <usb_device_endpoint_disable_callback+0x5a>
		if (ep_num == 0) { // control endpoint
    44ba:	2b00      	cmp	r3, #0
    44bc:	d108      	bne.n	44d0 <usb_device_endpoint_disable_callback+0x30>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT0 | USB_DEVICE_EPINTENCLR_TRCPT1;
    44be:	015c      	lsls	r4, r3, #5
    44c0:	6805      	ldr	r5, [r0, #0]
    44c2:	46ac      	mov	ip, r5
    44c4:	4464      	add	r4, ip
    44c6:	3409      	adds	r4, #9
    44c8:	34ff      	adds	r4, #255	; 0xff
    44ca:	2503      	movs	r5, #3
    44cc:	7025      	strb	r5, [r4, #0]
    44ce:	e03d      	b.n	454c <usb_device_endpoint_disable_callback+0xac>
		} else if (ep & USB_EP_DIR_IN) {
    44d0:	b24c      	sxtb	r4, r1
    44d2:	2c00      	cmp	r4, #0
    44d4:	da08      	bge.n	44e8 <usb_device_endpoint_disable_callback+0x48>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT1;
    44d6:	015c      	lsls	r4, r3, #5
    44d8:	6805      	ldr	r5, [r0, #0]
    44da:	46ac      	mov	ip, r5
    44dc:	4464      	add	r4, ip
    44de:	3409      	adds	r4, #9
    44e0:	34ff      	adds	r4, #255	; 0xff
    44e2:	2502      	movs	r5, #2
    44e4:	7025      	strb	r5, [r4, #0]
    44e6:	e031      	b.n	454c <usb_device_endpoint_disable_callback+0xac>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT0;
    44e8:	015c      	lsls	r4, r3, #5
    44ea:	6805      	ldr	r5, [r0, #0]
    44ec:	46ac      	mov	ip, r5
    44ee:	4464      	add	r4, ip
    44f0:	3409      	adds	r4, #9
    44f2:	34ff      	adds	r4, #255	; 0xff
    44f4:	2501      	movs	r5, #1
    44f6:	7025      	strb	r5, [r4, #0]
    44f8:	e028      	b.n	454c <usb_device_endpoint_disable_callback+0xac>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
    44fa:	2a01      	cmp	r2, #1
    44fc:	d11c      	bne.n	4538 <usb_device_endpoint_disable_callback+0x98>
		if (ep_num == 0) { // control endpoint
    44fe:	2b00      	cmp	r3, #0
    4500:	d107      	bne.n	4512 <usb_device_endpoint_disable_callback+0x72>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL0 | USB_DEVICE_EPINTENCLR_TRFAIL1;
    4502:	6802      	ldr	r2, [r0, #0]
    4504:	015b      	lsls	r3, r3, #5
    4506:	18d3      	adds	r3, r2, r3
    4508:	3309      	adds	r3, #9
    450a:	33ff      	adds	r3, #255	; 0xff
    450c:	220c      	movs	r2, #12
    450e:	701a      	strb	r2, [r3, #0]
    4510:	e030      	b.n	4574 <usb_device_endpoint_disable_callback+0xd4>
		} else if (ep & USB_EP_DIR_IN) {
    4512:	b249      	sxtb	r1, r1
    4514:	2900      	cmp	r1, #0
    4516:	da07      	bge.n	4528 <usb_device_endpoint_disable_callback+0x88>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL1;
    4518:	6802      	ldr	r2, [r0, #0]
    451a:	015b      	lsls	r3, r3, #5
    451c:	18d3      	adds	r3, r2, r3
    451e:	3309      	adds	r3, #9
    4520:	33ff      	adds	r3, #255	; 0xff
    4522:	2208      	movs	r2, #8
    4524:	701a      	strb	r2, [r3, #0]
    4526:	e025      	b.n	4574 <usb_device_endpoint_disable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL0;
    4528:	6802      	ldr	r2, [r0, #0]
    452a:	015b      	lsls	r3, r3, #5
    452c:	18d3      	adds	r3, r2, r3
    452e:	3309      	adds	r3, #9
    4530:	33ff      	adds	r3, #255	; 0xff
    4532:	2204      	movs	r2, #4
    4534:	701a      	strb	r2, [r3, #0]
    4536:	e01d      	b.n	4574 <usb_device_endpoint_disable_callback+0xd4>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
    4538:	2a02      	cmp	r2, #2
    453a:	d107      	bne.n	454c <usb_device_endpoint_disable_callback+0xac>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_RXSTP;
    453c:	6802      	ldr	r2, [r0, #0]
    453e:	015b      	lsls	r3, r3, #5
    4540:	18d3      	adds	r3, r2, r3
    4542:	3309      	adds	r3, #9
    4544:	33ff      	adds	r3, #255	; 0xff
    4546:	2210      	movs	r2, #16
    4548:	701a      	strb	r2, [r3, #0]
    454a:	e013      	b.n	4574 <usb_device_endpoint_disable_callback+0xd4>
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
    454c:	2a03      	cmp	r2, #3
    454e:	d111      	bne.n	4574 <usb_device_endpoint_disable_callback+0xd4>
		if (ep & USB_EP_DIR_IN) {
    4550:	b249      	sxtb	r1, r1
    4552:	2900      	cmp	r1, #0
    4554:	da07      	bge.n	4566 <usb_device_endpoint_disable_callback+0xc6>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL1;
    4556:	6802      	ldr	r2, [r0, #0]
    4558:	015b      	lsls	r3, r3, #5
    455a:	18d3      	adds	r3, r2, r3
    455c:	3309      	adds	r3, #9
    455e:	33ff      	adds	r3, #255	; 0xff
    4560:	2240      	movs	r2, #64	; 0x40
    4562:	701a      	strb	r2, [r3, #0]
    4564:	e006      	b.n	4574 <usb_device_endpoint_disable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL0;
    4566:	6802      	ldr	r2, [r0, #0]
    4568:	015b      	lsls	r3, r3, #5
    456a:	18d3      	adds	r3, r2, r3
    456c:	3309      	adds	r3, #9
    456e:	33ff      	adds	r3, #255	; 0xff
    4570:	2220      	movs	r2, #32
    4572:	701a      	strb	r2, [r3, #0]
		}
	}

	return STATUS_OK;
}
    4574:	2000      	movs	r0, #0
    4576:	bd70      	pop	{r4, r5, r6, pc}
    4578:	000089e4 	.word	0x000089e4

0000457c <usb_device_endpoint_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(ep_config);

	/* Write default config to config struct */
	ep_config->ep_address = 0;
    457c:	2300      	movs	r3, #0
    457e:	7003      	strb	r3, [r0, #0]
	ep_config->ep_size = USB_ENDPOINT_8_BYTE;
    4580:	7043      	strb	r3, [r0, #1]
	ep_config->auto_zlp = false;
    4582:	7083      	strb	r3, [r0, #2]
	ep_config->ep_type = USB_DEVICE_ENDPOINT_TYPE_CONTROL;
    4584:	3301      	adds	r3, #1
    4586:	70c3      	strb	r3, [r0, #3]
}
    4588:	4770      	bx	lr
    458a:	46c0      	nop			; (mov r8, r8)

0000458c <usb_device_endpoint_set_config>:
 * \retval STATUS_OK         The device endpoint was configured successfully
 * \retval STATUS_ERR_DENIED The endpoint address is already configured
 */
enum status_code usb_device_endpoint_set_config(struct usb_module *module_inst,
		struct usb_device_endpoint_config *ep_config)
{
    458c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(ep_config);

	uint8_t ep_num = ep_config->ep_address & USB_EP_ADDR_MASK;
    458e:	780a      	ldrb	r2, [r1, #0]
    4590:	230f      	movs	r3, #15
    4592:	4013      	ands	r3, r2
	uint8_t ep_bank = (ep_config->ep_address & USB_EP_DIR_IN) ? 1 : 0;
    4594:	09d4      	lsrs	r4, r2, #7

	switch (ep_config->ep_type) {
    4596:	78ca      	ldrb	r2, [r1, #3]
    4598:	2a04      	cmp	r2, #4
    459a:	d900      	bls.n	459e <usb_device_endpoint_set_config+0x12>
    459c:	e0f0      	b.n	4780 <usb_device_endpoint_set_config+0x1f4>
    459e:	0092      	lsls	r2, r2, #2
    45a0:	4e8c      	ldr	r6, [pc, #560]	; (47d4 <usb_device_endpoint_set_config+0x248>)
    45a2:	58b2      	ldr	r2, [r6, r2]
    45a4:	4697      	mov	pc, r2
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
    45a6:	6802      	ldr	r2, [r0, #0]
    45a8:	3308      	adds	r3, #8
    45aa:	015b      	lsls	r3, r3, #5
    45ac:	2100      	movs	r1, #0
    45ae:	5499      	strb	r1, [r3, r2]
			return STATUS_OK;
    45b0:	2200      	movs	r2, #0
    45b2:	e10c      	b.n	47ce <usb_device_endpoint_set_config+0x242>
    45b4:	015c      	lsls	r4, r3, #5
    45b6:	6802      	ldr	r2, [r0, #0]
    45b8:	4694      	mov	ip, r2
    45ba:	4464      	add	r4, ip

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    45bc:	2280      	movs	r2, #128	; 0x80
    45be:	0052      	lsls	r2, r2, #1
    45c0:	5ca5      	ldrb	r5, [r4, r2]
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
			} else {
				return STATUS_ERR_DENIED;
    45c2:	3ae4      	subs	r2, #228	; 0xe4
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
			return STATUS_OK;

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    45c4:	076d      	lsls	r5, r5, #29
    45c6:	d000      	beq.n	45ca <usb_device_endpoint_set_config+0x3e>
    45c8:	e101      	b.n	47ce <usb_device_endpoint_set_config+0x242>
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
    45ca:	32e4      	adds	r2, #228	; 0xe4
    45cc:	5ca6      	ldrb	r6, [r4, r2]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
			} else {
				return STATUS_ERR_DENIED;
    45ce:	3ae4      	subs	r2, #228	; 0xe4
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
			return STATUS_OK;

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    45d0:	2570      	movs	r5, #112	; 0x70
    45d2:	422e      	tst	r6, r5
    45d4:	d000      	beq.n	45d8 <usb_device_endpoint_set_config+0x4c>
    45d6:	e0fa      	b.n	47ce <usb_device_endpoint_set_config+0x242>
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
    45d8:	3d5f      	subs	r5, #95	; 0x5f
    45da:	32e4      	adds	r2, #228	; 0xe4
    45dc:	54a5      	strb	r5, [r4, r2]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    45de:	1c1a      	adds	r2, r3, #0
    45e0:	3208      	adds	r2, #8
    45e2:	0152      	lsls	r2, r2, #5
    45e4:	6804      	ldr	r4, [r0, #0]
    45e6:	18a4      	adds	r4, r4, r2
    45e8:	352f      	adds	r5, #47	; 0x2f
    45ea:	7165      	strb	r5, [r4, #5]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    45ec:	6800      	ldr	r0, [r0, #0]
    45ee:	1882      	adds	r2, r0, r2
    45f0:	2080      	movs	r0, #128	; 0x80
    45f2:	7110      	strb	r0, [r2, #4]
			} else {
				return STATUS_ERR_DENIED;
			}
			if (true == ep_config->auto_zlp) {
    45f4:	788a      	ldrb	r2, [r1, #2]
    45f6:	2a00      	cmp	r2, #0
    45f8:	d00b      	beq.n	4612 <usb_device_endpoint_set_config+0x86>
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    45fa:	015a      	lsls	r2, r3, #5
    45fc:	4876      	ldr	r0, [pc, #472]	; (47d8 <usb_device_endpoint_set_config+0x24c>)
    45fe:	1882      	adds	r2, r0, r2
    4600:	6854      	ldr	r4, [r2, #4]
    4602:	2580      	movs	r5, #128	; 0x80
    4604:	062d      	lsls	r5, r5, #24
    4606:	432c      	orrs	r4, r5
    4608:	6054      	str	r4, [r2, #4]
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    460a:	6950      	ldr	r0, [r2, #20]
    460c:	4328      	orrs	r0, r5
    460e:	6150      	str	r0, [r2, #20]
    4610:	e00a      	b.n	4628 <usb_device_endpoint_set_config+0x9c>
			} else {
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    4612:	015a      	lsls	r2, r3, #5
    4614:	4870      	ldr	r0, [pc, #448]	; (47d8 <usb_device_endpoint_set_config+0x24c>)
    4616:	1882      	adds	r2, r0, r2
    4618:	6850      	ldr	r0, [r2, #4]
    461a:	0040      	lsls	r0, r0, #1
    461c:	0840      	lsrs	r0, r0, #1
    461e:	6050      	str	r0, [r2, #4]
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    4620:	6950      	ldr	r0, [r2, #20]
    4622:	0040      	lsls	r0, r0, #1
    4624:	0840      	lsrs	r0, r0, #1
    4626:	6150      	str	r0, [r2, #20]
			}
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.SIZE = ep_config->ep_size;
    4628:	2207      	movs	r2, #7
    462a:	7848      	ldrb	r0, [r1, #1]
    462c:	015b      	lsls	r3, r3, #5
    462e:	4c6a      	ldr	r4, [pc, #424]	; (47d8 <usb_device_endpoint_set_config+0x24c>)
    4630:	18e3      	adds	r3, r4, r3
    4632:	4010      	ands	r0, r2
    4634:	0704      	lsls	r4, r0, #28
    4636:	6858      	ldr	r0, [r3, #4]
    4638:	4d68      	ldr	r5, [pc, #416]	; (47dc <usb_device_endpoint_set_config+0x250>)
    463a:	4028      	ands	r0, r5
    463c:	4320      	orrs	r0, r4
    463e:	6058      	str	r0, [r3, #4]
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep_config->ep_size;
    4640:	7849      	ldrb	r1, [r1, #1]
    4642:	400a      	ands	r2, r1
    4644:	0711      	lsls	r1, r2, #28
    4646:	695a      	ldr	r2, [r3, #20]
    4648:	402a      	ands	r2, r5
    464a:	430a      	orrs	r2, r1
    464c:	615a      	str	r2, [r3, #20]
			return STATUS_OK;
    464e:	2200      	movs	r2, #0
    4650:	e0bd      	b.n	47ce <usb_device_endpoint_set_config+0x242>

		case USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS:
			if (ep_bank) {
    4652:	2c00      	cmp	r4, #0
    4654:	d018      	beq.n	4688 <usb_device_endpoint_set_config+0xfc>
    4656:	015d      	lsls	r5, r3, #5
    4658:	6802      	ldr	r2, [r0, #0]
    465a:	4694      	mov	ip, r2
    465c:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    465e:	2280      	movs	r2, #128	; 0x80
    4660:	0052      	lsls	r2, r2, #1
    4662:	5caf      	ldrb	r7, [r5, r2]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(2);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
    4664:	3ae4      	subs	r2, #228	; 0xe4
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep_config->ep_size;
			return STATUS_OK;

		case USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS:
			if (ep_bank) {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    4666:	2670      	movs	r6, #112	; 0x70
    4668:	4237      	tst	r7, r6
    466a:	d000      	beq.n	466e <usb_device_endpoint_set_config+0xe2>
    466c:	e0af      	b.n	47ce <usb_device_endpoint_set_config+0x242>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(2);
    466e:	3690      	adds	r6, #144	; 0x90
    4670:	5daf      	ldrb	r7, [r5, r6]
    4672:	3204      	adds	r2, #4
    4674:	433a      	orrs	r2, r7
    4676:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    4678:	6800      	ldr	r0, [r0, #0]
    467a:	1c1a      	adds	r2, r3, #0
    467c:	3208      	adds	r2, #8
    467e:	0152      	lsls	r2, r2, #5
    4680:	1882      	adds	r2, r0, r2
    4682:	2080      	movs	r0, #128	; 0x80
    4684:	7110      	strb	r0, [r2, #4]
    4686:	e07b      	b.n	4780 <usb_device_endpoint_set_config+0x1f4>
    4688:	015d      	lsls	r5, r3, #5
    468a:	6802      	ldr	r2, [r0, #0]
    468c:	4694      	mov	ip, r2
    468e:	4465      	add	r5, ip
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    4690:	2280      	movs	r2, #128	; 0x80
    4692:	0052      	lsls	r2, r2, #1
    4694:	5cae      	ldrb	r6, [r5, r2]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(2);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    4696:	3ae4      	subs	r2, #228	; 0xe4
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    4698:	0776      	lsls	r6, r6, #29
    469a:	d000      	beq.n	469e <usb_device_endpoint_set_config+0x112>
    469c:	e097      	b.n	47ce <usb_device_endpoint_set_config+0x242>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(2);
    469e:	2680      	movs	r6, #128	; 0x80
    46a0:	0076      	lsls	r6, r6, #1
    46a2:	5daf      	ldrb	r7, [r5, r6]
    46a4:	3a1a      	subs	r2, #26
    46a6:	433a      	orrs	r2, r7
    46a8:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    46aa:	6800      	ldr	r0, [r0, #0]
    46ac:	1c1a      	adds	r2, r3, #0
    46ae:	3208      	adds	r2, #8
    46b0:	0152      	lsls	r2, r2, #5
    46b2:	1882      	adds	r2, r0, r2
    46b4:	2040      	movs	r0, #64	; 0x40
    46b6:	7150      	strb	r0, [r2, #5]
    46b8:	e062      	b.n	4780 <usb_device_endpoint_set_config+0x1f4>
				}
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_BULK:
			if (ep_bank) {
    46ba:	2c00      	cmp	r4, #0
    46bc:	d017      	beq.n	46ee <usb_device_endpoint_set_config+0x162>
    46be:	015d      	lsls	r5, r3, #5
    46c0:	6802      	ldr	r2, [r0, #0]
    46c2:	4694      	mov	ip, r2
    46c4:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    46c6:	2280      	movs	r2, #128	; 0x80
    46c8:	0052      	lsls	r2, r2, #1
    46ca:	5caf      	ldrb	r7, [r5, r2]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(3);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
    46cc:	3ae4      	subs	r2, #228	; 0xe4
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_BULK:
			if (ep_bank) {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    46ce:	2670      	movs	r6, #112	; 0x70
    46d0:	4237      	tst	r7, r6
    46d2:	d17c      	bne.n	47ce <usb_device_endpoint_set_config+0x242>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(3);
    46d4:	3690      	adds	r6, #144	; 0x90
    46d6:	5daf      	ldrb	r7, [r5, r6]
    46d8:	3214      	adds	r2, #20
    46da:	433a      	orrs	r2, r7
    46dc:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    46de:	6800      	ldr	r0, [r0, #0]
    46e0:	1c1a      	adds	r2, r3, #0
    46e2:	3208      	adds	r2, #8
    46e4:	0152      	lsls	r2, r2, #5
    46e6:	1882      	adds	r2, r0, r2
    46e8:	2080      	movs	r0, #128	; 0x80
    46ea:	7110      	strb	r0, [r2, #4]
    46ec:	e048      	b.n	4780 <usb_device_endpoint_set_config+0x1f4>
    46ee:	015d      	lsls	r5, r3, #5
    46f0:	6802      	ldr	r2, [r0, #0]
    46f2:	4694      	mov	ip, r2
    46f4:	4465      	add	r5, ip
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    46f6:	2280      	movs	r2, #128	; 0x80
    46f8:	0052      	lsls	r2, r2, #1
    46fa:	5cae      	ldrb	r6, [r5, r2]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(3);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    46fc:	3ae4      	subs	r2, #228	; 0xe4
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    46fe:	0776      	lsls	r6, r6, #29
    4700:	d165      	bne.n	47ce <usb_device_endpoint_set_config+0x242>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(3);
    4702:	2680      	movs	r6, #128	; 0x80
    4704:	0076      	lsls	r6, r6, #1
    4706:	5daf      	ldrb	r7, [r5, r6]
    4708:	3a19      	subs	r2, #25
    470a:	433a      	orrs	r2, r7
    470c:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    470e:	6800      	ldr	r0, [r0, #0]
    4710:	1c1a      	adds	r2, r3, #0
    4712:	3208      	adds	r2, #8
    4714:	0152      	lsls	r2, r2, #5
    4716:	1882      	adds	r2, r0, r2
    4718:	2040      	movs	r0, #64	; 0x40
    471a:	7150      	strb	r0, [r2, #5]
    471c:	e030      	b.n	4780 <usb_device_endpoint_set_config+0x1f4>
				}
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_INTERRUPT:
			if (ep_bank) {
    471e:	2c00      	cmp	r4, #0
    4720:	d017      	beq.n	4752 <usb_device_endpoint_set_config+0x1c6>
    4722:	015d      	lsls	r5, r3, #5
    4724:	6802      	ldr	r2, [r0, #0]
    4726:	4694      	mov	ip, r2
    4728:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    472a:	2280      	movs	r2, #128	; 0x80
    472c:	0052      	lsls	r2, r2, #1
    472e:	5caf      	ldrb	r7, [r5, r2]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(4);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
    4730:	3ae4      	subs	r2, #228	; 0xe4
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_INTERRUPT:
			if (ep_bank) {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    4732:	2670      	movs	r6, #112	; 0x70
    4734:	4237      	tst	r7, r6
    4736:	d14a      	bne.n	47ce <usb_device_endpoint_set_config+0x242>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(4);
    4738:	3690      	adds	r6, #144	; 0x90
    473a:	5daf      	ldrb	r7, [r5, r6]
    473c:	3224      	adds	r2, #36	; 0x24
    473e:	433a      	orrs	r2, r7
    4740:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    4742:	6800      	ldr	r0, [r0, #0]
    4744:	1c1a      	adds	r2, r3, #0
    4746:	3208      	adds	r2, #8
    4748:	0152      	lsls	r2, r2, #5
    474a:	1882      	adds	r2, r0, r2
    474c:	2080      	movs	r0, #128	; 0x80
    474e:	7110      	strb	r0, [r2, #4]
    4750:	e016      	b.n	4780 <usb_device_endpoint_set_config+0x1f4>
    4752:	015d      	lsls	r5, r3, #5
    4754:	6802      	ldr	r2, [r0, #0]
    4756:	4694      	mov	ip, r2
    4758:	4465      	add	r5, ip
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    475a:	2280      	movs	r2, #128	; 0x80
    475c:	0052      	lsls	r2, r2, #1
    475e:	5cae      	ldrb	r6, [r5, r2]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(4);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    4760:	3ae4      	subs	r2, #228	; 0xe4
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    4762:	0776      	lsls	r6, r6, #29
    4764:	d133      	bne.n	47ce <usb_device_endpoint_set_config+0x242>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(4);
    4766:	2680      	movs	r6, #128	; 0x80
    4768:	0076      	lsls	r6, r6, #1
    476a:	5daf      	ldrb	r7, [r5, r6]
    476c:	3a18      	subs	r2, #24
    476e:	433a      	orrs	r2, r7
    4770:	55aa      	strb	r2, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    4772:	6800      	ldr	r0, [r0, #0]
    4774:	1c1a      	adds	r2, r3, #0
    4776:	3208      	adds	r2, #8
    4778:	0152      	lsls	r2, r2, #5
    477a:	1882      	adds	r2, r0, r2
    477c:	2040      	movs	r0, #64	; 0x40
    477e:	7150      	strb	r0, [r2, #5]

		default:
			break;
	}

	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.bit.SIZE = ep_config->ep_size;
    4780:	7848      	ldrb	r0, [r1, #1]
    4782:	005a      	lsls	r2, r3, #1
    4784:	1912      	adds	r2, r2, r4
    4786:	0112      	lsls	r2, r2, #4
    4788:	4d13      	ldr	r5, [pc, #76]	; (47d8 <usb_device_endpoint_set_config+0x24c>)
    478a:	18aa      	adds	r2, r5, r2
    478c:	2507      	movs	r5, #7
    478e:	4028      	ands	r0, r5
    4790:	0705      	lsls	r5, r0, #28
    4792:	6856      	ldr	r6, [r2, #4]
    4794:	4811      	ldr	r0, [pc, #68]	; (47dc <usb_device_endpoint_set_config+0x250>)
    4796:	4030      	ands	r0, r6
    4798:	4328      	orrs	r0, r5
    479a:	6050      	str	r0, [r2, #4]

	if (true == ep_config->auto_zlp) {
    479c:	788a      	ldrb	r2, [r1, #2]
    479e:	2a00      	cmp	r2, #0
    47a0:	d00b      	beq.n	47ba <usb_device_endpoint_set_config+0x22e>
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    47a2:	005b      	lsls	r3, r3, #1
    47a4:	191a      	adds	r2, r3, r4
    47a6:	0112      	lsls	r2, r2, #4
    47a8:	4c0b      	ldr	r4, [pc, #44]	; (47d8 <usb_device_endpoint_set_config+0x24c>)
    47aa:	18a2      	adds	r2, r4, r2
    47ac:	6853      	ldr	r3, [r2, #4]
    47ae:	2180      	movs	r1, #128	; 0x80
    47b0:	0609      	lsls	r1, r1, #24
    47b2:	430b      	orrs	r3, r1
    47b4:	6053      	str	r3, [r2, #4]
		} else {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
	}

	return STATUS_OK;
    47b6:	2200      	movs	r2, #0
    47b8:	e009      	b.n	47ce <usb_device_endpoint_set_config+0x242>
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.bit.SIZE = ep_config->ep_size;

	if (true == ep_config->auto_zlp) {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
		} else {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    47ba:	005b      	lsls	r3, r3, #1
    47bc:	191b      	adds	r3, r3, r4
    47be:	011b      	lsls	r3, r3, #4
    47c0:	4a05      	ldr	r2, [pc, #20]	; (47d8 <usb_device_endpoint_set_config+0x24c>)
    47c2:	18d3      	adds	r3, r2, r3
    47c4:	685a      	ldr	r2, [r3, #4]
    47c6:	0052      	lsls	r2, r2, #1
    47c8:	0852      	lsrs	r2, r2, #1
    47ca:	605a      	str	r2, [r3, #4]
	}

	return STATUS_OK;
    47cc:	2200      	movs	r2, #0
}
    47ce:	1c10      	adds	r0, r2, #0
    47d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47d2:	46c0      	nop			; (mov r8, r8)
    47d4:	000089c0 	.word	0x000089c0
    47d8:	20000ad8 	.word	0x20000ad8
    47dc:	8fffffff 	.word	0x8fffffff

000047e0 <usb_device_endpoint_abort_job>:
 * \param ep          Endpoint address
 */
void usb_device_endpoint_abort_job(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num;
	ep_num = ep & USB_EP_ADDR_MASK;
    47e0:	230f      	movs	r3, #15
    47e2:	400b      	ands	r3, r1

	// Stop transfer
	if (ep & USB_EP_DIR_IN) {
    47e4:	b249      	sxtb	r1, r1
    47e6:	2900      	cmp	r1, #0
    47e8:	da0a      	bge.n	4800 <usb_device_endpoint_abort_job+0x20>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    47ea:	3308      	adds	r3, #8
    47ec:	015b      	lsls	r3, r3, #5
    47ee:	6802      	ldr	r2, [r0, #0]
    47f0:	18d2      	adds	r2, r2, r3
    47f2:	2180      	movs	r1, #128	; 0x80
    47f4:	7111      	strb	r1, [r2, #4]
		// Eventually ack a transfer occur during abort
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
    47f6:	6802      	ldr	r2, [r0, #0]
    47f8:	18d3      	adds	r3, r2, r3
    47fa:	2202      	movs	r2, #2
    47fc:	71da      	strb	r2, [r3, #7]
    47fe:	e009      	b.n	4814 <usb_device_endpoint_abort_job+0x34>
	} else {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    4800:	3308      	adds	r3, #8
    4802:	015b      	lsls	r3, r3, #5
    4804:	6802      	ldr	r2, [r0, #0]
    4806:	18d2      	adds	r2, r2, r3
    4808:	2140      	movs	r1, #64	; 0x40
    480a:	7151      	strb	r1, [r2, #5]
		// Eventually ack a transfer occur during abort
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
    480c:	6802      	ldr	r2, [r0, #0]
    480e:	18d3      	adds	r3, r2, r3
    4810:	2201      	movs	r2, #1
    4812:	71da      	strb	r2, [r3, #7]
	}
}
    4814:	4770      	bx	lr
    4816:	46c0      	nop			; (mov r8, r8)

00004818 <usb_device_endpoint_is_halted>:
 *
 * \return \c true if the endpoint is halted
 */
bool usb_device_endpoint_is_halted(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    4818:	230f      	movs	r3, #15
    481a:	400b      	ands	r3, r1

	if (ep & USB_EP_DIR_IN) {
    481c:	b249      	sxtb	r1, r1
    481e:	2900      	cmp	r1, #0
    4820:	da07      	bge.n	4832 <usb_device_endpoint_is_halted+0x1a>
		return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ1);
    4822:	6802      	ldr	r2, [r0, #0]
    4824:	3308      	adds	r3, #8
    4826:	015b      	lsls	r3, r3, #5
    4828:	18d3      	adds	r3, r2, r3
    482a:	7998      	ldrb	r0, [r3, #6]
    482c:	0680      	lsls	r0, r0, #26
    482e:	0fc0      	lsrs	r0, r0, #31
    4830:	e006      	b.n	4840 <usb_device_endpoint_is_halted+0x28>
	} else {
		return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ0);
    4832:	6802      	ldr	r2, [r0, #0]
    4834:	3308      	adds	r3, #8
    4836:	015b      	lsls	r3, r3, #5
    4838:	18d3      	adds	r3, r2, r3
    483a:	7998      	ldrb	r0, [r3, #6]
    483c:	06c0      	lsls	r0, r0, #27
    483e:	0fc0      	lsrs	r0, r0, #31
	}
}
    4840:	4770      	bx	lr
    4842:	46c0      	nop			; (mov r8, r8)

00004844 <usb_device_endpoint_set_halt>:
 * \param module_inst Pointer to USB software instance struct
 * \param ep          Endpoint address
 */
void usb_device_endpoint_set_halt(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    4844:	230f      	movs	r3, #15
    4846:	400b      	ands	r3, r1

	// Stall endpoint
	if (ep & USB_EP_DIR_IN) {
    4848:	b249      	sxtb	r1, r1
    484a:	2900      	cmp	r1, #0
    484c:	da06      	bge.n	485c <usb_device_endpoint_set_halt+0x18>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STALLRQ1;
    484e:	6802      	ldr	r2, [r0, #0]
    4850:	3308      	adds	r3, #8
    4852:	015b      	lsls	r3, r3, #5
    4854:	18d3      	adds	r3, r2, r3
    4856:	2220      	movs	r2, #32
    4858:	715a      	strb	r2, [r3, #5]
    485a:	e005      	b.n	4868 <usb_device_endpoint_set_halt+0x24>
	} else {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STALLRQ0;
    485c:	6802      	ldr	r2, [r0, #0]
    485e:	3308      	adds	r3, #8
    4860:	015b      	lsls	r3, r3, #5
    4862:	18d3      	adds	r3, r2, r3
    4864:	2210      	movs	r2, #16
    4866:	715a      	strb	r2, [r3, #5]
	}
}
    4868:	4770      	bx	lr
    486a:	46c0      	nop			; (mov r8, r8)

0000486c <usb_device_endpoint_clear_halt>:
 *
 * \param module_inst Pointer to USB software instance struct
 * \param ep          Endpoint address
 */
void usb_device_endpoint_clear_halt(struct usb_module *module_inst, uint8_t ep)
{
    486c:	b530      	push	{r4, r5, lr}
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    486e:	230f      	movs	r3, #15
    4870:	400b      	ands	r3, r1

	if (ep & USB_EP_DIR_IN) {
    4872:	b249      	sxtb	r1, r1
    4874:	2900      	cmp	r1, #0
    4876:	da1e      	bge.n	48b6 <usb_device_endpoint_clear_halt+0x4a>
    4878:	0159      	lsls	r1, r3, #5
    487a:	6802      	ldr	r2, [r0, #0]
    487c:	1852      	adds	r2, r2, r1
		if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ1) {
    487e:	2483      	movs	r4, #131	; 0x83
    4880:	0064      	lsls	r4, r4, #1
    4882:	5d14      	ldrb	r4, [r2, r4]
    4884:	06a4      	lsls	r4, r4, #26
    4886:	d534      	bpl.n	48f2 <usb_device_endpoint_clear_halt+0x86>
			// Remove stall request
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_STALLRQ1;
    4888:	2520      	movs	r5, #32
    488a:	2482      	movs	r4, #130	; 0x82
    488c:	0064      	lsls	r4, r4, #1
    488e:	5515      	strb	r5, [r2, r4]
    4890:	6802      	ldr	r2, [r0, #0]
    4892:	4694      	mov	ip, r2
    4894:	4461      	add	r1, ip
			if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL1) {
    4896:	2208      	movs	r2, #8
    4898:	32ff      	adds	r2, #255	; 0xff
    489a:	5c8a      	ldrb	r2, [r1, r2]
    489c:	0652      	lsls	r2, r2, #25
    489e:	d528      	bpl.n	48f2 <usb_device_endpoint_clear_halt+0x86>
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL1;
    48a0:	3cc4      	subs	r4, #196	; 0xc4
    48a2:	2208      	movs	r2, #8
    48a4:	32ff      	adds	r2, #255	; 0xff
    48a6:	548c      	strb	r4, [r1, r2]
				// The Stall has occurred, then reset data toggle
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSSET_DTGLIN;
    48a8:	6802      	ldr	r2, [r0, #0]
    48aa:	3308      	adds	r3, #8
    48ac:	015b      	lsls	r3, r3, #5
    48ae:	18d3      	adds	r3, r2, r3
    48b0:	2202      	movs	r2, #2
    48b2:	711a      	strb	r2, [r3, #4]
    48b4:	e01d      	b.n	48f2 <usb_device_endpoint_clear_halt+0x86>
    48b6:	0159      	lsls	r1, r3, #5
    48b8:	6802      	ldr	r2, [r0, #0]
    48ba:	1852      	adds	r2, r2, r1
			}
		}
	} else {
		if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ0) {
    48bc:	2483      	movs	r4, #131	; 0x83
    48be:	0064      	lsls	r4, r4, #1
    48c0:	5d14      	ldrb	r4, [r2, r4]
    48c2:	06e4      	lsls	r4, r4, #27
    48c4:	d515      	bpl.n	48f2 <usb_device_endpoint_clear_halt+0x86>
			// Remove stall request
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_STALLRQ0;
    48c6:	2510      	movs	r5, #16
    48c8:	2482      	movs	r4, #130	; 0x82
    48ca:	0064      	lsls	r4, r4, #1
    48cc:	5515      	strb	r5, [r2, r4]
    48ce:	6802      	ldr	r2, [r0, #0]
    48d0:	4694      	mov	ip, r2
    48d2:	4461      	add	r1, ip
			if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL0) {
    48d4:	2208      	movs	r2, #8
    48d6:	32ff      	adds	r2, #255	; 0xff
    48d8:	5c8a      	ldrb	r2, [r1, r2]
    48da:	0692      	lsls	r2, r2, #26
    48dc:	d509      	bpl.n	48f2 <usb_device_endpoint_clear_halt+0x86>
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL0;
    48de:	3ce4      	subs	r4, #228	; 0xe4
    48e0:	2208      	movs	r2, #8
    48e2:	32ff      	adds	r2, #255	; 0xff
    48e4:	548c      	strb	r4, [r1, r2]
				// The Stall has occurred, then reset data toggle
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSSET_DTGLOUT;
    48e6:	6802      	ldr	r2, [r0, #0]
    48e8:	3308      	adds	r3, #8
    48ea:	015b      	lsls	r3, r3, #5
    48ec:	18d3      	adds	r3, r2, r3
    48ee:	2201      	movs	r2, #1
    48f0:	711a      	strb	r2, [r3, #4]
			}
		}
	}
}
    48f2:	bd30      	pop	{r4, r5, pc}

000048f4 <usb_device_endpoint_write_buffer_job>:
 * \retval STATUS_OK Job started successfully
 * \retval STATUS_ERR_DENIED Endpoint is not ready
 */
enum status_code usb_device_endpoint_write_buffer_job(struct usb_module *module_inst,uint8_t ep_num,
		uint8_t* pbuf, uint32_t buf_size)
{
    48f4:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
    48f6:	1c0c      	adds	r4, r1, #0
    48f8:	3408      	adds	r4, #8
    48fa:	0164      	lsls	r4, r4, #5
    48fc:	6805      	ldr	r5, [r0, #0]
    48fe:	5d64      	ldrb	r4, [r4, r5]
    4900:	0664      	lsls	r4, r4, #25
    4902:	0f64      	lsrs	r4, r4, #29
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
		return STATUS_ERR_DENIED;
    4904:	251c      	movs	r5, #28
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
    4906:	2c00      	cmp	r4, #0
    4908:	d016      	beq.n	4938 <usb_device_endpoint_write_buffer_job+0x44>
		return STATUS_ERR_DENIED;
	};

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].ADDR.reg = (uint32_t)pbuf;
    490a:	014c      	lsls	r4, r1, #5
    490c:	4d0b      	ldr	r5, [pc, #44]	; (493c <usb_device_endpoint_write_buffer_job+0x48>)
    490e:	192d      	adds	r5, r5, r4
    4910:	1c2c      	adds	r4, r5, #0
    4912:	612a      	str	r2, [r5, #16]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
    4914:	696d      	ldr	r5, [r5, #20]
    4916:	4a0a      	ldr	r2, [pc, #40]	; (4940 <usb_device_endpoint_write_buffer_job+0x4c>)
    4918:	402a      	ands	r2, r5
    491a:	6162      	str	r2, [r4, #20]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT = buf_size;
    491c:	049b      	lsls	r3, r3, #18
    491e:	0c9a      	lsrs	r2, r3, #18
    4920:	6963      	ldr	r3, [r4, #20]
    4922:	0b9b      	lsrs	r3, r3, #14
    4924:	039b      	lsls	r3, r3, #14
    4926:	4313      	orrs	r3, r2
    4928:	6163      	str	r3, [r4, #20]
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK1RDY;
    492a:	6803      	ldr	r3, [r0, #0]
    492c:	3108      	adds	r1, #8
    492e:	0149      	lsls	r1, r1, #5
    4930:	1859      	adds	r1, r3, r1
    4932:	2380      	movs	r3, #128	; 0x80
    4934:	714b      	strb	r3, [r1, #5]

	return STATUS_OK;
    4936:	2500      	movs	r5, #0
}
    4938:	1c28      	adds	r0, r5, #0
    493a:	bd30      	pop	{r4, r5, pc}
    493c:	20000ad8 	.word	0x20000ad8
    4940:	f0003fff 	.word	0xf0003fff

00004944 <usb_device_endpoint_read_buffer_job>:
 * \retval STATUS_OK Job started successfully
 * \retval STATUS_ERR_DENIED Endpoint is not ready
 */
enum status_code usb_device_endpoint_read_buffer_job(struct usb_module *module_inst,uint8_t ep_num,
		uint8_t* pbuf, uint32_t buf_size)
{
    4944:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE0);
    4946:	1c0c      	adds	r4, r1, #0
    4948:	3408      	adds	r4, #8
    494a:	0164      	lsls	r4, r4, #5
    494c:	6805      	ldr	r5, [r0, #0]
    494e:	5d65      	ldrb	r5, [r4, r5]
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
		return STATUS_ERR_DENIED;
    4950:	241c      	movs	r4, #28
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE0);
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
    4952:	076d      	lsls	r5, r5, #29
    4954:	d015      	beq.n	4982 <usb_device_endpoint_read_buffer_job+0x3e>
		return STATUS_ERR_DENIED;
	};

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].ADDR.reg = (uint32_t)pbuf;
    4956:	4d0c      	ldr	r5, [pc, #48]	; (4988 <usb_device_endpoint_read_buffer_job+0x44>)
    4958:	014c      	lsls	r4, r1, #5
    495a:	5162      	str	r2, [r4, r5]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = buf_size;
    495c:	192c      	adds	r4, r5, r4
    495e:	049b      	lsls	r3, r3, #18
    4960:	091a      	lsrs	r2, r3, #4
    4962:	6865      	ldr	r5, [r4, #4]
    4964:	4b09      	ldr	r3, [pc, #36]	; (498c <usb_device_endpoint_read_buffer_job+0x48>)
    4966:	402b      	ands	r3, r5
    4968:	4313      	orrs	r3, r2
    496a:	6063      	str	r3, [r4, #4]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    496c:	6863      	ldr	r3, [r4, #4]
    496e:	0b9b      	lsrs	r3, r3, #14
    4970:	039b      	lsls	r3, r3, #14
    4972:	6063      	str	r3, [r4, #4]
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK0RDY;
    4974:	6803      	ldr	r3, [r0, #0]
    4976:	3108      	adds	r1, #8
    4978:	0149      	lsls	r1, r1, #5
    497a:	1859      	adds	r1, r3, r1
    497c:	2340      	movs	r3, #64	; 0x40
    497e:	710b      	strb	r3, [r1, #4]

	return STATUS_OK;
    4980:	2400      	movs	r4, #0
}
    4982:	1c20      	adds	r0, r4, #0
    4984:	bd30      	pop	{r4, r5, pc}
    4986:	46c0      	nop			; (mov r8, r8)
    4988:	20000ad8 	.word	0x20000ad8
    498c:	f0003fff 	.word	0xf0003fff

00004990 <usb_device_endpoint_setup_buffer_job>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].ADDR.reg = (uint32_t)pbuf;
    4990:	4b09      	ldr	r3, [pc, #36]	; (49b8 <usb_device_endpoint_setup_buffer_job+0x28>)
    4992:	6019      	str	r1, [r3, #0]
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 8;
    4994:	6859      	ldr	r1, [r3, #4]
    4996:	4a09      	ldr	r2, [pc, #36]	; (49bc <usb_device_endpoint_setup_buffer_job+0x2c>)
    4998:	400a      	ands	r2, r1
    499a:	2180      	movs	r1, #128	; 0x80
    499c:	0289      	lsls	r1, r1, #10
    499e:	430a      	orrs	r2, r1
    49a0:	605a      	str	r2, [r3, #4]
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    49a2:	685a      	ldr	r2, [r3, #4]
    49a4:	0b92      	lsrs	r2, r2, #14
    49a6:	0392      	lsls	r2, r2, #14
    49a8:	605a      	str	r2, [r3, #4]
	module_inst->hw->DEVICE.DeviceEndpoint[0].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK0RDY;
    49aa:	6802      	ldr	r2, [r0, #0]
    49ac:	2140      	movs	r1, #64	; 0x40
    49ae:	2382      	movs	r3, #130	; 0x82
    49b0:	005b      	lsls	r3, r3, #1
    49b2:	54d1      	strb	r1, [r2, r3]

	return STATUS_OK;
}
    49b4:	2000      	movs	r0, #0
    49b6:	4770      	bx	lr
    49b8:	20000ad8 	.word	0x20000ad8
    49bc:	f0003fff 	.word	0xf0003fff

000049c0 <usb_enable>:
void usb_enable(struct usb_module *module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	module_inst->hw->DEVICE.CTRLA.reg |= USB_CTRLA_ENABLE;
    49c0:	6802      	ldr	r2, [r0, #0]
    49c2:	7811      	ldrb	r1, [r2, #0]
    49c4:	2302      	movs	r3, #2
    49c6:	430b      	orrs	r3, r1
    49c8:	7013      	strb	r3, [r2, #0]
	while (module_inst->hw->DEVICE.SYNCBUSY.reg == USB_SYNCBUSY_ENABLE);
    49ca:	6802      	ldr	r2, [r0, #0]
    49cc:	7893      	ldrb	r3, [r2, #2]
    49ce:	2b02      	cmp	r3, #2
    49d0:	d0fc      	beq.n	49cc <usb_enable+0xc>
}
    49d2:	4770      	bx	lr

000049d4 <USB_Handler>:

/**
 * \brief Interrupt handler for the USB module.
 */
void USB_Handler(void)
{
    49d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    49d6:	465f      	mov	r7, fp
    49d8:	4656      	mov	r6, sl
    49da:	464d      	mov	r5, r9
    49dc:	4644      	mov	r4, r8
    49de:	b4f0      	push	{r4, r5, r6, r7}
    49e0:	b083      	sub	sp, #12
	if (_usb_instances->hw->DEVICE.CTRLA.bit.MODE) {
    49e2:	4bc8      	ldr	r3, [pc, #800]	; (4d04 <USB_Handler+0x330>)
    49e4:	681f      	ldr	r7, [r3, #0]
    49e6:	683d      	ldr	r5, [r7, #0]
    49e8:	782b      	ldrb	r3, [r5, #0]
    49ea:	09db      	lsrs	r3, r3, #7
    49ec:	d100      	bne.n	49f0 <USB_Handler+0x1c>
    49ee:	e154      	b.n	4c9a <USB_Handler+0x2c6>
{
	uint32_t pipe_int;
	uint32_t flags;

	/* Manage pipe interrupts */
	pipe_int = ctz(_usb_instances->hw->HOST.PINTSMRY.reg);
    49f0:	8c28      	ldrh	r0, [r5, #32]
    49f2:	b280      	uxth	r0, r0
    49f4:	4bc4      	ldr	r3, [pc, #784]	; (4d08 <USB_Handler+0x334>)
    49f6:	4798      	blx	r3
    49f8:	1e04      	subs	r4, r0, #0
	if (pipe_int < 32) {
    49fa:	2c1f      	cmp	r4, #31
    49fc:	d900      	bls.n	4a00 <USB_Handler+0x2c>
    49fe:	e0d2      	b.n	4ba6 <USB_Handler+0x1d2>
		/* pipe interrupts */

		/* get interrupt flags */
		flags = _usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg;
    4a00:	1c03      	adds	r3, r0, #0
    4a02:	3308      	adds	r3, #8
    4a04:	015b      	lsls	r3, r3, #5
    4a06:	18ed      	adds	r5, r5, r3
    4a08:	79ed      	ldrb	r5, [r5, #7]
    4a0a:	b2ed      	uxtb	r5, r5

		/* host pipe transfer complete interrupt */
		if (flags & USB_HOST_PINTFLAG_TRCPT_Msk) {
    4a0c:	07ab      	lsls	r3, r5, #30
    4a0e:	d050      	beq.n	4ab2 <USB_Handler+0xde>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    4a10:	4abe      	ldr	r2, [pc, #760]	; (4d0c <USB_Handler+0x338>)
    4a12:	2301      	movs	r3, #1
    4a14:	4083      	lsls	r3, r0
    4a16:	6811      	ldr	r1, [r2, #0]
    4a18:	4399      	bics	r1, r3
    4a1a:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    4a1c:	1c03      	adds	r3, r0, #0
    4a1e:	3308      	adds	r3, #8
    4a20:	015b      	lsls	r3, r3, #5
    4a22:	683a      	ldr	r2, [r7, #0]
    4a24:	4694      	mov	ip, r2
    4a26:	4463      	add	r3, ip
    4a28:	2203      	movs	r2, #3
    4a2a:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_TRCPT_Msk;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    4a2c:	183b      	adds	r3, r7, r0
    4a2e:	33a8      	adds	r3, #168	; 0xa8
    4a30:	799b      	ldrb	r3, [r3, #6]
    4a32:	07db      	lsls	r3, r3, #31
    4a34:	d53d      	bpl.n	4ab2 <USB_Handler+0xde>
					(1 << USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE)) {
				pipe_callback_para.pipe_num = pipe_int;
    4a36:	4bb6      	ldr	r3, [pc, #728]	; (4d10 <USB_Handler+0x33c>)
    4a38:	7018      	strb	r0, [r3, #0]
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN ==
    4a3a:	683a      	ldr	r2, [r7, #0]
    4a3c:	1c03      	adds	r3, r0, #0
    4a3e:	3308      	adds	r3, #8
    4a40:	015b      	lsls	r3, r3, #5
    4a42:	5c9b      	ldrb	r3, [r3, r2]
    4a44:	2203      	movs	r2, #3
    4a46:	4013      	ands	r3, r2
    4a48:	2b01      	cmp	r3, #1
    4a4a:	d110      	bne.n	4a6e <USB_Handler+0x9a>
							USB_HOST_PIPE_TOKEN_IN) {
					/* in  */
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    4a4c:	0142      	lsls	r2, r0, #5
    4a4e:	4bb1      	ldr	r3, [pc, #708]	; (4d14 <USB_Handler+0x340>)
    4a50:	189b      	adds	r3, r3, r2
    4a52:	685a      	ldr	r2, [r3, #4]
    4a54:	0492      	lsls	r2, r2, #18
    4a56:	0c92      	lsrs	r2, r2, #18
    4a58:	49ad      	ldr	r1, [pc, #692]	; (4d10 <USB_Handler+0x33c>)
    4a5a:	804a      	strh	r2, [r1, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    4a5c:	685a      	ldr	r2, [r3, #4]
    4a5e:	0112      	lsls	r2, r2, #4
    4a60:	0c92      	lsrs	r2, r2, #18
    4a62:	808a      	strh	r2, [r1, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    4a64:	685a      	ldr	r2, [r3, #4]
    4a66:	0b92      	lsrs	r2, r2, #14
    4a68:	0392      	lsls	r2, r2, #14
    4a6a:	605a      	str	r2, [r3, #4]
    4a6c:	e019      	b.n	4aa2 <USB_Handler+0xce>
				} else {
					/* out */
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    4a6e:	0143      	lsls	r3, r0, #5
    4a70:	4aa8      	ldr	r2, [pc, #672]	; (4d14 <USB_Handler+0x340>)
    4a72:	18d3      	adds	r3, r2, r3
    4a74:	685a      	ldr	r2, [r3, #4]
    4a76:	0112      	lsls	r2, r2, #4
    4a78:	0c92      	lsrs	r2, r2, #18
    4a7a:	48a5      	ldr	r0, [pc, #660]	; (4d10 <USB_Handler+0x33c>)
    4a7c:	8042      	strh	r2, [r0, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    4a7e:	6859      	ldr	r1, [r3, #4]
    4a80:	0489      	lsls	r1, r1, #18
    4a82:	0c89      	lsrs	r1, r1, #18
    4a84:	8081      	strh	r1, [r0, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
    4a86:	6858      	ldr	r0, [r3, #4]
    4a88:	49a3      	ldr	r1, [pc, #652]	; (4d18 <USB_Handler+0x344>)
    4a8a:	4001      	ands	r1, r0
    4a8c:	6059      	str	r1, [r3, #4]
					if (0 == pipe_callback_para.transfered_size) {
    4a8e:	2a00      	cmp	r2, #0
    4a90:	d107      	bne.n	4aa2 <USB_Handler+0xce>
						pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    4a92:	0163      	lsls	r3, r4, #5
    4a94:	4a9f      	ldr	r2, [pc, #636]	; (4d14 <USB_Handler+0x340>)
    4a96:	18d3      	adds	r3, r2, r3
    4a98:	685b      	ldr	r3, [r3, #4]
    4a9a:	049b      	lsls	r3, r3, #18
    4a9c:	0c9b      	lsrs	r3, r3, #18
    4a9e:	4a9c      	ldr	r2, [pc, #624]	; (4d10 <USB_Handler+0x33c>)
    4aa0:	8053      	strh	r3, [r2, #2]
					}
				}
				(_usb_instances->host_pipe_callback[pipe_int]
    4aa2:	4b98      	ldr	r3, [pc, #608]	; (4d04 <USB_Handler+0x330>)
    4aa4:	6818      	ldr	r0, [r3, #0]
						[USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE])(_usb_instances, &pipe_callback_para);
    4aa6:	1ca3      	adds	r3, r4, #2
    4aa8:	011b      	lsls	r3, r3, #4
    4aaa:	18c3      	adds	r3, r0, r3
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
					if (0 == pipe_callback_para.transfered_size) {
						pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
					}
				}
				(_usb_instances->host_pipe_callback[pipe_int]
    4aac:	685b      	ldr	r3, [r3, #4]
    4aae:	4998      	ldr	r1, [pc, #608]	; (4d10 <USB_Handler+0x33c>)
    4ab0:	4798      	blx	r3
						[USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE])(_usb_instances, &pipe_callback_para);
			}
		}

		/* host pipe transfer fail interrupt */
		if (flags & USB_HOST_PINTFLAG_TRFAIL) {
    4ab2:	076b      	lsls	r3, r5, #29
    4ab4:	d50e      	bpl.n	4ad4 <USB_Handler+0x100>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    4ab6:	4a95      	ldr	r2, [pc, #596]	; (4d0c <USB_Handler+0x338>)
    4ab8:	2301      	movs	r3, #1
    4aba:	40a3      	lsls	r3, r4
    4abc:	6811      	ldr	r1, [r2, #0]
    4abe:	4399      	bics	r1, r3
    4ac0:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    4ac2:	4b90      	ldr	r3, [pc, #576]	; (4d04 <USB_Handler+0x330>)
    4ac4:	681b      	ldr	r3, [r3, #0]
    4ac6:	681a      	ldr	r2, [r3, #0]
    4ac8:	1c23      	adds	r3, r4, #0
    4aca:	3308      	adds	r3, #8
    4acc:	015b      	lsls	r3, r3, #5
    4ace:	18d3      	adds	r3, r2, r3
    4ad0:	2204      	movs	r2, #4
    4ad2:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_TRFAIL;
		}

		/* host pipe error interrupt */
		if (flags & USB_HOST_PINTFLAG_PERR) {
    4ad4:	072b      	lsls	r3, r5, #28
    4ad6:	d521      	bpl.n	4b1c <USB_Handler+0x148>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    4ad8:	4a8c      	ldr	r2, [pc, #560]	; (4d0c <USB_Handler+0x338>)
    4ada:	2301      	movs	r3, #1
    4adc:	40a3      	lsls	r3, r4
    4ade:	6811      	ldr	r1, [r2, #0]
    4ae0:	4399      	bics	r1, r3
    4ae2:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    4ae4:	4b87      	ldr	r3, [pc, #540]	; (4d04 <USB_Handler+0x330>)
    4ae6:	6818      	ldr	r0, [r3, #0]
    4ae8:	1c23      	adds	r3, r4, #0
    4aea:	3308      	adds	r3, #8
    4aec:	015b      	lsls	r3, r3, #5
    4aee:	6802      	ldr	r2, [r0, #0]
    4af0:	4694      	mov	ip, r2
    4af2:	4463      	add	r3, ip
    4af4:	2208      	movs	r2, #8
    4af6:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_PERR;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    4af8:	1903      	adds	r3, r0, r4
    4afa:	33a8      	adds	r3, #168	; 0xa8
    4afc:	799b      	ldrb	r3, [r3, #6]
    4afe:	079b      	lsls	r3, r3, #30
    4b00:	d50c      	bpl.n	4b1c <USB_Handler+0x148>
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
    4b02:	4983      	ldr	r1, [pc, #524]	; (4d10 <USB_Handler+0x33c>)
    4b04:	700c      	strb	r4, [r1, #0]
				pipe_callback_para.pipe_error_status =
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
    4b06:	0163      	lsls	r3, r4, #5
    4b08:	4a82      	ldr	r2, [pc, #520]	; (4d14 <USB_Handler+0x340>)
    4b0a:	18d3      	adds	r3, r2, r3
    4b0c:	89da      	ldrh	r2, [r3, #14]
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
					USB_HOST_PINTFLAG_PERR;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.pipe_error_status =
    4b0e:	231f      	movs	r3, #31
    4b10:	4013      	ands	r3, r2
    4b12:	704b      	strb	r3, [r1, #1]
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
				(_usb_instances->host_pipe_callback[pipe_int]
						[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
    4b14:	0123      	lsls	r3, r4, #4
    4b16:	18c3      	adds	r3, r0, r3
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.pipe_error_status =
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
				(_usb_instances->host_pipe_callback[pipe_int]
    4b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4b1a:	4798      	blx	r3
						[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
			}
		}

		/* host pipe transmitted setup interrupt */
		if (flags & USB_HOST_PINTFLAG_TXSTP) {
    4b1c:	06eb      	lsls	r3, r5, #27
    4b1e:	d522      	bpl.n	4b66 <USB_Handler+0x192>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    4b20:	4a7a      	ldr	r2, [pc, #488]	; (4d0c <USB_Handler+0x338>)
    4b22:	2301      	movs	r3, #1
    4b24:	40a3      	lsls	r3, r4
    4b26:	6811      	ldr	r1, [r2, #0]
    4b28:	4399      	bics	r1, r3
    4b2a:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    4b2c:	4b75      	ldr	r3, [pc, #468]	; (4d04 <USB_Handler+0x330>)
    4b2e:	6818      	ldr	r0, [r3, #0]
    4b30:	1c23      	adds	r3, r4, #0
    4b32:	3308      	adds	r3, #8
    4b34:	015b      	lsls	r3, r3, #5
    4b36:	6802      	ldr	r2, [r0, #0]
    4b38:	4694      	mov	ip, r2
    4b3a:	4463      	add	r3, ip
    4b3c:	2210      	movs	r2, #16
    4b3e:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_TXSTP;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    4b40:	1903      	adds	r3, r0, r4
    4b42:	33a8      	adds	r3, #168	; 0xa8
    4b44:	799b      	ldrb	r3, [r3, #6]
    4b46:	075b      	lsls	r3, r3, #29
    4b48:	d50d      	bpl.n	4b66 <USB_Handler+0x192>
					(1 << USB_HOST_PIPE_CALLBACK_SETUP)) {
				pipe_callback_para.pipe_num = pipe_int;
    4b4a:	4a71      	ldr	r2, [pc, #452]	; (4d10 <USB_Handler+0x33c>)
    4b4c:	7014      	strb	r4, [r2, #0]
				pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    4b4e:	0163      	lsls	r3, r4, #5
    4b50:	4970      	ldr	r1, [pc, #448]	; (4d14 <USB_Handler+0x340>)
    4b52:	18cb      	adds	r3, r1, r3
    4b54:	685b      	ldr	r3, [r3, #4]
    4b56:	011b      	lsls	r3, r3, #4
    4b58:	0c9b      	lsrs	r3, r3, #18
    4b5a:	8053      	strh	r3, [r2, #2]
				(_usb_instances->host_pipe_callback[pipe_int]
						[USB_HOST_PIPE_CALLBACK_SETUP])(_usb_instances, NULL);
    4b5c:	0123      	lsls	r3, r4, #4
    4b5e:	18c3      	adds	r3, r0, r3
					USB_HOST_PINTFLAG_TXSTP;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_SETUP)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
				(_usb_instances->host_pipe_callback[pipe_int]
    4b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4b62:	2100      	movs	r1, #0
    4b64:	4798      	blx	r3
						[USB_HOST_PIPE_CALLBACK_SETUP])(_usb_instances, NULL);
			}
		}

		/* host pipe stall interrupt */
		if (flags & USB_HOST_PINTFLAG_STALL) {
    4b66:	06ab      	lsls	r3, r5, #26
    4b68:	d400      	bmi.n	4b6c <USB_Handler+0x198>
    4b6a:	e1f8      	b.n	4f5e <USB_Handler+0x58a>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    4b6c:	4a67      	ldr	r2, [pc, #412]	; (4d0c <USB_Handler+0x338>)
    4b6e:	2301      	movs	r3, #1
    4b70:	40a3      	lsls	r3, r4
    4b72:	6811      	ldr	r1, [r2, #0]
    4b74:	4399      	bics	r1, r3
    4b76:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    4b78:	4b62      	ldr	r3, [pc, #392]	; (4d04 <USB_Handler+0x330>)
    4b7a:	6818      	ldr	r0, [r3, #0]
    4b7c:	1c23      	adds	r3, r4, #0
    4b7e:	3308      	adds	r3, #8
    4b80:	015b      	lsls	r3, r3, #5
    4b82:	6802      	ldr	r2, [r0, #0]
    4b84:	4694      	mov	ip, r2
    4b86:	4463      	add	r3, ip
    4b88:	2220      	movs	r2, #32
    4b8a:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_STALL;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    4b8c:	1903      	adds	r3, r0, r4
    4b8e:	33a8      	adds	r3, #168	; 0xa8
    4b90:	799b      	ldrb	r3, [r3, #6]
    4b92:	071b      	lsls	r3, r3, #28
    4b94:	d400      	bmi.n	4b98 <USB_Handler+0x1c4>
    4b96:	e1e2      	b.n	4f5e <USB_Handler+0x58a>
					(1 << USB_HOST_PIPE_CALLBACK_STALL)) {
				pipe_callback_para.pipe_num = pipe_int;
    4b98:	495d      	ldr	r1, [pc, #372]	; (4d10 <USB_Handler+0x33c>)
    4b9a:	700c      	strb	r4, [r1, #0]
				(_usb_instances->host_pipe_callback[pipe_int]
						[USB_HOST_PIPE_CALLBACK_STALL])(_usb_instances, &pipe_callback_para);
    4b9c:	0124      	lsls	r4, r4, #4
    4b9e:	1904      	adds	r4, r0, r4
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
					USB_HOST_PINTFLAG_STALL;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_STALL)) {
				pipe_callback_para.pipe_num = pipe_int;
				(_usb_instances->host_pipe_callback[pipe_int]
    4ba0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4ba2:	4798      	blx	r3
    4ba4:	e1db      	b.n	4f5e <USB_Handler+0x58a>

	} else {
		/* host interrupts */

		/* get interrupt flags */
		flags = _usb_instances->hw->HOST.INTFLAG.reg;
    4ba6:	8bac      	ldrh	r4, [r5, #28]
    4ba8:	b2a4      	uxth	r4, r4

		/* host SOF interrupt */
		if (flags & USB_HOST_INTFLAG_HSOF) {
    4baa:	0763      	lsls	r3, r4, #29
    4bac:	d508      	bpl.n	4bc0 <USB_Handler+0x1ec>
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_HSOF;
    4bae:	2304      	movs	r3, #4
    4bb0:	83ab      	strh	r3, [r5, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_SOF)) {
    4bb2:	33a1      	adds	r3, #161	; 0xa1
    4bb4:	5cfb      	ldrb	r3, [r7, r3]
    4bb6:	07db      	lsls	r3, r3, #31
    4bb8:	d502      	bpl.n	4bc0 <USB_Handler+0x1ec>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_SOF])(_usb_instances);
    4bba:	687b      	ldr	r3, [r7, #4]
    4bbc:	1c38      	adds	r0, r7, #0
    4bbe:	4798      	blx	r3
			}
		}

		/* host reset interrupt */
		if (flags & USB_HOST_INTFLAG_RST) {
    4bc0:	0723      	lsls	r3, r4, #28
    4bc2:	d50d      	bpl.n	4be0 <USB_Handler+0x20c>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    4bc4:	2200      	movs	r2, #0
    4bc6:	4b51      	ldr	r3, [pc, #324]	; (4d0c <USB_Handler+0x338>)
    4bc8:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RST;
    4bca:	4b4e      	ldr	r3, [pc, #312]	; (4d04 <USB_Handler+0x330>)
    4bcc:	6818      	ldr	r0, [r3, #0]
    4bce:	2308      	movs	r3, #8
    4bd0:	6802      	ldr	r2, [r0, #0]
    4bd2:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RESET)) {
    4bd4:	339d      	adds	r3, #157	; 0x9d
    4bd6:	5cc3      	ldrb	r3, [r0, r3]
    4bd8:	079b      	lsls	r3, r3, #30
    4bda:	d501      	bpl.n	4be0 <USB_Handler+0x20c>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RESET])(_usb_instances);
    4bdc:	6883      	ldr	r3, [r0, #8]
    4bde:	4798      	blx	r3
			}
		}

		/* host upstream resume interrupts */
		if (flags & USB_HOST_INTFLAG_UPRSM) {
    4be0:	0663      	lsls	r3, r4, #25
    4be2:	d50a      	bpl.n	4bfa <USB_Handler+0x226>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_UPRSM;
    4be4:	4b47      	ldr	r3, [pc, #284]	; (4d04 <USB_Handler+0x330>)
    4be6:	6818      	ldr	r0, [r3, #0]
    4be8:	2340      	movs	r3, #64	; 0x40
    4bea:	6802      	ldr	r2, [r0, #0]
    4bec:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_UPRSM)) {
    4bee:	3365      	adds	r3, #101	; 0x65
    4bf0:	5cc3      	ldrb	r3, [r0, r3]
    4bf2:	06db      	lsls	r3, r3, #27
    4bf4:	d501      	bpl.n	4bfa <USB_Handler+0x226>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_UPRSM])(_usb_instances);
    4bf6:	6943      	ldr	r3, [r0, #20]
    4bf8:	4798      	blx	r3
			}
		}

		/* host downstream resume interrupts */
		if (flags & USB_HOST_INTFLAG_DNRSM) {
    4bfa:	06a3      	lsls	r3, r4, #26
    4bfc:	d50a      	bpl.n	4c14 <USB_Handler+0x240>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DNRSM;
    4bfe:	4b41      	ldr	r3, [pc, #260]	; (4d04 <USB_Handler+0x330>)
    4c00:	6818      	ldr	r0, [r3, #0]
    4c02:	2320      	movs	r3, #32
    4c04:	6802      	ldr	r2, [r0, #0]
    4c06:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DNRSM)) {
    4c08:	3385      	adds	r3, #133	; 0x85
    4c0a:	5cc3      	ldrb	r3, [r0, r3]
    4c0c:	071b      	lsls	r3, r3, #28
    4c0e:	d501      	bpl.n	4c14 <USB_Handler+0x240>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DNRSM])(_usb_instances);
    4c10:	6903      	ldr	r3, [r0, #16]
    4c12:	4798      	blx	r3
			}
		}

		/* host wakeup interrupts */
		if (flags & USB_HOST_INTFLAG_WAKEUP) {
    4c14:	06e3      	lsls	r3, r4, #27
    4c16:	d50a      	bpl.n	4c2e <USB_Handler+0x25a>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_WAKEUP;
    4c18:	4b3a      	ldr	r3, [pc, #232]	; (4d04 <USB_Handler+0x330>)
    4c1a:	6818      	ldr	r0, [r3, #0]
    4c1c:	2310      	movs	r3, #16
    4c1e:	6802      	ldr	r2, [r0, #0]
    4c20:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_WAKEUP)) {
    4c22:	3395      	adds	r3, #149	; 0x95
    4c24:	5cc3      	ldrb	r3, [r0, r3]
    4c26:	075b      	lsls	r3, r3, #29
    4c28:	d501      	bpl.n	4c2e <USB_Handler+0x25a>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_WAKEUP])(_usb_instances);
    4c2a:	68c3      	ldr	r3, [r0, #12]
    4c2c:	4798      	blx	r3
			}
		}

		/* host ram access interrupt  */
		if (flags & USB_HOST_INTFLAG_RAMACER) {
    4c2e:	0623      	lsls	r3, r4, #24
    4c30:	d50d      	bpl.n	4c4e <USB_Handler+0x27a>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    4c32:	2200      	movs	r2, #0
    4c34:	4b35      	ldr	r3, [pc, #212]	; (4d0c <USB_Handler+0x338>)
    4c36:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RAMACER;
    4c38:	4b32      	ldr	r3, [pc, #200]	; (4d04 <USB_Handler+0x330>)
    4c3a:	6818      	ldr	r0, [r3, #0]
    4c3c:	2380      	movs	r3, #128	; 0x80
    4c3e:	6802      	ldr	r2, [r0, #0]
    4c40:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RAMACER)) {
    4c42:	3325      	adds	r3, #37	; 0x25
    4c44:	5cc3      	ldrb	r3, [r0, r3]
    4c46:	069b      	lsls	r3, r3, #26
    4c48:	d501      	bpl.n	4c4e <USB_Handler+0x27a>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RAMACER])(_usb_instances);
    4c4a:	6983      	ldr	r3, [r0, #24]
    4c4c:	4798      	blx	r3
			}
		}

		/* host connect interrupt */
		if (flags & USB_HOST_INTFLAG_DCONN) {
    4c4e:	05e3      	lsls	r3, r4, #23
    4c50:	d50e      	bpl.n	4c70 <USB_Handler+0x29c>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    4c52:	2200      	movs	r2, #0
    4c54:	4b2d      	ldr	r3, [pc, #180]	; (4d0c <USB_Handler+0x338>)
    4c56:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DCONN;
    4c58:	4b2a      	ldr	r3, [pc, #168]	; (4d04 <USB_Handler+0x330>)
    4c5a:	6818      	ldr	r0, [r3, #0]
    4c5c:	2380      	movs	r3, #128	; 0x80
    4c5e:	005b      	lsls	r3, r3, #1
    4c60:	6802      	ldr	r2, [r0, #0]
    4c62:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_CONNECT)) {
    4c64:	3b5b      	subs	r3, #91	; 0x5b
    4c66:	5cc3      	ldrb	r3, [r0, r3]
    4c68:	065b      	lsls	r3, r3, #25
    4c6a:	d501      	bpl.n	4c70 <USB_Handler+0x29c>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_CONNECT])(_usb_instances);
    4c6c:	69c3      	ldr	r3, [r0, #28]
    4c6e:	4798      	blx	r3
			}
		}

		/* host disconnect interrupt 	*/
		if (flags & USB_HOST_INTFLAG_DDISC) {
    4c70:	05a3      	lsls	r3, r4, #22
    4c72:	d400      	bmi.n	4c76 <USB_Handler+0x2a2>
    4c74:	e173      	b.n	4f5e <USB_Handler+0x58a>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    4c76:	2200      	movs	r2, #0
    4c78:	4b24      	ldr	r3, [pc, #144]	; (4d0c <USB_Handler+0x338>)
    4c7a:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DDISC;
    4c7c:	4b21      	ldr	r3, [pc, #132]	; (4d04 <USB_Handler+0x330>)
    4c7e:	6818      	ldr	r0, [r3, #0]
    4c80:	2380      	movs	r3, #128	; 0x80
    4c82:	009b      	lsls	r3, r3, #2
    4c84:	6802      	ldr	r2, [r0, #0]
    4c86:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DISCONNECT)) {
    4c88:	3b5c      	subs	r3, #92	; 0x5c
    4c8a:	3bff      	subs	r3, #255	; 0xff
    4c8c:	5cc3      	ldrb	r3, [r0, r3]
    4c8e:	2b7f      	cmp	r3, #127	; 0x7f
    4c90:	d800      	bhi.n	4c94 <USB_Handler+0x2c0>
    4c92:	e164      	b.n	4f5e <USB_Handler+0x58a>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DISCONNECT])(_usb_instances);
    4c94:	6a03      	ldr	r3, [r0, #32]
    4c96:	4798      	blx	r3
    4c98:	e161      	b.n	4f5e <USB_Handler+0x58a>

static void _usb_device_interrupt_handler(void)
{
	uint16_t ep_inst;
	uint16_t flags, flags_run;
	ep_inst = _usb_instances->hw->DEVICE.EPINTSMRY.reg;
    4c9a:	8c2e      	ldrh	r6, [r5, #32]
    4c9c:	b2b6      	uxth	r6, r6

	/* device interrupt */
	if (0 == ep_inst) {
    4c9e:	2e00      	cmp	r6, #0
    4ca0:	d140      	bne.n	4d24 <USB_Handler+0x350>
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
    4ca2:	8bae      	ldrh	r6, [r5, #28]
    4ca4:	b2b6      	uxth	r6, r6
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
    4ca6:	23ab      	movs	r3, #171	; 0xab
    4ca8:	005b      	lsls	r3, r3, #1
	if (0 == ep_inst) {
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
    4caa:	5afd      	ldrh	r5, [r7, r3]
    4cac:	4035      	ands	r5, r6
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;
    4cae:	3b02      	subs	r3, #2
	if (0 == ep_inst) {
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
    4cb0:	5afb      	ldrh	r3, [r7, r3]
    4cb2:	401d      	ands	r5, r3
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    4cb4:	2400      	movs	r4, #0
			if (flags & _usb_device_irq_bits[i]) {
    4cb6:	4f19      	ldr	r7, [pc, #100]	; (4d1c <USB_Handler+0x348>)
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    4cb8:	4b12      	ldr	r3, [pc, #72]	; (4d04 <USB_Handler+0x330>)
    4cba:	4699      	mov	r9, r3
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
					device_callback_lpm_wakeup_enable =
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
							& USB_LPM_ATTRIBUT_REMOTEWAKE_MASK;
				}
				(_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_enable);
    4cbc:	4698      	mov	r8, r3
    4cbe:	0063      	lsls	r3, r4, #1
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
			if (flags & _usb_device_irq_bits[i]) {
    4cc0:	5bdb      	ldrh	r3, [r3, r7]
    4cc2:	421e      	tst	r6, r3
    4cc4:	d003      	beq.n	4cce <USB_Handler+0x2fa>
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    4cc6:	464a      	mov	r2, r9
    4cc8:	6812      	ldr	r2, [r2, #0]
    4cca:	6812      	ldr	r2, [r2, #0]
    4ccc:	8393      	strh	r3, [r2, #28]
						_usb_device_irq_bits[i];
			}
			if (flags_run & _usb_device_irq_bits[i]) {
    4cce:	421d      	tst	r5, r3
    4cd0:	d013      	beq.n	4cfa <USB_Handler+0x326>
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
    4cd2:	2c06      	cmp	r4, #6
    4cd4:	d107      	bne.n	4ce6 <USB_Handler+0x312>
					device_callback_lpm_wakeup_enable =
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
    4cd6:	4b0f      	ldr	r3, [pc, #60]	; (4d14 <USB_Handler+0x340>)
    4cd8:	891b      	ldrh	r3, [r3, #8]
    4cda:	091a      	lsrs	r2, r3, #4
				_usb_instances->hw->DEVICE.INTFLAG.reg =
						_usb_device_irq_bits[i];
			}
			if (flags_run & _usb_device_irq_bits[i]) {
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
					device_callback_lpm_wakeup_enable =
    4cdc:	2380      	movs	r3, #128	; 0x80
    4cde:	005b      	lsls	r3, r3, #1
    4ce0:	4013      	ands	r3, r2
    4ce2:	4a0f      	ldr	r2, [pc, #60]	; (4d20 <USB_Handler+0x34c>)
    4ce4:	6013      	str	r3, [r2, #0]
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
							& USB_LPM_ATTRIBUT_REMOTEWAKE_MASK;
				}
				(_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_enable);
    4ce6:	1c23      	adds	r3, r4, #0
    4ce8:	332e      	adds	r3, #46	; 0x2e
    4cea:	009b      	lsls	r3, r3, #2
    4cec:	4642      	mov	r2, r8
    4cee:	6812      	ldr	r2, [r2, #0]
    4cf0:	589b      	ldr	r3, [r3, r2]
    4cf2:	4642      	mov	r2, r8
    4cf4:	6810      	ldr	r0, [r2, #0]
    4cf6:	490a      	ldr	r1, [pc, #40]	; (4d20 <USB_Handler+0x34c>)
    4cf8:	4798      	blx	r3
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    4cfa:	3401      	adds	r4, #1
    4cfc:	2c07      	cmp	r4, #7
    4cfe:	d1de      	bne.n	4cbe <USB_Handler+0x2ea>
    4d00:	e12d      	b.n	4f5e <USB_Handler+0x58a>
    4d02:	46c0      	nop			; (mov r8, r8)
    4d04:	20000764 	.word	0x20000764
    4d08:	00006585 	.word	0x00006585
    4d0c:	20000758 	.word	0x20000758
    4d10:	20000750 	.word	0x20000750
    4d14:	20000ad8 	.word	0x20000ad8
    4d18:	f0003fff 	.word	0xf0003fff
    4d1c:	000089d4 	.word	0x000089d4
    4d20:	2000074c 	.word	0x2000074c
    4d24:	1c3c      	adds	r4, r7, #0
    4d26:	3459      	adds	r4, #89	; 0x59
    4d28:	34ff      	adds	r4, #255	; 0xff
	uint16_t ep_inst;
	uint16_t flags, flags_run;
	ep_inst = _usb_instances->hw->DEVICE.EPINTSMRY.reg;

	/* device interrupt */
	if (0 == ep_inst) {
    4d2a:	2300      	movs	r3, #0
	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {

			if (ep_inst & (1 << i)) {
    4d2c:	2201      	movs	r2, #1
    4d2e:	4694      	mov	ip, r2
				flags_run = flags &
						_usb_instances->device_endpoint_enabled_callback_mask[i] &
						_usb_instances->device_endpoint_registered_callback_mask[i];

				// endpoint transfer stall interrupt
				if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    4d30:	325f      	adds	r2, #95	; 0x5f
    4d32:	4691      	mov	r9, r2
					}
					return;
				}

				// endpoint received setup interrupt
				if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4d34:	3a50      	subs	r2, #80	; 0x50
    4d36:	4692      	mov	sl, r2
					}
					return;
				}

				// endpoint transfer complete interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    4d38:	3a0d      	subs	r2, #13
    4d3a:	4693      	mov	fp, r2
					}
					return;
				}

				// endpoint transfer fail interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    4d3c:	46b8      	mov	r8, r7
    4d3e:	1c2f      	adds	r7, r5, #0
    4d40:	b2d8      	uxtb	r0, r3
	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {

			if (ep_inst & (1 << i)) {
    4d42:	9301      	str	r3, [sp, #4]
    4d44:	1c32      	adds	r2, r6, #0
    4d46:	411a      	asrs	r2, r3
    4d48:	4661      	mov	r1, ip
    4d4a:	4211      	tst	r1, r2
    4d4c:	d100      	bne.n	4d50 <USB_Handler+0x37c>
    4d4e:	e101      	b.n	4f54 <USB_Handler+0x580>
				flags = _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg;
    4d50:	1c1a      	adds	r2, r3, #0
    4d52:	3208      	adds	r2, #8
    4d54:	0152      	lsls	r2, r2, #5
    4d56:	18ba      	adds	r2, r7, r2
    4d58:	79d2      	ldrb	r2, [r2, #7]
    4d5a:	b2d2      	uxtb	r2, r2
    4d5c:	7a21      	ldrb	r1, [r4, #8]
    4d5e:	7825      	ldrb	r5, [r4, #0]
    4d60:	4029      	ands	r1, r5
				flags_run = flags &
    4d62:	4011      	ands	r1, r2
						_usb_instances->device_endpoint_enabled_callback_mask[i] &
						_usb_instances->device_endpoint_registered_callback_mask[i];

				// endpoint transfer stall interrupt
				if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    4d64:	464d      	mov	r5, r9
    4d66:	4215      	tst	r5, r2
    4d68:	d02a      	beq.n	4dc0 <USB_Handler+0x3ec>
    4d6a:	1c3d      	adds	r5, r7, #0
    4d6c:	4647      	mov	r7, r8
    4d6e:	015b      	lsls	r3, r3, #5
    4d70:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL1) {
    4d72:	2308      	movs	r3, #8
    4d74:	33ff      	adds	r3, #255	; 0xff
    4d76:	5ceb      	ldrb	r3, [r5, r3]
    4d78:	065b      	lsls	r3, r3, #25
    4d7a:	d509      	bpl.n	4d90 <USB_Handler+0x3bc>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL1;
    4d7c:	2240      	movs	r2, #64	; 0x40
    4d7e:	2308      	movs	r3, #8
    4d80:	33ff      	adds	r3, #255	; 0xff
    4d82:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    4d84:	3b88      	subs	r3, #136	; 0x88
    4d86:	3bff      	subs	r3, #255	; 0xff
    4d88:	4303      	orrs	r3, r0
    4d8a:	4a78      	ldr	r2, [pc, #480]	; (4f6c <USB_Handler+0x598>)
    4d8c:	7193      	strb	r3, [r2, #6]
    4d8e:	e00a      	b.n	4da6 <USB_Handler+0x3d2>
					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL0) {
    4d90:	2308      	movs	r3, #8
    4d92:	33ff      	adds	r3, #255	; 0xff
    4d94:	5ceb      	ldrb	r3, [r5, r3]
    4d96:	069b      	lsls	r3, r3, #26
    4d98:	d505      	bpl.n	4da6 <USB_Handler+0x3d2>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL0;
    4d9a:	2220      	movs	r2, #32
    4d9c:	2308      	movs	r3, #8
    4d9e:	33ff      	adds	r3, #255	; 0xff
    4da0:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    4da2:	4b72      	ldr	r3, [pc, #456]	; (4f6c <USB_Handler+0x598>)
    4da4:	7198      	strb	r0, [r3, #6]
					}

					if (flags_run & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    4da6:	2360      	movs	r3, #96	; 0x60
    4da8:	420b      	tst	r3, r1
    4daa:	d100      	bne.n	4dae <USB_Handler+0x3da>
    4dac:	e0d7      	b.n	4f5e <USB_Handler+0x58a>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_STALL])(_usb_instances,&ep_callback_para);
    4dae:	9b01      	ldr	r3, [sp, #4]
    4db0:	011b      	lsls	r3, r3, #4
    4db2:	18fb      	adds	r3, r7, r3
    4db4:	33dc      	adds	r3, #220	; 0xdc
    4db6:	685b      	ldr	r3, [r3, #4]
    4db8:	1c38      	adds	r0, r7, #0
    4dba:	496c      	ldr	r1, [pc, #432]	; (4f6c <USB_Handler+0x598>)
    4dbc:	4798      	blx	r3
    4dbe:	e0ce      	b.n	4f5e <USB_Handler+0x58a>
					}
					return;
				}

				// endpoint received setup interrupt
				if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4dc0:	4655      	mov	r5, sl
    4dc2:	4215      	tst	r5, r2
    4dc4:	d01f      	beq.n	4e06 <USB_Handler+0x432>
    4dc6:	1c3d      	adds	r5, r7, #0
    4dc8:	4647      	mov	r7, r8
					_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_RXSTP;
    4dca:	9a01      	ldr	r2, [sp, #4]
    4dcc:	1c13      	adds	r3, r2, #0
    4dce:	3308      	adds	r3, #8
    4dd0:	015b      	lsls	r3, r3, #5
    4dd2:	18ed      	adds	r5, r5, r3
    4dd4:	2310      	movs	r3, #16
    4dd6:	71eb      	strb	r3, [r5, #7]
					if(_usb_instances->device_endpoint_enabled_callback_mask[i] & _usb_endpoint_irq_bits[USB_DEVICE_ENDPOINT_CALLBACK_RXSTP]) {
    4dd8:	18bb      	adds	r3, r7, r2
    4dda:	3361      	adds	r3, #97	; 0x61
    4ddc:	33ff      	adds	r3, #255	; 0xff
    4dde:	781b      	ldrb	r3, [r3, #0]
    4de0:	06db      	lsls	r3, r3, #27
    4de2:	d400      	bmi.n	4de6 <USB_Handler+0x412>
    4de4:	e0bb      	b.n	4f5e <USB_Handler+0x58a>
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    4de6:	1c10      	adds	r0, r2, #0
    4de8:	0153      	lsls	r3, r2, #5
    4dea:	4a61      	ldr	r2, [pc, #388]	; (4f70 <USB_Handler+0x59c>)
    4dec:	18d3      	adds	r3, r2, r3
    4dee:	685b      	ldr	r3, [r3, #4]
    4df0:	049b      	lsls	r3, r3, #18
    4df2:	0c9b      	lsrs	r3, r3, #18
    4df4:	495d      	ldr	r1, [pc, #372]	; (4f6c <USB_Handler+0x598>)
    4df6:	800b      	strh	r3, [r1, #0]
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_RXSTP])(_usb_instances,&ep_callback_para);
    4df8:	0103      	lsls	r3, r0, #4
    4dfa:	18fb      	adds	r3, r7, r3
    4dfc:	33d8      	adds	r3, #216	; 0xd8
    4dfe:	685b      	ldr	r3, [r3, #4]
    4e00:	4640      	mov	r0, r8
    4e02:	4798      	blx	r3
    4e04:	e0ab      	b.n	4f5e <USB_Handler+0x58a>
					}
					return;
				}

				// endpoint transfer complete interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    4e06:	465d      	mov	r5, fp
    4e08:	4215      	tst	r5, r2
    4e0a:	d040      	beq.n	4e8e <USB_Handler+0x4ba>
    4e0c:	1c3d      	adds	r5, r7, #0
    4e0e:	4647      	mov	r7, r8
    4e10:	4680      	mov	r8, r0
    4e12:	9b01      	ldr	r3, [sp, #4]
    4e14:	015b      	lsls	r3, r3, #5
    4e16:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    4e18:	2308      	movs	r3, #8
    4e1a:	33ff      	adds	r3, #255	; 0xff
    4e1c:	5ceb      	ldrb	r3, [r5, r3]
    4e1e:	079b      	lsls	r3, r3, #30
    4e20:	d512      	bpl.n	4e48 <USB_Handler+0x474>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
    4e22:	2202      	movs	r2, #2
    4e24:	2308      	movs	r3, #8
    4e26:	33ff      	adds	r3, #255	; 0xff
    4e28:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    4e2a:	4a50      	ldr	r2, [pc, #320]	; (4f6c <USB_Handler+0x598>)
    4e2c:	3b88      	subs	r3, #136	; 0x88
    4e2e:	3bff      	subs	r3, #255	; 0xff
    4e30:	4303      	orrs	r3, r0
    4e32:	7193      	strb	r3, [r2, #6]
						ep_callback_para.sent_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT);
    4e34:	9b01      	ldr	r3, [sp, #4]
    4e36:	015b      	lsls	r3, r3, #5
    4e38:	484d      	ldr	r0, [pc, #308]	; (4f70 <USB_Handler+0x59c>)
    4e3a:	18c3      	adds	r3, r0, r3
    4e3c:	3310      	adds	r3, #16
    4e3e:	685b      	ldr	r3, [r3, #4]
    4e40:	049b      	lsls	r3, r3, #18
    4e42:	0c9b      	lsrs	r3, r3, #18
    4e44:	8053      	strh	r3, [r2, #2]
    4e46:	e017      	b.n	4e78 <USB_Handler+0x4a4>

					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    4e48:	2308      	movs	r3, #8
    4e4a:	33ff      	adds	r3, #255	; 0xff
    4e4c:	5ceb      	ldrb	r3, [r5, r3]
    4e4e:	07db      	lsls	r3, r3, #31
    4e50:	d512      	bpl.n	4e78 <USB_Handler+0x4a4>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
    4e52:	2201      	movs	r2, #1
    4e54:	2308      	movs	r3, #8
    4e56:	33ff      	adds	r3, #255	; 0xff
    4e58:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    4e5a:	4844      	ldr	r0, [pc, #272]	; (4f6c <USB_Handler+0x598>)
    4e5c:	4643      	mov	r3, r8
    4e5e:	7183      	strb	r3, [r0, #6]
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    4e60:	9b01      	ldr	r3, [sp, #4]
    4e62:	015a      	lsls	r2, r3, #5
    4e64:	4b42      	ldr	r3, [pc, #264]	; (4f70 <USB_Handler+0x59c>)
    4e66:	189b      	adds	r3, r3, r2
    4e68:	685a      	ldr	r2, [r3, #4]
    4e6a:	0492      	lsls	r2, r2, #18
    4e6c:	0c92      	lsrs	r2, r2, #18
    4e6e:	8002      	strh	r2, [r0, #0]
						ep_callback_para.out_buffer_size = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE);
    4e70:	685b      	ldr	r3, [r3, #4]
    4e72:	011b      	lsls	r3, r3, #4
    4e74:	0c9b      	lsrs	r3, r3, #18
    4e76:	8083      	strh	r3, [r0, #4]
					}
					if(flags_run & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    4e78:	078b      	lsls	r3, r1, #30
    4e7a:	d070      	beq.n	4f5e <USB_Handler+0x58a>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRCPT])(_usb_instances,&ep_callback_para);
    4e7c:	9b01      	ldr	r3, [sp, #4]
    4e7e:	330d      	adds	r3, #13
    4e80:	011b      	lsls	r3, r3, #4
    4e82:	18fb      	adds	r3, r7, r3
    4e84:	685b      	ldr	r3, [r3, #4]
    4e86:	1c38      	adds	r0, r7, #0
    4e88:	4938      	ldr	r1, [pc, #224]	; (4f6c <USB_Handler+0x598>)
    4e8a:	4798      	blx	r3
    4e8c:	e067      	b.n	4f5e <USB_Handler+0x58a>
					}
					return;
				}

				// endpoint transfer fail interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    4e8e:	250c      	movs	r5, #12
    4e90:	4215      	tst	r5, r2
    4e92:	d05f      	beq.n	4f54 <USB_Handler+0x580>
    4e94:	1c3d      	adds	r5, r7, #0
    4e96:	4647      	mov	r7, r8
    4e98:	4680      	mov	r8, r0
    4e9a:	9b01      	ldr	r3, [sp, #4]
    4e9c:	015b      	lsls	r3, r3, #5
    4e9e:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    4ea0:	2308      	movs	r3, #8
    4ea2:	33ff      	adds	r3, #255	; 0xff
    4ea4:	5ceb      	ldrb	r3, [r5, r3]
    4ea6:	071b      	lsls	r3, r3, #28
    4ea8:	d523      	bpl.n	4ef2 <USB_Handler+0x51e>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL1;
    4eaa:	2208      	movs	r2, #8
    4eac:	2308      	movs	r3, #8
    4eae:	33ff      	adds	r3, #255	; 0xff
    4eb0:	54ea      	strb	r2, [r5, r3]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    4eb2:	9b01      	ldr	r3, [sp, #4]
    4eb4:	015b      	lsls	r3, r3, #5
    4eb6:	4a2e      	ldr	r2, [pc, #184]	; (4f70 <USB_Handler+0x59c>)
    4eb8:	18d3      	adds	r3, r2, r3
    4eba:	3318      	adds	r3, #24
    4ebc:	789b      	ldrb	r3, [r3, #2]
    4ebe:	079b      	lsls	r3, r3, #30
    4ec0:	d507      	bpl.n	4ed2 <USB_Handler+0x4fe>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    4ec2:	9b01      	ldr	r3, [sp, #4]
    4ec4:	015a      	lsls	r2, r3, #5
    4ec6:	4b2a      	ldr	r3, [pc, #168]	; (4f70 <USB_Handler+0x59c>)
    4ec8:	189b      	adds	r3, r3, r2
    4eca:	7e9a      	ldrb	r2, [r3, #26]
    4ecc:	2002      	movs	r0, #2
    4ece:	4382      	bics	r2, r0
    4ed0:	769a      	strb	r2, [r3, #26]
						}
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    4ed2:	2380      	movs	r3, #128	; 0x80
    4ed4:	425b      	negs	r3, r3
    4ed6:	4642      	mov	r2, r8
    4ed8:	4313      	orrs	r3, r2
    4eda:	4a24      	ldr	r2, [pc, #144]	; (4f6c <USB_Handler+0x598>)
    4edc:	7193      	strb	r3, [r2, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    4ede:	9b01      	ldr	r3, [sp, #4]
    4ee0:	3308      	adds	r3, #8
    4ee2:	015b      	lsls	r3, r3, #5
    4ee4:	683a      	ldr	r2, [r7, #0]
    4ee6:	4694      	mov	ip, r2
    4ee8:	4463      	add	r3, ip
    4eea:	79db      	ldrb	r3, [r3, #7]
    4eec:	079b      	lsls	r3, r3, #30
    4eee:	d525      	bpl.n	4f3c <USB_Handler+0x568>
    4ef0:	e035      	b.n	4f5e <USB_Handler+0x58a>
							return;
						}
					} else if(_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    4ef2:	2308      	movs	r3, #8
    4ef4:	33ff      	adds	r3, #255	; 0xff
    4ef6:	5ceb      	ldrb	r3, [r5, r3]
    4ef8:	075b      	lsls	r3, r3, #29
    4efa:	d51f      	bpl.n	4f3c <USB_Handler+0x568>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL0;
    4efc:	2204      	movs	r2, #4
    4efe:	2308      	movs	r3, #8
    4f00:	33ff      	adds	r3, #255	; 0xff
    4f02:	54ea      	strb	r2, [r5, r3]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    4f04:	9b01      	ldr	r3, [sp, #4]
    4f06:	015b      	lsls	r3, r3, #5
    4f08:	4a19      	ldr	r2, [pc, #100]	; (4f70 <USB_Handler+0x59c>)
    4f0a:	18d3      	adds	r3, r2, r3
    4f0c:	3308      	adds	r3, #8
    4f0e:	789b      	ldrb	r3, [r3, #2]
    4f10:	079b      	lsls	r3, r3, #30
    4f12:	d507      	bpl.n	4f24 <USB_Handler+0x550>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    4f14:	9b01      	ldr	r3, [sp, #4]
    4f16:	015a      	lsls	r2, r3, #5
    4f18:	4b15      	ldr	r3, [pc, #84]	; (4f70 <USB_Handler+0x59c>)
    4f1a:	189b      	adds	r3, r3, r2
    4f1c:	7a9a      	ldrb	r2, [r3, #10]
    4f1e:	2002      	movs	r0, #2
    4f20:	4382      	bics	r2, r0
    4f22:	729a      	strb	r2, [r3, #10]
						}
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    4f24:	4b11      	ldr	r3, [pc, #68]	; (4f6c <USB_Handler+0x598>)
    4f26:	4642      	mov	r2, r8
    4f28:	719a      	strb	r2, [r3, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    4f2a:	9b01      	ldr	r3, [sp, #4]
    4f2c:	3308      	adds	r3, #8
    4f2e:	015b      	lsls	r3, r3, #5
    4f30:	683a      	ldr	r2, [r7, #0]
    4f32:	4694      	mov	ip, r2
    4f34:	4463      	add	r3, ip
    4f36:	79db      	ldrb	r3, [r3, #7]
    4f38:	07db      	lsls	r3, r3, #31
    4f3a:	d410      	bmi.n	4f5e <USB_Handler+0x58a>
							return;
						}
					}

					if(flags_run & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    4f3c:	230c      	movs	r3, #12
    4f3e:	420b      	tst	r3, r1
    4f40:	d00d      	beq.n	4f5e <USB_Handler+0x58a>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL])(_usb_instances,&ep_callback_para);
    4f42:	9b01      	ldr	r3, [sp, #4]
    4f44:	011b      	lsls	r3, r3, #4
    4f46:	18fb      	adds	r3, r7, r3
    4f48:	33d4      	adds	r3, #212	; 0xd4
    4f4a:	685b      	ldr	r3, [r3, #4]
    4f4c:	1c38      	adds	r0, r7, #0
    4f4e:	4907      	ldr	r1, [pc, #28]	; (4f6c <USB_Handler+0x598>)
    4f50:	4798      	blx	r3
    4f52:	e004      	b.n	4f5e <USB_Handler+0x58a>
    4f54:	3301      	adds	r3, #1
    4f56:	3401      	adds	r4, #1
		}

	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {
    4f58:	2b08      	cmp	r3, #8
    4f5a:	d000      	beq.n	4f5e <USB_Handler+0x58a>
    4f5c:	e6f0      	b.n	4d40 <USB_Handler+0x36c>
#endif
	} else {
		/*device mode ISR */
		_usb_device_interrupt_handler();
	}
}
    4f5e:	b003      	add	sp, #12
    4f60:	bc3c      	pop	{r2, r3, r4, r5}
    4f62:	4690      	mov	r8, r2
    4f64:	4699      	mov	r9, r3
    4f66:	46a2      	mov	sl, r4
    4f68:	46ab      	mov	fp, r5
    4f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f6c:	2000075c 	.word	0x2000075c
    4f70:	20000ad8 	.word	0x20000ad8

00004f74 <usb_get_config_defaults>:
	Assert(module_config);

	/* Sanity check arguments */
	Assert(module_config);
	/* Write default configuration to config struct */
	module_config->select_host_mode = 0;
    4f74:	2200      	movs	r2, #0
    4f76:	7002      	strb	r2, [r0, #0]
	module_config->run_in_standby = 1;
    4f78:	2301      	movs	r3, #1
    4f7a:	7043      	strb	r3, [r0, #1]
	module_config->source_generator = GCLK_GENERATOR_0;
    4f7c:	7082      	strb	r2, [r0, #2]
	module_config->speed_mode = USB_SPEED_FULL;
    4f7e:	70c3      	strb	r3, [r0, #3]
}
    4f80:	4770      	bx	lr
    4f82:	46c0      	nop			; (mov r8, r8)

00004f84 <usb_init>:
 *
 * \retval STATUS_OK           The module was initialized successfully
 */
enum status_code usb_init(struct usb_module *module_inst, Usb *const hw,
		struct usb_config *module_config)
{
    4f84:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f86:	464f      	mov	r7, r9
    4f88:	4646      	mov	r6, r8
    4f8a:	b4c0      	push	{r6, r7}
    4f8c:	b083      	sub	sp, #12
    4f8e:	1c04      	adds	r4, r0, #0
    4f90:	1c0d      	adds	r5, r1, #0
    4f92:	1c16      	adds	r6, r2, #0
	uint32_t pad_transn, pad_transp, pad_trim;
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if !SAMD11
	host_pipe_job_busy_status = 0;
    4f94:	2300      	movs	r3, #0
    4f96:	4a6c      	ldr	r2, [pc, #432]	; (5148 <usb_init+0x1c4>)
    4f98:	6013      	str	r3, [r2, #0]
#endif

	_usb_instances = module_inst;
    4f9a:	4a6c      	ldr	r2, [pc, #432]	; (514c <usb_init+0x1c8>)
    4f9c:	6010      	str	r0, [r2, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    4f9e:	6021      	str	r1, [r4, #0]
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    4fa0:	496b      	ldr	r1, [pc, #428]	; (5150 <usb_init+0x1cc>)
    4fa2:	69c8      	ldr	r0, [r1, #28]
    4fa4:	2220      	movs	r2, #32
    4fa6:	4302      	orrs	r2, r0
    4fa8:	61ca      	str	r2, [r1, #28]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4faa:	af01      	add	r7, sp, #4
    4fac:	707b      	strb	r3, [r7, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4fae:	2201      	movs	r2, #1
    4fb0:	70ba      	strb	r2, [r7, #2]
	config->powersave    = false;
    4fb2:	70fb      	strb	r3, [r7, #3]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_USB);

	/* Set up the USB DP/DN pins */
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = MUX_PA24G_USB_DM;
    4fb4:	3306      	adds	r3, #6
    4fb6:	4699      	mov	r9, r3
    4fb8:	703b      	strb	r3, [r7, #0]
	system_pinmux_pin_set_config(PIN_PA24G_USB_DM, &pin_config);
    4fba:	2018      	movs	r0, #24
    4fbc:	1c39      	adds	r1, r7, #0
    4fbe:	4b65      	ldr	r3, [pc, #404]	; (5154 <usb_init+0x1d0>)
    4fc0:	4698      	mov	r8, r3
    4fc2:	4798      	blx	r3
	pin_config.mux_position = MUX_PA25G_USB_DP;
    4fc4:	464b      	mov	r3, r9
    4fc6:	703b      	strb	r3, [r7, #0]
	system_pinmux_pin_set_config(PIN_PA25G_USB_DP, &pin_config);
    4fc8:	2019      	movs	r0, #25
    4fca:	1c39      	adds	r1, r7, #0
    4fcc:	47c0      	blx	r8

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = module_config->source_generator;
    4fce:	78b3      	ldrb	r3, [r6, #2]
    4fd0:	466a      	mov	r2, sp
    4fd2:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(USB_GCLK_ID, &gclk_chan_config);
    4fd4:	2006      	movs	r0, #6
    4fd6:	4669      	mov	r1, sp
    4fd8:	4b5f      	ldr	r3, [pc, #380]	; (5158 <usb_init+0x1d4>)
    4fda:	4798      	blx	r3
	system_gclk_chan_enable(USB_GCLK_ID);
    4fdc:	2006      	movs	r0, #6
    4fde:	4b5f      	ldr	r3, [pc, #380]	; (515c <usb_init+0x1d8>)
    4fe0:	4798      	blx	r3

	/* Reset */
	hw->DEVICE.CTRLA.bit.SWRST = 1;
    4fe2:	782a      	ldrb	r2, [r5, #0]
    4fe4:	2301      	movs	r3, #1
    4fe6:	4313      	orrs	r3, r2
    4fe8:	702b      	strb	r3, [r5, #0]
	while (hw->DEVICE.SYNCBUSY.bit.SWRST) {
    4fea:	2201      	movs	r2, #1
    4fec:	78ab      	ldrb	r3, [r5, #2]
    4fee:	421a      	tst	r2, r3
    4ff0:	d1fc      	bne.n	4fec <usb_init+0x68>
		/* Sync wait */
	}

	/* Change QOS values to have the best performance and correct USB behaviour */
	USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    4ff2:	4b5b      	ldr	r3, [pc, #364]	; (5160 <usb_init+0x1dc>)
    4ff4:	78da      	ldrb	r2, [r3, #3]
    4ff6:	2103      	movs	r1, #3
    4ff8:	438a      	bics	r2, r1
    4ffa:	2102      	movs	r1, #2
    4ffc:	430a      	orrs	r2, r1
    4ffe:	70da      	strb	r2, [r3, #3]
	USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    5000:	78da      	ldrb	r2, [r3, #3]
    5002:	210c      	movs	r1, #12
    5004:	438a      	bics	r2, r1
    5006:	2108      	movs	r1, #8
    5008:	430a      	orrs	r2, r1
    500a:	70da      	strb	r2, [r3, #3]

	/* Load Pad Calibration */
	pad_transn =( *((uint32_t *)(NVMCTRL_OTP4)
    500c:	4b55      	ldr	r3, [pc, #340]	; (5164 <usb_init+0x1e0>)
			+ (NVM_USB_PAD_TRANSN_POS / 32))
		>> (NVM_USB_PAD_TRANSN_POS % 32))
    500e:	681b      	ldr	r3, [r3, #0]
	/* Change QOS values to have the best performance and correct USB behaviour */
	USB->DEVICE.QOSCTRL.bit.CQOS = 2;
	USB->DEVICE.QOSCTRL.bit.DQOS = 2;

	/* Load Pad Calibration */
	pad_transn =( *((uint32_t *)(NVMCTRL_OTP4)
    5010:	039b      	lsls	r3, r3, #14
    5012:	0edb      	lsrs	r3, r3, #27
			+ (NVM_USB_PAD_TRANSN_POS / 32))
		>> (NVM_USB_PAD_TRANSN_POS % 32))
		& ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);

	if (pad_transn == 0x1F) {
    5014:	2b1f      	cmp	r3, #31
    5016:	d100      	bne.n	501a <usb_init+0x96>
		pad_transn = 5;
    5018:	3b1a      	subs	r3, #26
	}

	hw->DEVICE.PADCAL.bit.TRANSN = pad_transn;
    501a:	019a      	lsls	r2, r3, #6
    501c:	8d29      	ldrh	r1, [r5, #40]	; 0x28
    501e:	4b52      	ldr	r3, [pc, #328]	; (5168 <usb_init+0x1e4>)
    5020:	400b      	ands	r3, r1
    5022:	4313      	orrs	r3, r2
    5024:	852b      	strh	r3, [r5, #40]	; 0x28

	pad_transp =( *((uint32_t *)(NVMCTRL_OTP4)
    5026:	4b4f      	ldr	r3, [pc, #316]	; (5164 <usb_init+0x1e0>)
			+ (NVM_USB_PAD_TRANSP_POS / 32))
			>> (NVM_USB_PAD_TRANSP_POS % 32))
    5028:	681b      	ldr	r3, [r3, #0]
    502a:	025b      	lsls	r3, r3, #9
		pad_transn = 5;
	}

	hw->DEVICE.PADCAL.bit.TRANSN = pad_transn;

	pad_transp =( *((uint32_t *)(NVMCTRL_OTP4)
    502c:	0edb      	lsrs	r3, r3, #27
			+ (NVM_USB_PAD_TRANSP_POS / 32))
			>> (NVM_USB_PAD_TRANSP_POS % 32))
			& ((1 << NVM_USB_PAD_TRANSP_SIZE) - 1);

	if (pad_transp == 0x1F) {
    502e:	2b1f      	cmp	r3, #31
    5030:	d100      	bne.n	5034 <usb_init+0xb0>
		pad_transp = 29;
    5032:	3b02      	subs	r3, #2
	}

	hw->DEVICE.PADCAL.bit.TRANSP = pad_transp;
    5034:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
    5036:	211f      	movs	r1, #31
    5038:	438a      	bics	r2, r1
    503a:	4313      	orrs	r3, r2
    503c:	852b      	strh	r3, [r5, #40]	; 0x28

	pad_trim =( *((uint32_t *)(NVMCTRL_OTP4)
    503e:	4b49      	ldr	r3, [pc, #292]	; (5164 <usb_init+0x1e0>)
			+ (NVM_USB_PAD_TRIM_POS / 32))
			>> (NVM_USB_PAD_TRIM_POS % 32))
    5040:	681b      	ldr	r3, [r3, #0]
		pad_transp = 29;
	}

	hw->DEVICE.PADCAL.bit.TRANSP = pad_transp;

	pad_trim =( *((uint32_t *)(NVMCTRL_OTP4)
    5042:	019b      	lsls	r3, r3, #6
    5044:	0f5b      	lsrs	r3, r3, #29
			+ (NVM_USB_PAD_TRIM_POS / 32))
			>> (NVM_USB_PAD_TRIM_POS % 32))
			& ((1 << NVM_USB_PAD_TRIM_SIZE) - 1);

	if (pad_trim == 0x7) {
    5046:	2b07      	cmp	r3, #7
    5048:	d100      	bne.n	504c <usb_init+0xc8>
		pad_trim = 3;
    504a:	3b04      	subs	r3, #4
	}

	hw->DEVICE.PADCAL.bit.TRIM = pad_trim;
    504c:	031a      	lsls	r2, r3, #12
    504e:	8d29      	ldrh	r1, [r5, #40]	; 0x28
    5050:	4b46      	ldr	r3, [pc, #280]	; (516c <usb_init+0x1e8>)
    5052:	400b      	ands	r3, r1
    5054:	4313      	orrs	r3, r2
    5056:	852b      	strh	r3, [r5, #40]	; 0x28

	/* Set the configuration */
	hw->DEVICE.CTRLA.bit.MODE = module_config->select_host_mode;
    5058:	7833      	ldrb	r3, [r6, #0]
    505a:	01da      	lsls	r2, r3, #7
    505c:	782b      	ldrb	r3, [r5, #0]
    505e:	217f      	movs	r1, #127	; 0x7f
    5060:	400b      	ands	r3, r1
    5062:	4313      	orrs	r3, r2
    5064:	702b      	strb	r3, [r5, #0]
	hw->DEVICE.CTRLA.bit.RUNSTDBY = module_config->run_in_standby;
    5066:	7873      	ldrb	r3, [r6, #1]
    5068:	2201      	movs	r2, #1
    506a:	4013      	ands	r3, r2
    506c:	009a      	lsls	r2, r3, #2
    506e:	782b      	ldrb	r3, [r5, #0]
    5070:	397b      	subs	r1, #123	; 0x7b
    5072:	438b      	bics	r3, r1
    5074:	4313      	orrs	r3, r2
    5076:	702b      	strb	r3, [r5, #0]
	hw->DEVICE.DESCADD.reg = (uint32_t)(&usb_descriptor_table.usb_endpoint_table[0]);
    5078:	4b3d      	ldr	r3, [pc, #244]	; (5170 <usb_init+0x1ec>)
    507a:	626b      	str	r3, [r5, #36]	; 0x24
	if (USB_SPEED_FULL == module_config->speed_mode) {
    507c:	78f3      	ldrb	r3, [r6, #3]
    507e:	2b01      	cmp	r3, #1
    5080:	d105      	bne.n	508e <usb_init+0x10a>
		module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_FS_Val;
    5082:	6822      	ldr	r2, [r4, #0]
    5084:	8913      	ldrh	r3, [r2, #8]
    5086:	3108      	adds	r1, #8
    5088:	438b      	bics	r3, r1
    508a:	8113      	strh	r3, [r2, #8]
    508c:	e008      	b.n	50a0 <usb_init+0x11c>
	} else if(USB_SPEED_LOW == module_config->speed_mode) {
    508e:	2b00      	cmp	r3, #0
    5090:	d106      	bne.n	50a0 <usb_init+0x11c>
		module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_LS_Val;
    5092:	6821      	ldr	r1, [r4, #0]
    5094:	890b      	ldrh	r3, [r1, #8]
    5096:	220c      	movs	r2, #12
    5098:	4393      	bics	r3, r2
    509a:	2204      	movs	r2, #4
    509c:	4313      	orrs	r3, r2
    509e:	810b      	strh	r3, [r1, #8]
	}

	memset((uint8_t *)(&usb_descriptor_table.usb_endpoint_table[0]), 0,
    50a0:	4833      	ldr	r0, [pc, #204]	; (5170 <usb_init+0x1ec>)
    50a2:	2100      	movs	r1, #0
    50a4:	2280      	movs	r2, #128	; 0x80
    50a6:	0052      	lsls	r2, r2, #1
    50a8:	4b32      	ldr	r3, [pc, #200]	; (5174 <usb_init+0x1f0>)
    50aa:	4798      	blx	r3
    50ac:	1d22      	adds	r2, r4, #4
    50ae:	1c23      	adds	r3, r4, #0
    50b0:	3324      	adds	r3, #36	; 0x24
			sizeof(usb_descriptor_table.usb_endpoint_table));

#if !SAMD11
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
		module_inst->host_callback[i] = NULL;
    50b2:	2100      	movs	r1, #0
    50b4:	c202      	stmia	r2!, {r1}
	memset((uint8_t *)(&usb_descriptor_table.usb_endpoint_table[0]), 0,
			sizeof(usb_descriptor_table.usb_endpoint_table));

#if !SAMD11
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
    50b6:	429a      	cmp	r2, r3
    50b8:	d1fc      	bne.n	50b4 <usb_init+0x130>
    50ba:	1c21      	adds	r1, r4, #0
    50bc:	31a4      	adds	r1, #164	; 0xa4
		module_inst->host_callback[i] = NULL;
	};
	for (i = 0; i < USB_PIPE_NUM; i++) {
		for (j = 0; j < USB_HOST_PIPE_CALLBACK_N; j++) {
			module_inst->host_pipe_callback[i][j] = NULL;
    50be:	2200      	movs	r2, #0
    50c0:	601a      	str	r2, [r3, #0]
    50c2:	605a      	str	r2, [r3, #4]
    50c4:	609a      	str	r2, [r3, #8]
    50c6:	60da      	str	r2, [r3, #12]
    50c8:	3310      	adds	r3, #16
#if !SAMD11
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
		module_inst->host_callback[i] = NULL;
	};
	for (i = 0; i < USB_PIPE_NUM; i++) {
    50ca:	428b      	cmp	r3, r1
    50cc:	d1f8      	bne.n	50c0 <usb_init+0x13c>
		for (j = 0; j < USB_HOST_PIPE_CALLBACK_N; j++) {
			module_inst->host_pipe_callback[i][j] = NULL;
		}
	};
	module_inst->host_registered_callback_mask = 0;
    50ce:	2300      	movs	r3, #0
    50d0:	22a4      	movs	r2, #164	; 0xa4
    50d2:	54a3      	strb	r3, [r4, r2]
	module_inst->host_enabled_callback_mask = 0;
    50d4:	3201      	adds	r2, #1
    50d6:	54a3      	strb	r3, [r4, r2]
    50d8:	1c23      	adds	r3, r4, #0
    50da:	33a6      	adds	r3, #166	; 0xa6
    50dc:	1c21      	adds	r1, r4, #0
    50de:	31ae      	adds	r1, #174	; 0xae
	for (i = 0; i < USB_PIPE_NUM; i++) {
		module_inst->host_pipe_registered_callback_mask[i] = 0;
    50e0:	2200      	movs	r2, #0
    50e2:	701a      	strb	r2, [r3, #0]
		module_inst->host_pipe_enabled_callback_mask[i] = 0;
    50e4:	721a      	strb	r2, [r3, #8]
    50e6:	3301      	adds	r3, #1
			module_inst->host_pipe_callback[i][j] = NULL;
		}
	};
	module_inst->host_registered_callback_mask = 0;
	module_inst->host_enabled_callback_mask = 0;
	for (i = 0; i < USB_PIPE_NUM; i++) {
    50e8:	428b      	cmp	r3, r1
    50ea:	d1fa      	bne.n	50e2 <usb_init+0x15e>
    50ec:	1c22      	adds	r2, r4, #0
    50ee:	32b8      	adds	r2, #184	; 0xb8
    50f0:	1c23      	adds	r3, r4, #0
    50f2:	33d4      	adds	r3, #212	; 0xd4
	}
#endif

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
		module_inst->device_callback[i] = NULL;
    50f4:	2100      	movs	r1, #0
    50f6:	c202      	stmia	r2!, {r1}
		module_inst->host_pipe_enabled_callback_mask[i] = 0;
	}
#endif

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
    50f8:	429a      	cmp	r2, r3
    50fa:	d1fc      	bne.n	50f6 <usb_init+0x172>
    50fc:	1c21      	adds	r1, r4, #0
    50fe:	3155      	adds	r1, #85	; 0x55
    5100:	31ff      	adds	r1, #255	; 0xff
		module_inst->device_callback[i] = NULL;
	}
	for (i = 0; i < USB_EPT_NUM; i++) {
		for(j = 0; j < USB_DEVICE_EP_CALLBACK_N; j++) {
			module_inst->device_endpoint_callback[i][j] = NULL;
    5102:	2200      	movs	r2, #0
    5104:	601a      	str	r2, [r3, #0]
    5106:	605a      	str	r2, [r3, #4]
    5108:	609a      	str	r2, [r3, #8]
    510a:	60da      	str	r2, [r3, #12]
    510c:	3310      	adds	r3, #16

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
		module_inst->device_callback[i] = NULL;
	}
	for (i = 0; i < USB_EPT_NUM; i++) {
    510e:	428b      	cmp	r3, r1
    5110:	d1f8      	bne.n	5104 <usb_init+0x180>
		for(j = 0; j < USB_DEVICE_EP_CALLBACK_N; j++) {
			module_inst->device_endpoint_callback[i][j] = NULL;
		}
	}
	module_inst->device_registered_callback_mask = 0;
    5112:	2300      	movs	r3, #0
    5114:	22aa      	movs	r2, #170	; 0xaa
    5116:	0052      	lsls	r2, r2, #1
    5118:	52a3      	strh	r3, [r4, r2]
	module_inst->device_enabled_callback_mask = 0;
    511a:	3202      	adds	r2, #2
    511c:	52a3      	strh	r3, [r4, r2]
    511e:	1c23      	adds	r3, r4, #0
    5120:	3359      	adds	r3, #89	; 0x59
    5122:	33ff      	adds	r3, #255	; 0xff
    5124:	3461      	adds	r4, #97	; 0x61
    5126:	34ff      	adds	r4, #255	; 0xff
	for (j = 0; j < USB_EPT_NUM; j++) {
		module_inst->device_endpoint_registered_callback_mask[j] = 0;
    5128:	2200      	movs	r2, #0
    512a:	701a      	strb	r2, [r3, #0]
		module_inst->device_endpoint_enabled_callback_mask[j] = 0;
    512c:	721a      	strb	r2, [r3, #8]
    512e:	3301      	adds	r3, #1
			module_inst->device_endpoint_callback[i][j] = NULL;
		}
	}
	module_inst->device_registered_callback_mask = 0;
	module_inst->device_enabled_callback_mask = 0;
	for (j = 0; j < USB_EPT_NUM; j++) {
    5130:	42a3      	cmp	r3, r4
    5132:	d1fa      	bne.n	512a <usb_init+0x1a6>
    5134:	2280      	movs	r2, #128	; 0x80
    5136:	4b10      	ldr	r3, [pc, #64]	; (5178 <usb_init+0x1f4>)
    5138:	601a      	str	r2, [r3, #0]

	/* Enable interrupts for this USB module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_USB);

	return STATUS_OK;
}
    513a:	2000      	movs	r0, #0
    513c:	b003      	add	sp, #12
    513e:	bc0c      	pop	{r2, r3}
    5140:	4690      	mov	r8, r2
    5142:	4699      	mov	r9, r3
    5144:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5146:	46c0      	nop			; (mov r8, r8)
    5148:	20000758 	.word	0x20000758
    514c:	20000764 	.word	0x20000764
    5150:	40000400 	.word	0x40000400
    5154:	00002dc1 	.word	0x00002dc1
    5158:	00002cc9 	.word	0x00002cc9
    515c:	00002c3d 	.word	0x00002c3d
    5160:	41005000 	.word	0x41005000
    5164:	00806024 	.word	0x00806024
    5168:	fffff83f 	.word	0xfffff83f
    516c:	ffff8fff 	.word	0xffff8fff
    5170:	20000ad8 	.word	0x20000ad8
    5174:	000087c7 	.word	0x000087c7
    5178:	e000e100 	.word	0xe000e100

0000517c <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
        }
    517c:	e7fe      	b.n	517c <Dummy_Handler>
    517e:	46c0      	nop			; (mov r8, r8)

00005180 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    5180:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    5182:	4b2e      	ldr	r3, [pc, #184]	; (523c <Reset_Handler+0xbc>)
    5184:	4a2e      	ldr	r2, [pc, #184]	; (5240 <Reset_Handler+0xc0>)
    5186:	429a      	cmp	r2, r3
    5188:	d003      	beq.n	5192 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    518a:	4b2e      	ldr	r3, [pc, #184]	; (5244 <Reset_Handler+0xc4>)
    518c:	4a2b      	ldr	r2, [pc, #172]	; (523c <Reset_Handler+0xbc>)
    518e:	429a      	cmp	r2, r3
    5190:	d304      	bcc.n	519c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    5192:	4b2d      	ldr	r3, [pc, #180]	; (5248 <Reset_Handler+0xc8>)
    5194:	4a2d      	ldr	r2, [pc, #180]	; (524c <Reset_Handler+0xcc>)
    5196:	429a      	cmp	r2, r3
    5198:	d310      	bcc.n	51bc <Reset_Handler+0x3c>
    519a:	e01e      	b.n	51da <Reset_Handler+0x5a>
    519c:	4a2c      	ldr	r2, [pc, #176]	; (5250 <Reset_Handler+0xd0>)
    519e:	4b29      	ldr	r3, [pc, #164]	; (5244 <Reset_Handler+0xc4>)
    51a0:	3303      	adds	r3, #3
    51a2:	1a9b      	subs	r3, r3, r2
    51a4:	089b      	lsrs	r3, r3, #2
    51a6:	3301      	adds	r3, #1
    51a8:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    51aa:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    51ac:	4823      	ldr	r0, [pc, #140]	; (523c <Reset_Handler+0xbc>)
    51ae:	4924      	ldr	r1, [pc, #144]	; (5240 <Reset_Handler+0xc0>)
    51b0:	588c      	ldr	r4, [r1, r2]
    51b2:	5084      	str	r4, [r0, r2]
    51b4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    51b6:	429a      	cmp	r2, r3
    51b8:	d1fa      	bne.n	51b0 <Reset_Handler+0x30>
    51ba:	e7ea      	b.n	5192 <Reset_Handler+0x12>
    51bc:	4a25      	ldr	r2, [pc, #148]	; (5254 <Reset_Handler+0xd4>)
    51be:	4b22      	ldr	r3, [pc, #136]	; (5248 <Reset_Handler+0xc8>)
    51c0:	3303      	adds	r3, #3
    51c2:	1a9b      	subs	r3, r3, r2
    51c4:	089b      	lsrs	r3, r3, #2
    51c6:	3301      	adds	r3, #1
    51c8:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    51ca:	2200      	movs	r2, #0
                *pDest++ = 0;
    51cc:	481f      	ldr	r0, [pc, #124]	; (524c <Reset_Handler+0xcc>)
    51ce:	2100      	movs	r1, #0
    51d0:	1814      	adds	r4, r2, r0
    51d2:	6021      	str	r1, [r4, #0]
    51d4:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    51d6:	429a      	cmp	r2, r3
    51d8:	d1fa      	bne.n	51d0 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    51da:	4a1f      	ldr	r2, [pc, #124]	; (5258 <Reset_Handler+0xd8>)
    51dc:	21ff      	movs	r1, #255	; 0xff
    51de:	4b1f      	ldr	r3, [pc, #124]	; (525c <Reset_Handler+0xdc>)
    51e0:	438b      	bics	r3, r1
    51e2:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    51e4:	39fd      	subs	r1, #253	; 0xfd
    51e6:	2390      	movs	r3, #144	; 0x90
    51e8:	005b      	lsls	r3, r3, #1
    51ea:	4a1d      	ldr	r2, [pc, #116]	; (5260 <Reset_Handler+0xe0>)
    51ec:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    51ee:	481d      	ldr	r0, [pc, #116]	; (5264 <Reset_Handler+0xe4>)
    51f0:	78c3      	ldrb	r3, [r0, #3]
    51f2:	2403      	movs	r4, #3
    51f4:	43a3      	bics	r3, r4
    51f6:	2202      	movs	r2, #2
    51f8:	4313      	orrs	r3, r2
    51fa:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    51fc:	78c3      	ldrb	r3, [r0, #3]
    51fe:	260c      	movs	r6, #12
    5200:	43b3      	bics	r3, r6
    5202:	2108      	movs	r1, #8
    5204:	430b      	orrs	r3, r1
    5206:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    5208:	4b17      	ldr	r3, [pc, #92]	; (5268 <Reset_Handler+0xe8>)
    520a:	7b98      	ldrb	r0, [r3, #14]
    520c:	2530      	movs	r5, #48	; 0x30
    520e:	43a8      	bics	r0, r5
    5210:	1c05      	adds	r5, r0, #0
    5212:	2020      	movs	r0, #32
    5214:	4328      	orrs	r0, r5
    5216:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    5218:	7b98      	ldrb	r0, [r3, #14]
    521a:	43b0      	bics	r0, r6
    521c:	4301      	orrs	r1, r0
    521e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5220:	7b99      	ldrb	r1, [r3, #14]
    5222:	43a1      	bics	r1, r4
    5224:	430a      	orrs	r2, r1
    5226:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    5228:	4a10      	ldr	r2, [pc, #64]	; (526c <Reset_Handler+0xec>)
    522a:	6851      	ldr	r1, [r2, #4]
    522c:	2380      	movs	r3, #128	; 0x80
    522e:	430b      	orrs	r3, r1
    5230:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    5232:	4b0f      	ldr	r3, [pc, #60]	; (5270 <Reset_Handler+0xf0>)
    5234:	4798      	blx	r3

        /* Branch to main function */
        main();
    5236:	4b0f      	ldr	r3, [pc, #60]	; (5274 <Reset_Handler+0xf4>)
    5238:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    523a:	e7fe      	b.n	523a <Reset_Handler+0xba>
    523c:	20000000 	.word	0x20000000
    5240:	00008b28 	.word	0x00008b28
    5244:	20000114 	.word	0x20000114
    5248:	20000d10 	.word	0x20000d10
    524c:	20000118 	.word	0x20000118
    5250:	20000004 	.word	0x20000004
    5254:	2000011c 	.word	0x2000011c
    5258:	e000ed00 	.word	0xe000ed00
    525c:	00000000 	.word	0x00000000
    5260:	41007000 	.word	0x41007000
    5264:	41005000 	.word	0x41005000
    5268:	41004800 	.word	0x41004800
    526c:	41004000 	.word	0x41004000
    5270:	00008769 	.word	0x00008769
    5274:	00005dbd 	.word	0x00005dbd

00005278 <convert_dec_to_frac>:
* \brief Decimal to Fraction Conversation.
* This function converts the decimal value into fractional 
* and return the fractional value for temperature calculation
*/
float convert_dec_to_frac(uint8_t val)
{
    5278:	b508      	push	{r3, lr}
	if (val < 10)
    527a:	2809      	cmp	r0, #9
    527c:	d805      	bhi.n	528a <convert_dec_to_frac+0x12>
	{
		return ((float)val/10.0);
    527e:	4b0a      	ldr	r3, [pc, #40]	; (52a8 <convert_dec_to_frac+0x30>)
    5280:	4798      	blx	r3
    5282:	490a      	ldr	r1, [pc, #40]	; (52ac <convert_dec_to_frac+0x34>)
    5284:	4b0a      	ldr	r3, [pc, #40]	; (52b0 <convert_dec_to_frac+0x38>)
    5286:	4798      	blx	r3
    5288:	e00c      	b.n	52a4 <convert_dec_to_frac+0x2c>
	}
	
	else if (val <100)
    528a:	2863      	cmp	r0, #99	; 0x63
    528c:	d805      	bhi.n	529a <convert_dec_to_frac+0x22>
	{
		return ((float)val/100.0);
    528e:	4b06      	ldr	r3, [pc, #24]	; (52a8 <convert_dec_to_frac+0x30>)
    5290:	4798      	blx	r3
    5292:	4908      	ldr	r1, [pc, #32]	; (52b4 <convert_dec_to_frac+0x3c>)
    5294:	4b06      	ldr	r3, [pc, #24]	; (52b0 <convert_dec_to_frac+0x38>)
    5296:	4798      	blx	r3
    5298:	e004      	b.n	52a4 <convert_dec_to_frac+0x2c>
	}
	
	else
	{
		return ((float)val/1000.0);
    529a:	4b03      	ldr	r3, [pc, #12]	; (52a8 <convert_dec_to_frac+0x30>)
    529c:	4798      	blx	r3
    529e:	4906      	ldr	r1, [pc, #24]	; (52b8 <convert_dec_to_frac+0x40>)
    52a0:	4b03      	ldr	r3, [pc, #12]	; (52b0 <convert_dec_to_frac+0x38>)
    52a2:	4798      	blx	r3
	}
}
    52a4:	bd08      	pop	{r3, pc}
    52a6:	46c0      	nop			; (mov r8, r8)
    52a8:	0000728d 	.word	0x0000728d
    52ac:	41200000 	.word	0x41200000
    52b0:	000069ed 	.word	0x000069ed
    52b4:	42c80000 	.word	0x42c80000
    52b8:	447a0000 	.word	0x447a0000

000052bc <load_calibration_data>:
* This function extract the production calibration data information from
* Temperature log row content and store it variables for temperature calculation
*
*/
void load_calibration_data(void)
{
    52bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    52be:	465f      	mov	r7, fp
    52c0:	4656      	mov	r6, sl
    52c2:	464d      	mov	r5, r9
    52c4:	4644      	mov	r4, r8
    52c6:	b4f0      	push	{r4, r5, r6, r7}
    52c8:	b087      	sub	sp, #28
	int8_t room_int1v_val;				/* internal 1V reference drift at room temperature */
	int8_t hot_int1v_val;				/* internal 1V reference drift at hot temperature*/
	
	uint32_t *temp_log_row_ptr = (uint32_t *)NVMCTRL_TEMP_LOG;
	
	val1 = *temp_log_row_ptr;
    52ca:	4b3e      	ldr	r3, [pc, #248]	; (53c4 <load_calibration_data+0x108>)
    52cc:	681b      	ldr	r3, [r3, #0]
    52ce:	9305      	str	r3, [sp, #20]
	temp_log_row_ptr++;
	val2 = *temp_log_row_ptr;
    52d0:	4b3d      	ldr	r3, [pc, #244]	; (53c8 <load_calibration_data+0x10c>)
    52d2:	681b      	ldr	r3, [r3, #0]
    52d4:	9304      	str	r3, [sp, #16]
	
	room_temp_val_int = (uint8_t)((val1 & NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Msk) >> NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Pos);
    52d6:	9f05      	ldr	r7, [sp, #20]
	
	room_temp_val_dec = (uint8_t)((val1 & NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Msk) >> NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos);
    52d8:	9805      	ldr	r0, [sp, #20]
	
	hot_temp_val_int = (uint8_t)((val1 & NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Msk) >> NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Pos);
    52da:	9b05      	ldr	r3, [sp, #20]
    52dc:	4699      	mov	r9, r3
	
	hot_temp_val_dec = (uint8_t)((val1 & NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Msk) >> NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Pos);
    52de:	9d05      	ldr	r5, [sp, #20]
	
	room_int1v_val = (int8_t)((val1 & NVMCTRL_FUSES_ROOM_INT1V_VAL_Msk) >> NVMCTRL_FUSES_ROOM_INT1V_VAL_Pos);
    52e0:	9b05      	ldr	r3, [sp, #20]
    52e2:	9301      	str	r3, [sp, #4]
	
	hot_int1v_val = (int8_t)((val2 & NVMCTRL_FUSES_HOT_INT1V_VAL_Msk) >> NVMCTRL_FUSES_HOT_INT1V_VAL_Pos);
    52e4:	9a04      	ldr	r2, [sp, #16]
    52e6:	9202      	str	r2, [sp, #8]
	
	ADCR = (uint16_t)((val2 & NVMCTRL_FUSES_ROOM_ADC_VAL_Msk) >> NVMCTRL_FUSES_ROOM_ADC_VAL_Pos);
    52e8:	9c04      	ldr	r4, [sp, #16]
    52ea:	0324      	lsls	r4, r4, #12
    52ec:	0d24      	lsrs	r4, r4, #20
    52ee:	4b37      	ldr	r3, [pc, #220]	; (53cc <load_calibration_data+0x110>)
    52f0:	801c      	strh	r4, [r3, #0]
	
	ADCH = (uint16_t)((val2 & NVMCTRL_FUSES_HOT_ADC_VAL_Msk) >> NVMCTRL_FUSES_HOT_ADC_VAL_Pos);
    52f2:	9e04      	ldr	r6, [sp, #16]
    52f4:	0d36      	lsrs	r6, r6, #20
    52f6:	4b36      	ldr	r3, [pc, #216]	; (53d0 <load_calibration_data+0x114>)
    52f8:	801e      	strh	r6, [r3, #0]
	temp_log_row_ptr++;
	val2 = *temp_log_row_ptr;
	
	room_temp_val_int = (uint8_t)((val1 & NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Msk) >> NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Pos);
	
	room_temp_val_dec = (uint8_t)((val1 & NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Msk) >> NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos);
    52fa:	0500      	lsls	r0, r0, #20
	
	ADCR = (uint16_t)((val2 & NVMCTRL_FUSES_ROOM_ADC_VAL_Msk) >> NVMCTRL_FUSES_ROOM_ADC_VAL_Pos);
	
	ADCH = (uint16_t)((val2 & NVMCTRL_FUSES_HOT_ADC_VAL_Msk) >> NVMCTRL_FUSES_HOT_ADC_VAL_Pos);
	
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
    52fc:	0f00      	lsrs	r0, r0, #28
    52fe:	4935      	ldr	r1, [pc, #212]	; (53d4 <load_calibration_data+0x118>)
    5300:	468b      	mov	fp, r1
    5302:	4788      	blx	r1
    5304:	9003      	str	r0, [sp, #12]
    5306:	22ff      	movs	r2, #255	; 0xff
    5308:	4690      	mov	r8, r2
    530a:	1c13      	adds	r3, r2, #0
    530c:	403b      	ands	r3, r7
    530e:	1c18      	adds	r0, r3, #0
    5310:	4f31      	ldr	r7, [pc, #196]	; (53d8 <load_calibration_data+0x11c>)
    5312:	47b8      	blx	r7
    5314:	4a31      	ldr	r2, [pc, #196]	; (53dc <load_calibration_data+0x120>)
    5316:	4692      	mov	sl, r2
    5318:	9903      	ldr	r1, [sp, #12]
    531a:	4790      	blx	r2
    531c:	4b30      	ldr	r3, [pc, #192]	; (53e0 <load_calibration_data+0x124>)
    531e:	6018      	str	r0, [r3, #0]
	
	room_temp_val_dec = (uint8_t)((val1 & NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Msk) >> NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos);
	
	hot_temp_val_int = (uint8_t)((val1 & NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Msk) >> NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Pos);
	
	hot_temp_val_dec = (uint8_t)((val1 & NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Msk) >> NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Pos);
    5320:	0228      	lsls	r0, r5, #8
	
	ADCH = (uint16_t)((val2 & NVMCTRL_FUSES_HOT_ADC_VAL_Msk) >> NVMCTRL_FUSES_HOT_ADC_VAL_Pos);
	
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
	
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    5322:	0f00      	lsrs	r0, r0, #28
    5324:	47d8      	blx	fp
    5326:	1c05      	adds	r5, r0, #0
	
	room_temp_val_int = (uint8_t)((val1 & NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Msk) >> NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Pos);
	
	room_temp_val_dec = (uint8_t)((val1 & NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Msk) >> NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos);
	
	hot_temp_val_int = (uint8_t)((val1 & NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Msk) >> NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Pos);
    5328:	4649      	mov	r1, r9
    532a:	0b08      	lsrs	r0, r1, #12
    532c:	4641      	mov	r1, r8
    532e:	4008      	ands	r0, r1
	
	ADCH = (uint16_t)((val2 & NVMCTRL_FUSES_HOT_ADC_VAL_Msk) >> NVMCTRL_FUSES_HOT_ADC_VAL_Pos);
	
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
	
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    5330:	47b8      	blx	r7
    5332:	1c29      	adds	r1, r5, #0
    5334:	47d0      	blx	sl
    5336:	4b2b      	ldr	r3, [pc, #172]	; (53e4 <load_calibration_data+0x128>)
    5338:	6018      	str	r0, [r3, #0]
	
	INT1VR = 1 - ((float)room_int1v_val/INT1V_DIVIDER_1000);
    533a:	9b01      	ldr	r3, [sp, #4]
    533c:	1618      	asrs	r0, r3, #24
    533e:	47b8      	blx	r7
    5340:	4b29      	ldr	r3, [pc, #164]	; (53e8 <load_calibration_data+0x12c>)
    5342:	469b      	mov	fp, r3
    5344:	4798      	blx	r3
    5346:	4b29      	ldr	r3, [pc, #164]	; (53ec <load_calibration_data+0x130>)
    5348:	469a      	mov	sl, r3
    534a:	2200      	movs	r2, #0
    534c:	4b28      	ldr	r3, [pc, #160]	; (53f0 <load_calibration_data+0x134>)
    534e:	47d0      	blx	sl
    5350:	1c02      	adds	r2, r0, #0
    5352:	1c0b      	adds	r3, r1, #0
    5354:	4927      	ldr	r1, [pc, #156]	; (53f4 <load_calibration_data+0x138>)
    5356:	4689      	mov	r9, r1
    5358:	2000      	movs	r0, #0
    535a:	4927      	ldr	r1, [pc, #156]	; (53f8 <load_calibration_data+0x13c>)
    535c:	47c8      	blx	r9
    535e:	4d27      	ldr	r5, [pc, #156]	; (53fc <load_calibration_data+0x140>)
    5360:	47a8      	blx	r5
    5362:	4b27      	ldr	r3, [pc, #156]	; (5400 <load_calibration_data+0x144>)
    5364:	9001      	str	r0, [sp, #4]
    5366:	6018      	str	r0, [r3, #0]
	
	INT1VH = 1 - ((float)hot_int1v_val/INT1V_DIVIDER_1000);
    5368:	466b      	mov	r3, sp
    536a:	2008      	movs	r0, #8
    536c:	5618      	ldrsb	r0, [r3, r0]
    536e:	47b8      	blx	r7
    5370:	47d8      	blx	fp
    5372:	2200      	movs	r2, #0
    5374:	4b1e      	ldr	r3, [pc, #120]	; (53f0 <load_calibration_data+0x134>)
    5376:	47d0      	blx	sl
    5378:	1c02      	adds	r2, r0, #0
    537a:	1c0b      	adds	r3, r1, #0
    537c:	2000      	movs	r0, #0
    537e:	491e      	ldr	r1, [pc, #120]	; (53f8 <load_calibration_data+0x13c>)
    5380:	47c8      	blx	r9
    5382:	47a8      	blx	r5
    5384:	4b1f      	ldr	r3, [pc, #124]	; (5404 <load_calibration_data+0x148>)
    5386:	9002      	str	r0, [sp, #8]
    5388:	6018      	str	r0, [r3, #0]
	
	VADCR = ((float)ADCR * INT1VR)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    538a:	4f1f      	ldr	r7, [pc, #124]	; (5408 <load_calibration_data+0x14c>)
    538c:	1c20      	adds	r0, r4, #0
    538e:	47b8      	blx	r7
    5390:	1c01      	adds	r1, r0, #0
    5392:	4d1e      	ldr	r5, [pc, #120]	; (540c <load_calibration_data+0x150>)
    5394:	9801      	ldr	r0, [sp, #4]
    5396:	47a8      	blx	r5
    5398:	4c1d      	ldr	r4, [pc, #116]	; (5410 <load_calibration_data+0x154>)
    539a:	491e      	ldr	r1, [pc, #120]	; (5414 <load_calibration_data+0x158>)
    539c:	47a0      	blx	r4
    539e:	4b1e      	ldr	r3, [pc, #120]	; (5418 <load_calibration_data+0x15c>)
    53a0:	6018      	str	r0, [r3, #0]
	
	VADCH = ((float)ADCH * INT1VH)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    53a2:	1c30      	adds	r0, r6, #0
    53a4:	47b8      	blx	r7
    53a6:	1c01      	adds	r1, r0, #0
    53a8:	9802      	ldr	r0, [sp, #8]
    53aa:	47a8      	blx	r5
    53ac:	4919      	ldr	r1, [pc, #100]	; (5414 <load_calibration_data+0x158>)
    53ae:	47a0      	blx	r4
    53b0:	4b1a      	ldr	r3, [pc, #104]	; (541c <load_calibration_data+0x160>)
    53b2:	6018      	str	r0, [r3, #0]
}
    53b4:	b007      	add	sp, #28
    53b6:	bc3c      	pop	{r2, r3, r4, r5}
    53b8:	4690      	mov	r8, r2
    53ba:	4699      	mov	r9, r3
    53bc:	46a2      	mov	sl, r4
    53be:	46ab      	mov	fp, r5
    53c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    53c2:	46c0      	nop			; (mov r8, r8)
    53c4:	00806030 	.word	0x00806030
    53c8:	00806034 	.word	0x00806034
    53cc:	20000bec 	.word	0x20000bec
    53d0:	20000be0 	.word	0x20000be0
    53d4:	00005279 	.word	0x00005279
    53d8:	000071fd 	.word	0x000071fd
    53dc:	000066f5 	.word	0x000066f5
    53e0:	20000bf4 	.word	0x20000bf4
    53e4:	20000bfc 	.word	0x20000bfc
    53e8:	00008059 	.word	0x00008059
    53ec:	0000731d 	.word	0x0000731d
    53f0:	408f4000 	.word	0x408f4000
    53f4:	00007965 	.word	0x00007965
    53f8:	3ff00000 	.word	0x3ff00000
    53fc:	00008101 	.word	0x00008101
    5400:	20000be8 	.word	0x20000be8
    5404:	20000bdc 	.word	0x20000bdc
    5408:	0000728d 	.word	0x0000728d
    540c:	00006c5d 	.word	0x00006c5d
    5410:	000069ed 	.word	0x000069ed
    5414:	457ff000 	.word	0x457ff000
    5418:	20000bd8 	.word	0x20000bd8
    541c:	20000bf8 	.word	0x20000bf8

00005420 <calculate_temperature>:
* 1b as mentioned in data sheet section "Temperature Sensor Characteristics"
* of Electrical Characteristics.
*
*/
float calculate_temperature(uint16_t raw_code)
{
    5420:	b5f0      	push	{r4, r5, r6, r7, lr}
    5422:	b089      	sub	sp, #36	; 0x24
	float VADC;      /* Voltage calculation using ADC result for Coarse Temp calculation */
	float VADCM;     /* Voltage calculation using ADC result for Fine Temp calculation. */
	float INT1VM;    /* Voltage calculation for reality INT1V value during the ADC conversion */
	
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    5424:	4b26      	ldr	r3, [pc, #152]	; (54c0 <calculate_temperature+0xa0>)
    5426:	4798      	blx	r3
    5428:	1c07      	adds	r7, r0, #0
	
	/* Coarse Temp Calculation by assume INT1V=1V for this ADC conversion */
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    542a:	4b26      	ldr	r3, [pc, #152]	; (54c4 <calculate_temperature+0xa4>)
    542c:	681b      	ldr	r3, [r3, #0]
    542e:	1c1a      	adds	r2, r3, #0
    5430:	4d25      	ldr	r5, [pc, #148]	; (54c8 <calculate_temperature+0xa8>)
    5432:	4b26      	ldr	r3, [pc, #152]	; (54cc <calculate_temperature+0xac>)
    5434:	6818      	ldr	r0, [r3, #0]
    5436:	9200      	str	r2, [sp, #0]
    5438:	1c11      	adds	r1, r2, #0
    543a:	47a8      	blx	r5
    543c:	9001      	str	r0, [sp, #4]
    543e:	4b24      	ldr	r3, [pc, #144]	; (54d0 <calculate_temperature+0xb0>)
    5440:	6819      	ldr	r1, [r3, #0]
    5442:	1c0e      	adds	r6, r1, #0
    5444:	4b23      	ldr	r3, [pc, #140]	; (54d4 <calculate_temperature+0xb4>)
    5446:	6818      	ldr	r0, [r3, #0]
    5448:	47a8      	blx	r5
    544a:	1c01      	adds	r1, r0, #0
    544c:	4c22      	ldr	r4, [pc, #136]	; (54d8 <calculate_temperature+0xb8>)
    544e:	9801      	ldr	r0, [sp, #4]
    5450:	47a0      	blx	r4
    5452:	9002      	str	r0, [sp, #8]
{
	float VADC;      /* Voltage calculation using ADC result for Coarse Temp calculation */
	float VADCM;     /* Voltage calculation using ADC result for Fine Temp calculation. */
	float INT1VM;    /* Voltage calculation for reality INT1V value during the ADC conversion */
	
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    5454:	9703      	str	r7, [sp, #12]
    5456:	1c38      	adds	r0, r7, #0
    5458:	4920      	ldr	r1, [pc, #128]	; (54dc <calculate_temperature+0xbc>)
    545a:	47a0      	blx	r4
	
	/* Coarse Temp Calculation by assume INT1V=1V for this ADC conversion */
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    545c:	9604      	str	r6, [sp, #16]
    545e:	1c31      	adds	r1, r6, #0
    5460:	47a8      	blx	r5
    5462:	1c01      	adds	r1, r0, #0
    5464:	4f1e      	ldr	r7, [pc, #120]	; (54e0 <calculate_temperature+0xc0>)
    5466:	9802      	ldr	r0, [sp, #8]
    5468:	47b8      	blx	r7
    546a:	1c01      	adds	r1, r0, #0
    546c:	4e1d      	ldr	r6, [pc, #116]	; (54e4 <calculate_temperature+0xc4>)
    546e:	9800      	ldr	r0, [sp, #0]
    5470:	47b0      	blx	r6
    5472:	4b1d      	ldr	r3, [pc, #116]	; (54e8 <calculate_temperature+0xc8>)
    5474:	9006      	str	r0, [sp, #24]
    5476:	6018      	str	r0, [r3, #0]
	
	/* Calculation to find the real INT1V value during the ADC conversion */
	INT1VM = INT1VR + (((INT1VH - INT1VR) * (coarse_temp - tempR))/(tempH - tempR));
    5478:	4b1c      	ldr	r3, [pc, #112]	; (54ec <calculate_temperature+0xcc>)
    547a:	681b      	ldr	r3, [r3, #0]
    547c:	1c19      	adds	r1, r3, #0
    547e:	4b1c      	ldr	r3, [pc, #112]	; (54f0 <calculate_temperature+0xd0>)
    5480:	6818      	ldr	r0, [r3, #0]
    5482:	9105      	str	r1, [sp, #20]
    5484:	47a8      	blx	r5
    5486:	9007      	str	r0, [sp, #28]
    5488:	9806      	ldr	r0, [sp, #24]
    548a:	9900      	ldr	r1, [sp, #0]
    548c:	47a8      	blx	r5
    548e:	1c01      	adds	r1, r0, #0
    5490:	9807      	ldr	r0, [sp, #28]
    5492:	47b8      	blx	r7
    5494:	9901      	ldr	r1, [sp, #4]
    5496:	47a0      	blx	r4
    5498:	1c01      	adds	r1, r0, #0
    549a:	9805      	ldr	r0, [sp, #20]
    549c:	47b0      	blx	r6
    549e:	1c01      	adds	r1, r0, #0
	
	VADCM = ((float)raw_code * INT1VM)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    54a0:	9803      	ldr	r0, [sp, #12]
    54a2:	47b8      	blx	r7
    54a4:	490d      	ldr	r1, [pc, #52]	; (54dc <calculate_temperature+0xbc>)
    54a6:	47a0      	blx	r4
	
	/* Fine Temp Calculation by replace INT1V=1V by INT1V = INT1Vm for ADC conversion */
	fine_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADCM - VADCR));
    54a8:	9904      	ldr	r1, [sp, #16]
    54aa:	47a8      	blx	r5
    54ac:	1c01      	adds	r1, r0, #0
    54ae:	9802      	ldr	r0, [sp, #8]
    54b0:	47b8      	blx	r7
    54b2:	1c01      	adds	r1, r0, #0
    54b4:	9800      	ldr	r0, [sp, #0]
    54b6:	47b0      	blx	r6
    54b8:	4b0e      	ldr	r3, [pc, #56]	; (54f4 <calculate_temperature+0xd4>)
    54ba:	6018      	str	r0, [r3, #0]
	
	return fine_temp;
}
    54bc:	b009      	add	sp, #36	; 0x24
    54be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54c0:	0000728d 	.word	0x0000728d
    54c4:	20000bf4 	.word	0x20000bf4
    54c8:	00006ec1 	.word	0x00006ec1
    54cc:	20000bfc 	.word	0x20000bfc
    54d0:	20000bd8 	.word	0x20000bd8
    54d4:	20000bf8 	.word	0x20000bf8
    54d8:	000069ed 	.word	0x000069ed
    54dc:	457ff000 	.word	0x457ff000
    54e0:	00006c5d 	.word	0x00006c5d
    54e4:	000066f5 	.word	0x000066f5
    54e8:	20000be4 	.word	0x20000be4
    54ec:	20000be8 	.word	0x20000be8
    54f0:	20000bdc 	.word	0x20000bdc
    54f4:	20000bf0 	.word	0x20000bf0

000054f8 <updateParameter>:
}

void updateParameter(void)
{
	//to be done..
}
    54f8:	4770      	bx	lr
    54fa:	46c0      	nop			; (mov r8, r8)

000054fc <send_battery_data>:




void send_battery_data(void)
{	
    54fc:	b530      	push	{r4, r5, lr}
    54fe:	b089      	sub	sp, #36	; 0x24
	struct rtc_calendar_time current_time;
	rtc_calendar_get_time(&rtc_instance, &current_time);
    5500:	ac06      	add	r4, sp, #24
    5502:	4821      	ldr	r0, [pc, #132]	; (5588 <send_battery_data+0x8c>)
    5504:	1c21      	adds	r1, r4, #0
    5506:	4b21      	ldr	r3, [pc, #132]	; (558c <send_battery_data+0x90>)
    5508:	4798      	blx	r3
	battery_data[0] = (uint8_t)((avg_charge_current >> 8) & 0xff);
    550a:	4921      	ldr	r1, [pc, #132]	; (5590 <send_battery_data+0x94>)
    550c:	880a      	ldrh	r2, [r1, #0]
    550e:	4b21      	ldr	r3, [pc, #132]	; (5594 <send_battery_data+0x98>)
    5510:	0a10      	lsrs	r0, r2, #8
    5512:	7018      	strb	r0, [r3, #0]
	battery_data[1] = (uint8_t)(avg_charge_current & 0xff);
    5514:	705a      	strb	r2, [r3, #1]
 	battery_data[2] = (uint8_t)((avg_discharge_current >> 8) & 0xff);
    5516:	4a20      	ldr	r2, [pc, #128]	; (5598 <send_battery_data+0x9c>)
    5518:	8810      	ldrh	r0, [r2, #0]
    551a:	0a05      	lsrs	r5, r0, #8
    551c:	709d      	strb	r5, [r3, #2]
	battery_data[3] = (uint8_t)(avg_discharge_current & 0xff);
    551e:	70d8      	strb	r0, [r3, #3]
	battery_data[4] = (uint8_t)((temprerature_value >> 8) & 0xff);
    5520:	481e      	ldr	r0, [pc, #120]	; (559c <send_battery_data+0xa0>)
    5522:	8800      	ldrh	r0, [r0, #0]
    5524:	0a05      	lsrs	r5, r0, #8
    5526:	711d      	strb	r5, [r3, #4]
	battery_data[5] = (uint8_t)(temprerature_value & 0xff);
    5528:	7158      	strb	r0, [r3, #5]
	battery_data[6] = battery_status;
    552a:	481d      	ldr	r0, [pc, #116]	; (55a0 <send_battery_data+0xa4>)
    552c:	7800      	ldrb	r0, [r0, #0]
    552e:	7198      	strb	r0, [r3, #6]
	battery_data[7] = charger_status;
    5530:	481c      	ldr	r0, [pc, #112]	; (55a4 <send_battery_data+0xa8>)
    5532:	7800      	ldrb	r0, [r0, #0]
    5534:	71d8      	strb	r0, [r3, #7]
	battery_data[8] = (uint8_t)((current_time.year >> 8) & 0xff);
    5536:	88e0      	ldrh	r0, [r4, #6]
    5538:	0a05      	lsrs	r5, r0, #8
    553a:	721d      	strb	r5, [r3, #8]
	battery_data[9] = (uint8_t)(current_time.year & 0xff);
    553c:	7258      	strb	r0, [r3, #9]
	battery_data[10] = current_time.month;
    553e:	7960      	ldrb	r0, [r4, #5]
    5540:	7298      	strb	r0, [r3, #10]
	battery_data[11] = current_time.day;
    5542:	7920      	ldrb	r0, [r4, #4]
    5544:	72d8      	strb	r0, [r3, #11]
	battery_data[12] = current_time.hour;
    5546:	78a0      	ldrb	r0, [r4, #2]
    5548:	7318      	strb	r0, [r3, #12]
	battery_data[13] = current_time.minute;
    554a:	7860      	ldrb	r0, [r4, #1]
    554c:	7358      	strb	r0, [r3, #13]
	battery_data[14] = current_time.second;
    554e:	7820      	ldrb	r0, [r4, #0]
    5550:	7398      	strb	r0, [r3, #14]
	
	avg_charge_current = 0;
    5552:	2300      	movs	r3, #0
    5554:	800b      	strh	r3, [r1, #0]
	avg_discharge_current = 0;
    5556:	8013      	strh	r3, [r2, #0]
	
	

	uint8_t tx_data[19];
	tx_data[0] = START_FLAG;
    5558:	ab01      	add	r3, sp, #4
    555a:	2268      	movs	r2, #104	; 0x68
    555c:	701a      	strb	r2, [r3, #0]
	tx_data[1] = TX_TYPE_BATTERY_DATA;
    555e:	3a58      	subs	r2, #88	; 0x58
    5560:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 15;
    5562:	3a01      	subs	r2, #1
    5564:	709a      	strb	r2, [r3, #2]
    5566:	2300      	movs	r3, #0
	for (uint8_t i=0;i<sizeof(battery_data);i++)
	{
		tx_data[i+3] = battery_data[i];
    5568:	480a      	ldr	r0, [pc, #40]	; (5594 <send_battery_data+0x98>)
    556a:	aa01      	add	r2, sp, #4
    556c:	18d2      	adds	r2, r2, r3
    556e:	5c19      	ldrb	r1, [r3, r0]
    5570:	70d1      	strb	r1, [r2, #3]
    5572:	3301      	adds	r3, #1

	uint8_t tx_data[19];
	tx_data[0] = START_FLAG;
	tx_data[1] = TX_TYPE_BATTERY_DATA;
	tx_data[2] = 15;
	for (uint8_t i=0;i<sizeof(battery_data);i++)
    5574:	2b0f      	cmp	r3, #15
    5576:	d1f8      	bne.n	556a <send_battery_data+0x6e>
	{
		tx_data[i+3] = battery_data[i];
	}
	tx_data[18] = END_FLAG;
    5578:	a801      	add	r0, sp, #4
    557a:	3379      	adds	r3, #121	; 0x79
    557c:	7483      	strb	r3, [r0, #18]
	udi_cdc_write_buf(tx_data,19);
    557e:	2113      	movs	r1, #19
    5580:	4b09      	ldr	r3, [pc, #36]	; (55a8 <send_battery_data+0xac>)
    5582:	4798      	blx	r3



}
    5584:	b009      	add	sp, #36	; 0x24
    5586:	bd30      	pop	{r4, r5, pc}
    5588:	20000c00 	.word	0x20000c00
    558c:	00001aed 	.word	0x00001aed
    5590:	200007aa 	.word	0x200007aa
    5594:	20000778 	.word	0x20000778
    5598:	200007ae 	.word	0x200007ae
    559c:	20000c7a 	.word	0x20000c7a
    55a0:	200007a8 	.word	0x200007a8
    55a4:	200007a9 	.word	0x200007a9
    55a8:	00000e6d 	.word	0x00000e6d

000055ac <send_board_time_data>:

void send_board_time_data(void)
{
    55ac:	b510      	push	{r4, lr}
    55ae:	b086      	sub	sp, #24
	struct rtc_calendar_time current_time;
	rtc_calendar_get_time(&rtc_instance, &current_time);
    55b0:	ac04      	add	r4, sp, #16
    55b2:	4815      	ldr	r0, [pc, #84]	; (5608 <send_board_time_data+0x5c>)
    55b4:	1c21      	adds	r1, r4, #0
    55b6:	4b15      	ldr	r3, [pc, #84]	; (560c <send_board_time_data+0x60>)
    55b8:	4798      	blx	r3
	time_data[0] = (uint8_t)((current_time.year >> 8) & 0xff);
    55ba:	88e2      	ldrh	r2, [r4, #6]
    55bc:	4b14      	ldr	r3, [pc, #80]	; (5610 <send_board_time_data+0x64>)
    55be:	0a11      	lsrs	r1, r2, #8
    55c0:	7019      	strb	r1, [r3, #0]
	time_data[1] = (uint8_t)(current_time.year & 0xff);
    55c2:	705a      	strb	r2, [r3, #1]
	time_data[2] = current_time.month;
    55c4:	7962      	ldrb	r2, [r4, #5]
    55c6:	709a      	strb	r2, [r3, #2]
	time_data[3] = current_time.day;
    55c8:	7922      	ldrb	r2, [r4, #4]
    55ca:	70da      	strb	r2, [r3, #3]
	time_data[4] = current_time.hour;
    55cc:	78a2      	ldrb	r2, [r4, #2]
    55ce:	711a      	strb	r2, [r3, #4]
	time_data[5] = current_time.minute;
    55d0:	7862      	ldrb	r2, [r4, #1]
    55d2:	715a      	strb	r2, [r3, #5]
	time_data[6] = current_time.second;
    55d4:	7822      	ldrb	r2, [r4, #0]
    55d6:	719a      	strb	r2, [r3, #6]
	
	uint8_t tx_data[11];
	tx_data[0] = START_FLAG;
    55d8:	ab01      	add	r3, sp, #4
    55da:	2268      	movs	r2, #104	; 0x68
    55dc:	701a      	strb	r2, [r3, #0]
	tx_data[1] = TX_TYPE_TIME_DATA;
    55de:	3a57      	subs	r2, #87	; 0x57
    55e0:	705a      	strb	r2, [r3, #1]
	tx_data[2] = 7;
    55e2:	3a0a      	subs	r2, #10
    55e4:	709a      	strb	r2, [r3, #2]
    55e6:	2300      	movs	r3, #0
	for (uint8_t i=0;i<sizeof(time_data);i++)
	{
		tx_data[i+3] = time_data[i];
    55e8:	4809      	ldr	r0, [pc, #36]	; (5610 <send_board_time_data+0x64>)
    55ea:	aa01      	add	r2, sp, #4
    55ec:	18d2      	adds	r2, r2, r3
    55ee:	5c19      	ldrb	r1, [r3, r0]
    55f0:	70d1      	strb	r1, [r2, #3]
    55f2:	3301      	adds	r3, #1
	
	uint8_t tx_data[11];
	tx_data[0] = START_FLAG;
	tx_data[1] = TX_TYPE_TIME_DATA;
	tx_data[2] = 7;
	for (uint8_t i=0;i<sizeof(time_data);i++)
    55f4:	2b07      	cmp	r3, #7
    55f6:	d1f8      	bne.n	55ea <send_board_time_data+0x3e>
	{
		tx_data[i+3] = time_data[i];
	}
	tx_data[10] = END_FLAG;
    55f8:	a801      	add	r0, sp, #4
    55fa:	3381      	adds	r3, #129	; 0x81
    55fc:	7283      	strb	r3, [r0, #10]
	udi_cdc_write_buf(tx_data,11);
    55fe:	210b      	movs	r1, #11
    5600:	4b04      	ldr	r3, [pc, #16]	; (5614 <send_board_time_data+0x68>)
    5602:	4798      	blx	r3
}
    5604:	b006      	add	sp, #24
    5606:	bd10      	pop	{r4, pc}
    5608:	20000c00 	.word	0x20000c00
    560c:	00001aed 	.word	0x00001aed
    5610:	200007a0 	.word	0x200007a0
    5614:	00000e6d 	.word	0x00000e6d

00005618 <updateTime>:
{
	//to be done..
}

void updateTime(void)
{
    5618:	b500      	push	{lr}
    561a:	b083      	sub	sp, #12
		struct rtc_calendar_time *const time)
{
	time->second = 0;
	time->minute = 0;
	time->hour   = 0;
	time->pm     = 0;
    561c:	2300      	movs	r3, #0
    561e:	466a      	mov	r2, sp
    5620:	70d3      	strb	r3, [r2, #3]
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year   = (uint16_t)((commandData[0] << 8) + commandData[1]);
    5622:	4b0b      	ldr	r3, [pc, #44]	; (5650 <updateTime+0x38>)
    5624:	781a      	ldrb	r2, [r3, #0]
    5626:	0212      	lsls	r2, r2, #8
    5628:	7859      	ldrb	r1, [r3, #1]
    562a:	188a      	adds	r2, r1, r2
    562c:	4669      	mov	r1, sp
    562e:	80ca      	strh	r2, [r1, #6]
	time.month  = commandData[2];
    5630:	789a      	ldrb	r2, [r3, #2]
    5632:	714a      	strb	r2, [r1, #5]
	time.day    = commandData[3];
    5634:	78da      	ldrb	r2, [r3, #3]
    5636:	710a      	strb	r2, [r1, #4]
	time.hour   = commandData[4];
    5638:	791a      	ldrb	r2, [r3, #4]
    563a:	708a      	strb	r2, [r1, #2]
	time.minute = commandData[5];
    563c:	795a      	ldrb	r2, [r3, #5]
    563e:	704a      	strb	r2, [r1, #1]
	time.second = commandData[6];
    5640:	799b      	ldrb	r3, [r3, #6]
    5642:	700b      	strb	r3, [r1, #0]
	rtc_calendar_set_time(&rtc_instance, &time);
    5644:	4803      	ldr	r0, [pc, #12]	; (5654 <updateTime+0x3c>)
    5646:	4b04      	ldr	r3, [pc, #16]	; (5658 <updateTime+0x40>)
    5648:	4798      	blx	r3
}
    564a:	b003      	add	sp, #12
    564c:	bd00      	pop	{pc}
    564e:	46c0      	nop			; (mov r8, r8)
    5650:	2000078c 	.word	0x2000078c
    5654:	20000c00 	.word	0x20000c00
    5658:	00001ad5 	.word	0x00001ad5

0000565c <tcc_callback_to_change_duty_cycle>:
struct tcc_module tcc_instance;
//! [module_inst]

//! [callback_funcs]
static void tcc_callback_to_change_duty_cycle(struct tcc_module *const module_inst)
{
    565c:	b508      	push	{r3, lr}
	static uint32_t delay = 10;
	static uint32_t i = 0;

	if (--delay) {
    565e:	4b0c      	ldr	r3, [pc, #48]	; (5690 <tcc_callback_to_change_duty_cycle+0x34>)
    5660:	681b      	ldr	r3, [r3, #0]
    5662:	3b01      	subs	r3, #1
    5664:	2b00      	cmp	r3, #0
    5666:	d002      	beq.n	566e <tcc_callback_to_change_duty_cycle+0x12>
    5668:	4a09      	ldr	r2, [pc, #36]	; (5690 <tcc_callback_to_change_duty_cycle+0x34>)
    566a:	6013      	str	r3, [r2, #0]
    566c:	e00f      	b.n	568e <tcc_callback_to_change_duty_cycle+0x32>
		return;
	}
	delay = 50;
    566e:	2232      	movs	r2, #50	; 0x32
    5670:	4b07      	ldr	r3, [pc, #28]	; (5690 <tcc_callback_to_change_duty_cycle+0x34>)
    5672:	601a      	str	r2, [r3, #0]
	i = (i + 0x0800) & 0xFFFF;
    5674:	4b07      	ldr	r3, [pc, #28]	; (5694 <tcc_callback_to_change_duty_cycle+0x38>)
    5676:	681a      	ldr	r2, [r3, #0]
    5678:	2180      	movs	r1, #128	; 0x80
    567a:	0109      	lsls	r1, r1, #4
    567c:	468c      	mov	ip, r1
    567e:	4462      	add	r2, ip
    5680:	0412      	lsls	r2, r2, #16
    5682:	0c12      	lsrs	r2, r2, #16
    5684:	601a      	str	r2, [r3, #0]
	tcc_set_compare_value(module_inst,(enum tcc_match_capture_channel)(TCC_MATCH_CAPTURE_CHANNEL_0 + CONF_PWM_CHANNEL),i + 1);
    5686:	3201      	adds	r2, #1
    5688:	2100      	movs	r1, #0
    568a:	4b03      	ldr	r3, [pc, #12]	; (5698 <tcc_callback_to_change_duty_cycle+0x3c>)
    568c:	4798      	blx	r3
}
    568e:	bd08      	pop	{r3, pc}
    5690:	20000108 	.word	0x20000108
    5694:	20000774 	.word	0x20000774
    5698:	0000342d 	.word	0x0000342d

0000569c <battery_status_update>:



uint8_t battery_status_update(void)
{
	if (charger_status)
    569c:	4b0c      	ldr	r3, [pc, #48]	; (56d0 <battery_status_update+0x34>)
    569e:	781b      	ldrb	r3, [r3, #0]
    56a0:	2b00      	cmp	r3, #0
    56a2:	d00b      	beq.n	56bc <battery_status_update+0x20>
	{
		if (charge_signal_adc_result > 0x15)
    56a4:	4b0b      	ldr	r3, [pc, #44]	; (56d4 <battery_status_update+0x38>)
    56a6:	881b      	ldrh	r3, [r3, #0]
    56a8:	2b15      	cmp	r3, #21
    56aa:	d903      	bls.n	56b4 <battery_status_update+0x18>
		{
			battery_status = 1; //charging
    56ac:	2201      	movs	r2, #1
    56ae:	4b0a      	ldr	r3, [pc, #40]	; (56d8 <battery_status_update+0x3c>)
    56b0:	701a      	strb	r2, [r3, #0]
    56b2:	e00a      	b.n	56ca <battery_status_update+0x2e>
		}else{
			battery_status = 0;//not current in/out for battery
    56b4:	2200      	movs	r2, #0
    56b6:	4b08      	ldr	r3, [pc, #32]	; (56d8 <battery_status_update+0x3c>)
    56b8:	701a      	strb	r2, [r3, #0]
    56ba:	e006      	b.n	56ca <battery_status_update+0x2e>
		}
	}else if (discharge_signal_adc_result > 0x15)
    56bc:	4b07      	ldr	r3, [pc, #28]	; (56dc <battery_status_update+0x40>)
    56be:	881b      	ldrh	r3, [r3, #0]
    56c0:	2b15      	cmp	r3, #21
    56c2:	d902      	bls.n	56ca <battery_status_update+0x2e>
	{
		battery_status = 2;// battery discharging
    56c4:	2202      	movs	r2, #2
    56c6:	4b04      	ldr	r3, [pc, #16]	; (56d8 <battery_status_update+0x3c>)
    56c8:	701a      	strb	r2, [r3, #0]
	}
	return battery_status;
    56ca:	4b03      	ldr	r3, [pc, #12]	; (56d8 <battery_status_update+0x3c>)
    56cc:	7818      	ldrb	r0, [r3, #0]
}
    56ce:	4770      	bx	lr
    56d0:	200007a9 	.word	0x200007a9
    56d4:	20000c20 	.word	0x20000c20
    56d8:	200007a8 	.word	0x200007a8
    56dc:	20000c78 	.word	0x20000c78

000056e0 <adc_start_read_temp>:


uint16_t adc_start_read_temp(void)
{
    56e0:	b530      	push	{r4, r5, lr}
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    56e2:	4b29      	ldr	r3, [pc, #164]	; (5788 <adc_start_read_temp+0xa8>)
    56e4:	6819      	ldr	r1, [r3, #0]
    56e6:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
    56e8:	b25b      	sxtb	r3, r3
    56ea:	2b00      	cmp	r3, #0
    56ec:	dbfb      	blt.n	56e6 <adc_start_read_temp+0x6>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    56ee:	690b      	ldr	r3, [r1, #16]
    56f0:	221f      	movs	r2, #31
    56f2:	4393      	bics	r3, r2
    56f4:	3a07      	subs	r2, #7
    56f6:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
    56f8:	610b      	str	r3, [r1, #16]
    56fa:	7e4b      	ldrb	r3, [r1, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
    56fc:	b25b      	sxtb	r3, r3
    56fe:	2b00      	cmp	r3, #0
    5700:	dbfb      	blt.n	56fa <adc_start_read_temp+0x1a>
    5702:	7e4b      	ldrb	r3, [r1, #25]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
    5704:	b25b      	sxtb	r3, r3
    5706:	2b00      	cmp	r3, #0
    5708:	dbfb      	blt.n	5702 <adc_start_read_temp+0x22>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    570a:	7b0a      	ldrb	r2, [r1, #12]
    570c:	2302      	movs	r3, #2
    570e:	4313      	orrs	r3, r2
    5710:	730b      	strb	r3, [r1, #12]
    5712:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
    5714:	b25b      	sxtb	r3, r3
    5716:	2b00      	cmp	r3, #0
    5718:	dbfb      	blt.n	5712 <adc_start_read_temp+0x32>
	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    571a:	2001      	movs	r0, #1
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    571c:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    571e:	2402      	movs	r4, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    5720:	7e0b      	ldrb	r3, [r1, #24]
    5722:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    5724:	1c02      	adds	r2, r0, #0
    5726:	401a      	ands	r2, r3
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    5728:	421d      	tst	r5, r3
    572a:	d000      	beq.n	572e <adc_start_read_temp+0x4e>
		status_flags |= ADC_STATUS_WINDOW;
    572c:	4322      	orrs	r2, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    572e:	421c      	tst	r4, r3
    5730:	d000      	beq.n	5734 <adc_start_read_temp+0x54>
		status_flags |= ADC_STATUS_OVERRUN;
    5732:	432a      	orrs	r2, r5
	uint16_t adc_result = 0;
	adc_set_positive_input(&adc_instance,ADC_POSITIVE_INPUT_TEMP);
	adc_start_conversion(&adc_instance);
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    5734:	4210      	tst	r0, r2
    5736:	d0f3      	beq.n	5720 <adc_start_read_temp+0x40>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    5738:	7e0a      	ldrb	r2, [r1, #24]
    573a:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    573c:	2301      	movs	r3, #1
    573e:	4013      	ands	r3, r2
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    5740:	0750      	lsls	r0, r2, #29
    5742:	d501      	bpl.n	5748 <adc_start_read_temp+0x68>
		status_flags |= ADC_STATUS_WINDOW;
    5744:	2002      	movs	r0, #2
    5746:	4303      	orrs	r3, r0
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    5748:	0792      	lsls	r2, r2, #30
    574a:	d501      	bpl.n	5750 <adc_start_read_temp+0x70>
		status_flags |= ADC_STATUS_OVERRUN;
    574c:	2204      	movs	r2, #4
    574e:	4313      	orrs	r3, r2
}


uint16_t adc_start_read_temp(void)
{
	uint16_t adc_result = 0;
    5750:	2000      	movs	r0, #0
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    5752:	07db      	lsls	r3, r3, #31
    5754:	d516      	bpl.n	5784 <adc_start_read_temp+0xa4>
    5756:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    5758:	b25b      	sxtb	r3, r3
    575a:	2b00      	cmp	r3, #0
    575c:	dbfb      	blt.n	5756 <adc_start_read_temp+0x76>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    575e:	8b48      	ldrh	r0, [r1, #26]
    5760:	b280      	uxth	r0, r0
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    5762:	2301      	movs	r3, #1
    5764:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    5766:	7e0a      	ldrb	r2, [r1, #24]
    5768:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    576a:	4013      	ands	r3, r2
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    576c:	0754      	lsls	r4, r2, #29
    576e:	d501      	bpl.n	5774 <adc_start_read_temp+0x94>
		status_flags |= ADC_STATUS_WINDOW;
    5770:	2402      	movs	r4, #2
    5772:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    5774:	0792      	lsls	r2, r2, #30
    5776:	d501      	bpl.n	577c <adc_start_read_temp+0x9c>
		status_flags |= ADC_STATUS_OVERRUN;
    5778:	2204      	movs	r2, #4
    577a:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    577c:	075b      	lsls	r3, r3, #29
    577e:	d501      	bpl.n	5784 <adc_start_read_temp+0xa4>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    5780:	2302      	movs	r3, #2
    5782:	760b      	strb	r3, [r1, #24]
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
		
	adc_read(&adc_instance, &adc_result);
	
	return adc_result;
}
    5784:	bd30      	pop	{r4, r5, pc}
    5786:	46c0      	nop			; (mov r8, r8)
    5788:	20000c7c 	.word	0x20000c7c

0000578c <adc_get_temperature>:

void adc_get_temperature(void)
{
    578c:	b508      	push	{r3, lr}
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
    578e:	4a0a      	ldr	r2, [pc, #40]	; (57b8 <adc_get_temperature+0x2c>)
    5790:	6c11      	ldr	r1, [r2, #64]	; 0x40
    5792:	2302      	movs	r3, #2
    5794:	430b      	orrs	r3, r1
    5796:	6413      	str	r3, [r2, #64]	; 0x40
	float temp;
	system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE);
	load_calibration_data();
    5798:	4b08      	ldr	r3, [pc, #32]	; (57bc <adc_get_temperature+0x30>)
    579a:	4798      	blx	r3
	raw_result = adc_start_read_temp();
    579c:	4b08      	ldr	r3, [pc, #32]	; (57c0 <adc_get_temperature+0x34>)
    579e:	4798      	blx	r3
    57a0:	4b08      	ldr	r3, [pc, #32]	; (57c4 <adc_get_temperature+0x38>)
    57a2:	8018      	strh	r0, [r3, #0]
	temp = calculate_temperature(raw_result);
    57a4:	4b08      	ldr	r3, [pc, #32]	; (57c8 <adc_get_temperature+0x3c>)
    57a6:	4798      	blx	r3
	temprerature_value = (uint16_t)(temp * 1000);
    57a8:	4908      	ldr	r1, [pc, #32]	; (57cc <adc_get_temperature+0x40>)
    57aa:	4b09      	ldr	r3, [pc, #36]	; (57d0 <adc_get_temperature+0x44>)
    57ac:	4798      	blx	r3
    57ae:	4b09      	ldr	r3, [pc, #36]	; (57d4 <adc_get_temperature+0x48>)
    57b0:	4798      	blx	r3
    57b2:	4b09      	ldr	r3, [pc, #36]	; (57d8 <adc_get_temperature+0x4c>)
    57b4:	8018      	strh	r0, [r3, #0]
	//udi_cdc_write_buf(&temprerature_value,2);
	
}
    57b6:	bd08      	pop	{r3, pc}
    57b8:	40000800 	.word	0x40000800
    57bc:	000052bd 	.word	0x000052bd
    57c0:	000056e1 	.word	0x000056e1
    57c4:	20000c18 	.word	0x20000c18
    57c8:	00005421 	.word	0x00005421
    57cc:	447a0000 	.word	0x447a0000
    57d0:	00006c5d 	.word	0x00006c5d
    57d4:	00006659 	.word	0x00006659
    57d8:	20000c7a 	.word	0x20000c7a

000057dc <configure_rtc_callbacks>:
}
//! [rtc_alarm_callback]

//! [setup_rtc_alarm_callback]
void configure_rtc_callbacks(void)
{
    57dc:	b510      	push	{r4, lr}
	//! [reg_callback]
	rtc_calendar_register_callback(
    57de:	4c05      	ldr	r4, [pc, #20]	; (57f4 <configure_rtc_callbacks+0x18>)
    57e0:	1c20      	adds	r0, r4, #0
    57e2:	4905      	ldr	r1, [pc, #20]	; (57f8 <configure_rtc_callbacks+0x1c>)
    57e4:	2200      	movs	r2, #0
    57e6:	4b05      	ldr	r3, [pc, #20]	; (57fc <configure_rtc_callbacks+0x20>)
    57e8:	4798      	blx	r3
	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
	//! [reg_callback]
	//! [en_callback]
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
    57ea:	1c20      	adds	r0, r4, #0
    57ec:	2100      	movs	r1, #0
    57ee:	4b04      	ldr	r3, [pc, #16]	; (5800 <configure_rtc_callbacks+0x24>)
    57f0:	4798      	blx	r3
	//! [en_callback]
}
    57f2:	bd10      	pop	{r4, pc}
    57f4:	20000c00 	.word	0x20000c00
    57f8:	00005c59 	.word	0x00005c59
    57fc:	00001bdd 	.word	0x00001bdd
    5800:	00001bfd 	.word	0x00001bfd

00005804 <configure_rtc_calendar>:
//! [setup_rtc_alarm_callback]

//! [initialize_rtc]
void configure_rtc_calendar(void)
{
    5804:	b570      	push	{r4, r5, r6, lr}
    5806:	b088      	sub	sp, #32
	/* Initialize and set time structure to default */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    5808:	ac03      	add	r4, sp, #12
    580a:	23a0      	movs	r3, #160	; 0xa0
    580c:	011b      	lsls	r3, r3, #4
    580e:	8023      	strh	r3, [r4, #0]
	config->clear_on_match      = false;
    5810:	2300      	movs	r3, #0
    5812:	70a3      	strb	r3, [r4, #2]
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
    5814:	70e3      	strb	r3, [r4, #3]
#endif
	config->clock_24h           = false;
	config->year_init_value     = 2000;
    5816:	22fa      	movs	r2, #250	; 0xfa
    5818:	00d2      	lsls	r2, r2, #3
    581a:	80e2      	strh	r2, [r4, #6]
	struct rtc_calendar_config config_rtc_calendar;
	rtc_calendar_get_config_defaults(&config_rtc_calendar);
	//! [init_conf]

	//! [time_struct]
	alarm.time.year      = 2016;
    581c:	491e      	ldr	r1, [pc, #120]	; (5898 <configure_rtc_calendar+0x94>)
    581e:	3210      	adds	r2, #16
    5820:	80ca      	strh	r2, [r1, #6]
	alarm.time.month     = 9;
    5822:	2209      	movs	r2, #9
    5824:	714a      	strb	r2, [r1, #5]
	alarm.time.day       = 15;
    5826:	3206      	adds	r2, #6
    5828:	710a      	strb	r2, [r1, #4]
	alarm.time.hour      = 15;
    582a:	708a      	strb	r2, [r1, #2]
	alarm.time.minute    = 18;
    582c:	3203      	adds	r2, #3
    582e:	704a      	strb	r2, [r1, #1]
	alarm.time.second    = 0;
    5830:	700b      	strb	r3, [r1, #0]
	//! [time_struct]

	//! [set_config]
	config_rtc_calendar.clock_24h = true;
    5832:	2501      	movs	r5, #1
    5834:	7125      	strb	r5, [r4, #4]
	config_rtc_calendar.alarm[0].time = alarm.time;
    5836:	a805      	add	r0, sp, #20
    5838:	3a0a      	subs	r2, #10
    583a:	4b18      	ldr	r3, [pc, #96]	; (589c <configure_rtc_calendar+0x98>)
    583c:	4798      	blx	r3
	config_rtc_calendar.alarm[0].mask = RTC_CALENDAR_ALARM_MASK_SEC;
    583e:	7425      	strb	r5, [r4, #16]
	//! [set_config]

	//! [init_rtc]
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar);
    5840:	4e17      	ldr	r6, [pc, #92]	; (58a0 <configure_rtc_calendar+0x9c>)
    5842:	1c30      	adds	r0, r6, #0
    5844:	4917      	ldr	r1, [pc, #92]	; (58a4 <configure_rtc_calendar+0xa0>)
    5846:	1c22      	adds	r2, r4, #0
    5848:	4b17      	ldr	r3, [pc, #92]	; (58a8 <configure_rtc_calendar+0xa4>)
    584a:	4798      	blx	r3
	//! [init_rtc]
	
	//[setup and init rtc event]
	struct rtc_calendar_events calendar_event;
	calendar_event.generate_event_on_periodic[3] = true;
    584c:	466b      	mov	r3, sp
    584e:	715d      	strb	r5, [r3, #5]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    5850:	6835      	ldr	r5, [r6, #0]

	uint32_t event_mask = 0;

	/* Check if the user has requested an overflow event */
	if (events->generate_event_on_overflow) {
    5852:	781a      	ldrb	r2, [r3, #0]
		event_mask |= RTC_MODE2_EVCTRL_OVFEO;
    5854:	1e53      	subs	r3, r2, #1
    5856:	419a      	sbcs	r2, r3
    5858:	03d2      	lsls	r2, r2, #15
	}

	/* Check if the user has requested any alarm events */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		if (events->generate_event_on_alarm[i]) {
    585a:	466b      	mov	r3, sp
    585c:	785b      	ldrb	r3, [r3, #1]
    585e:	2b00      	cmp	r3, #0
    5860:	d002      	beq.n	5868 <configure_rtc_calendar+0x64>
			event_mask |= RTC_MODE2_EVCTRL_ALARMEO(1 << i);
    5862:	2380      	movs	r3, #128	; 0x80
    5864:	005b      	lsls	r3, r3, #1
    5866:	431a      	orrs	r2, r3
}
//! [setup_rtc_alarm_callback]

//! [initialize_rtc]
void configure_rtc_calendar(void)
{
    5868:	2300      	movs	r3, #0
	}

	/* Check if the user has requested any periodic events */
	for (uint8_t i = 0; i < 8; i++) {
		if (events->generate_event_on_periodic[i]) {
			event_mask |= RTC_MODE2_EVCTRL_PEREO(1 << i);
    586a:	2401      	movs	r4, #1
    586c:	20ff      	movs	r0, #255	; 0xff
    586e:	1c19      	adds	r1, r3, #0
    5870:	4469      	add	r1, sp
		}
	}

	/* Check if the user has requested any periodic events */
	for (uint8_t i = 0; i < 8; i++) {
		if (events->generate_event_on_periodic[i]) {
    5872:	7889      	ldrb	r1, [r1, #2]
    5874:	2900      	cmp	r1, #0
    5876:	d003      	beq.n	5880 <configure_rtc_calendar+0x7c>
			event_mask |= RTC_MODE2_EVCTRL_PEREO(1 << i);
    5878:	1c21      	adds	r1, r4, #0
    587a:	4099      	lsls	r1, r3
    587c:	4001      	ands	r1, r0
    587e:	430a      	orrs	r2, r1
    5880:	3301      	adds	r3, #1
			event_mask |= RTC_MODE2_EVCTRL_ALARMEO(1 << i);
		}
	}

	/* Check if the user has requested any periodic events */
	for (uint8_t i = 0; i < 8; i++) {
    5882:	2b08      	cmp	r3, #8
    5884:	d1f3      	bne.n	586e <configure_rtc_calendar+0x6a>
		event_mask |= RTC_MODE2_EVCTRL_TAMPEVEI;
	}
#endif

	/* Enable given event(s) */
	rtc_module->MODE2.EVCTRL.reg |= event_mask;
    5886:	88ab      	ldrh	r3, [r5, #4]
    5888:	431a      	orrs	r2, r3
    588a:	b292      	uxth	r2, r2
    588c:	80aa      	strh	r2, [r5, #4]
	rtc_calendar_enable_events(&rtc_instance, &calendar_event);
	//[setup and init rtc event]
	
	
	//! [enable]
	rtc_calendar_enable(&rtc_instance);
    588e:	4804      	ldr	r0, [pc, #16]	; (58a0 <configure_rtc_calendar+0x9c>)
    5890:	4b06      	ldr	r3, [pc, #24]	; (58ac <configure_rtc_calendar+0xa8>)
    5892:	4798      	blx	r3
	//! [enable]
}
    5894:	b008      	add	sp, #32
    5896:	bd70      	pop	{r4, r5, r6, pc}
    5898:	20000c28 	.word	0x20000c28
    589c:	000087b5 	.word	0x000087b5
    58a0:	20000c00 	.word	0x20000c00
    58a4:	40001400 	.word	0x40001400
    58a8:	00001b49 	.word	0x00001b49
    58ac:	000019ed 	.word	0x000019ed

000058b0 <charger_detection>:
    58b0:	4b07      	ldr	r3, [pc, #28]	; (58d0 <charger_detection+0x20>)
    58b2:	6a1b      	ldr	r3, [r3, #32]
    58b4:	065b      	lsls	r3, r3, #25
    58b6:	0fdb      	lsrs	r3, r3, #31
}
//! [setup_14]

void charger_detection(void)
{
	charger_status = port_pin_get_input_level(EXT1_PIN_5);
    58b8:	4a06      	ldr	r2, [pc, #24]	; (58d4 <charger_detection+0x24>)
    58ba:	7013      	strb	r3, [r2, #0]
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    58bc:	d003      	beq.n	58c6 <charger_detection+0x16>
		port_base->OUTSET.reg = pin_mask;
    58be:	4b04      	ldr	r3, [pc, #16]	; (58d0 <charger_detection+0x20>)
    58c0:	2280      	movs	r2, #128	; 0x80
    58c2:	619a      	str	r2, [r3, #24]
    58c4:	e002      	b.n	58cc <charger_detection+0x1c>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    58c6:	4b02      	ldr	r3, [pc, #8]	; (58d0 <charger_detection+0x20>)
    58c8:	2280      	movs	r2, #128	; 0x80
    58ca:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(EXT1_PIN_6,charger_status);
}
    58cc:	4770      	bx	lr
    58ce:	46c0      	nop			; (mov r8, r8)
    58d0:	41004480 	.word	0x41004480
    58d4:	200007a9 	.word	0x200007a9

000058d8 <configure_port_pins>:



void configure_port_pins(void)
{
    58d8:	b538      	push	{r3, r4, r5, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    58da:	4c07      	ldr	r4, [pc, #28]	; (58f8 <configure_port_pins+0x20>)
    58dc:	2300      	movs	r3, #0
    58de:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    58e0:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
    58e2:	7063      	strb	r3, [r4, #1]
	
	
	//set EXT1_PIN_5(PB06) as input for charger detect, 1 for charger present/0 for charge not present
	port_pin_set_config(EXT1_PIN_5, &config_port_pin);
    58e4:	2026      	movs	r0, #38	; 0x26
    58e6:	1c21      	adds	r1, r4, #0
    58e8:	4d04      	ldr	r5, [pc, #16]	; (58fc <configure_port_pins+0x24>)
    58ea:	47a8      	blx	r5
	
	//set EXT1_PIN_6(PB07) as LED output, on for charger present/off for charger not present 
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    58ec:	2301      	movs	r3, #1
    58ee:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(EXT1_PIN_6, &config_port_pin);
    58f0:	2027      	movs	r0, #39	; 0x27
    58f2:	1c21      	adds	r1, r4, #0
    58f4:	47a8      	blx	r5
}
    58f6:	bd38      	pop	{r3, r4, r5, pc}
    58f8:	20000c24 	.word	0x20000c24
    58fc:	000019c9 	.word	0x000019c9

00005900 <configure_adc>:


//! [setup]
void configure_adc(void)
{
    5900:	b530      	push	{r4, r5, lr}
    5902:	b08d      	sub	sp, #52	; 0x34
	//! [setup_config]
	struct adc_config config_adc;
	//! [setup_config]
	
	//! [setup_config_defaults]
	adc_get_config_defaults(&config_adc);
    5904:	4668      	mov	r0, sp
    5906:	4b17      	ldr	r3, [pc, #92]	; (5964 <configure_adc+0x64>)
    5908:	4798      	blx	r3
	//! [setup_config_defaults]
	
	config_adc.clock_source = GCLK_GENERATOR_1;
    590a:	2301      	movs	r3, #1
    590c:	466a      	mov	r2, sp
    590e:	7013      	strb	r3, [r2, #0]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV16;
    5910:	2380      	movs	r3, #128	; 0x80
    5912:	009b      	lsls	r3, r3, #2
    5914:	8053      	strh	r3, [r2, #2]
	config_adc.reference = ADC_REFERENCE_INT1V;
    5916:	2300      	movs	r3, #0
    5918:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_TEMP;
    591a:	3318      	adds	r3, #24
    591c:	7313      	strb	r3, [r2, #12]
	config_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    591e:	23c0      	movs	r3, #192	; 0xc0
    5920:	015b      	lsls	r3, r3, #5
    5922:	81d3      	strh	r3, [r2, #14]
	config_adc.sample_length = ADC_TEMP_SAMPLE_LENGTH;
    5924:	2304      	movs	r3, #4
    5926:	75d3      	strb	r3, [r2, #23]

	//! [setup_set_config]
	adc_init(&adc_instance, ADC, &config_adc);
    5928:	4c0f      	ldr	r4, [pc, #60]	; (5968 <configure_adc+0x68>)
    592a:	4d10      	ldr	r5, [pc, #64]	; (596c <configure_adc+0x6c>)
    592c:	1c20      	adds	r0, r4, #0
    592e:	1c29      	adds	r1, r5, #0
    5930:	4b0f      	ldr	r3, [pc, #60]	; (5970 <configure_adc+0x70>)
    5932:	4798      	blx	r3
	//! [setup_set_config]
	ADC->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(2) | ADC_AVGCTRL_SAMPLENUM_4;
    5934:	2322      	movs	r3, #34	; 0x22
    5936:	70ab      	strb	r3, [r5, #2]
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    5938:	6822      	ldr	r2, [r4, #0]
    593a:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    593c:	b25b      	sxtb	r3, r3
    593e:	2b00      	cmp	r3, #0
    5940:	dbfb      	blt.n	593a <configure_adc+0x3a>
    5942:	2180      	movs	r1, #128	; 0x80
    5944:	0409      	lsls	r1, r1, #16
    5946:	4b0b      	ldr	r3, [pc, #44]	; (5974 <configure_adc+0x74>)
    5948:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    594a:	7811      	ldrb	r1, [r2, #0]
    594c:	2302      	movs	r3, #2
    594e:	430b      	orrs	r3, r1
    5950:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    5952:	4b05      	ldr	r3, [pc, #20]	; (5968 <configure_adc+0x68>)
    5954:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    5956:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    5958:	b25b      	sxtb	r3, r3
    595a:	2b00      	cmp	r3, #0
    595c:	dbfb      	blt.n	5956 <configure_adc+0x56>
	//! [setup_enable]
	adc_enable(&adc_instance);
	//! [setup_enable]
}
    595e:	b00d      	add	sp, #52	; 0x34
    5960:	bd30      	pop	{r4, r5, pc}
    5962:	46c0      	nop			; (mov r8, r8)
    5964:	00000115 	.word	0x00000115
    5968:	20000c7c 	.word	0x20000c7c
    596c:	42004000 	.word	0x42004000
    5970:	0000015d 	.word	0x0000015d
    5974:	e000e100 	.word	0xe000e100

00005978 <adc_sample_voltage_mapping>:

void adc_sample_voltage_mapping(void)
{
    5978:	b530      	push	{r4, r5, lr}
	uint8_t string = 0xcc;
    uint8_t string1 = 0xdd;

	//************************************************************************
	if (!charger_status)//charger not connected
    597a:	4b60      	ldr	r3, [pc, #384]	; (5afc <adc_sample_voltage_mapping+0x184>)
    597c:	781b      	ldrb	r3, [r3, #0]
    597e:	2b00      	cmp	r3, #0
    5980:	d158      	bne.n	5a34 <adc_sample_voltage_mapping+0xbc>
	{	charge_signal_adc_result = 0;
    5982:	2200      	movs	r2, #0
    5984:	4b5e      	ldr	r3, [pc, #376]	; (5b00 <adc_sample_voltage_mapping+0x188>)
    5986:	801a      	strh	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    5988:	4b5e      	ldr	r3, [pc, #376]	; (5b04 <adc_sample_voltage_mapping+0x18c>)
    598a:	6819      	ldr	r1, [r3, #0]
    598c:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
    598e:	b25b      	sxtb	r3, r3
    5990:	2b00      	cmp	r3, #0
    5992:	dbfb      	blt.n	598c <adc_sample_voltage_mapping+0x14>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    5994:	690b      	ldr	r3, [r1, #16]
    5996:	221f      	movs	r2, #31
    5998:	4393      	bics	r3, r2
    599a:	3a16      	subs	r2, #22
    599c:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
    599e:	610b      	str	r3, [r1, #16]
    59a0:	7e4b      	ldrb	r3, [r1, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
    59a2:	b25b      	sxtb	r3, r3
    59a4:	2b00      	cmp	r3, #0
    59a6:	dbfb      	blt.n	59a0 <adc_sample_voltage_mapping+0x28>
    59a8:	7e4b      	ldrb	r3, [r1, #25]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
    59aa:	b25b      	sxtb	r3, r3
    59ac:	2b00      	cmp	r3, #0
    59ae:	dbfb      	blt.n	59a8 <adc_sample_voltage_mapping+0x30>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    59b0:	7b0a      	ldrb	r2, [r1, #12]
    59b2:	2302      	movs	r3, #2
    59b4:	4313      	orrs	r3, r2
    59b6:	730b      	strb	r3, [r1, #12]
    59b8:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
    59ba:	b25b      	sxtb	r3, r3
    59bc:	2b00      	cmp	r3, #0
    59be:	dbfb      	blt.n	59b8 <adc_sample_voltage_mapping+0x40>
	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    59c0:	2001      	movs	r0, #1
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    59c2:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    59c4:	2402      	movs	r4, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    59c6:	7e0b      	ldrb	r3, [r1, #24]
    59c8:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    59ca:	1c02      	adds	r2, r0, #0
    59cc:	401a      	ands	r2, r3
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    59ce:	421d      	tst	r5, r3
    59d0:	d000      	beq.n	59d4 <adc_sample_voltage_mapping+0x5c>
		status_flags |= ADC_STATUS_WINDOW;
    59d2:	4322      	orrs	r2, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    59d4:	421c      	tst	r4, r3
    59d6:	d000      	beq.n	59da <adc_sample_voltage_mapping+0x62>
		status_flags |= ADC_STATUS_OVERRUN;
    59d8:	432a      	orrs	r2, r5
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    59da:	4210      	tst	r0, r2
    59dc:	d0f3      	beq.n	59c6 <adc_sample_voltage_mapping+0x4e>
    59de:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    59e0:	b25b      	sxtb	r3, r3
    59e2:	2b00      	cmp	r3, #0
    59e4:	dbfb      	blt.n	59de <adc_sample_voltage_mapping+0x66>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    59e6:	8b4a      	ldrh	r2, [r1, #26]
    59e8:	4b47      	ldr	r3, [pc, #284]	; (5b08 <adc_sample_voltage_mapping+0x190>)
    59ea:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    59ec:	2301      	movs	r3, #1
    59ee:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    59f0:	7e0a      	ldrb	r2, [r1, #24]
    59f2:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    59f4:	4013      	ands	r3, r2
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    59f6:	0750      	lsls	r0, r2, #29
    59f8:	d501      	bpl.n	59fe <adc_sample_voltage_mapping+0x86>
		status_flags |= ADC_STATUS_WINDOW;
    59fa:	2002      	movs	r0, #2
    59fc:	4303      	orrs	r3, r0
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    59fe:	0792      	lsls	r2, r2, #30
    5a00:	d501      	bpl.n	5a06 <adc_sample_voltage_mapping+0x8e>
		status_flags |= ADC_STATUS_OVERRUN;
    5a02:	2204      	movs	r2, #4
    5a04:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    5a06:	075b      	lsls	r3, r3, #29
    5a08:	d56d      	bpl.n	5ae6 <adc_sample_voltage_mapping+0x16e>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    5a0a:	2302      	movs	r3, #2
    5a0c:	760b      	strb	r3, [r1, #24]
    5a0e:	e06a      	b.n	5ae6 <adc_sample_voltage_mapping+0x16e>
		// Wait for conversion to be done and read out result
		} while (adc_read(&adc_instance, &discharge_signal_adc_result) == STATUS_BUSY);	
		
		if (discharge_signal_adc_result < 160)
		{
			discharge_signal_adc_result = 0;
    5a10:	2200      	movs	r2, #0
    5a12:	4b3d      	ldr	r3, [pc, #244]	; (5b08 <adc_sample_voltage_mapping+0x190>)
    5a14:	801a      	strh	r2, [r3, #0]
		}

		total_discharge_current += discharge_signal_adc_result;
    5a16:	493d      	ldr	r1, [pc, #244]	; (5b0c <adc_sample_voltage_mapping+0x194>)
    5a18:	483b      	ldr	r0, [pc, #236]	; (5b08 <adc_sample_voltage_mapping+0x190>)
    5a1a:	8802      	ldrh	r2, [r0, #0]
    5a1c:	2300      	movs	r3, #0
    5a1e:	680c      	ldr	r4, [r1, #0]
    5a20:	684d      	ldr	r5, [r1, #4]
    5a22:	1912      	adds	r2, r2, r4
    5a24:	416b      	adcs	r3, r5
    5a26:	600a      	str	r2, [r1, #0]
    5a28:	604b      	str	r3, [r1, #4]
		discharge_sample_num ++;
    5a2a:	4a39      	ldr	r2, [pc, #228]	; (5b10 <adc_sample_voltage_mapping+0x198>)
    5a2c:	6813      	ldr	r3, [r2, #0]
    5a2e:	3301      	adds	r3, #1
    5a30:	6013      	str	r3, [r2, #0]
    5a32:	e062      	b.n	5afa <adc_sample_voltage_mapping+0x182>
		//adc_discharge_signal_voltage = ((float)discharge_raw_result_signed * (float)ADC_REFERENCE_INT1V_VALUE)/(float)ADC_8BIT_FULL_SCALE_VALUE;

	}
	else
	{
		discharge_signal_adc_result = 0;
    5a34:	2200      	movs	r2, #0
    5a36:	4b34      	ldr	r3, [pc, #208]	; (5b08 <adc_sample_voltage_mapping+0x190>)
    5a38:	801a      	strh	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    5a3a:	4b32      	ldr	r3, [pc, #200]	; (5b04 <adc_sample_voltage_mapping+0x18c>)
    5a3c:	6819      	ldr	r1, [r3, #0]
    5a3e:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
    5a40:	b25b      	sxtb	r3, r3
    5a42:	2b00      	cmp	r3, #0
    5a44:	dbfb      	blt.n	5a3e <adc_sample_voltage_mapping+0xc6>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    5a46:	690b      	ldr	r3, [r1, #16]
    5a48:	221f      	movs	r2, #31
    5a4a:	4393      	bics	r3, r2
    5a4c:	3a17      	subs	r2, #23
    5a4e:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
    5a50:	610b      	str	r3, [r1, #16]
    5a52:	7e4b      	ldrb	r3, [r1, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
    5a54:	b25b      	sxtb	r3, r3
    5a56:	2b00      	cmp	r3, #0
    5a58:	dbfb      	blt.n	5a52 <adc_sample_voltage_mapping+0xda>
    5a5a:	7e4b      	ldrb	r3, [r1, #25]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
    5a5c:	b25b      	sxtb	r3, r3
    5a5e:	2b00      	cmp	r3, #0
    5a60:	dbfb      	blt.n	5a5a <adc_sample_voltage_mapping+0xe2>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    5a62:	7b0a      	ldrb	r2, [r1, #12]
    5a64:	2302      	movs	r3, #2
    5a66:	4313      	orrs	r3, r2
    5a68:	730b      	strb	r3, [r1, #12]
    5a6a:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
    5a6c:	b25b      	sxtb	r3, r3
    5a6e:	2b00      	cmp	r3, #0
    5a70:	dbfb      	blt.n	5a6a <adc_sample_voltage_mapping+0xf2>
	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    5a72:	2001      	movs	r0, #1
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    5a74:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    5a76:	2402      	movs	r4, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    5a78:	7e0b      	ldrb	r3, [r1, #24]
    5a7a:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    5a7c:	1c02      	adds	r2, r0, #0
    5a7e:	401a      	ands	r2, r3
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    5a80:	421d      	tst	r5, r3
    5a82:	d000      	beq.n	5a86 <adc_sample_voltage_mapping+0x10e>
		status_flags |= ADC_STATUS_WINDOW;
    5a84:	4322      	orrs	r2, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    5a86:	421c      	tst	r4, r3
    5a88:	d000      	beq.n	5a8c <adc_sample_voltage_mapping+0x114>
		status_flags |= ADC_STATUS_OVERRUN;
    5a8a:	432a      	orrs	r2, r5
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    5a8c:	4210      	tst	r0, r2
    5a8e:	d0f3      	beq.n	5a78 <adc_sample_voltage_mapping+0x100>
    5a90:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    5a92:	b25b      	sxtb	r3, r3
    5a94:	2b00      	cmp	r3, #0
    5a96:	dbfb      	blt.n	5a90 <adc_sample_voltage_mapping+0x118>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    5a98:	8b4a      	ldrh	r2, [r1, #26]
    5a9a:	4b19      	ldr	r3, [pc, #100]	; (5b00 <adc_sample_voltage_mapping+0x188>)
    5a9c:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    5a9e:	2301      	movs	r3, #1
    5aa0:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    5aa2:	7e0a      	ldrb	r2, [r1, #24]
    5aa4:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    5aa6:	4013      	ands	r3, r2
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    5aa8:	0750      	lsls	r0, r2, #29
    5aaa:	d501      	bpl.n	5ab0 <adc_sample_voltage_mapping+0x138>
		status_flags |= ADC_STATUS_WINDOW;
    5aac:	2002      	movs	r0, #2
    5aae:	4303      	orrs	r3, r0
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    5ab0:	0792      	lsls	r2, r2, #30
    5ab2:	d501      	bpl.n	5ab8 <adc_sample_voltage_mapping+0x140>
		status_flags |= ADC_STATUS_OVERRUN;
    5ab4:	2204      	movs	r2, #4
    5ab6:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    5ab8:	075b      	lsls	r3, r3, #29
    5aba:	d519      	bpl.n	5af0 <adc_sample_voltage_mapping+0x178>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    5abc:	2302      	movs	r3, #2
    5abe:	760b      	strb	r3, [r1, #24]
    5ac0:	e016      	b.n	5af0 <adc_sample_voltage_mapping+0x178>
			// Wait for conversion to be done and read out result 
		} while (adc_read(&adc_instance, &charge_signal_adc_result) == STATUS_BUSY);
		
		if (charge_signal_adc_result < 160)
		{
			charge_signal_adc_result = 0;
    5ac2:	2200      	movs	r2, #0
    5ac4:	4b0e      	ldr	r3, [pc, #56]	; (5b00 <adc_sample_voltage_mapping+0x188>)
    5ac6:	801a      	strh	r2, [r3, #0]
		}
		
		//udi_cdc_write_buf(&string,1);
		//udi_cdc_write_buf(&charge_signal_adc_result,2);
		total_charge_current += charge_signal_adc_result;
    5ac8:	4912      	ldr	r1, [pc, #72]	; (5b14 <adc_sample_voltage_mapping+0x19c>)
    5aca:	480d      	ldr	r0, [pc, #52]	; (5b00 <adc_sample_voltage_mapping+0x188>)
    5acc:	8802      	ldrh	r2, [r0, #0]
    5ace:	2300      	movs	r3, #0
    5ad0:	680c      	ldr	r4, [r1, #0]
    5ad2:	684d      	ldr	r5, [r1, #4]
    5ad4:	1912      	adds	r2, r2, r4
    5ad6:	416b      	adcs	r3, r5
    5ad8:	600a      	str	r2, [r1, #0]
    5ada:	604b      	str	r3, [r1, #4]
		charge_sample_num++;
    5adc:	4a0e      	ldr	r2, [pc, #56]	; (5b18 <adc_sample_voltage_mapping+0x1a0>)
    5ade:	6813      	ldr	r3, [r2, #0]
    5ae0:	3301      	adds	r3, #1
    5ae2:	6013      	str	r3, [r2, #0]
    5ae4:	e009      	b.n	5afa <adc_sample_voltage_mapping+0x182>
		adc_start_conversion(&adc_instance);
		do {
		// Wait for conversion to be done and read out result
		} while (adc_read(&adc_instance, &discharge_signal_adc_result) == STATUS_BUSY);	
		
		if (discharge_signal_adc_result < 160)
    5ae6:	4b08      	ldr	r3, [pc, #32]	; (5b08 <adc_sample_voltage_mapping+0x190>)
    5ae8:	881b      	ldrh	r3, [r3, #0]
    5aea:	2b9f      	cmp	r3, #159	; 0x9f
    5aec:	d990      	bls.n	5a10 <adc_sample_voltage_mapping+0x98>
    5aee:	e792      	b.n	5a16 <adc_sample_voltage_mapping+0x9e>
		adc_start_conversion(&adc_instance);
		do {
			// Wait for conversion to be done and read out result 
		} while (adc_read(&adc_instance, &charge_signal_adc_result) == STATUS_BUSY);
		
		if (charge_signal_adc_result < 160)
    5af0:	4b03      	ldr	r3, [pc, #12]	; (5b00 <adc_sample_voltage_mapping+0x188>)
    5af2:	881b      	ldrh	r3, [r3, #0]
    5af4:	2b9f      	cmp	r3, #159	; 0x9f
    5af6:	d9e4      	bls.n	5ac2 <adc_sample_voltage_mapping+0x14a>
    5af8:	e7e6      	b.n	5ac8 <adc_sample_voltage_mapping+0x150>
		//charge_raw_result_signed = (int16_t)charge_signal_adc_result;
		//adc_charge_signal_voltage = ((float)charge_raw_result_signed * (float)ADC_REFERENCE_INT1V_VALUE)/(float)ADC_8BIT_FULL_SCALE_VALUE;


	}
}
    5afa:	bd30      	pop	{r4, r5, pc}
    5afc:	200007a9 	.word	0x200007a9
    5b00:	20000c20 	.word	0x20000c20
    5b04:	20000c7c 	.word	0x20000c7c
    5b08:	20000c78 	.word	0x20000c78
    5b0c:	200007b0 	.word	0x200007b0
    5b10:	20000770 	.word	0x20000770
    5b14:	200007c0 	.word	0x200007c0
    5b18:	20000768 	.word	0x20000768

00005b1c <processCommandMsg>:
*	|1st Byte   |2nd Byte      |3rd Byte         | ..........
*   queryType command: commandDataLength and commandData are 0.
***************************************************************/
void processCommandMsg(void)
{	
	commandType = commandMsg[0]; //get commandType
    5b1c:	4b13      	ldr	r3, [pc, #76]	; (5b6c <processCommandMsg+0x50>)
    5b1e:	7819      	ldrb	r1, [r3, #0]
    5b20:	4a13      	ldr	r2, [pc, #76]	; (5b70 <processCommandMsg+0x54>)
    5b22:	7011      	strb	r1, [r2, #0]
	commandIndex = commandMsg[1];//get commandIndex
    5b24:	7859      	ldrb	r1, [r3, #1]
    5b26:	4a13      	ldr	r2, [pc, #76]	; (5b74 <processCommandMsg+0x58>)
    5b28:	7011      	strb	r1, [r2, #0]
	commandDataLength = commandMsg[2];//get commandDataLength
    5b2a:	7898      	ldrb	r0, [r3, #2]
    5b2c:	4b12      	ldr	r3, [pc, #72]	; (5b78 <processCommandMsg+0x5c>)
    5b2e:	7018      	strb	r0, [r3, #0]
		
	if (commandDataLength!= 0 )//if commandDataLength is not 0, get commandData.
    5b30:	2800      	cmp	r0, #0
    5b32:	d014      	beq.n	5b5e <processCommandMsg+0x42>
    5b34:	4b11      	ldr	r3, [pc, #68]	; (5b7c <processCommandMsg+0x60>)
    5b36:	4a12      	ldr	r2, [pc, #72]	; (5b80 <processCommandMsg+0x64>)
    5b38:	1818      	adds	r0, r3, r0
	{
		for (int i=0;i<commandDataLength;i++)
		{
			commandData[i] = commandMsg[i+3];
    5b3a:	7819      	ldrb	r1, [r3, #0]
    5b3c:	7011      	strb	r1, [r2, #0]
    5b3e:	3301      	adds	r3, #1
    5b40:	3201      	adds	r2, #1
	commandIndex = commandMsg[1];//get commandIndex
	commandDataLength = commandMsg[2];//get commandDataLength
		
	if (commandDataLength!= 0 )//if commandDataLength is not 0, get commandData.
	{
		for (int i=0;i<commandDataLength;i++)
    5b42:	4283      	cmp	r3, r0
    5b44:	d1f9      	bne.n	5b3a <processCommandMsg+0x1e>
    5b46:	e00a      	b.n	5b5e <processCommandMsg+0x42>
		}
	}
	//reset commandMsg[] back to 0;
	for (uint8_t i = 0; i<sizeof(commandMsg); i++)
	{
		commandMsg[i] = 0;
    5b48:	701a      	strb	r2, [r3, #0]
    5b4a:	3301      	adds	r3, #1
		{
			commandData[i] = commandMsg[i+3];
		}
	}
	//reset commandMsg[] back to 0;
	for (uint8_t i = 0; i<sizeof(commandMsg); i++)
    5b4c:	428b      	cmp	r3, r1
    5b4e:	d1fb      	bne.n	5b48 <processCommandMsg+0x2c>
	{
		commandMsg[i] = 0;
	}
	usbMsgInFlag = 0;//reset MsgIn flag
    5b50:	2200      	movs	r2, #0
    5b52:	4b0c      	ldr	r3, [pc, #48]	; (5b84 <processCommandMsg+0x68>)
    5b54:	701a      	strb	r2, [r3, #0]
	commandReady = 1;//set commandReady to be executed
    5b56:	3201      	adds	r2, #1
    5b58:	4b0b      	ldr	r3, [pc, #44]	; (5b88 <processCommandMsg+0x6c>)
    5b5a:	701a      	strb	r2, [r3, #0]
    5b5c:	e004      	b.n	5b68 <processCommandMsg+0x4c>
    5b5e:	4b03      	ldr	r3, [pc, #12]	; (5b6c <processCommandMsg+0x50>)
    5b60:	1c19      	adds	r1, r3, #0
    5b62:	3114      	adds	r1, #20
		}
	}
	//reset commandMsg[] back to 0;
	for (uint8_t i = 0; i<sizeof(commandMsg); i++)
	{
		commandMsg[i] = 0;
    5b64:	2200      	movs	r2, #0
    5b66:	e7ef      	b.n	5b48 <processCommandMsg+0x2c>
	}
	usbMsgInFlag = 0;//reset MsgIn flag
	commandReady = 1;//set commandReady to be executed
}
    5b68:	4770      	bx	lr
    5b6a:	46c0      	nop			; (mov r8, r8)
    5b6c:	200007cc 	.word	0x200007cc
    5b70:	200007ac 	.word	0x200007ac
    5b74:	200007b8 	.word	0x200007b8
    5b78:	2000076c 	.word	0x2000076c
    5b7c:	200007cf 	.word	0x200007cf
    5b80:	2000078c 	.word	0x2000078c
    5b84:	200007e1 	.word	0x200007e1
    5b88:	2000076d 	.word	0x2000076d

00005b8c <execute_system_command>:




void execute_system_command()
{	
    5b8c:	b508      	push	{r3, lr}
	system_busy_flag = 1;
    5b8e:	2201      	movs	r2, #1
    5b90:	4b10      	ldr	r3, [pc, #64]	; (5bd4 <execute_system_command+0x48>)
    5b92:	701a      	strb	r2, [r3, #0]
	commandReady = 0;
    5b94:	2200      	movs	r2, #0
    5b96:	4b10      	ldr	r3, [pc, #64]	; (5bd8 <execute_system_command+0x4c>)
    5b98:	701a      	strb	r2, [r3, #0]
	
	if(commandType == CMD_TYPE_QUERY)
    5b9a:	4b10      	ldr	r3, [pc, #64]	; (5bdc <execute_system_command+0x50>)
    5b9c:	781b      	ldrb	r3, [r3, #0]
    5b9e:	2b01      	cmp	r3, #1
    5ba0:	d106      	bne.n	5bb0 <execute_system_command+0x24>
	{	
		queryAction[commandIndex]();		
    5ba2:	4b0f      	ldr	r3, [pc, #60]	; (5be0 <execute_system_command+0x54>)
    5ba4:	781b      	ldrb	r3, [r3, #0]
    5ba6:	009b      	lsls	r3, r3, #2
    5ba8:	4a0e      	ldr	r2, [pc, #56]	; (5be4 <execute_system_command+0x58>)
    5baa:	589b      	ldr	r3, [r3, r2]
    5bac:	4798      	blx	r3
    5bae:	e007      	b.n	5bc0 <execute_system_command+0x34>
	}else if (commandType == CMD_TYPE_UPDATE)
    5bb0:	2b02      	cmp	r3, #2
    5bb2:	d105      	bne.n	5bc0 <execute_system_command+0x34>
	{
		updateAction[commandIndex]();
    5bb4:	4b0a      	ldr	r3, [pc, #40]	; (5be0 <execute_system_command+0x54>)
    5bb6:	781b      	ldrb	r3, [r3, #0]
    5bb8:	009b      	lsls	r3, r3, #2
    5bba:	4a0b      	ldr	r2, [pc, #44]	; (5be8 <execute_system_command+0x5c>)
    5bbc:	589b      	ldr	r3, [r3, r2]
    5bbe:	4798      	blx	r3
	}
	
	commandType = 0; //reset commandType to 0
    5bc0:	2300      	movs	r3, #0
    5bc2:	4a06      	ldr	r2, [pc, #24]	; (5bdc <execute_system_command+0x50>)
    5bc4:	7013      	strb	r3, [r2, #0]
	commandIndex = 0;//reset commandIndex to 0
    5bc6:	4a06      	ldr	r2, [pc, #24]	; (5be0 <execute_system_command+0x54>)
    5bc8:	7013      	strb	r3, [r2, #0]
	commandDataLength = 0;//reset commandDataLength to 0
    5bca:	4a08      	ldr	r2, [pc, #32]	; (5bec <execute_system_command+0x60>)
    5bcc:	7013      	strb	r3, [r2, #0]
	system_busy_flag = 0;
    5bce:	4a01      	ldr	r2, [pc, #4]	; (5bd4 <execute_system_command+0x48>)
    5bd0:	7013      	strb	r3, [r2, #0]
}
    5bd2:	bd08      	pop	{r3, pc}
    5bd4:	200007a7 	.word	0x200007a7
    5bd8:	2000076d 	.word	0x2000076d
    5bdc:	200007ac 	.word	0x200007ac
    5be0:	200007b8 	.word	0x200007b8
    5be4:	20000100 	.word	0x20000100
    5be8:	2000010c 	.word	0x2000010c
    5bec:	2000076c 	.word	0x2000076c

00005bf0 <get_avg_current>:

void get_avg_current()
{
    5bf0:	b538      	push	{r3, r4, r5, lr}
	if (charge_sample_num >0)
    5bf2:	4b12      	ldr	r3, [pc, #72]	; (5c3c <get_avg_current+0x4c>)
    5bf4:	681a      	ldr	r2, [r3, #0]
    5bf6:	2a00      	cmp	r2, #0
    5bf8:	d00d      	beq.n	5c16 <get_avg_current+0x26>
	{
		avg_charge_current = (uint16_t)(total_charge_current / charge_sample_num);
    5bfa:	4c11      	ldr	r4, [pc, #68]	; (5c40 <get_avg_current+0x50>)
    5bfc:	6820      	ldr	r0, [r4, #0]
    5bfe:	6861      	ldr	r1, [r4, #4]
    5c00:	2300      	movs	r3, #0
    5c02:	4d10      	ldr	r5, [pc, #64]	; (5c44 <get_avg_current+0x54>)
    5c04:	47a8      	blx	r5
    5c06:	4b10      	ldr	r3, [pc, #64]	; (5c48 <get_avg_current+0x58>)
    5c08:	8018      	strh	r0, [r3, #0]
		total_charge_current = 0;
    5c0a:	2200      	movs	r2, #0
    5c0c:	2300      	movs	r3, #0
    5c0e:	6022      	str	r2, [r4, #0]
    5c10:	6063      	str	r3, [r4, #4]
		charge_sample_num = 0;
    5c12:	4b0a      	ldr	r3, [pc, #40]	; (5c3c <get_avg_current+0x4c>)
    5c14:	601a      	str	r2, [r3, #0]
	}
	if (discharge_sample_num > 0)
    5c16:	4b0d      	ldr	r3, [pc, #52]	; (5c4c <get_avg_current+0x5c>)
    5c18:	681a      	ldr	r2, [r3, #0]
    5c1a:	2a00      	cmp	r2, #0
    5c1c:	d00d      	beq.n	5c3a <get_avg_current+0x4a>
	{	
		avg_discharge_current = (uint16_t)(total_discharge_current / discharge_sample_num);
    5c1e:	4c0c      	ldr	r4, [pc, #48]	; (5c50 <get_avg_current+0x60>)
    5c20:	6820      	ldr	r0, [r4, #0]
    5c22:	6861      	ldr	r1, [r4, #4]
    5c24:	2300      	movs	r3, #0
    5c26:	4d07      	ldr	r5, [pc, #28]	; (5c44 <get_avg_current+0x54>)
    5c28:	47a8      	blx	r5
    5c2a:	4b0a      	ldr	r3, [pc, #40]	; (5c54 <get_avg_current+0x64>)
    5c2c:	8018      	strh	r0, [r3, #0]
		total_discharge_current = 0;
    5c2e:	2200      	movs	r2, #0
    5c30:	2300      	movs	r3, #0
    5c32:	6022      	str	r2, [r4, #0]
    5c34:	6063      	str	r3, [r4, #4]
		discharge_sample_num = 0;
    5c36:	4b05      	ldr	r3, [pc, #20]	; (5c4c <get_avg_current+0x5c>)
    5c38:	601a      	str	r2, [r3, #0]
	}
	
}
    5c3a:	bd38      	pop	{r3, r4, r5, pc}
    5c3c:	20000768 	.word	0x20000768
    5c40:	200007c0 	.word	0x200007c0
    5c44:	000065c5 	.word	0x000065c5
    5c48:	200007aa 	.word	0x200007aa
    5c4c:	20000770 	.word	0x20000770
    5c50:	200007b0 	.word	0x200007b0
    5c54:	200007ae 	.word	0x200007ae

00005c58 <rtc_match_callback>:
}


//! [rtc_alarm_callback]
void rtc_match_callback(void)
{
    5c58:	b510      	push	{r4, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    5c5a:	2280      	movs	r2, #128	; 0x80
    5c5c:	05d2      	lsls	r2, r2, #23
    5c5e:	4b0b      	ldr	r3, [pc, #44]	; (5c8c <rtc_match_callback+0x34>)
    5c60:	61da      	str	r2, [r3, #28]
	/* Do something on RTC alarm match here */
	port_pin_toggle_output_level(LED_0_PIN);
	get_avg_current();
    5c62:	4b0b      	ldr	r3, [pc, #44]	; (5c90 <rtc_match_callback+0x38>)
    5c64:	4798      	blx	r3
	send_battery_data();
    5c66:	4b0b      	ldr	r3, [pc, #44]	; (5c94 <rtc_match_callback+0x3c>)
    5c68:	4798      	blx	r3

	/* Set new alarm in 5 seconds */
	//! [alarm_mask]
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;
    5c6a:	4c0b      	ldr	r4, [pc, #44]	; (5c98 <rtc_match_callback+0x40>)
    5c6c:	2301      	movs	r3, #1
    5c6e:	7223      	strb	r3, [r4, #8]
	//! [alarm_mask]

	//! [set_alarm]
	alarm.time.second += 5;
    5c70:	7820      	ldrb	r0, [r4, #0]
    5c72:	3005      	adds	r0, #5
	alarm.time.second = alarm.time.second % 60;
    5c74:	b2c0      	uxtb	r0, r0
    5c76:	213c      	movs	r1, #60	; 0x3c
    5c78:	4b08      	ldr	r3, [pc, #32]	; (5c9c <rtc_match_callback+0x44>)
    5c7a:	4798      	blx	r3
    5c7c:	7021      	strb	r1, [r4, #0]

	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
    5c7e:	4808      	ldr	r0, [pc, #32]	; (5ca0 <rtc_match_callback+0x48>)
    5c80:	1c21      	adds	r1, r4, #0
    5c82:	2200      	movs	r2, #0
    5c84:	4b07      	ldr	r3, [pc, #28]	; (5ca4 <rtc_match_callback+0x4c>)
    5c86:	4798      	blx	r3
	//! [set_alarm]
}
    5c88:	bd10      	pop	{r4, pc}
    5c8a:	46c0      	nop			; (mov r8, r8)
    5c8c:	41004480 	.word	0x41004480
    5c90:	00005bf1 	.word	0x00005bf1
    5c94:	000054fd 	.word	0x000054fd
    5c98:	20000c28 	.word	0x20000c28
    5c9c:	00006351 	.word	0x00006351
    5ca0:	20000c00 	.word	0x20000c00
    5ca4:	00001b19 	.word	0x00001b19

00005ca8 <event_counter>:
}


//! [setup_14]
void event_counter(struct events_resource *resource)
{
    5ca8:	b510      	push	{r4, lr}
    5caa:	1c04      	adds	r4, r0, #0
	if(events_is_interrupt_set(resource, EVENTS_INTERRUPT_DETECT)) {
    5cac:	2101      	movs	r1, #1
    5cae:	4b0f      	ldr	r3, [pc, #60]	; (5cec <event_counter+0x44>)
    5cb0:	4798      	blx	r3
    5cb2:	2800      	cmp	r0, #0
    5cb4:	d019      	beq.n	5cea <event_counter+0x42>
		//port_pin_toggle_output_level(LED_0_PIN);
		charger_detection();
    5cb6:	4b0e      	ldr	r3, [pc, #56]	; (5cf0 <event_counter+0x48>)
    5cb8:	4798      	blx	r3
		adc_get_temperature();
    5cba:	4b0e      	ldr	r3, [pc, #56]	; (5cf4 <event_counter+0x4c>)
    5cbc:	4798      	blx	r3
		adc_sample_voltage_mapping();
    5cbe:	4b0e      	ldr	r3, [pc, #56]	; (5cf8 <event_counter+0x50>)
    5cc0:	4798      	blx	r3
		battery_status_new = battery_status_update();
    5cc2:	4b0e      	ldr	r3, [pc, #56]	; (5cfc <event_counter+0x54>)
    5cc4:	4798      	blx	r3
    5cc6:	4b0e      	ldr	r3, [pc, #56]	; (5d00 <event_counter+0x58>)
    5cc8:	7018      	strb	r0, [r3, #0]
		if (battery_status_new != battery_status_old) //if battery charging status changes, send data to pc to update
    5cca:	4b0e      	ldr	r3, [pc, #56]	; (5d04 <event_counter+0x5c>)
    5ccc:	781b      	ldrb	r3, [r3, #0]
    5cce:	4283      	cmp	r3, r0
    5cd0:	d007      	beq.n	5ce2 <event_counter+0x3a>
		{	
			get_avg_current();
    5cd2:	4b0d      	ldr	r3, [pc, #52]	; (5d08 <event_counter+0x60>)
    5cd4:	4798      	blx	r3
			send_battery_data();
    5cd6:	4b0d      	ldr	r3, [pc, #52]	; (5d0c <event_counter+0x64>)
    5cd8:	4798      	blx	r3
			battery_status_old = battery_status_new;
    5cda:	4b09      	ldr	r3, [pc, #36]	; (5d00 <event_counter+0x58>)
    5cdc:	781a      	ldrb	r2, [r3, #0]
    5cde:	4b09      	ldr	r3, [pc, #36]	; (5d04 <event_counter+0x5c>)
    5ce0:	701a      	strb	r2, [r3, #0]
		}
		events_ack_interrupt(resource, EVENTS_INTERRUPT_DETECT);
    5ce2:	1c20      	adds	r0, r4, #0
    5ce4:	2101      	movs	r1, #1
    5ce6:	4b0a      	ldr	r3, [pc, #40]	; (5d10 <event_counter+0x68>)
    5ce8:	4798      	blx	r3
	}
}
    5cea:	bd10      	pop	{r4, pc}
    5cec:	000015e9 	.word	0x000015e9
    5cf0:	000058b1 	.word	0x000058b1
    5cf4:	0000578d 	.word	0x0000578d
    5cf8:	00005979 	.word	0x00005979
    5cfc:	0000569d 	.word	0x0000569d
    5d00:	20000788 	.word	0x20000788
    5d04:	20000787 	.word	0x20000787
    5d08:	00005bf1 	.word	0x00005bf1
    5d0c:	000054fd 	.word	0x000054fd
    5d10:	0000161d 	.word	0x0000161d

00005d14 <main_suspend_action>:




void main_suspend_action(void)
{
    5d14:	b508      	push	{r3, lr}
	ui_powerdown();
    5d16:	4b01      	ldr	r3, [pc, #4]	; (5d1c <main_suspend_action+0x8>)
    5d18:	4798      	blx	r3
}
    5d1a:	bd08      	pop	{r3, pc}
    5d1c:	000006c1 	.word	0x000006c1

00005d20 <main_resume_action>:

void main_resume_action(void)
{
    5d20:	b508      	push	{r3, lr}
	ui_wakeup();
    5d22:	4b01      	ldr	r3, [pc, #4]	; (5d28 <main_resume_action+0x8>)
    5d24:	4798      	blx	r3
}
    5d26:	bd08      	pop	{r3, pc}
    5d28:	000006e5 	.word	0x000006e5

00005d2c <main_sof_action>:

void main_sof_action(void)
{
    5d2c:	b508      	push	{r3, lr}
	if (!main_b_cdc_enable)
    5d2e:	4b04      	ldr	r3, [pc, #16]	; (5d40 <main_sof_action+0x14>)
    5d30:	781b      	ldrb	r3, [r3, #0]
    5d32:	2b00      	cmp	r3, #0
    5d34:	d003      	beq.n	5d3e <main_sof_action+0x12>
	return;
	ui_process(udd_get_frame_number());
    5d36:	4b03      	ldr	r3, [pc, #12]	; (5d44 <main_sof_action+0x18>)
    5d38:	4798      	blx	r3
    5d3a:	4b03      	ldr	r3, [pc, #12]	; (5d48 <main_sof_action+0x1c>)
    5d3c:	4798      	blx	r3
}
    5d3e:	bd08      	pop	{r3, pc}
    5d40:	200007b9 	.word	0x200007b9
    5d44:	00003bd9 	.word	0x00003bd9
    5d48:	000006f5 	.word	0x000006f5

00005d4c <main_suspend_lpm_action>:

#ifdef USB_DEVICE_LPM_SUPPORT
void main_suspend_lpm_action(void)
{
    5d4c:	b508      	push	{r3, lr}
	ui_powerdown();
    5d4e:	4b01      	ldr	r3, [pc, #4]	; (5d54 <main_suspend_lpm_action+0x8>)
    5d50:	4798      	blx	r3
}
    5d52:	bd08      	pop	{r3, pc}
    5d54:	000006c1 	.word	0x000006c1

00005d58 <main_remotewakeup_lpm_disable>:

void main_remotewakeup_lpm_disable(void)
{
    5d58:	b508      	push	{r3, lr}
	ui_wakeup_disable();
    5d5a:	4b01      	ldr	r3, [pc, #4]	; (5d60 <main_remotewakeup_lpm_disable+0x8>)
    5d5c:	4798      	blx	r3
}
    5d5e:	bd08      	pop	{r3, pc}
    5d60:	000006d5 	.word	0x000006d5

00005d64 <main_remotewakeup_lpm_enable>:

void main_remotewakeup_lpm_enable(void)
{
    5d64:	b508      	push	{r3, lr}
	ui_wakeup_enable();
    5d66:	4b01      	ldr	r3, [pc, #4]	; (5d6c <main_remotewakeup_lpm_enable+0x8>)
    5d68:	4798      	blx	r3
}
    5d6a:	bd08      	pop	{r3, pc}
    5d6c:	000006c5 	.word	0x000006c5

00005d70 <main_cdc_enable>:
#endif

bool main_cdc_enable(uint8_t port)
{
    5d70:	b508      	push	{r3, lr}
	main_b_cdc_enable = true;
    5d72:	2201      	movs	r2, #1
    5d74:	4b02      	ldr	r3, [pc, #8]	; (5d80 <main_cdc_enable+0x10>)
    5d76:	701a      	strb	r2, [r3, #0]
	// Open communication
	uart_open(port);
    5d78:	4b02      	ldr	r3, [pc, #8]	; (5d84 <main_cdc_enable+0x14>)
    5d7a:	4798      	blx	r3
	return true;
}
    5d7c:	2001      	movs	r0, #1
    5d7e:	bd08      	pop	{r3, pc}
    5d80:	200007b9 	.word	0x200007b9
    5d84:	000061d1 	.word	0x000061d1

00005d88 <main_cdc_disable>:

void main_cdc_disable(uint8_t port)
{
    5d88:	b508      	push	{r3, lr}
	main_b_cdc_enable = false;
    5d8a:	2200      	movs	r2, #0
    5d8c:	4b02      	ldr	r3, [pc, #8]	; (5d98 <main_cdc_disable+0x10>)
    5d8e:	701a      	strb	r2, [r3, #0]
	// Close communication
	uart_close(port);
    5d90:	4b02      	ldr	r3, [pc, #8]	; (5d9c <main_cdc_disable+0x14>)
    5d92:	4798      	blx	r3
}
    5d94:	bd08      	pop	{r3, pc}
    5d96:	46c0      	nop			; (mov r8, r8)
    5d98:	200007b9 	.word	0x200007b9
    5d9c:	00006209 	.word	0x00006209

00005da0 <main_cdc_set_dtr>:

void main_cdc_set_dtr(uint8_t port, bool b_enable)
{
    5da0:	b508      	push	{r3, lr}
	if (b_enable) {
    5da2:	2900      	cmp	r1, #0
    5da4:	d002      	beq.n	5dac <main_cdc_set_dtr+0xc>
		// Host terminal has open COM
		ui_com_open(port);
    5da6:	4b03      	ldr	r3, [pc, #12]	; (5db4 <main_cdc_set_dtr+0x14>)
    5da8:	4798      	blx	r3
    5daa:	e001      	b.n	5db0 <main_cdc_set_dtr+0x10>
		}else{
		// Host terminal has close COM
		ui_com_close(port);
    5dac:	4b02      	ldr	r3, [pc, #8]	; (5db8 <main_cdc_set_dtr+0x18>)
    5dae:	4798      	blx	r3
	}
}
    5db0:	bd08      	pop	{r3, pc}
    5db2:	46c0      	nop			; (mov r8, r8)
    5db4:	000006e9 	.word	0x000006e9
    5db8:	000006ed 	.word	0x000006ed

00005dbc <main>:

/*! \brief Main function. Execution starts here.
 */
int main(void)

{	struct events_resource example_event;
    5dbc:	b570      	push	{r4, r5, r6, lr}
    5dbe:	b0b0      	sub	sp, #192	; 0xc0
	struct events_hook hook;

	irq_initialize_vectors();
	cpu_irq_enable();
    5dc0:	4d49      	ldr	r5, [pc, #292]	; (5ee8 <main+0x12c>)
    5dc2:	2401      	movs	r4, #1
    5dc4:	702c      	strb	r4, [r5, #0]
    5dc6:	f3bf 8f5f 	dmb	sy
    5dca:	b662      	cpsie	i
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    5dcc:	4b47      	ldr	r3, [pc, #284]	; (5eec <main+0x130>)
    5dce:	2200      	movs	r2, #0
    5dd0:	701a      	strb	r2, [r3, #0]
    5dd2:	705a      	strb	r2, [r3, #1]
    5dd4:	709a      	strb	r2, [r3, #2]
    5dd6:	70da      	strb	r2, [r3, #3]
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    5dd8:	711c      	strb	r4, [r3, #4]

	// Initialize the sleep manager
	sleepmgr_init();

	
	system_init();
    5dda:	4b45      	ldr	r3, [pc, #276]	; (5ef0 <main+0x134>)
    5ddc:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    5dde:	702c      	strb	r4, [r5, #0]
    5de0:	f3bf 8f5f 	dmb	sy
    5de4:	b662      	cpsie	i
{
	//! [setup_config]
	struct tcc_config config_tcc;
	//! [setup_config]
	//! [setup_config_defaults]
	tcc_get_config_defaults(&config_tcc, CONF_PWM_MODULE);
    5de6:	4d43      	ldr	r5, [pc, #268]	; (5ef4 <main+0x138>)
    5de8:	4668      	mov	r0, sp
    5dea:	1c29      	adds	r1, r5, #0
    5dec:	4b42      	ldr	r3, [pc, #264]	; (5ef8 <main+0x13c>)
    5dee:	4798      	blx	r3
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tcc.counter.period = 0xFFFF;
    5df0:	4b42      	ldr	r3, [pc, #264]	; (5efc <main+0x140>)
    5df2:	9301      	str	r3, [sp, #4]
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    5df4:	2202      	movs	r2, #2
    5df6:	4669      	mov	r1, sp
    5df8:	760a      	strb	r2, [r1, #24]
	config_tcc.compare.match[CONF_PWM_CHANNEL] = 0xFFFF;
    5dfa:	9307      	str	r3, [sp, #28]
	//! [setup_change_config]

	//! [setup_change_config_pwm]
	config_tcc.pins.enable_wave_out_pin[CONF_PWM_OUTPUT] = true;
    5dfc:	2398      	movs	r3, #152	; 0x98
    5dfe:	466a      	mov	r2, sp
    5e00:	54cc      	strb	r4, [r1, r3]
	config_tcc.pins.wave_out_pin[CONF_PWM_OUTPUT]        = CONF_PWM_OUT_PIN;
    5e02:	3b94      	subs	r3, #148	; 0x94
    5e04:	9316      	str	r3, [sp, #88]	; 0x58
	config_tcc.pins.wave_out_pin_mux[CONF_PWM_OUTPUT]    = CONF_PWM_OUT_MUX;
    5e06:	931e      	str	r3, [sp, #120]	; 0x78
	//! [setup_change_config_pwm]

	//! [setup_set_config]
	tcc_init(&tcc_instance, CONF_PWM_MODULE, &config_tcc);
    5e08:	4c3d      	ldr	r4, [pc, #244]	; (5f00 <main+0x144>)
    5e0a:	1c20      	adds	r0, r4, #0
    5e0c:	1c29      	adds	r1, r5, #0
    5e0e:	4b3d      	ldr	r3, [pc, #244]	; (5f04 <main+0x148>)
    5e10:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    5e12:	6823      	ldr	r3, [r4, #0]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    5e14:	2202      	movs	r2, #2
    5e16:	6899      	ldr	r1, [r3, #8]
    5e18:	420a      	tst	r2, r1
    5e1a:	d1fc      	bne.n	5e16 <main+0x5a>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    5e1c:	6819      	ldr	r1, [r3, #0]
    5e1e:	2202      	movs	r2, #2
    5e20:	430a      	orrs	r2, r1
    5e22:	601a      	str	r2, [r3, #0]
}

static void configure_tcc_callbacks(void)
{
	//! [setup_register_callback]
	tcc_register_callback(
    5e24:	4c36      	ldr	r4, [pc, #216]	; (5f00 <main+0x144>)
    5e26:	1c20      	adds	r0, r4, #0
    5e28:	4937      	ldr	r1, [pc, #220]	; (5f08 <main+0x14c>)
    5e2a:	2208      	movs	r2, #8
    5e2c:	4b37      	ldr	r3, [pc, #220]	; (5f0c <main+0x150>)
    5e2e:	4798      	blx	r3
	tcc_callback_to_change_duty_cycle,
	(enum tcc_callback)(TCC_CALLBACK_CHANNEL_0 + CONF_PWM_CHANNEL));
	//! [setup_register_callback]

	//! [setup_enable_callback]
	tcc_enable_callback(&tcc_instance,
    5e30:	1c20      	adds	r0, r4, #0
    5e32:	2108      	movs	r1, #8
    5e34:	4b36      	ldr	r3, [pc, #216]	; (5f10 <main+0x154>)
    5e36:	4798      	blx	r3
	configure_tcc_callbacks();
	//! [setup_init]
	
	
	//setup GPIO
	configure_port_pins();
    5e38:	4b36      	ldr	r3, [pc, #216]	; (5f14 <main+0x158>)
    5e3a:	4798      	blx	r3
	//! [setup_1]
	struct events_config config;
	//! [setup_1]

	//! [setup_2]
	events_get_config_defaults(&config);
    5e3c:	4668      	mov	r0, sp
    5e3e:	4b36      	ldr	r3, [pc, #216]	; (5f18 <main+0x15c>)
    5e40:	4798      	blx	r3
	//! [setup_2]

	//! [setup_3]
	config.generator      = CONF_EVENT_GENERATOR;
    5e42:	2307      	movs	r3, #7
    5e44:	466a      	mov	r2, sp
    5e46:	7093      	strb	r3, [r2, #2]
	config.edge_detect    = EVENTS_EDGE_DETECT_RISING;
    5e48:	3b06      	subs	r3, #6
    5e4a:	7013      	strb	r3, [r2, #0]
	config.path           = EVENTS_PATH_SYNCHRONOUS;
    5e4c:	2400      	movs	r4, #0
    5e4e:	7054      	strb	r4, [r2, #1]
	config.clock_source   = GCLK_GENERATOR_0;
    5e50:	70d4      	strb	r4, [r2, #3]
	//! [setup_3]

	//! [setup_4]
	events_allocate(resource, &config);
    5e52:	a82e      	add	r0, sp, #184	; 0xb8
    5e54:	4669      	mov	r1, sp
    5e56:	4b31      	ldr	r3, [pc, #196]	; (5f1c <main+0x160>)
    5e58:	4798      	blx	r3
}

static void configure_event_user(struct events_resource *resource)
{
	//! [setup_5]
	events_attach_user(resource, CONF_EVENT_USER);
    5e5a:	a82e      	add	r0, sp, #184	; 0xb8
    5e5c:	2100      	movs	r1, #0
    5e5e:	4b30      	ldr	r3, [pc, #192]	; (5f20 <main+0x164>)
    5e60:	4798      	blx	r3

static void configure_event_interrupt(struct events_resource *resource,
struct events_hook *hook)
{
	//! [setup_12]
	events_create_hook(hook, event_counter);
    5e62:	a82b      	add	r0, sp, #172	; 0xac
    5e64:	492f      	ldr	r1, [pc, #188]	; (5f24 <main+0x168>)
    5e66:	4b30      	ldr	r3, [pc, #192]	; (5f28 <main+0x16c>)
    5e68:	4798      	blx	r3
	//! [setup_12]

	//! [setup_13]
	events_add_hook(resource, hook);
    5e6a:	a82e      	add	r0, sp, #184	; 0xb8
    5e6c:	a92b      	add	r1, sp, #172	; 0xac
    5e6e:	4b2f      	ldr	r3, [pc, #188]	; (5f2c <main+0x170>)
    5e70:	4798      	blx	r3
	events_enable_interrupt_source(resource, EVENTS_INTERRUPT_DETECT);
    5e72:	a82e      	add	r0, sp, #184	; 0xb8
    5e74:	2101      	movs	r1, #1
    5e76:	4b2e      	ldr	r3, [pc, #184]	; (5f30 <main+0x174>)
    5e78:	4798      	blx	r3
	configure_event_user(&example_event);
	configure_event_interrupt(&example_event, &hook);
	

	
	configure_rtc_calendar();
    5e7a:	4b2e      	ldr	r3, [pc, #184]	; (5f34 <main+0x178>)
    5e7c:	4798      	blx	r3
	configure_rtc_callbacks();
    5e7e:	4b2e      	ldr	r3, [pc, #184]	; (5f38 <main+0x17c>)
    5e80:	4798      	blx	r3
	rtc_calendar_enable(&rtc_instance);
    5e82:	4d2e      	ldr	r5, [pc, #184]	; (5f3c <main+0x180>)
    5e84:	1c28      	adds	r0, r5, #0
    5e86:	4b2e      	ldr	r3, [pc, #184]	; (5f40 <main+0x184>)
    5e88:	4798      	blx	r3
		struct rtc_calendar_time *const time)
{
	time->second = 0;
	time->minute = 0;
	time->hour   = 0;
	time->pm     = 0;
    5e8a:	a929      	add	r1, sp, #164	; 0xa4
    5e8c:	70cc      	strb	r4, [r1, #3]
	
	//! [time]
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2016;
    5e8e:	23fc      	movs	r3, #252	; 0xfc
    5e90:	00db      	lsls	r3, r3, #3
    5e92:	80cb      	strh	r3, [r1, #6]
	time.month = 9;
    5e94:	2309      	movs	r3, #9
    5e96:	714b      	strb	r3, [r1, #5]
	time.day = 15;
    5e98:	3306      	adds	r3, #6
    5e9a:	710b      	strb	r3, [r1, #4]
	time.hour = 15;
    5e9c:	708b      	strb	r3, [r1, #2]
	time.minute = 19;
    5e9e:	3304      	adds	r3, #4
    5ea0:	704b      	strb	r3, [r1, #1]
	time.second = 59;
    5ea2:	3328      	adds	r3, #40	; 0x28
    5ea4:	700b      	strb	r3, [r1, #0]
	rtc_calendar_set_time(&rtc_instance, &time);
    5ea6:	1c28      	adds	r0, r5, #0
    5ea8:	4b26      	ldr	r3, [pc, #152]	; (5f44 <main+0x188>)
    5eaa:	4798      	blx	r3
	//! [time]
	
	configure_adc();
    5eac:	4b26      	ldr	r3, [pc, #152]	; (5f48 <main+0x18c>)
    5eae:	4798      	blx	r3
	
	ui_init();
    5eb0:	4b26      	ldr	r3, [pc, #152]	; (5f4c <main+0x190>)
    5eb2:	4798      	blx	r3
	ui_powerdown();
    5eb4:	4b26      	ldr	r3, [pc, #152]	; (5f50 <main+0x194>)
    5eb6:	4798      	blx	r3
	
	// Start USB stack to authorize VBus monitoring
	udc_start();
    5eb8:	4b26      	ldr	r3, [pc, #152]	; (5f54 <main+0x198>)
    5eba:	4798      	blx	r3
	
	while (events_is_busy(&example_event)) {
    5ebc:	4c26      	ldr	r4, [pc, #152]	; (5f58 <main+0x19c>)
    5ebe:	a82e      	add	r0, sp, #184	; 0xb8
    5ec0:	47a0      	blx	r4
    5ec2:	2800      	cmp	r0, #0
    5ec4:	d1fb      	bne.n	5ebe <main+0x102>
	};

	// The main loop manages only the power mode
	// because the USB management is done by interrupt
	while (true) {
		if ((1==usbMsgInFlag)){
    5ec6:	4d25      	ldr	r5, [pc, #148]	; (5f5c <main+0x1a0>)
			processCommandMsg();
    5ec8:	4e25      	ldr	r6, [pc, #148]	; (5f60 <main+0x1a4>)
		}
		if (0==system_busy_flag && 1==commandReady )
    5eca:	4c26      	ldr	r4, [pc, #152]	; (5f64 <main+0x1a8>)
	};

	// The main loop manages only the power mode
	// because the USB management is done by interrupt
	while (true) {
		if ((1==usbMsgInFlag)){
    5ecc:	782b      	ldrb	r3, [r5, #0]
    5ece:	2b01      	cmp	r3, #1
    5ed0:	d100      	bne.n	5ed4 <main+0x118>
			processCommandMsg();
    5ed2:	47b0      	blx	r6
		}
		if (0==system_busy_flag && 1==commandReady )
    5ed4:	7823      	ldrb	r3, [r4, #0]
    5ed6:	2b00      	cmp	r3, #0
    5ed8:	d1f8      	bne.n	5ecc <main+0x110>
    5eda:	4b23      	ldr	r3, [pc, #140]	; (5f68 <main+0x1ac>)
    5edc:	781b      	ldrb	r3, [r3, #0]
    5ede:	2b01      	cmp	r3, #1
    5ee0:	d1f4      	bne.n	5ecc <main+0x110>
		{
			execute_system_command();
    5ee2:	4b22      	ldr	r3, [pc, #136]	; (5f6c <main+0x1b0>)
    5ee4:	4798      	blx	r3
    5ee6:	e7f1      	b.n	5ecc <main+0x110>
    5ee8:	200000e8 	.word	0x200000e8
    5eec:	200007e8 	.word	0x200007e8
    5ef0:	00002df5 	.word	0x00002df5
    5ef4:	42002000 	.word	0x42002000
    5ef8:	00002eb9 	.word	0x00002eb9
    5efc:	0000ffff 	.word	0x0000ffff
    5f00:	20000c34 	.word	0x20000c34
    5f04:	00003005 	.word	0x00003005
    5f08:	0000565d 	.word	0x0000565d
    5f0c:	0000343d 	.word	0x0000343d
    5f10:	00003455 	.word	0x00003455
    5f14:	000058d9 	.word	0x000058d9
    5f18:	000016cd 	.word	0x000016cd
    5f1c:	000016dd 	.word	0x000016dd
    5f20:	000017c1 	.word	0x000017c1
    5f24:	00005ca9 	.word	0x00005ca9
    5f28:	00001575 	.word	0x00001575
    5f2c:	00001581 	.word	0x00001581
    5f30:	000015b5 	.word	0x000015b5
    5f34:	00005805 	.word	0x00005805
    5f38:	000057dd 	.word	0x000057dd
    5f3c:	20000c00 	.word	0x20000c00
    5f40:	000019ed 	.word	0x000019ed
    5f44:	00001ad5 	.word	0x00001ad5
    5f48:	00005901 	.word	0x00005901
    5f4c:	00000671 	.word	0x00000671
    5f50:	000006c1 	.word	0x000006c1
    5f54:	0000100d 	.word	0x0000100d
    5f58:	000017a1 	.word	0x000017a1
    5f5c:	200007e1 	.word	0x200007e1
    5f60:	00005b1d 	.word	0x00005b1d
    5f64:	200007a7 	.word	0x200007a7
    5f68:	2000076d 	.word	0x2000076d
    5f6c:	00005b8d 	.word	0x00005b8d

00005f70 <usart_tx_callback>:
		// Fifo empty then Stop UART transmission 
		usart_disable_callback(&usart_module_edbg, USART_CALLBACK_BUFFER_TRANSMITTED);
		ui_com_rx_stop();
	}
	*/
}
    5f70:	4770      	bx	lr
    5f72:	46c0      	nop			; (mov r8, r8)

00005f74 <usart_rx_callback>:

	usart_read_buffer_job(&usart_module_edbg, &rx_data, 1);

	return;
	*/
}
    5f74:	4770      	bx	lr
    5f76:	46c0      	nop			; (mov r8, r8)

00005f78 <uart_rx_notify>:


//call back when USB received data.
void uart_rx_notify(uint8_t port)
{
    5f78:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f7a:	4647      	mov	r7, r8
    5f7c:	b480      	push	{r7}
    5f7e:	b0b8      	sub	sp, #224	; 0xe0
    5f80:	af00      	add	r7, sp, #0
	
	UNUSED(port);
	/* Transmit first data */
	ui_com_rx_start();
    5f82:	4b25      	ldr	r3, [pc, #148]	; (6018 <uart_rx_notify+0xa0>)
    5f84:	4798      	blx	r3
	uint8_t usb_read_buf[200];
	//usart_enable_callback(&usart_module_edbg, USART_CALLBACK_BUFFER_TRANSMITTED);
	uint8_t usb_data_length = udi_cdc_get_nb_received_data();
    5f86:	4b25      	ldr	r3, [pc, #148]	; (601c <uart_rx_notify+0xa4>)
    5f88:	4798      	blx	r3
	if(usb_data_length > 200){
    5f8a:	b2c3      	uxtb	r3, r0
    5f8c:	2bc8      	cmp	r3, #200	; 0xc8
    5f8e:	d919      	bls.n	5fc4 <uart_rx_notify+0x4c>
    5f90:	46e8      	mov	r8, sp
		uint8_t buff[usb_data_length];
    5f92:	21ff      	movs	r1, #255	; 0xff
    5f94:	4001      	ands	r1, r0
    5f96:	1dcb      	adds	r3, r1, #7
    5f98:	08db      	lsrs	r3, r3, #3
    5f9a:	00db      	lsls	r3, r3, #3
    5f9c:	466a      	mov	r2, sp
    5f9e:	1ad3      	subs	r3, r2, r3
    5fa0:	469d      	mov	sp, r3
		uint8_t String[] = "Invalid data length!";
    5fa2:	4b1f      	ldr	r3, [pc, #124]	; (6020 <uart_rx_notify+0xa8>)
    5fa4:	1c3a      	adds	r2, r7, #0
    5fa6:	cb61      	ldmia	r3!, {r0, r5, r6}
    5fa8:	c261      	stmia	r2!, {r0, r5, r6}
    5faa:	cb21      	ldmia	r3!, {r0, r5}
    5fac:	c221      	stmia	r2!, {r0, r5}
    5fae:	781b      	ldrb	r3, [r3, #0]
    5fb0:	7013      	strb	r3, [r2, #0]
		udi_cdc_read_buf(buff, usb_data_length);
    5fb2:	4668      	mov	r0, sp
    5fb4:	4b1b      	ldr	r3, [pc, #108]	; (6024 <uart_rx_notify+0xac>)
    5fb6:	4798      	blx	r3
		udi_cdc_write_buf(String, sizeof(String));	
    5fb8:	1c38      	adds	r0, r7, #0
    5fba:	2115      	movs	r1, #21
    5fbc:	4b1a      	ldr	r3, [pc, #104]	; (6028 <uart_rx_notify+0xb0>)
    5fbe:	4798      	blx	r3
    5fc0:	46c5      	mov	sp, r8
    5fc2:	e023      	b.n	600c <uart_rx_notify+0x94>
		return;
	}else{	
		//udi_cdc_multi_getc(cdc_read_buf,20);
		//tx_data = udi_cdc_getc();
		udi_cdc_read_buf(usb_read_buf, usb_data_length);
    5fc4:	24ff      	movs	r4, #255	; 0xff
    5fc6:	4004      	ands	r4, r0
    5fc8:	2318      	movs	r3, #24
    5fca:	18f8      	adds	r0, r7, r3
    5fcc:	1c21      	adds	r1, r4, #0
    5fce:	4b15      	ldr	r3, [pc, #84]	; (6024 <uart_rx_notify+0xac>)
    5fd0:	4798      	blx	r3
		
		//check is data correct.
		if (usb_read_buf[0] == START_FLAG && usb_read_buf[usb_data_length-1] == END_FLAG)
    5fd2:	7e3b      	ldrb	r3, [r7, #24]
    5fd4:	2b68      	cmp	r3, #104	; 0x68
    5fd6:	d116      	bne.n	6006 <uart_rx_notify+0x8e>
    5fd8:	3378      	adds	r3, #120	; 0x78
    5fda:	18fb      	adds	r3, r7, r3
    5fdc:	1918      	adds	r0, r3, r4
    5fde:	38c9      	subs	r0, #201	; 0xc9
    5fe0:	7803      	ldrb	r3, [r0, #0]
    5fe2:	2b88      	cmp	r3, #136	; 0x88
    5fe4:	d10f      	bne.n	6006 <uart_rx_notify+0x8e>
		{
			for (uint8_t i = 0; i < usb_read_buf[1];i++)
    5fe6:	7e79      	ldrb	r1, [r7, #25]
    5fe8:	2900      	cmp	r1, #0
    5fea:	d00a      	beq.n	6002 <uart_rx_notify+0x8a>
    5fec:	2300      	movs	r3, #0
			{
				commandMsg[i] = usb_read_buf[i+2];
    5fee:	480f      	ldr	r0, [pc, #60]	; (602c <uart_rx_notify+0xb4>)
    5ff0:	2218      	movs	r2, #24
    5ff2:	18ba      	adds	r2, r7, r2
    5ff4:	18d2      	adds	r2, r2, r3
    5ff6:	7892      	ldrb	r2, [r2, #2]
    5ff8:	541a      	strb	r2, [r3, r0]
    5ffa:	3301      	adds	r3, #1
		udi_cdc_read_buf(usb_read_buf, usb_data_length);
		
		//check is data correct.
		if (usb_read_buf[0] == START_FLAG && usb_read_buf[usb_data_length-1] == END_FLAG)
		{
			for (uint8_t i = 0; i < usb_read_buf[1];i++)
    5ffc:	b2da      	uxtb	r2, r3
    5ffe:	428a      	cmp	r2, r1
    6000:	d3f6      	bcc.n	5ff0 <uart_rx_notify+0x78>
			{
				commandMsg[i] = usb_read_buf[i+2];
			}
			msg_length = usb_read_buf[1];
    6002:	4b0b      	ldr	r3, [pc, #44]	; (6030 <uart_rx_notify+0xb8>)
    6004:	7019      	strb	r1, [r3, #0]
		}
		usbMsgInFlag = 1;
    6006:	2201      	movs	r2, #1
    6008:	4b0a      	ldr	r3, [pc, #40]	; (6034 <uart_rx_notify+0xbc>)
    600a:	701a      	strb	r2, [r3, #0]
	}
	//tx_data = udi_cdc_getc();
	//usart_write_buffer_job(&usart_module_edbg, &tx_data, 1);
	return;
}
    600c:	46bd      	mov	sp, r7
    600e:	b038      	add	sp, #224	; 0xe0
    6010:	bc04      	pop	{r2}
    6012:	4690      	mov	r8, r2
    6014:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6016:	46c0      	nop			; (mov r8, r8)
    6018:	000006f1 	.word	0x000006f1
    601c:	00000a39 	.word	0x00000a39
    6020:	000089e8 	.word	0x000089e8
    6024:	00000cf5 	.word	0x00000cf5
    6028:	00000e6d 	.word	0x00000e6d
    602c:	200007cc 	.word	0x200007cc
    6030:	200007e0 	.word	0x200007e0
    6034:	200007e1 	.word	0x200007e1

00006038 <uart_config>:

void uart_config(uint8_t port,usb_cdc_line_coding_t *cfg)
{
    6038:	b570      	push	{r4, r5, r6, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    603a:	4b58      	ldr	r3, [pc, #352]	; (619c <uart_config+0x164>)
    603c:	2280      	movs	r2, #128	; 0x80
    603e:	05d2      	lsls	r2, r2, #23
    6040:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    6042:	2200      	movs	r2, #0
    6044:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    6046:	20ff      	movs	r0, #255	; 0xff
    6048:	8118      	strh	r0, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    604a:	2000      	movs	r0, #0
    604c:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    604e:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    6050:	2496      	movs	r4, #150	; 0x96
    6052:	01a4      	lsls	r4, r4, #6
    6054:	621c      	str	r4, [r3, #32]
	config->receiver_enable  = true;
    6056:	2401      	movs	r4, #1
    6058:	2524      	movs	r5, #36	; 0x24
    605a:	555c      	strb	r4, [r3, r5]
	config->transmitter_enable = true;
    605c:	3501      	adds	r5, #1
    605e:	555c      	strb	r4, [r3, r5]
	config->clock_polarity_inverted = false;
    6060:	3425      	adds	r4, #37	; 0x25
    6062:	551a      	strb	r2, [r3, r4]
	config->use_external_clock = false;
    6064:	3401      	adds	r4, #1
    6066:	551a      	strb	r2, [r3, r4]
	config->ext_clock_freq   = 0;
    6068:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    606a:	2488      	movs	r4, #136	; 0x88
    606c:	0364      	lsls	r4, r4, #13
    606e:	60dc      	str	r4, [r3, #12]
	config->run_in_standby   = false;
    6070:	242c      	movs	r4, #44	; 0x2c
    6072:	551a      	strb	r2, [r3, r4]
	config->generator_source = GCLK_GENERATOR_0;
	config->pinmux_pad0      = PINMUX_DEFAULT;
    6074:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    6076:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    6078:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    607a:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    607c:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    607e:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    6080:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    6082:	7618      	strb	r0, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    6084:	7718      	strb	r0, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    6086:	7658      	strb	r0, [r3, #25]
	config->receive_pulse_length                    = 19;
    6088:	2213      	movs	r2, #19
    608a:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    608c:	7758      	strb	r0, [r3, #29]
	UNUSED(port);
	/* Configure USART for unit test output */
	usart_get_config_defaults(&usart_conf);
	usart_conf.generator_source = GCLK_GENERATOR_3;
    608e:	2003      	movs	r0, #3
    6090:	321a      	adds	r2, #26
    6092:	5498      	strb	r0, [r3, r2]

	switch (cfg->bCharFormat) {
    6094:	790b      	ldrb	r3, [r1, #4]
    6096:	2b02      	cmp	r3, #2
    6098:	d102      	bne.n	60a0 <uart_config+0x68>
	case CDC_STOP_BITS_2:
		usart_conf.stopbits = USART_STOPBITS_2;
    609a:	3213      	adds	r2, #19
    609c:	4b3f      	ldr	r3, [pc, #252]	; (619c <uart_config+0x164>)
    609e:	729a      	strb	r2, [r3, #10]
		/* Default stop bit = 1 stop bit */
		usart_conf.stopbits = USART_STOPBITS_1;
		break;
	}

	switch (cfg->bParityType) {
    60a0:	794b      	ldrb	r3, [r1, #5]
    60a2:	2b01      	cmp	r3, #1
    60a4:	d005      	beq.n	60b2 <uart_config+0x7a>
    60a6:	2b02      	cmp	r3, #2
    60a8:	d107      	bne.n	60ba <uart_config+0x82>
	case CDC_PAR_EVEN:
		usart_conf.parity = USART_PARITY_EVEN;
    60aa:	2200      	movs	r2, #0
    60ac:	4b3b      	ldr	r3, [pc, #236]	; (619c <uart_config+0x164>)
    60ae:	811a      	strh	r2, [r3, #8]
		break;
    60b0:	e003      	b.n	60ba <uart_config+0x82>

	case CDC_PAR_ODD:
		usart_conf.parity = USART_PARITY_ODD;
    60b2:	2280      	movs	r2, #128	; 0x80
    60b4:	0192      	lsls	r2, r2, #6
    60b6:	4b39      	ldr	r3, [pc, #228]	; (619c <uart_config+0x164>)
    60b8:	811a      	strh	r2, [r3, #8]
	default:
		usart_conf.parity = USART_PARITY_NONE;
		break;
	}

	switch(cfg->bDataBits) {
    60ba:	798b      	ldrb	r3, [r1, #6]
    60bc:	2b06      	cmp	r3, #6
    60be:	d007      	beq.n	60d0 <uart_config+0x98>
    60c0:	2b07      	cmp	r3, #7
    60c2:	d009      	beq.n	60d8 <uart_config+0xa0>
    60c4:	2b05      	cmp	r3, #5
    60c6:	d10a      	bne.n	60de <uart_config+0xa6>
	case 5:
		usart_conf.character_size = USART_CHARACTER_SIZE_5BIT;
    60c8:	2205      	movs	r2, #5
    60ca:	4b34      	ldr	r3, [pc, #208]	; (619c <uart_config+0x164>)
    60cc:	72da      	strb	r2, [r3, #11]
		break;
    60ce:	e006      	b.n	60de <uart_config+0xa6>
	case 6:
		usart_conf.character_size = USART_CHARACTER_SIZE_6BIT;
    60d0:	2206      	movs	r2, #6
    60d2:	4b32      	ldr	r3, [pc, #200]	; (619c <uart_config+0x164>)
    60d4:	72da      	strb	r2, [r3, #11]
		break;
    60d6:	e002      	b.n	60de <uart_config+0xa6>
	case 7:
		usart_conf.character_size = USART_CHARACTER_SIZE_7BIT;
    60d8:	2207      	movs	r2, #7
    60da:	4b30      	ldr	r3, [pc, #192]	; (619c <uart_config+0x164>)
    60dc:	72da      	strb	r2, [r3, #11]
		usart_conf.character_size = USART_CHARACTER_SIZE_8BIT;
		break;
	}

	/* Options for USART. */
	usart_conf.baudrate = LE32_TO_CPU(cfg->dwDTERate);
    60de:	780c      	ldrb	r4, [r1, #0]
    60e0:	784a      	ldrb	r2, [r1, #1]
    60e2:	0212      	lsls	r2, r2, #8
    60e4:	4322      	orrs	r2, r4
    60e6:	788b      	ldrb	r3, [r1, #2]
    60e8:	041b      	lsls	r3, r3, #16
    60ea:	4313      	orrs	r3, r2
    60ec:	1c1a      	adds	r2, r3, #0
    60ee:	78cb      	ldrb	r3, [r1, #3]
    60f0:	061b      	lsls	r3, r3, #24
    60f2:	4313      	orrs	r3, r2
    60f4:	4a29      	ldr	r2, [pc, #164]	; (619c <uart_config+0x164>)
    60f6:	6213      	str	r3, [r2, #32]
	usart_conf.mux_setting = CONF_USART_MUX_SETTING;
    60f8:	2380      	movs	r3, #128	; 0x80
    60fa:	035b      	lsls	r3, r3, #13
    60fc:	60d3      	str	r3, [r2, #12]
	usart_conf.pinmux_pad0 = CONF_USART_PINMUX_PAD0;
    60fe:	4b28      	ldr	r3, [pc, #160]	; (61a0 <uart_config+0x168>)
    6100:	6313      	str	r3, [r2, #48]	; 0x30
	usart_conf.pinmux_pad1 = CONF_USART_PINMUX_PAD1;
    6102:	4b28      	ldr	r3, [pc, #160]	; (61a4 <uart_config+0x16c>)
    6104:	6353      	str	r3, [r2, #52]	; 0x34
	usart_conf.pinmux_pad2 = CONF_USART_PINMUX_PAD2;
    6106:	2301      	movs	r3, #1
    6108:	425b      	negs	r3, r3
    610a:	6393      	str	r3, [r2, #56]	; 0x38
	usart_conf.pinmux_pad3 = CONF_USART_PINMUX_PAD3;
    610c:	63d3      	str	r3, [r2, #60]	; 0x3c
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    610e:	4d26      	ldr	r5, [pc, #152]	; (61a8 <uart_config+0x170>)
    6110:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Disable Global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    6112:	1c20      	adds	r0, r4, #0
    6114:	4b25      	ldr	r3, [pc, #148]	; (61ac <uart_config+0x174>)
    6116:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    6118:	231f      	movs	r3, #31
    611a:	4018      	ands	r0, r3
    611c:	3b1e      	subs	r3, #30
    611e:	4083      	lsls	r3, r0
    6120:	1c18      	adds	r0, r3, #0
    6122:	2380      	movs	r3, #128	; 0x80
    6124:	4a22      	ldr	r2, [pc, #136]	; (61b0 <uart_config+0x178>)
    6126:	50d0      	str	r0, [r2, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    6128:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    612a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    612c:	2b00      	cmp	r3, #0
    612e:	d1fc      	bne.n	612a <uart_config+0xf2>
#endif
	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Disable USART module */
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    6130:	6823      	ldr	r3, [r4, #0]
    6132:	2202      	movs	r2, #2
    6134:	4393      	bics	r3, r2
    6136:	6023      	str	r3, [r4, #0]
	usart_disable(&usart_module_edbg);
	usart_init(&usart_module_edbg, CONF_USART_BASE, &usart_conf);
    6138:	4d1b      	ldr	r5, [pc, #108]	; (61a8 <uart_config+0x170>)
    613a:	1c28      	adds	r0, r5, #0
    613c:	491d      	ldr	r1, [pc, #116]	; (61b4 <uart_config+0x17c>)
    613e:	4a17      	ldr	r2, [pc, #92]	; (619c <uart_config+0x164>)
    6140:	4b1d      	ldr	r3, [pc, #116]	; (61b8 <uart_config+0x180>)
    6142:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    6144:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    6146:	1c20      	adds	r0, r4, #0
    6148:	4b18      	ldr	r3, [pc, #96]	; (61ac <uart_config+0x174>)
    614a:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    614c:	231f      	movs	r3, #31
    614e:	4018      	ands	r0, r3
    6150:	3b1e      	subs	r3, #30
    6152:	4083      	lsls	r3, r0
    6154:	1c18      	adds	r0, r3, #0
    6156:	4b16      	ldr	r3, [pc, #88]	; (61b0 <uart_config+0x178>)
    6158:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    615a:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    615c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    615e:	2b00      	cmp	r3, #0
    6160:	d1fc      	bne.n	615c <uart_config+0x124>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    6162:	6822      	ldr	r2, [r4, #0]
    6164:	3302      	adds	r3, #2
    6166:	4313      	orrs	r3, r2
    6168:	6023      	str	r3, [r4, #0]
	usart_enable(&usart_module_edbg);

	/* Enable interrupts */
	usart_register_callback(&usart_module_edbg, usart_tx_callback,
    616a:	4c0f      	ldr	r4, [pc, #60]	; (61a8 <uart_config+0x170>)
    616c:	1c20      	adds	r0, r4, #0
    616e:	4913      	ldr	r1, [pc, #76]	; (61bc <uart_config+0x184>)
    6170:	2200      	movs	r2, #0
    6172:	4e13      	ldr	r6, [pc, #76]	; (61c0 <uart_config+0x188>)
    6174:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    6176:	2531      	movs	r5, #49	; 0x31
    6178:	5d62      	ldrb	r2, [r4, r5]
    617a:	2301      	movs	r3, #1
    617c:	4313      	orrs	r3, r2
    617e:	5563      	strb	r3, [r4, r5]
			USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&usart_module_edbg, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_register_callback(&usart_module_edbg, usart_rx_callback,
    6180:	1c20      	adds	r0, r4, #0
    6182:	4910      	ldr	r1, [pc, #64]	; (61c4 <uart_config+0x18c>)
    6184:	2201      	movs	r2, #1
    6186:	47b0      	blx	r6
    6188:	5d62      	ldrb	r2, [r4, r5]
    618a:	2302      	movs	r3, #2
    618c:	4313      	orrs	r3, r2
    618e:	5563      	strb	r3, [r4, r5]
			USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&usart_module_edbg, USART_CALLBACK_BUFFER_RECEIVED);
	usart_read_buffer_job(&usart_module_edbg, &rx_data, 1);
    6190:	1c20      	adds	r0, r4, #0
    6192:	490d      	ldr	r1, [pc, #52]	; (61c8 <uart_config+0x190>)
    6194:	2201      	movs	r2, #1
    6196:	4b0d      	ldr	r3, [pc, #52]	; (61cc <uart_config+0x194>)
    6198:	4798      	blx	r3
}
    619a:	bd70      	pop	{r4, r5, r6, pc}
    619c:	20000c9c 	.word	0x20000c9c
    61a0:	00160002 	.word	0x00160002
    61a4:	00170002 	.word	0x00170002
    61a8:	20000cdc 	.word	0x20000cdc
    61ac:	000020a1 	.word	0x000020a1
    61b0:	e000e100 	.word	0xe000e100
    61b4:	42001400 	.word	0x42001400
    61b8:	0000212d 	.word	0x0000212d
    61bc:	00005f71 	.word	0x00005f71
    61c0:	000024b5 	.word	0x000024b5
    61c4:	00005f75 	.word	0x00005f75
    61c8:	200007c8 	.word	0x200007c8
    61cc:	000024cd 	.word	0x000024cd

000061d0 <uart_open>:

void uart_open(uint8_t port)
{
    61d0:	b538      	push	{r3, r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    61d2:	4d0a      	ldr	r5, [pc, #40]	; (61fc <uart_open+0x2c>)
    61d4:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    61d6:	1c20      	adds	r0, r4, #0
    61d8:	4b09      	ldr	r3, [pc, #36]	; (6200 <uart_open+0x30>)
    61da:	4798      	blx	r3
    61dc:	231f      	movs	r3, #31
    61de:	4018      	ands	r0, r3
    61e0:	3b1e      	subs	r3, #30
    61e2:	4083      	lsls	r3, r0
    61e4:	1c18      	adds	r0, r3, #0
    61e6:	4b07      	ldr	r3, [pc, #28]	; (6204 <uart_open+0x34>)
    61e8:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    61ea:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    61ec:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    61ee:	2b00      	cmp	r3, #0
    61f0:	d1fc      	bne.n	61ec <uart_open+0x1c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    61f2:	6822      	ldr	r2, [r4, #0]
    61f4:	3302      	adds	r3, #2
    61f6:	4313      	orrs	r3, r2
    61f8:	6023      	str	r3, [r4, #0]
	UNUSED(port);

	usart_enable(&usart_module_edbg);
}
    61fa:	bd38      	pop	{r3, r4, r5, pc}
    61fc:	20000cdc 	.word	0x20000cdc
    6200:	000020a1 	.word	0x000020a1
    6204:	e000e100 	.word	0xe000e100

00006208 <uart_close>:

void uart_close(uint8_t port)
{
    6208:	b538      	push	{r3, r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    620a:	4d0b      	ldr	r5, [pc, #44]	; (6238 <uart_close+0x30>)
    620c:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Disable Global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    620e:	1c20      	adds	r0, r4, #0
    6210:	4b0a      	ldr	r3, [pc, #40]	; (623c <uart_close+0x34>)
    6212:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    6214:	231f      	movs	r3, #31
    6216:	4018      	ands	r0, r3
    6218:	3b1e      	subs	r3, #30
    621a:	4083      	lsls	r3, r0
    621c:	1c18      	adds	r0, r3, #0
    621e:	2380      	movs	r3, #128	; 0x80
    6220:	4a07      	ldr	r2, [pc, #28]	; (6240 <uart_close+0x38>)
    6222:	50d0      	str	r0, [r2, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    6224:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    6226:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    6228:	2b00      	cmp	r3, #0
    622a:	d1fc      	bne.n	6226 <uart_close+0x1e>
#endif
	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Disable USART module */
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    622c:	6823      	ldr	r3, [r4, #0]
    622e:	2202      	movs	r2, #2
    6230:	4393      	bics	r3, r2
    6232:	6023      	str	r3, [r4, #0]
	UNUSED(port);
	/* Close RS232 communication */
	usart_disable(&usart_module_edbg);
}
    6234:	bd38      	pop	{r3, r4, r5, pc}
    6236:	46c0      	nop			; (mov r8, r8)
    6238:	20000cdc 	.word	0x20000cdc
    623c:	000020a1 	.word	0x000020a1
    6240:	e000e100 	.word	0xe000e100

00006244 <__aeabi_uidiv>:
    6244:	2200      	movs	r2, #0
    6246:	0843      	lsrs	r3, r0, #1
    6248:	428b      	cmp	r3, r1
    624a:	d374      	bcc.n	6336 <__aeabi_uidiv+0xf2>
    624c:	0903      	lsrs	r3, r0, #4
    624e:	428b      	cmp	r3, r1
    6250:	d35f      	bcc.n	6312 <__aeabi_uidiv+0xce>
    6252:	0a03      	lsrs	r3, r0, #8
    6254:	428b      	cmp	r3, r1
    6256:	d344      	bcc.n	62e2 <__aeabi_uidiv+0x9e>
    6258:	0b03      	lsrs	r3, r0, #12
    625a:	428b      	cmp	r3, r1
    625c:	d328      	bcc.n	62b0 <__aeabi_uidiv+0x6c>
    625e:	0c03      	lsrs	r3, r0, #16
    6260:	428b      	cmp	r3, r1
    6262:	d30d      	bcc.n	6280 <__aeabi_uidiv+0x3c>
    6264:	22ff      	movs	r2, #255	; 0xff
    6266:	0209      	lsls	r1, r1, #8
    6268:	ba12      	rev	r2, r2
    626a:	0c03      	lsrs	r3, r0, #16
    626c:	428b      	cmp	r3, r1
    626e:	d302      	bcc.n	6276 <__aeabi_uidiv+0x32>
    6270:	1212      	asrs	r2, r2, #8
    6272:	0209      	lsls	r1, r1, #8
    6274:	d065      	beq.n	6342 <__aeabi_uidiv+0xfe>
    6276:	0b03      	lsrs	r3, r0, #12
    6278:	428b      	cmp	r3, r1
    627a:	d319      	bcc.n	62b0 <__aeabi_uidiv+0x6c>
    627c:	e000      	b.n	6280 <__aeabi_uidiv+0x3c>
    627e:	0a09      	lsrs	r1, r1, #8
    6280:	0bc3      	lsrs	r3, r0, #15
    6282:	428b      	cmp	r3, r1
    6284:	d301      	bcc.n	628a <__aeabi_uidiv+0x46>
    6286:	03cb      	lsls	r3, r1, #15
    6288:	1ac0      	subs	r0, r0, r3
    628a:	4152      	adcs	r2, r2
    628c:	0b83      	lsrs	r3, r0, #14
    628e:	428b      	cmp	r3, r1
    6290:	d301      	bcc.n	6296 <__aeabi_uidiv+0x52>
    6292:	038b      	lsls	r3, r1, #14
    6294:	1ac0      	subs	r0, r0, r3
    6296:	4152      	adcs	r2, r2
    6298:	0b43      	lsrs	r3, r0, #13
    629a:	428b      	cmp	r3, r1
    629c:	d301      	bcc.n	62a2 <__aeabi_uidiv+0x5e>
    629e:	034b      	lsls	r3, r1, #13
    62a0:	1ac0      	subs	r0, r0, r3
    62a2:	4152      	adcs	r2, r2
    62a4:	0b03      	lsrs	r3, r0, #12
    62a6:	428b      	cmp	r3, r1
    62a8:	d301      	bcc.n	62ae <__aeabi_uidiv+0x6a>
    62aa:	030b      	lsls	r3, r1, #12
    62ac:	1ac0      	subs	r0, r0, r3
    62ae:	4152      	adcs	r2, r2
    62b0:	0ac3      	lsrs	r3, r0, #11
    62b2:	428b      	cmp	r3, r1
    62b4:	d301      	bcc.n	62ba <__aeabi_uidiv+0x76>
    62b6:	02cb      	lsls	r3, r1, #11
    62b8:	1ac0      	subs	r0, r0, r3
    62ba:	4152      	adcs	r2, r2
    62bc:	0a83      	lsrs	r3, r0, #10
    62be:	428b      	cmp	r3, r1
    62c0:	d301      	bcc.n	62c6 <__aeabi_uidiv+0x82>
    62c2:	028b      	lsls	r3, r1, #10
    62c4:	1ac0      	subs	r0, r0, r3
    62c6:	4152      	adcs	r2, r2
    62c8:	0a43      	lsrs	r3, r0, #9
    62ca:	428b      	cmp	r3, r1
    62cc:	d301      	bcc.n	62d2 <__aeabi_uidiv+0x8e>
    62ce:	024b      	lsls	r3, r1, #9
    62d0:	1ac0      	subs	r0, r0, r3
    62d2:	4152      	adcs	r2, r2
    62d4:	0a03      	lsrs	r3, r0, #8
    62d6:	428b      	cmp	r3, r1
    62d8:	d301      	bcc.n	62de <__aeabi_uidiv+0x9a>
    62da:	020b      	lsls	r3, r1, #8
    62dc:	1ac0      	subs	r0, r0, r3
    62de:	4152      	adcs	r2, r2
    62e0:	d2cd      	bcs.n	627e <__aeabi_uidiv+0x3a>
    62e2:	09c3      	lsrs	r3, r0, #7
    62e4:	428b      	cmp	r3, r1
    62e6:	d301      	bcc.n	62ec <__aeabi_uidiv+0xa8>
    62e8:	01cb      	lsls	r3, r1, #7
    62ea:	1ac0      	subs	r0, r0, r3
    62ec:	4152      	adcs	r2, r2
    62ee:	0983      	lsrs	r3, r0, #6
    62f0:	428b      	cmp	r3, r1
    62f2:	d301      	bcc.n	62f8 <__aeabi_uidiv+0xb4>
    62f4:	018b      	lsls	r3, r1, #6
    62f6:	1ac0      	subs	r0, r0, r3
    62f8:	4152      	adcs	r2, r2
    62fa:	0943      	lsrs	r3, r0, #5
    62fc:	428b      	cmp	r3, r1
    62fe:	d301      	bcc.n	6304 <__aeabi_uidiv+0xc0>
    6300:	014b      	lsls	r3, r1, #5
    6302:	1ac0      	subs	r0, r0, r3
    6304:	4152      	adcs	r2, r2
    6306:	0903      	lsrs	r3, r0, #4
    6308:	428b      	cmp	r3, r1
    630a:	d301      	bcc.n	6310 <__aeabi_uidiv+0xcc>
    630c:	010b      	lsls	r3, r1, #4
    630e:	1ac0      	subs	r0, r0, r3
    6310:	4152      	adcs	r2, r2
    6312:	08c3      	lsrs	r3, r0, #3
    6314:	428b      	cmp	r3, r1
    6316:	d301      	bcc.n	631c <__aeabi_uidiv+0xd8>
    6318:	00cb      	lsls	r3, r1, #3
    631a:	1ac0      	subs	r0, r0, r3
    631c:	4152      	adcs	r2, r2
    631e:	0883      	lsrs	r3, r0, #2
    6320:	428b      	cmp	r3, r1
    6322:	d301      	bcc.n	6328 <__aeabi_uidiv+0xe4>
    6324:	008b      	lsls	r3, r1, #2
    6326:	1ac0      	subs	r0, r0, r3
    6328:	4152      	adcs	r2, r2
    632a:	0843      	lsrs	r3, r0, #1
    632c:	428b      	cmp	r3, r1
    632e:	d301      	bcc.n	6334 <__aeabi_uidiv+0xf0>
    6330:	004b      	lsls	r3, r1, #1
    6332:	1ac0      	subs	r0, r0, r3
    6334:	4152      	adcs	r2, r2
    6336:	1a41      	subs	r1, r0, r1
    6338:	d200      	bcs.n	633c <__aeabi_uidiv+0xf8>
    633a:	4601      	mov	r1, r0
    633c:	4152      	adcs	r2, r2
    633e:	4610      	mov	r0, r2
    6340:	4770      	bx	lr
    6342:	e7ff      	b.n	6344 <__aeabi_uidiv+0x100>
    6344:	b501      	push	{r0, lr}
    6346:	2000      	movs	r0, #0
    6348:	f000 f8fc 	bl	6544 <__aeabi_idiv0>
    634c:	bd02      	pop	{r1, pc}
    634e:	46c0      	nop			; (mov r8, r8)

00006350 <__aeabi_uidivmod>:
    6350:	2900      	cmp	r1, #0
    6352:	d0f7      	beq.n	6344 <__aeabi_uidiv+0x100>
    6354:	b503      	push	{r0, r1, lr}
    6356:	f7ff ff75 	bl	6244 <__aeabi_uidiv>
    635a:	bc0e      	pop	{r1, r2, r3}
    635c:	4342      	muls	r2, r0
    635e:	1a89      	subs	r1, r1, r2
    6360:	4718      	bx	r3
    6362:	46c0      	nop			; (mov r8, r8)

00006364 <__aeabi_idiv>:
    6364:	4603      	mov	r3, r0
    6366:	430b      	orrs	r3, r1
    6368:	d47f      	bmi.n	646a <__aeabi_idiv+0x106>
    636a:	2200      	movs	r2, #0
    636c:	0843      	lsrs	r3, r0, #1
    636e:	428b      	cmp	r3, r1
    6370:	d374      	bcc.n	645c <__aeabi_idiv+0xf8>
    6372:	0903      	lsrs	r3, r0, #4
    6374:	428b      	cmp	r3, r1
    6376:	d35f      	bcc.n	6438 <__aeabi_idiv+0xd4>
    6378:	0a03      	lsrs	r3, r0, #8
    637a:	428b      	cmp	r3, r1
    637c:	d344      	bcc.n	6408 <__aeabi_idiv+0xa4>
    637e:	0b03      	lsrs	r3, r0, #12
    6380:	428b      	cmp	r3, r1
    6382:	d328      	bcc.n	63d6 <__aeabi_idiv+0x72>
    6384:	0c03      	lsrs	r3, r0, #16
    6386:	428b      	cmp	r3, r1
    6388:	d30d      	bcc.n	63a6 <__aeabi_idiv+0x42>
    638a:	22ff      	movs	r2, #255	; 0xff
    638c:	0209      	lsls	r1, r1, #8
    638e:	ba12      	rev	r2, r2
    6390:	0c03      	lsrs	r3, r0, #16
    6392:	428b      	cmp	r3, r1
    6394:	d302      	bcc.n	639c <__aeabi_idiv+0x38>
    6396:	1212      	asrs	r2, r2, #8
    6398:	0209      	lsls	r1, r1, #8
    639a:	d065      	beq.n	6468 <__aeabi_idiv+0x104>
    639c:	0b03      	lsrs	r3, r0, #12
    639e:	428b      	cmp	r3, r1
    63a0:	d319      	bcc.n	63d6 <__aeabi_idiv+0x72>
    63a2:	e000      	b.n	63a6 <__aeabi_idiv+0x42>
    63a4:	0a09      	lsrs	r1, r1, #8
    63a6:	0bc3      	lsrs	r3, r0, #15
    63a8:	428b      	cmp	r3, r1
    63aa:	d301      	bcc.n	63b0 <__aeabi_idiv+0x4c>
    63ac:	03cb      	lsls	r3, r1, #15
    63ae:	1ac0      	subs	r0, r0, r3
    63b0:	4152      	adcs	r2, r2
    63b2:	0b83      	lsrs	r3, r0, #14
    63b4:	428b      	cmp	r3, r1
    63b6:	d301      	bcc.n	63bc <__aeabi_idiv+0x58>
    63b8:	038b      	lsls	r3, r1, #14
    63ba:	1ac0      	subs	r0, r0, r3
    63bc:	4152      	adcs	r2, r2
    63be:	0b43      	lsrs	r3, r0, #13
    63c0:	428b      	cmp	r3, r1
    63c2:	d301      	bcc.n	63c8 <__aeabi_idiv+0x64>
    63c4:	034b      	lsls	r3, r1, #13
    63c6:	1ac0      	subs	r0, r0, r3
    63c8:	4152      	adcs	r2, r2
    63ca:	0b03      	lsrs	r3, r0, #12
    63cc:	428b      	cmp	r3, r1
    63ce:	d301      	bcc.n	63d4 <__aeabi_idiv+0x70>
    63d0:	030b      	lsls	r3, r1, #12
    63d2:	1ac0      	subs	r0, r0, r3
    63d4:	4152      	adcs	r2, r2
    63d6:	0ac3      	lsrs	r3, r0, #11
    63d8:	428b      	cmp	r3, r1
    63da:	d301      	bcc.n	63e0 <__aeabi_idiv+0x7c>
    63dc:	02cb      	lsls	r3, r1, #11
    63de:	1ac0      	subs	r0, r0, r3
    63e0:	4152      	adcs	r2, r2
    63e2:	0a83      	lsrs	r3, r0, #10
    63e4:	428b      	cmp	r3, r1
    63e6:	d301      	bcc.n	63ec <__aeabi_idiv+0x88>
    63e8:	028b      	lsls	r3, r1, #10
    63ea:	1ac0      	subs	r0, r0, r3
    63ec:	4152      	adcs	r2, r2
    63ee:	0a43      	lsrs	r3, r0, #9
    63f0:	428b      	cmp	r3, r1
    63f2:	d301      	bcc.n	63f8 <__aeabi_idiv+0x94>
    63f4:	024b      	lsls	r3, r1, #9
    63f6:	1ac0      	subs	r0, r0, r3
    63f8:	4152      	adcs	r2, r2
    63fa:	0a03      	lsrs	r3, r0, #8
    63fc:	428b      	cmp	r3, r1
    63fe:	d301      	bcc.n	6404 <__aeabi_idiv+0xa0>
    6400:	020b      	lsls	r3, r1, #8
    6402:	1ac0      	subs	r0, r0, r3
    6404:	4152      	adcs	r2, r2
    6406:	d2cd      	bcs.n	63a4 <__aeabi_idiv+0x40>
    6408:	09c3      	lsrs	r3, r0, #7
    640a:	428b      	cmp	r3, r1
    640c:	d301      	bcc.n	6412 <__aeabi_idiv+0xae>
    640e:	01cb      	lsls	r3, r1, #7
    6410:	1ac0      	subs	r0, r0, r3
    6412:	4152      	adcs	r2, r2
    6414:	0983      	lsrs	r3, r0, #6
    6416:	428b      	cmp	r3, r1
    6418:	d301      	bcc.n	641e <__aeabi_idiv+0xba>
    641a:	018b      	lsls	r3, r1, #6
    641c:	1ac0      	subs	r0, r0, r3
    641e:	4152      	adcs	r2, r2
    6420:	0943      	lsrs	r3, r0, #5
    6422:	428b      	cmp	r3, r1
    6424:	d301      	bcc.n	642a <__aeabi_idiv+0xc6>
    6426:	014b      	lsls	r3, r1, #5
    6428:	1ac0      	subs	r0, r0, r3
    642a:	4152      	adcs	r2, r2
    642c:	0903      	lsrs	r3, r0, #4
    642e:	428b      	cmp	r3, r1
    6430:	d301      	bcc.n	6436 <__aeabi_idiv+0xd2>
    6432:	010b      	lsls	r3, r1, #4
    6434:	1ac0      	subs	r0, r0, r3
    6436:	4152      	adcs	r2, r2
    6438:	08c3      	lsrs	r3, r0, #3
    643a:	428b      	cmp	r3, r1
    643c:	d301      	bcc.n	6442 <__aeabi_idiv+0xde>
    643e:	00cb      	lsls	r3, r1, #3
    6440:	1ac0      	subs	r0, r0, r3
    6442:	4152      	adcs	r2, r2
    6444:	0883      	lsrs	r3, r0, #2
    6446:	428b      	cmp	r3, r1
    6448:	d301      	bcc.n	644e <__aeabi_idiv+0xea>
    644a:	008b      	lsls	r3, r1, #2
    644c:	1ac0      	subs	r0, r0, r3
    644e:	4152      	adcs	r2, r2
    6450:	0843      	lsrs	r3, r0, #1
    6452:	428b      	cmp	r3, r1
    6454:	d301      	bcc.n	645a <__aeabi_idiv+0xf6>
    6456:	004b      	lsls	r3, r1, #1
    6458:	1ac0      	subs	r0, r0, r3
    645a:	4152      	adcs	r2, r2
    645c:	1a41      	subs	r1, r0, r1
    645e:	d200      	bcs.n	6462 <__aeabi_idiv+0xfe>
    6460:	4601      	mov	r1, r0
    6462:	4152      	adcs	r2, r2
    6464:	4610      	mov	r0, r2
    6466:	4770      	bx	lr
    6468:	e05d      	b.n	6526 <__aeabi_idiv+0x1c2>
    646a:	0fca      	lsrs	r2, r1, #31
    646c:	d000      	beq.n	6470 <__aeabi_idiv+0x10c>
    646e:	4249      	negs	r1, r1
    6470:	1003      	asrs	r3, r0, #32
    6472:	d300      	bcc.n	6476 <__aeabi_idiv+0x112>
    6474:	4240      	negs	r0, r0
    6476:	4053      	eors	r3, r2
    6478:	2200      	movs	r2, #0
    647a:	469c      	mov	ip, r3
    647c:	0903      	lsrs	r3, r0, #4
    647e:	428b      	cmp	r3, r1
    6480:	d32d      	bcc.n	64de <__aeabi_idiv+0x17a>
    6482:	0a03      	lsrs	r3, r0, #8
    6484:	428b      	cmp	r3, r1
    6486:	d312      	bcc.n	64ae <__aeabi_idiv+0x14a>
    6488:	22fc      	movs	r2, #252	; 0xfc
    648a:	0189      	lsls	r1, r1, #6
    648c:	ba12      	rev	r2, r2
    648e:	0a03      	lsrs	r3, r0, #8
    6490:	428b      	cmp	r3, r1
    6492:	d30c      	bcc.n	64ae <__aeabi_idiv+0x14a>
    6494:	0189      	lsls	r1, r1, #6
    6496:	1192      	asrs	r2, r2, #6
    6498:	428b      	cmp	r3, r1
    649a:	d308      	bcc.n	64ae <__aeabi_idiv+0x14a>
    649c:	0189      	lsls	r1, r1, #6
    649e:	1192      	asrs	r2, r2, #6
    64a0:	428b      	cmp	r3, r1
    64a2:	d304      	bcc.n	64ae <__aeabi_idiv+0x14a>
    64a4:	0189      	lsls	r1, r1, #6
    64a6:	d03a      	beq.n	651e <__aeabi_idiv+0x1ba>
    64a8:	1192      	asrs	r2, r2, #6
    64aa:	e000      	b.n	64ae <__aeabi_idiv+0x14a>
    64ac:	0989      	lsrs	r1, r1, #6
    64ae:	09c3      	lsrs	r3, r0, #7
    64b0:	428b      	cmp	r3, r1
    64b2:	d301      	bcc.n	64b8 <__aeabi_idiv+0x154>
    64b4:	01cb      	lsls	r3, r1, #7
    64b6:	1ac0      	subs	r0, r0, r3
    64b8:	4152      	adcs	r2, r2
    64ba:	0983      	lsrs	r3, r0, #6
    64bc:	428b      	cmp	r3, r1
    64be:	d301      	bcc.n	64c4 <__aeabi_idiv+0x160>
    64c0:	018b      	lsls	r3, r1, #6
    64c2:	1ac0      	subs	r0, r0, r3
    64c4:	4152      	adcs	r2, r2
    64c6:	0943      	lsrs	r3, r0, #5
    64c8:	428b      	cmp	r3, r1
    64ca:	d301      	bcc.n	64d0 <__aeabi_idiv+0x16c>
    64cc:	014b      	lsls	r3, r1, #5
    64ce:	1ac0      	subs	r0, r0, r3
    64d0:	4152      	adcs	r2, r2
    64d2:	0903      	lsrs	r3, r0, #4
    64d4:	428b      	cmp	r3, r1
    64d6:	d301      	bcc.n	64dc <__aeabi_idiv+0x178>
    64d8:	010b      	lsls	r3, r1, #4
    64da:	1ac0      	subs	r0, r0, r3
    64dc:	4152      	adcs	r2, r2
    64de:	08c3      	lsrs	r3, r0, #3
    64e0:	428b      	cmp	r3, r1
    64e2:	d301      	bcc.n	64e8 <__aeabi_idiv+0x184>
    64e4:	00cb      	lsls	r3, r1, #3
    64e6:	1ac0      	subs	r0, r0, r3
    64e8:	4152      	adcs	r2, r2
    64ea:	0883      	lsrs	r3, r0, #2
    64ec:	428b      	cmp	r3, r1
    64ee:	d301      	bcc.n	64f4 <__aeabi_idiv+0x190>
    64f0:	008b      	lsls	r3, r1, #2
    64f2:	1ac0      	subs	r0, r0, r3
    64f4:	4152      	adcs	r2, r2
    64f6:	d2d9      	bcs.n	64ac <__aeabi_idiv+0x148>
    64f8:	0843      	lsrs	r3, r0, #1
    64fa:	428b      	cmp	r3, r1
    64fc:	d301      	bcc.n	6502 <__aeabi_idiv+0x19e>
    64fe:	004b      	lsls	r3, r1, #1
    6500:	1ac0      	subs	r0, r0, r3
    6502:	4152      	adcs	r2, r2
    6504:	1a41      	subs	r1, r0, r1
    6506:	d200      	bcs.n	650a <__aeabi_idiv+0x1a6>
    6508:	4601      	mov	r1, r0
    650a:	4663      	mov	r3, ip
    650c:	4152      	adcs	r2, r2
    650e:	105b      	asrs	r3, r3, #1
    6510:	4610      	mov	r0, r2
    6512:	d301      	bcc.n	6518 <__aeabi_idiv+0x1b4>
    6514:	4240      	negs	r0, r0
    6516:	2b00      	cmp	r3, #0
    6518:	d500      	bpl.n	651c <__aeabi_idiv+0x1b8>
    651a:	4249      	negs	r1, r1
    651c:	4770      	bx	lr
    651e:	4663      	mov	r3, ip
    6520:	105b      	asrs	r3, r3, #1
    6522:	d300      	bcc.n	6526 <__aeabi_idiv+0x1c2>
    6524:	4240      	negs	r0, r0
    6526:	b501      	push	{r0, lr}
    6528:	2000      	movs	r0, #0
    652a:	f000 f80b 	bl	6544 <__aeabi_idiv0>
    652e:	bd02      	pop	{r1, pc}

00006530 <__aeabi_idivmod>:
    6530:	2900      	cmp	r1, #0
    6532:	d0f8      	beq.n	6526 <__aeabi_idiv+0x1c2>
    6534:	b503      	push	{r0, r1, lr}
    6536:	f7ff ff15 	bl	6364 <__aeabi_idiv>
    653a:	bc0e      	pop	{r1, r2, r3}
    653c:	4342      	muls	r2, r0
    653e:	1a89      	subs	r1, r1, r2
    6540:	4718      	bx	r3
    6542:	46c0      	nop			; (mov r8, r8)

00006544 <__aeabi_idiv0>:
    6544:	4770      	bx	lr
    6546:	46c0      	nop			; (mov r8, r8)

00006548 <__clzsi2>:
    6548:	211c      	movs	r1, #28
    654a:	2301      	movs	r3, #1
    654c:	041b      	lsls	r3, r3, #16
    654e:	4298      	cmp	r0, r3
    6550:	d301      	bcc.n	6556 <__clzsi2+0xe>
    6552:	0c00      	lsrs	r0, r0, #16
    6554:	3910      	subs	r1, #16
    6556:	0a1b      	lsrs	r3, r3, #8
    6558:	4298      	cmp	r0, r3
    655a:	d301      	bcc.n	6560 <__clzsi2+0x18>
    655c:	0a00      	lsrs	r0, r0, #8
    655e:	3908      	subs	r1, #8
    6560:	091b      	lsrs	r3, r3, #4
    6562:	4298      	cmp	r0, r3
    6564:	d301      	bcc.n	656a <__clzsi2+0x22>
    6566:	0900      	lsrs	r0, r0, #4
    6568:	3904      	subs	r1, #4
    656a:	a202      	add	r2, pc, #8	; (adr r2, 6574 <__clzsi2+0x2c>)
    656c:	5c10      	ldrb	r0, [r2, r0]
    656e:	1840      	adds	r0, r0, r1
    6570:	4770      	bx	lr
    6572:	46c0      	nop			; (mov r8, r8)
    6574:	02020304 	.word	0x02020304
    6578:	01010101 	.word	0x01010101
	...

00006584 <__ctzsi2>:
    6584:	4241      	negs	r1, r0
    6586:	4008      	ands	r0, r1
    6588:	211c      	movs	r1, #28
    658a:	2301      	movs	r3, #1
    658c:	041b      	lsls	r3, r3, #16
    658e:	4298      	cmp	r0, r3
    6590:	d301      	bcc.n	6596 <__ctzsi2+0x12>
    6592:	0c00      	lsrs	r0, r0, #16
    6594:	3910      	subs	r1, #16
    6596:	0a1b      	lsrs	r3, r3, #8
    6598:	4298      	cmp	r0, r3
    659a:	d301      	bcc.n	65a0 <__ctzsi2+0x1c>
    659c:	0a00      	lsrs	r0, r0, #8
    659e:	3908      	subs	r1, #8
    65a0:	091b      	lsrs	r3, r3, #4
    65a2:	4298      	cmp	r0, r3
    65a4:	d301      	bcc.n	65aa <__ctzsi2+0x26>
    65a6:	0900      	lsrs	r0, r0, #4
    65a8:	3904      	subs	r1, #4
    65aa:	a202      	add	r2, pc, #8	; (adr r2, 65b4 <__ctzsi2+0x30>)
    65ac:	5c10      	ldrb	r0, [r2, r0]
    65ae:	1a40      	subs	r0, r0, r1
    65b0:	4770      	bx	lr
    65b2:	46c0      	nop			; (mov r8, r8)
    65b4:	1d1d1c1b 	.word	0x1d1d1c1b
    65b8:	1e1e1e1e 	.word	0x1e1e1e1e
    65bc:	1f1f1f1f 	.word	0x1f1f1f1f
    65c0:	1f1f1f1f 	.word	0x1f1f1f1f

000065c4 <__aeabi_uldivmod>:
    65c4:	2b00      	cmp	r3, #0
    65c6:	d111      	bne.n	65ec <__aeabi_uldivmod+0x28>
    65c8:	2a00      	cmp	r2, #0
    65ca:	d10f      	bne.n	65ec <__aeabi_uldivmod+0x28>
    65cc:	2900      	cmp	r1, #0
    65ce:	d100      	bne.n	65d2 <__aeabi_uldivmod+0xe>
    65d0:	2800      	cmp	r0, #0
    65d2:	d002      	beq.n	65da <__aeabi_uldivmod+0x16>
    65d4:	2100      	movs	r1, #0
    65d6:	43c9      	mvns	r1, r1
    65d8:	1c08      	adds	r0, r1, #0
    65da:	b407      	push	{r0, r1, r2}
    65dc:	4802      	ldr	r0, [pc, #8]	; (65e8 <__aeabi_uldivmod+0x24>)
    65de:	a102      	add	r1, pc, #8	; (adr r1, 65e8 <__aeabi_uldivmod+0x24>)
    65e0:	1840      	adds	r0, r0, r1
    65e2:	9002      	str	r0, [sp, #8]
    65e4:	bd03      	pop	{r0, r1, pc}
    65e6:	46c0      	nop			; (mov r8, r8)
    65e8:	ffffff5d 	.word	0xffffff5d
    65ec:	b403      	push	{r0, r1}
    65ee:	4668      	mov	r0, sp
    65f0:	b501      	push	{r0, lr}
    65f2:	9802      	ldr	r0, [sp, #8]
    65f4:	f000 f864 	bl	66c0 <__gnu_uldivmod_helper>
    65f8:	9b01      	ldr	r3, [sp, #4]
    65fa:	469e      	mov	lr, r3
    65fc:	b002      	add	sp, #8
    65fe:	bc0c      	pop	{r2, r3}
    6600:	4770      	bx	lr
    6602:	46c0      	nop			; (mov r8, r8)

00006604 <__aeabi_lmul>:
    6604:	b5f0      	push	{r4, r5, r6, r7, lr}
    6606:	464f      	mov	r7, r9
    6608:	4646      	mov	r6, r8
    660a:	0405      	lsls	r5, r0, #16
    660c:	0c2d      	lsrs	r5, r5, #16
    660e:	1c2c      	adds	r4, r5, #0
    6610:	b4c0      	push	{r6, r7}
    6612:	0417      	lsls	r7, r2, #16
    6614:	0c16      	lsrs	r6, r2, #16
    6616:	0c3f      	lsrs	r7, r7, #16
    6618:	4699      	mov	r9, r3
    661a:	0c03      	lsrs	r3, r0, #16
    661c:	437c      	muls	r4, r7
    661e:	4375      	muls	r5, r6
    6620:	435f      	muls	r7, r3
    6622:	4373      	muls	r3, r6
    6624:	197d      	adds	r5, r7, r5
    6626:	0c26      	lsrs	r6, r4, #16
    6628:	19ad      	adds	r5, r5, r6
    662a:	469c      	mov	ip, r3
    662c:	42af      	cmp	r7, r5
    662e:	d903      	bls.n	6638 <__aeabi_lmul+0x34>
    6630:	2380      	movs	r3, #128	; 0x80
    6632:	025b      	lsls	r3, r3, #9
    6634:	4698      	mov	r8, r3
    6636:	44c4      	add	ip, r8
    6638:	464b      	mov	r3, r9
    663a:	4351      	muls	r1, r2
    663c:	4343      	muls	r3, r0
    663e:	0424      	lsls	r4, r4, #16
    6640:	0c2e      	lsrs	r6, r5, #16
    6642:	0c24      	lsrs	r4, r4, #16
    6644:	042d      	lsls	r5, r5, #16
    6646:	4466      	add	r6, ip
    6648:	192c      	adds	r4, r5, r4
    664a:	1859      	adds	r1, r3, r1
    664c:	1989      	adds	r1, r1, r6
    664e:	1c20      	adds	r0, r4, #0
    6650:	bc0c      	pop	{r2, r3}
    6652:	4690      	mov	r8, r2
    6654:	4699      	mov	r9, r3
    6656:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006658 <__aeabi_f2uiz>:
    6658:	219e      	movs	r1, #158	; 0x9e
    665a:	b510      	push	{r4, lr}
    665c:	05c9      	lsls	r1, r1, #23
    665e:	1c04      	adds	r4, r0, #0
    6660:	f001 fe0e 	bl	8280 <__aeabi_fcmpge>
    6664:	2800      	cmp	r0, #0
    6666:	d103      	bne.n	6670 <__aeabi_f2uiz+0x18>
    6668:	1c20      	adds	r0, r4, #0
    666a:	f000 fda7 	bl	71bc <__aeabi_f2iz>
    666e:	bd10      	pop	{r4, pc}
    6670:	219e      	movs	r1, #158	; 0x9e
    6672:	1c20      	adds	r0, r4, #0
    6674:	05c9      	lsls	r1, r1, #23
    6676:	f000 fc23 	bl	6ec0 <__aeabi_fsub>
    667a:	f000 fd9f 	bl	71bc <__aeabi_f2iz>
    667e:	2380      	movs	r3, #128	; 0x80
    6680:	061b      	lsls	r3, r3, #24
    6682:	469c      	mov	ip, r3
    6684:	4460      	add	r0, ip
    6686:	e7f2      	b.n	666e <__aeabi_f2uiz+0x16>

00006688 <__gnu_ldivmod_helper>:
    6688:	b5f0      	push	{r4, r5, r6, r7, lr}
    668a:	b083      	sub	sp, #12
    668c:	1c16      	adds	r6, r2, #0
    668e:	1c1f      	adds	r7, r3, #0
    6690:	9000      	str	r0, [sp, #0]
    6692:	9101      	str	r1, [sp, #4]
    6694:	f001 fdfe 	bl	8294 <__divdi3>
    6698:	1c04      	adds	r4, r0, #0
    669a:	1c0d      	adds	r5, r1, #0
    669c:	1c22      	adds	r2, r4, #0
    669e:	1c2b      	adds	r3, r5, #0
    66a0:	1c30      	adds	r0, r6, #0
    66a2:	1c39      	adds	r1, r7, #0
    66a4:	f7ff ffae 	bl	6604 <__aeabi_lmul>
    66a8:	9a00      	ldr	r2, [sp, #0]
    66aa:	9b01      	ldr	r3, [sp, #4]
    66ac:	1a12      	subs	r2, r2, r0
    66ae:	418b      	sbcs	r3, r1
    66b0:	9908      	ldr	r1, [sp, #32]
    66b2:	1c20      	adds	r0, r4, #0
    66b4:	600a      	str	r2, [r1, #0]
    66b6:	604b      	str	r3, [r1, #4]
    66b8:	1c29      	adds	r1, r5, #0
    66ba:	b003      	add	sp, #12
    66bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    66be:	46c0      	nop			; (mov r8, r8)

000066c0 <__gnu_uldivmod_helper>:
    66c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    66c2:	1c14      	adds	r4, r2, #0
    66c4:	b083      	sub	sp, #12
    66c6:	1c1d      	adds	r5, r3, #0
    66c8:	9000      	str	r0, [sp, #0]
    66ca:	9101      	str	r1, [sp, #4]
    66cc:	f001 feda 	bl	8484 <__udivdi3>
    66d0:	1c22      	adds	r2, r4, #0
    66d2:	1c2b      	adds	r3, r5, #0
    66d4:	1c06      	adds	r6, r0, #0
    66d6:	1c0f      	adds	r7, r1, #0
    66d8:	f7ff ff94 	bl	6604 <__aeabi_lmul>
    66dc:	9a00      	ldr	r2, [sp, #0]
    66de:	9b01      	ldr	r3, [sp, #4]
    66e0:	1a12      	subs	r2, r2, r0
    66e2:	418b      	sbcs	r3, r1
    66e4:	9908      	ldr	r1, [sp, #32]
    66e6:	1c30      	adds	r0, r6, #0
    66e8:	600a      	str	r2, [r1, #0]
    66ea:	604b      	str	r3, [r1, #4]
    66ec:	1c39      	adds	r1, r7, #0
    66ee:	b003      	add	sp, #12
    66f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    66f2:	46c0      	nop			; (mov r8, r8)

000066f4 <__aeabi_fadd>:
    66f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    66f6:	004a      	lsls	r2, r1, #1
    66f8:	0243      	lsls	r3, r0, #9
    66fa:	0044      	lsls	r4, r0, #1
    66fc:	024e      	lsls	r6, r1, #9
    66fe:	0fc5      	lsrs	r5, r0, #31
    6700:	0e24      	lsrs	r4, r4, #24
    6702:	1c28      	adds	r0, r5, #0
    6704:	099b      	lsrs	r3, r3, #6
    6706:	0e12      	lsrs	r2, r2, #24
    6708:	0fc9      	lsrs	r1, r1, #31
    670a:	09b7      	lsrs	r7, r6, #6
    670c:	428d      	cmp	r5, r1
    670e:	d040      	beq.n	6792 <__aeabi_fadd+0x9e>
    6710:	1aa0      	subs	r0, r4, r2
    6712:	2800      	cmp	r0, #0
    6714:	dc00      	bgt.n	6718 <__aeabi_fadd+0x24>
    6716:	e084      	b.n	6822 <__aeabi_fadd+0x12e>
    6718:	2a00      	cmp	r2, #0
    671a:	d11c      	bne.n	6756 <__aeabi_fadd+0x62>
    671c:	2f00      	cmp	r7, #0
    671e:	d15c      	bne.n	67da <__aeabi_fadd+0xe6>
    6720:	075a      	lsls	r2, r3, #29
    6722:	d004      	beq.n	672e <__aeabi_fadd+0x3a>
    6724:	220f      	movs	r2, #15
    6726:	401a      	ands	r2, r3
    6728:	2a04      	cmp	r2, #4
    672a:	d000      	beq.n	672e <__aeabi_fadd+0x3a>
    672c:	3304      	adds	r3, #4
    672e:	2280      	movs	r2, #128	; 0x80
    6730:	04d2      	lsls	r2, r2, #19
    6732:	401a      	ands	r2, r3
    6734:	1c28      	adds	r0, r5, #0
    6736:	2a00      	cmp	r2, #0
    6738:	d024      	beq.n	6784 <__aeabi_fadd+0x90>
    673a:	3401      	adds	r4, #1
    673c:	2cff      	cmp	r4, #255	; 0xff
    673e:	d100      	bne.n	6742 <__aeabi_fadd+0x4e>
    6740:	e07b      	b.n	683a <__aeabi_fadd+0x146>
    6742:	019b      	lsls	r3, r3, #6
    6744:	0a5b      	lsrs	r3, r3, #9
    6746:	b2e4      	uxtb	r4, r4
    6748:	025b      	lsls	r3, r3, #9
    674a:	05e4      	lsls	r4, r4, #23
    674c:	0a5b      	lsrs	r3, r3, #9
    674e:	4323      	orrs	r3, r4
    6750:	07c0      	lsls	r0, r0, #31
    6752:	4318      	orrs	r0, r3
    6754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6756:	2cff      	cmp	r4, #255	; 0xff
    6758:	d0e2      	beq.n	6720 <__aeabi_fadd+0x2c>
    675a:	2280      	movs	r2, #128	; 0x80
    675c:	04d2      	lsls	r2, r2, #19
    675e:	4317      	orrs	r7, r2
    6760:	2601      	movs	r6, #1
    6762:	281b      	cmp	r0, #27
    6764:	dc08      	bgt.n	6778 <__aeabi_fadd+0x84>
    6766:	1c39      	adds	r1, r7, #0
    6768:	2220      	movs	r2, #32
    676a:	1c3e      	adds	r6, r7, #0
    676c:	40c1      	lsrs	r1, r0
    676e:	1a10      	subs	r0, r2, r0
    6770:	4086      	lsls	r6, r0
    6772:	1e77      	subs	r7, r6, #1
    6774:	41be      	sbcs	r6, r7
    6776:	430e      	orrs	r6, r1
    6778:	1b9b      	subs	r3, r3, r6
    677a:	015a      	lsls	r2, r3, #5
    677c:	d433      	bmi.n	67e6 <__aeabi_fadd+0xf2>
    677e:	1c28      	adds	r0, r5, #0
    6780:	075a      	lsls	r2, r3, #29
    6782:	d1cf      	bne.n	6724 <__aeabi_fadd+0x30>
    6784:	08db      	lsrs	r3, r3, #3
    6786:	2cff      	cmp	r4, #255	; 0xff
    6788:	d01e      	beq.n	67c8 <__aeabi_fadd+0xd4>
    678a:	025b      	lsls	r3, r3, #9
    678c:	0a5b      	lsrs	r3, r3, #9
    678e:	b2e4      	uxtb	r4, r4
    6790:	e7da      	b.n	6748 <__aeabi_fadd+0x54>
    6792:	1aa1      	subs	r1, r4, r2
    6794:	2900      	cmp	r1, #0
    6796:	dd57      	ble.n	6848 <__aeabi_fadd+0x154>
    6798:	2a00      	cmp	r2, #0
    679a:	d03a      	beq.n	6812 <__aeabi_fadd+0x11e>
    679c:	2cff      	cmp	r4, #255	; 0xff
    679e:	d0bf      	beq.n	6720 <__aeabi_fadd+0x2c>
    67a0:	2280      	movs	r2, #128	; 0x80
    67a2:	04d2      	lsls	r2, r2, #19
    67a4:	4317      	orrs	r7, r2
    67a6:	2601      	movs	r6, #1
    67a8:	291b      	cmp	r1, #27
    67aa:	dd72      	ble.n	6892 <__aeabi_fadd+0x19e>
    67ac:	199b      	adds	r3, r3, r6
    67ae:	015a      	lsls	r2, r3, #5
    67b0:	d5e5      	bpl.n	677e <__aeabi_fadd+0x8a>
    67b2:	3401      	adds	r4, #1
    67b4:	2cff      	cmp	r4, #255	; 0xff
    67b6:	d100      	bne.n	67ba <__aeabi_fadd+0xc6>
    67b8:	e087      	b.n	68ca <__aeabi_fadd+0x1d6>
    67ba:	2101      	movs	r1, #1
    67bc:	4a8a      	ldr	r2, [pc, #552]	; (69e8 <__aeabi_fadd+0x2f4>)
    67be:	4019      	ands	r1, r3
    67c0:	4013      	ands	r3, r2
    67c2:	085b      	lsrs	r3, r3, #1
    67c4:	430b      	orrs	r3, r1
    67c6:	e7ab      	b.n	6720 <__aeabi_fadd+0x2c>
    67c8:	2b00      	cmp	r3, #0
    67ca:	d036      	beq.n	683a <__aeabi_fadd+0x146>
    67cc:	2280      	movs	r2, #128	; 0x80
    67ce:	03d2      	lsls	r2, r2, #15
    67d0:	4313      	orrs	r3, r2
    67d2:	025b      	lsls	r3, r3, #9
    67d4:	0a5b      	lsrs	r3, r3, #9
    67d6:	24ff      	movs	r4, #255	; 0xff
    67d8:	e7b6      	b.n	6748 <__aeabi_fadd+0x54>
    67da:	3801      	subs	r0, #1
    67dc:	2800      	cmp	r0, #0
    67de:	d13f      	bne.n	6860 <__aeabi_fadd+0x16c>
    67e0:	1bdb      	subs	r3, r3, r7
    67e2:	015a      	lsls	r2, r3, #5
    67e4:	d5cb      	bpl.n	677e <__aeabi_fadd+0x8a>
    67e6:	019b      	lsls	r3, r3, #6
    67e8:	099e      	lsrs	r6, r3, #6
    67ea:	1c30      	adds	r0, r6, #0
    67ec:	f7ff feac 	bl	6548 <__clzsi2>
    67f0:	3805      	subs	r0, #5
    67f2:	4086      	lsls	r6, r0
    67f4:	4284      	cmp	r4, r0
    67f6:	dc23      	bgt.n	6840 <__aeabi_fadd+0x14c>
    67f8:	1b00      	subs	r0, r0, r4
    67fa:	241f      	movs	r4, #31
    67fc:	1c32      	adds	r2, r6, #0
    67fe:	1c43      	adds	r3, r0, #1
    6800:	1a20      	subs	r0, r4, r0
    6802:	40da      	lsrs	r2, r3
    6804:	4086      	lsls	r6, r0
    6806:	1c13      	adds	r3, r2, #0
    6808:	1e74      	subs	r4, r6, #1
    680a:	41a6      	sbcs	r6, r4
    680c:	2400      	movs	r4, #0
    680e:	4333      	orrs	r3, r6
    6810:	e786      	b.n	6720 <__aeabi_fadd+0x2c>
    6812:	2f00      	cmp	r7, #0
    6814:	d100      	bne.n	6818 <__aeabi_fadd+0x124>
    6816:	e783      	b.n	6720 <__aeabi_fadd+0x2c>
    6818:	3901      	subs	r1, #1
    681a:	2900      	cmp	r1, #0
    681c:	d150      	bne.n	68c0 <__aeabi_fadd+0x1cc>
    681e:	19db      	adds	r3, r3, r7
    6820:	e7c5      	b.n	67ae <__aeabi_fadd+0xba>
    6822:	2800      	cmp	r0, #0
    6824:	d120      	bne.n	6868 <__aeabi_fadd+0x174>
    6826:	1c62      	adds	r2, r4, #1
    6828:	b2d2      	uxtb	r2, r2
    682a:	2a01      	cmp	r2, #1
    682c:	dd5e      	ble.n	68ec <__aeabi_fadd+0x1f8>
    682e:	1bde      	subs	r6, r3, r7
    6830:	0172      	lsls	r2, r6, #5
    6832:	d528      	bpl.n	6886 <__aeabi_fadd+0x192>
    6834:	1afe      	subs	r6, r7, r3
    6836:	1c0d      	adds	r5, r1, #0
    6838:	e7d7      	b.n	67ea <__aeabi_fadd+0xf6>
    683a:	24ff      	movs	r4, #255	; 0xff
    683c:	2300      	movs	r3, #0
    683e:	e783      	b.n	6748 <__aeabi_fadd+0x54>
    6840:	4b69      	ldr	r3, [pc, #420]	; (69e8 <__aeabi_fadd+0x2f4>)
    6842:	1a24      	subs	r4, r4, r0
    6844:	4033      	ands	r3, r6
    6846:	e76b      	b.n	6720 <__aeabi_fadd+0x2c>
    6848:	2900      	cmp	r1, #0
    684a:	d158      	bne.n	68fe <__aeabi_fadd+0x20a>
    684c:	1c62      	adds	r2, r4, #1
    684e:	b2d1      	uxtb	r1, r2
    6850:	2901      	cmp	r1, #1
    6852:	dd3c      	ble.n	68ce <__aeabi_fadd+0x1da>
    6854:	2aff      	cmp	r2, #255	; 0xff
    6856:	d037      	beq.n	68c8 <__aeabi_fadd+0x1d4>
    6858:	18fb      	adds	r3, r7, r3
    685a:	085b      	lsrs	r3, r3, #1
    685c:	1c14      	adds	r4, r2, #0
    685e:	e75f      	b.n	6720 <__aeabi_fadd+0x2c>
    6860:	2cff      	cmp	r4, #255	; 0xff
    6862:	d000      	beq.n	6866 <__aeabi_fadd+0x172>
    6864:	e77c      	b.n	6760 <__aeabi_fadd+0x6c>
    6866:	e75b      	b.n	6720 <__aeabi_fadd+0x2c>
    6868:	2c00      	cmp	r4, #0
    686a:	d01e      	beq.n	68aa <__aeabi_fadd+0x1b6>
    686c:	2aff      	cmp	r2, #255	; 0xff
    686e:	d023      	beq.n	68b8 <__aeabi_fadd+0x1c4>
    6870:	2480      	movs	r4, #128	; 0x80
    6872:	04e4      	lsls	r4, r4, #19
    6874:	4240      	negs	r0, r0
    6876:	4323      	orrs	r3, r4
    6878:	281b      	cmp	r0, #27
    687a:	dd5b      	ble.n	6934 <__aeabi_fadd+0x240>
    687c:	2301      	movs	r3, #1
    687e:	1afb      	subs	r3, r7, r3
    6880:	1c14      	adds	r4, r2, #0
    6882:	1c0d      	adds	r5, r1, #0
    6884:	e7ad      	b.n	67e2 <__aeabi_fadd+0xee>
    6886:	2e00      	cmp	r6, #0
    6888:	d1af      	bne.n	67ea <__aeabi_fadd+0xf6>
    688a:	2300      	movs	r3, #0
    688c:	2000      	movs	r0, #0
    688e:	2400      	movs	r4, #0
    6890:	e778      	b.n	6784 <__aeabi_fadd+0x90>
    6892:	1c3a      	adds	r2, r7, #0
    6894:	40ca      	lsrs	r2, r1
    6896:	4694      	mov	ip, r2
    6898:	2220      	movs	r2, #32
    689a:	1c3e      	adds	r6, r7, #0
    689c:	1a51      	subs	r1, r2, r1
    689e:	408e      	lsls	r6, r1
    68a0:	4662      	mov	r2, ip
    68a2:	1e77      	subs	r7, r6, #1
    68a4:	41be      	sbcs	r6, r7
    68a6:	4316      	orrs	r6, r2
    68a8:	e780      	b.n	67ac <__aeabi_fadd+0xb8>
    68aa:	2b00      	cmp	r3, #0
    68ac:	d03e      	beq.n	692c <__aeabi_fadd+0x238>
    68ae:	43c0      	mvns	r0, r0
    68b0:	2800      	cmp	r0, #0
    68b2:	d0e4      	beq.n	687e <__aeabi_fadd+0x18a>
    68b4:	2aff      	cmp	r2, #255	; 0xff
    68b6:	d1df      	bne.n	6878 <__aeabi_fadd+0x184>
    68b8:	1c3b      	adds	r3, r7, #0
    68ba:	24ff      	movs	r4, #255	; 0xff
    68bc:	1c0d      	adds	r5, r1, #0
    68be:	e72f      	b.n	6720 <__aeabi_fadd+0x2c>
    68c0:	2cff      	cmp	r4, #255	; 0xff
    68c2:	d000      	beq.n	68c6 <__aeabi_fadd+0x1d2>
    68c4:	e76f      	b.n	67a6 <__aeabi_fadd+0xb2>
    68c6:	e72b      	b.n	6720 <__aeabi_fadd+0x2c>
    68c8:	24ff      	movs	r4, #255	; 0xff
    68ca:	2300      	movs	r3, #0
    68cc:	e75a      	b.n	6784 <__aeabi_fadd+0x90>
    68ce:	2c00      	cmp	r4, #0
    68d0:	d15a      	bne.n	6988 <__aeabi_fadd+0x294>
    68d2:	2b00      	cmp	r3, #0
    68d4:	d07f      	beq.n	69d6 <__aeabi_fadd+0x2e2>
    68d6:	2f00      	cmp	r7, #0
    68d8:	d100      	bne.n	68dc <__aeabi_fadd+0x1e8>
    68da:	e721      	b.n	6720 <__aeabi_fadd+0x2c>
    68dc:	19db      	adds	r3, r3, r7
    68de:	015a      	lsls	r2, r3, #5
    68e0:	d400      	bmi.n	68e4 <__aeabi_fadd+0x1f0>
    68e2:	e74c      	b.n	677e <__aeabi_fadd+0x8a>
    68e4:	4a40      	ldr	r2, [pc, #256]	; (69e8 <__aeabi_fadd+0x2f4>)
    68e6:	3401      	adds	r4, #1
    68e8:	4013      	ands	r3, r2
    68ea:	e719      	b.n	6720 <__aeabi_fadd+0x2c>
    68ec:	2c00      	cmp	r4, #0
    68ee:	d115      	bne.n	691c <__aeabi_fadd+0x228>
    68f0:	2b00      	cmp	r3, #0
    68f2:	d12f      	bne.n	6954 <__aeabi_fadd+0x260>
    68f4:	2f00      	cmp	r7, #0
    68f6:	d05d      	beq.n	69b4 <__aeabi_fadd+0x2c0>
    68f8:	1c3b      	adds	r3, r7, #0
    68fa:	1c0d      	adds	r5, r1, #0
    68fc:	e710      	b.n	6720 <__aeabi_fadd+0x2c>
    68fe:	2c00      	cmp	r4, #0
    6900:	d121      	bne.n	6946 <__aeabi_fadd+0x252>
    6902:	2b00      	cmp	r3, #0
    6904:	d053      	beq.n	69ae <__aeabi_fadd+0x2ba>
    6906:	43c9      	mvns	r1, r1
    6908:	2900      	cmp	r1, #0
    690a:	d004      	beq.n	6916 <__aeabi_fadd+0x222>
    690c:	2aff      	cmp	r2, #255	; 0xff
    690e:	d04b      	beq.n	69a8 <__aeabi_fadd+0x2b4>
    6910:	291b      	cmp	r1, #27
    6912:	dd57      	ble.n	69c4 <__aeabi_fadd+0x2d0>
    6914:	2301      	movs	r3, #1
    6916:	19db      	adds	r3, r3, r7
    6918:	1c14      	adds	r4, r2, #0
    691a:	e748      	b.n	67ae <__aeabi_fadd+0xba>
    691c:	2b00      	cmp	r3, #0
    691e:	d122      	bne.n	6966 <__aeabi_fadd+0x272>
    6920:	2f00      	cmp	r7, #0
    6922:	d04a      	beq.n	69ba <__aeabi_fadd+0x2c6>
    6924:	1c3b      	adds	r3, r7, #0
    6926:	1c0d      	adds	r5, r1, #0
    6928:	24ff      	movs	r4, #255	; 0xff
    692a:	e6f9      	b.n	6720 <__aeabi_fadd+0x2c>
    692c:	1c3b      	adds	r3, r7, #0
    692e:	1c14      	adds	r4, r2, #0
    6930:	1c0d      	adds	r5, r1, #0
    6932:	e6f5      	b.n	6720 <__aeabi_fadd+0x2c>
    6934:	1c1d      	adds	r5, r3, #0
    6936:	2420      	movs	r4, #32
    6938:	40c5      	lsrs	r5, r0
    693a:	1a20      	subs	r0, r4, r0
    693c:	4083      	lsls	r3, r0
    693e:	1e58      	subs	r0, r3, #1
    6940:	4183      	sbcs	r3, r0
    6942:	432b      	orrs	r3, r5
    6944:	e79b      	b.n	687e <__aeabi_fadd+0x18a>
    6946:	2aff      	cmp	r2, #255	; 0xff
    6948:	d02e      	beq.n	69a8 <__aeabi_fadd+0x2b4>
    694a:	2480      	movs	r4, #128	; 0x80
    694c:	04e4      	lsls	r4, r4, #19
    694e:	4249      	negs	r1, r1
    6950:	4323      	orrs	r3, r4
    6952:	e7dd      	b.n	6910 <__aeabi_fadd+0x21c>
    6954:	2f00      	cmp	r7, #0
    6956:	d100      	bne.n	695a <__aeabi_fadd+0x266>
    6958:	e6e2      	b.n	6720 <__aeabi_fadd+0x2c>
    695a:	1bda      	subs	r2, r3, r7
    695c:	0150      	lsls	r0, r2, #5
    695e:	d53c      	bpl.n	69da <__aeabi_fadd+0x2e6>
    6960:	1afb      	subs	r3, r7, r3
    6962:	1c0d      	adds	r5, r1, #0
    6964:	e6dc      	b.n	6720 <__aeabi_fadd+0x2c>
    6966:	24ff      	movs	r4, #255	; 0xff
    6968:	2f00      	cmp	r7, #0
    696a:	d100      	bne.n	696e <__aeabi_fadd+0x27a>
    696c:	e6d8      	b.n	6720 <__aeabi_fadd+0x2c>
    696e:	2280      	movs	r2, #128	; 0x80
    6970:	08db      	lsrs	r3, r3, #3
    6972:	03d2      	lsls	r2, r2, #15
    6974:	4213      	tst	r3, r2
    6976:	d004      	beq.n	6982 <__aeabi_fadd+0x28e>
    6978:	08fe      	lsrs	r6, r7, #3
    697a:	4216      	tst	r6, r2
    697c:	d101      	bne.n	6982 <__aeabi_fadd+0x28e>
    697e:	1c33      	adds	r3, r6, #0
    6980:	1c0d      	adds	r5, r1, #0
    6982:	00db      	lsls	r3, r3, #3
    6984:	24ff      	movs	r4, #255	; 0xff
    6986:	e6cb      	b.n	6720 <__aeabi_fadd+0x2c>
    6988:	2b00      	cmp	r3, #0
    698a:	d00d      	beq.n	69a8 <__aeabi_fadd+0x2b4>
    698c:	24ff      	movs	r4, #255	; 0xff
    698e:	2f00      	cmp	r7, #0
    6990:	d100      	bne.n	6994 <__aeabi_fadd+0x2a0>
    6992:	e6c5      	b.n	6720 <__aeabi_fadd+0x2c>
    6994:	2280      	movs	r2, #128	; 0x80
    6996:	08db      	lsrs	r3, r3, #3
    6998:	03d2      	lsls	r2, r2, #15
    699a:	4213      	tst	r3, r2
    699c:	d0f1      	beq.n	6982 <__aeabi_fadd+0x28e>
    699e:	08fe      	lsrs	r6, r7, #3
    69a0:	4216      	tst	r6, r2
    69a2:	d1ee      	bne.n	6982 <__aeabi_fadd+0x28e>
    69a4:	1c33      	adds	r3, r6, #0
    69a6:	e7ec      	b.n	6982 <__aeabi_fadd+0x28e>
    69a8:	1c3b      	adds	r3, r7, #0
    69aa:	24ff      	movs	r4, #255	; 0xff
    69ac:	e6b8      	b.n	6720 <__aeabi_fadd+0x2c>
    69ae:	1c3b      	adds	r3, r7, #0
    69b0:	1c14      	adds	r4, r2, #0
    69b2:	e6b5      	b.n	6720 <__aeabi_fadd+0x2c>
    69b4:	1c23      	adds	r3, r4, #0
    69b6:	2000      	movs	r0, #0
    69b8:	e6e4      	b.n	6784 <__aeabi_fadd+0x90>
    69ba:	2380      	movs	r3, #128	; 0x80
    69bc:	2000      	movs	r0, #0
    69be:	049b      	lsls	r3, r3, #18
    69c0:	24ff      	movs	r4, #255	; 0xff
    69c2:	e6df      	b.n	6784 <__aeabi_fadd+0x90>
    69c4:	1c1e      	adds	r6, r3, #0
    69c6:	2420      	movs	r4, #32
    69c8:	40ce      	lsrs	r6, r1
    69ca:	1a61      	subs	r1, r4, r1
    69cc:	408b      	lsls	r3, r1
    69ce:	1e59      	subs	r1, r3, #1
    69d0:	418b      	sbcs	r3, r1
    69d2:	4333      	orrs	r3, r6
    69d4:	e79f      	b.n	6916 <__aeabi_fadd+0x222>
    69d6:	1c3b      	adds	r3, r7, #0
    69d8:	e6a2      	b.n	6720 <__aeabi_fadd+0x2c>
    69da:	1e13      	subs	r3, r2, #0
    69dc:	d000      	beq.n	69e0 <__aeabi_fadd+0x2ec>
    69de:	e6ce      	b.n	677e <__aeabi_fadd+0x8a>
    69e0:	2300      	movs	r3, #0
    69e2:	2000      	movs	r0, #0
    69e4:	e6ce      	b.n	6784 <__aeabi_fadd+0x90>
    69e6:	46c0      	nop			; (mov r8, r8)
    69e8:	fbffffff 	.word	0xfbffffff

000069ec <__aeabi_fdiv>:
    69ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    69ee:	4656      	mov	r6, sl
    69f0:	464d      	mov	r5, r9
    69f2:	465f      	mov	r7, fp
    69f4:	4644      	mov	r4, r8
    69f6:	b4f0      	push	{r4, r5, r6, r7}
    69f8:	0243      	lsls	r3, r0, #9
    69fa:	0045      	lsls	r5, r0, #1
    69fc:	0fc7      	lsrs	r7, r0, #31
    69fe:	b083      	sub	sp, #12
    6a00:	468a      	mov	sl, r1
    6a02:	0a5c      	lsrs	r4, r3, #9
    6a04:	0e2e      	lsrs	r6, r5, #24
    6a06:	46b9      	mov	r9, r7
    6a08:	d041      	beq.n	6a8e <__aeabi_fdiv+0xa2>
    6a0a:	2eff      	cmp	r6, #255	; 0xff
    6a0c:	d026      	beq.n	6a5c <__aeabi_fdiv+0x70>
    6a0e:	2380      	movs	r3, #128	; 0x80
    6a10:	041b      	lsls	r3, r3, #16
    6a12:	4323      	orrs	r3, r4
    6a14:	00dc      	lsls	r4, r3, #3
    6a16:	2300      	movs	r3, #0
    6a18:	4698      	mov	r8, r3
    6a1a:	469b      	mov	fp, r3
    6a1c:	3e7f      	subs	r6, #127	; 0x7f
    6a1e:	4653      	mov	r3, sl
    6a20:	025b      	lsls	r3, r3, #9
    6a22:	0a5d      	lsrs	r5, r3, #9
    6a24:	4653      	mov	r3, sl
    6a26:	005a      	lsls	r2, r3, #1
    6a28:	0fdb      	lsrs	r3, r3, #31
    6a2a:	0e12      	lsrs	r2, r2, #24
    6a2c:	469a      	mov	sl, r3
    6a2e:	d039      	beq.n	6aa4 <__aeabi_fdiv+0xb8>
    6a30:	2aff      	cmp	r2, #255	; 0xff
    6a32:	d033      	beq.n	6a9c <__aeabi_fdiv+0xb0>
    6a34:	2380      	movs	r3, #128	; 0x80
    6a36:	041b      	lsls	r3, r3, #16
    6a38:	432b      	orrs	r3, r5
    6a3a:	00dd      	lsls	r5, r3, #3
    6a3c:	2300      	movs	r3, #0
    6a3e:	3a7f      	subs	r2, #127	; 0x7f
    6a40:	4651      	mov	r1, sl
    6a42:	1ab2      	subs	r2, r6, r2
    6a44:	4646      	mov	r6, r8
    6a46:	4079      	eors	r1, r7
    6a48:	1c08      	adds	r0, r1, #0
    6a4a:	9201      	str	r2, [sp, #4]
    6a4c:	431e      	orrs	r6, r3
    6a4e:	2e0f      	cmp	r6, #15
    6a50:	d900      	bls.n	6a54 <__aeabi_fdiv+0x68>
    6a52:	e076      	b.n	6b42 <__aeabi_fdiv+0x156>
    6a54:	4a7e      	ldr	r2, [pc, #504]	; (6c50 <__aeabi_fdiv+0x264>)
    6a56:	00b6      	lsls	r6, r6, #2
    6a58:	5996      	ldr	r6, [r2, r6]
    6a5a:	46b7      	mov	pc, r6
    6a5c:	2c00      	cmp	r4, #0
    6a5e:	d130      	bne.n	6ac2 <__aeabi_fdiv+0xd6>
    6a60:	2308      	movs	r3, #8
    6a62:	4698      	mov	r8, r3
    6a64:	3b06      	subs	r3, #6
    6a66:	469b      	mov	fp, r3
    6a68:	e7d9      	b.n	6a1e <__aeabi_fdiv+0x32>
    6a6a:	2380      	movs	r3, #128	; 0x80
    6a6c:	2100      	movs	r1, #0
    6a6e:	03db      	lsls	r3, r3, #15
    6a70:	24ff      	movs	r4, #255	; 0xff
    6a72:	025b      	lsls	r3, r3, #9
    6a74:	05e4      	lsls	r4, r4, #23
    6a76:	0a5b      	lsrs	r3, r3, #9
    6a78:	07c9      	lsls	r1, r1, #31
    6a7a:	4323      	orrs	r3, r4
    6a7c:	430b      	orrs	r3, r1
    6a7e:	1c18      	adds	r0, r3, #0
    6a80:	b003      	add	sp, #12
    6a82:	bc3c      	pop	{r2, r3, r4, r5}
    6a84:	4690      	mov	r8, r2
    6a86:	4699      	mov	r9, r3
    6a88:	46a2      	mov	sl, r4
    6a8a:	46ab      	mov	fp, r5
    6a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6a8e:	2c00      	cmp	r4, #0
    6a90:	d128      	bne.n	6ae4 <__aeabi_fdiv+0xf8>
    6a92:	2304      	movs	r3, #4
    6a94:	4698      	mov	r8, r3
    6a96:	3b03      	subs	r3, #3
    6a98:	469b      	mov	fp, r3
    6a9a:	e7c0      	b.n	6a1e <__aeabi_fdiv+0x32>
    6a9c:	2d00      	cmp	r5, #0
    6a9e:	d11f      	bne.n	6ae0 <__aeabi_fdiv+0xf4>
    6aa0:	2302      	movs	r3, #2
    6aa2:	e002      	b.n	6aaa <__aeabi_fdiv+0xbe>
    6aa4:	2d00      	cmp	r5, #0
    6aa6:	d111      	bne.n	6acc <__aeabi_fdiv+0xe0>
    6aa8:	2301      	movs	r3, #1
    6aaa:	1ab2      	subs	r2, r6, r2
    6aac:	4650      	mov	r0, sl
    6aae:	4646      	mov	r6, r8
    6ab0:	4078      	eors	r0, r7
    6ab2:	9201      	str	r2, [sp, #4]
    6ab4:	431e      	orrs	r6, r3
    6ab6:	2e0f      	cmp	r6, #15
    6ab8:	d827      	bhi.n	6b0a <__aeabi_fdiv+0x11e>
    6aba:	4966      	ldr	r1, [pc, #408]	; (6c54 <__aeabi_fdiv+0x268>)
    6abc:	00b6      	lsls	r6, r6, #2
    6abe:	5989      	ldr	r1, [r1, r6]
    6ac0:	468f      	mov	pc, r1
    6ac2:	230c      	movs	r3, #12
    6ac4:	4698      	mov	r8, r3
    6ac6:	3b09      	subs	r3, #9
    6ac8:	469b      	mov	fp, r3
    6aca:	e7a8      	b.n	6a1e <__aeabi_fdiv+0x32>
    6acc:	1c28      	adds	r0, r5, #0
    6ace:	f7ff fd3b 	bl	6548 <__clzsi2>
    6ad2:	2276      	movs	r2, #118	; 0x76
    6ad4:	1f43      	subs	r3, r0, #5
    6ad6:	4252      	negs	r2, r2
    6ad8:	409d      	lsls	r5, r3
    6ada:	1a12      	subs	r2, r2, r0
    6adc:	2300      	movs	r3, #0
    6ade:	e7af      	b.n	6a40 <__aeabi_fdiv+0x54>
    6ae0:	2303      	movs	r3, #3
    6ae2:	e7ad      	b.n	6a40 <__aeabi_fdiv+0x54>
    6ae4:	1c20      	adds	r0, r4, #0
    6ae6:	f7ff fd2f 	bl	6548 <__clzsi2>
    6aea:	1f43      	subs	r3, r0, #5
    6aec:	409c      	lsls	r4, r3
    6aee:	2376      	movs	r3, #118	; 0x76
    6af0:	425b      	negs	r3, r3
    6af2:	1a1e      	subs	r6, r3, r0
    6af4:	2300      	movs	r3, #0
    6af6:	4698      	mov	r8, r3
    6af8:	469b      	mov	fp, r3
    6afa:	e790      	b.n	6a1e <__aeabi_fdiv+0x32>
    6afc:	2500      	movs	r5, #0
    6afe:	46d1      	mov	r9, sl
    6b00:	469b      	mov	fp, r3
    6b02:	465b      	mov	r3, fp
    6b04:	4648      	mov	r0, r9
    6b06:	2b02      	cmp	r3, #2
    6b08:	d16f      	bne.n	6bea <__aeabi_fdiv+0x1fe>
    6b0a:	2101      	movs	r1, #1
    6b0c:	24ff      	movs	r4, #255	; 0xff
    6b0e:	4001      	ands	r1, r0
    6b10:	2300      	movs	r3, #0
    6b12:	e7ae      	b.n	6a72 <__aeabi_fdiv+0x86>
    6b14:	237e      	movs	r3, #126	; 0x7e
    6b16:	9a01      	ldr	r2, [sp, #4]
    6b18:	425b      	negs	r3, r3
    6b1a:	1a9b      	subs	r3, r3, r2
    6b1c:	2b1b      	cmp	r3, #27
    6b1e:	dd6d      	ble.n	6bfc <__aeabi_fdiv+0x210>
    6b20:	2101      	movs	r1, #1
    6b22:	464b      	mov	r3, r9
    6b24:	4019      	ands	r1, r3
    6b26:	2400      	movs	r4, #0
    6b28:	2300      	movs	r3, #0
    6b2a:	e7a2      	b.n	6a72 <__aeabi_fdiv+0x86>
    6b2c:	2380      	movs	r3, #128	; 0x80
    6b2e:	03db      	lsls	r3, r3, #15
    6b30:	421c      	tst	r4, r3
    6b32:	d149      	bne.n	6bc8 <__aeabi_fdiv+0x1dc>
    6b34:	2380      	movs	r3, #128	; 0x80
    6b36:	03db      	lsls	r3, r3, #15
    6b38:	4323      	orrs	r3, r4
    6b3a:	025b      	lsls	r3, r3, #9
    6b3c:	0a5b      	lsrs	r3, r3, #9
    6b3e:	1c39      	adds	r1, r7, #0
    6b40:	e796      	b.n	6a70 <__aeabi_fdiv+0x84>
    6b42:	0163      	lsls	r3, r4, #5
    6b44:	016d      	lsls	r5, r5, #5
    6b46:	42ab      	cmp	r3, r5
    6b48:	d337      	bcc.n	6bba <__aeabi_fdiv+0x1ce>
    6b4a:	4689      	mov	r9, r1
    6b4c:	201a      	movs	r0, #26
    6b4e:	2101      	movs	r1, #1
    6b50:	1b5b      	subs	r3, r3, r5
    6b52:	2401      	movs	r4, #1
    6b54:	1c1e      	adds	r6, r3, #0
    6b56:	0049      	lsls	r1, r1, #1
    6b58:	005b      	lsls	r3, r3, #1
    6b5a:	2e00      	cmp	r6, #0
    6b5c:	db01      	blt.n	6b62 <__aeabi_fdiv+0x176>
    6b5e:	42ab      	cmp	r3, r5
    6b60:	d301      	bcc.n	6b66 <__aeabi_fdiv+0x17a>
    6b62:	1b5b      	subs	r3, r3, r5
    6b64:	4321      	orrs	r1, r4
    6b66:	3801      	subs	r0, #1
    6b68:	2800      	cmp	r0, #0
    6b6a:	d1f3      	bne.n	6b54 <__aeabi_fdiv+0x168>
    6b6c:	1e58      	subs	r0, r3, #1
    6b6e:	4183      	sbcs	r3, r0
    6b70:	430b      	orrs	r3, r1
    6b72:	1c1d      	adds	r5, r3, #0
    6b74:	9c01      	ldr	r4, [sp, #4]
    6b76:	347f      	adds	r4, #127	; 0x7f
    6b78:	2c00      	cmp	r4, #0
    6b7a:	ddcb      	ble.n	6b14 <__aeabi_fdiv+0x128>
    6b7c:	076b      	lsls	r3, r5, #29
    6b7e:	d004      	beq.n	6b8a <__aeabi_fdiv+0x19e>
    6b80:	230f      	movs	r3, #15
    6b82:	402b      	ands	r3, r5
    6b84:	2b04      	cmp	r3, #4
    6b86:	d000      	beq.n	6b8a <__aeabi_fdiv+0x19e>
    6b88:	3504      	adds	r5, #4
    6b8a:	012b      	lsls	r3, r5, #4
    6b8c:	d504      	bpl.n	6b98 <__aeabi_fdiv+0x1ac>
    6b8e:	9a01      	ldr	r2, [sp, #4]
    6b90:	4b31      	ldr	r3, [pc, #196]	; (6c58 <__aeabi_fdiv+0x26c>)
    6b92:	3280      	adds	r2, #128	; 0x80
    6b94:	1c14      	adds	r4, r2, #0
    6b96:	401d      	ands	r5, r3
    6b98:	2cfe      	cmp	r4, #254	; 0xfe
    6b9a:	dd07      	ble.n	6bac <__aeabi_fdiv+0x1c0>
    6b9c:	464b      	mov	r3, r9
    6b9e:	2101      	movs	r1, #1
    6ba0:	24ff      	movs	r4, #255	; 0xff
    6ba2:	4019      	ands	r1, r3
    6ba4:	2300      	movs	r3, #0
    6ba6:	e764      	b.n	6a72 <__aeabi_fdiv+0x86>
    6ba8:	1c25      	adds	r5, r4, #0
    6baa:	e7aa      	b.n	6b02 <__aeabi_fdiv+0x116>
    6bac:	2101      	movs	r1, #1
    6bae:	464a      	mov	r2, r9
    6bb0:	01ab      	lsls	r3, r5, #6
    6bb2:	0a5b      	lsrs	r3, r3, #9
    6bb4:	b2e4      	uxtb	r4, r4
    6bb6:	4011      	ands	r1, r2
    6bb8:	e75b      	b.n	6a72 <__aeabi_fdiv+0x86>
    6bba:	9a01      	ldr	r2, [sp, #4]
    6bbc:	4689      	mov	r9, r1
    6bbe:	3a01      	subs	r2, #1
    6bc0:	9201      	str	r2, [sp, #4]
    6bc2:	201b      	movs	r0, #27
    6bc4:	2100      	movs	r1, #0
    6bc6:	e7c4      	b.n	6b52 <__aeabi_fdiv+0x166>
    6bc8:	421d      	tst	r5, r3
    6bca:	d007      	beq.n	6bdc <__aeabi_fdiv+0x1f0>
    6bcc:	4323      	orrs	r3, r4
    6bce:	025b      	lsls	r3, r3, #9
    6bd0:	0a5b      	lsrs	r3, r3, #9
    6bd2:	1c39      	adds	r1, r7, #0
    6bd4:	e74c      	b.n	6a70 <__aeabi_fdiv+0x84>
    6bd6:	2500      	movs	r5, #0
    6bd8:	0263      	lsls	r3, r4, #9
    6bda:	d5ab      	bpl.n	6b34 <__aeabi_fdiv+0x148>
    6bdc:	2380      	movs	r3, #128	; 0x80
    6bde:	03db      	lsls	r3, r3, #15
    6be0:	432b      	orrs	r3, r5
    6be2:	025b      	lsls	r3, r3, #9
    6be4:	0a5b      	lsrs	r3, r3, #9
    6be6:	4651      	mov	r1, sl
    6be8:	e742      	b.n	6a70 <__aeabi_fdiv+0x84>
    6bea:	2b03      	cmp	r3, #3
    6bec:	d025      	beq.n	6c3a <__aeabi_fdiv+0x24e>
    6bee:	2b01      	cmp	r3, #1
    6bf0:	d1c0      	bne.n	6b74 <__aeabi_fdiv+0x188>
    6bf2:	2101      	movs	r1, #1
    6bf4:	2400      	movs	r4, #0
    6bf6:	4001      	ands	r1, r0
    6bf8:	2300      	movs	r3, #0
    6bfa:	e73a      	b.n	6a72 <__aeabi_fdiv+0x86>
    6bfc:	1c29      	adds	r1, r5, #0
    6bfe:	40d9      	lsrs	r1, r3
    6c00:	1c2b      	adds	r3, r5, #0
    6c02:	9a01      	ldr	r2, [sp, #4]
    6c04:	329e      	adds	r2, #158	; 0x9e
    6c06:	4093      	lsls	r3, r2
    6c08:	1e5d      	subs	r5, r3, #1
    6c0a:	41ab      	sbcs	r3, r5
    6c0c:	430b      	orrs	r3, r1
    6c0e:	075a      	lsls	r2, r3, #29
    6c10:	d004      	beq.n	6c1c <__aeabi_fdiv+0x230>
    6c12:	220f      	movs	r2, #15
    6c14:	401a      	ands	r2, r3
    6c16:	2a04      	cmp	r2, #4
    6c18:	d000      	beq.n	6c1c <__aeabi_fdiv+0x230>
    6c1a:	3304      	adds	r3, #4
    6c1c:	015a      	lsls	r2, r3, #5
    6c1e:	d505      	bpl.n	6c2c <__aeabi_fdiv+0x240>
    6c20:	464b      	mov	r3, r9
    6c22:	2101      	movs	r1, #1
    6c24:	2401      	movs	r4, #1
    6c26:	4019      	ands	r1, r3
    6c28:	2300      	movs	r3, #0
    6c2a:	e722      	b.n	6a72 <__aeabi_fdiv+0x86>
    6c2c:	2101      	movs	r1, #1
    6c2e:	464a      	mov	r2, r9
    6c30:	019b      	lsls	r3, r3, #6
    6c32:	0a5b      	lsrs	r3, r3, #9
    6c34:	4011      	ands	r1, r2
    6c36:	2400      	movs	r4, #0
    6c38:	e71b      	b.n	6a72 <__aeabi_fdiv+0x86>
    6c3a:	2380      	movs	r3, #128	; 0x80
    6c3c:	2101      	movs	r1, #1
    6c3e:	464a      	mov	r2, r9
    6c40:	03db      	lsls	r3, r3, #15
    6c42:	432b      	orrs	r3, r5
    6c44:	025b      	lsls	r3, r3, #9
    6c46:	400a      	ands	r2, r1
    6c48:	0a5b      	lsrs	r3, r3, #9
    6c4a:	1c11      	adds	r1, r2, #0
    6c4c:	e710      	b.n	6a70 <__aeabi_fdiv+0x84>
    6c4e:	46c0      	nop			; (mov r8, r8)
    6c50:	00008a00 	.word	0x00008a00
    6c54:	00008a40 	.word	0x00008a40
    6c58:	f7ffffff 	.word	0xf7ffffff

00006c5c <__aeabi_fmul>:
    6c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c5e:	465f      	mov	r7, fp
    6c60:	4656      	mov	r6, sl
    6c62:	464d      	mov	r5, r9
    6c64:	4644      	mov	r4, r8
    6c66:	b4f0      	push	{r4, r5, r6, r7}
    6c68:	0245      	lsls	r5, r0, #9
    6c6a:	0046      	lsls	r6, r0, #1
    6c6c:	0fc4      	lsrs	r4, r0, #31
    6c6e:	b083      	sub	sp, #12
    6c70:	1c0f      	adds	r7, r1, #0
    6c72:	0a6d      	lsrs	r5, r5, #9
    6c74:	0e36      	lsrs	r6, r6, #24
    6c76:	46a3      	mov	fp, r4
    6c78:	d045      	beq.n	6d06 <__aeabi_fmul+0xaa>
    6c7a:	2eff      	cmp	r6, #255	; 0xff
    6c7c:	d025      	beq.n	6cca <__aeabi_fmul+0x6e>
    6c7e:	2380      	movs	r3, #128	; 0x80
    6c80:	041b      	lsls	r3, r3, #16
    6c82:	431d      	orrs	r5, r3
    6c84:	2300      	movs	r3, #0
    6c86:	469a      	mov	sl, r3
    6c88:	00ed      	lsls	r5, r5, #3
    6c8a:	3e7f      	subs	r6, #127	; 0x7f
    6c8c:	9301      	str	r3, [sp, #4]
    6c8e:	027b      	lsls	r3, r7, #9
    6c90:	0a5b      	lsrs	r3, r3, #9
    6c92:	4698      	mov	r8, r3
    6c94:	0078      	lsls	r0, r7, #1
    6c96:	0ffb      	lsrs	r3, r7, #31
    6c98:	0e00      	lsrs	r0, r0, #24
    6c9a:	4699      	mov	r9, r3
    6c9c:	d040      	beq.n	6d20 <__aeabi_fmul+0xc4>
    6c9e:	28ff      	cmp	r0, #255	; 0xff
    6ca0:	d038      	beq.n	6d14 <__aeabi_fmul+0xb8>
    6ca2:	2380      	movs	r3, #128	; 0x80
    6ca4:	4642      	mov	r2, r8
    6ca6:	041b      	lsls	r3, r3, #16
    6ca8:	4313      	orrs	r3, r2
    6caa:	00db      	lsls	r3, r3, #3
    6cac:	4698      	mov	r8, r3
    6cae:	2300      	movs	r3, #0
    6cb0:	387f      	subs	r0, #127	; 0x7f
    6cb2:	464a      	mov	r2, r9
    6cb4:	9f01      	ldr	r7, [sp, #4]
    6cb6:	1830      	adds	r0, r6, r0
    6cb8:	4062      	eors	r2, r4
    6cba:	1c41      	adds	r1, r0, #1
    6cbc:	431f      	orrs	r7, r3
    6cbe:	2f0f      	cmp	r7, #15
    6cc0:	d869      	bhi.n	6d96 <__aeabi_fmul+0x13a>
    6cc2:	4e7d      	ldr	r6, [pc, #500]	; (6eb8 <__aeabi_fmul+0x25c>)
    6cc4:	00bf      	lsls	r7, r7, #2
    6cc6:	59f6      	ldr	r6, [r6, r7]
    6cc8:	46b7      	mov	pc, r6
    6cca:	2d00      	cmp	r5, #0
    6ccc:	d145      	bne.n	6d5a <__aeabi_fmul+0xfe>
    6cce:	2308      	movs	r3, #8
    6cd0:	9301      	str	r3, [sp, #4]
    6cd2:	3b06      	subs	r3, #6
    6cd4:	469a      	mov	sl, r3
    6cd6:	e7da      	b.n	6c8e <__aeabi_fmul+0x32>
    6cd8:	4693      	mov	fp, r2
    6cda:	4653      	mov	r3, sl
    6cdc:	2b02      	cmp	r3, #2
    6cde:	d12f      	bne.n	6d40 <__aeabi_fmul+0xe4>
    6ce0:	465b      	mov	r3, fp
    6ce2:	2401      	movs	r4, #1
    6ce4:	2500      	movs	r5, #0
    6ce6:	401c      	ands	r4, r3
    6ce8:	23ff      	movs	r3, #255	; 0xff
    6cea:	026d      	lsls	r5, r5, #9
    6cec:	05db      	lsls	r3, r3, #23
    6cee:	0a6d      	lsrs	r5, r5, #9
    6cf0:	07e4      	lsls	r4, r4, #31
    6cf2:	431d      	orrs	r5, r3
    6cf4:	4325      	orrs	r5, r4
    6cf6:	1c28      	adds	r0, r5, #0
    6cf8:	b003      	add	sp, #12
    6cfa:	bc3c      	pop	{r2, r3, r4, r5}
    6cfc:	4690      	mov	r8, r2
    6cfe:	4699      	mov	r9, r3
    6d00:	46a2      	mov	sl, r4
    6d02:	46ab      	mov	fp, r5
    6d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d06:	2d00      	cmp	r5, #0
    6d08:	d12c      	bne.n	6d64 <__aeabi_fmul+0x108>
    6d0a:	2304      	movs	r3, #4
    6d0c:	9301      	str	r3, [sp, #4]
    6d0e:	3b03      	subs	r3, #3
    6d10:	469a      	mov	sl, r3
    6d12:	e7bc      	b.n	6c8e <__aeabi_fmul+0x32>
    6d14:	4643      	mov	r3, r8
    6d16:	425a      	negs	r2, r3
    6d18:	4153      	adcs	r3, r2
    6d1a:	2203      	movs	r2, #3
    6d1c:	1ad3      	subs	r3, r2, r3
    6d1e:	e7c8      	b.n	6cb2 <__aeabi_fmul+0x56>
    6d20:	4642      	mov	r2, r8
    6d22:	2301      	movs	r3, #1
    6d24:	2a00      	cmp	r2, #0
    6d26:	d0c4      	beq.n	6cb2 <__aeabi_fmul+0x56>
    6d28:	4640      	mov	r0, r8
    6d2a:	f7ff fc0d 	bl	6548 <__clzsi2>
    6d2e:	4642      	mov	r2, r8
    6d30:	1f43      	subs	r3, r0, #5
    6d32:	409a      	lsls	r2, r3
    6d34:	2376      	movs	r3, #118	; 0x76
    6d36:	425b      	negs	r3, r3
    6d38:	1a18      	subs	r0, r3, r0
    6d3a:	4690      	mov	r8, r2
    6d3c:	2300      	movs	r3, #0
    6d3e:	e7b8      	b.n	6cb2 <__aeabi_fmul+0x56>
    6d40:	2b03      	cmp	r3, #3
    6d42:	d100      	bne.n	6d46 <__aeabi_fmul+0xea>
    6d44:	e0ad      	b.n	6ea2 <__aeabi_fmul+0x246>
    6d46:	2b01      	cmp	r3, #1
    6d48:	d000      	beq.n	6d4c <__aeabi_fmul+0xf0>
    6d4a:	e08c      	b.n	6e66 <__aeabi_fmul+0x20a>
    6d4c:	465b      	mov	r3, fp
    6d4e:	4654      	mov	r4, sl
    6d50:	401c      	ands	r4, r3
    6d52:	b2e4      	uxtb	r4, r4
    6d54:	2300      	movs	r3, #0
    6d56:	2500      	movs	r5, #0
    6d58:	e7c7      	b.n	6cea <__aeabi_fmul+0x8e>
    6d5a:	230c      	movs	r3, #12
    6d5c:	9301      	str	r3, [sp, #4]
    6d5e:	3b09      	subs	r3, #9
    6d60:	469a      	mov	sl, r3
    6d62:	e794      	b.n	6c8e <__aeabi_fmul+0x32>
    6d64:	1c28      	adds	r0, r5, #0
    6d66:	f7ff fbef 	bl	6548 <__clzsi2>
    6d6a:	2676      	movs	r6, #118	; 0x76
    6d6c:	1f43      	subs	r3, r0, #5
    6d6e:	409d      	lsls	r5, r3
    6d70:	2300      	movs	r3, #0
    6d72:	4276      	negs	r6, r6
    6d74:	1a36      	subs	r6, r6, r0
    6d76:	9301      	str	r3, [sp, #4]
    6d78:	469a      	mov	sl, r3
    6d7a:	e788      	b.n	6c8e <__aeabi_fmul+0x32>
    6d7c:	2580      	movs	r5, #128	; 0x80
    6d7e:	2400      	movs	r4, #0
    6d80:	03ed      	lsls	r5, r5, #15
    6d82:	23ff      	movs	r3, #255	; 0xff
    6d84:	e7b1      	b.n	6cea <__aeabi_fmul+0x8e>
    6d86:	4645      	mov	r5, r8
    6d88:	46cb      	mov	fp, r9
    6d8a:	469a      	mov	sl, r3
    6d8c:	e7a5      	b.n	6cda <__aeabi_fmul+0x7e>
    6d8e:	4645      	mov	r5, r8
    6d90:	4693      	mov	fp, r2
    6d92:	469a      	mov	sl, r3
    6d94:	e7a1      	b.n	6cda <__aeabi_fmul+0x7e>
    6d96:	4643      	mov	r3, r8
    6d98:	042c      	lsls	r4, r5, #16
    6d9a:	0c1b      	lsrs	r3, r3, #16
    6d9c:	469c      	mov	ip, r3
    6d9e:	0c23      	lsrs	r3, r4, #16
    6da0:	4644      	mov	r4, r8
    6da2:	0426      	lsls	r6, r4, #16
    6da4:	1c1c      	adds	r4, r3, #0
    6da6:	0c36      	lsrs	r6, r6, #16
    6da8:	0c2f      	lsrs	r7, r5, #16
    6daa:	4374      	muls	r4, r6
    6dac:	1c35      	adds	r5, r6, #0
    6dae:	4666      	mov	r6, ip
    6db0:	437d      	muls	r5, r7
    6db2:	4373      	muls	r3, r6
    6db4:	4377      	muls	r7, r6
    6db6:	18eb      	adds	r3, r5, r3
    6db8:	0c26      	lsrs	r6, r4, #16
    6dba:	199e      	adds	r6, r3, r6
    6dbc:	42b5      	cmp	r5, r6
    6dbe:	d903      	bls.n	6dc8 <__aeabi_fmul+0x16c>
    6dc0:	2380      	movs	r3, #128	; 0x80
    6dc2:	025b      	lsls	r3, r3, #9
    6dc4:	469c      	mov	ip, r3
    6dc6:	4467      	add	r7, ip
    6dc8:	0424      	lsls	r4, r4, #16
    6dca:	0433      	lsls	r3, r6, #16
    6dcc:	0c24      	lsrs	r4, r4, #16
    6dce:	191b      	adds	r3, r3, r4
    6dd0:	019d      	lsls	r5, r3, #6
    6dd2:	1e6c      	subs	r4, r5, #1
    6dd4:	41a5      	sbcs	r5, r4
    6dd6:	0e9b      	lsrs	r3, r3, #26
    6dd8:	0c36      	lsrs	r6, r6, #16
    6dda:	432b      	orrs	r3, r5
    6ddc:	19bd      	adds	r5, r7, r6
    6dde:	01ad      	lsls	r5, r5, #6
    6de0:	431d      	orrs	r5, r3
    6de2:	012b      	lsls	r3, r5, #4
    6de4:	d504      	bpl.n	6df0 <__aeabi_fmul+0x194>
    6de6:	2301      	movs	r3, #1
    6de8:	0868      	lsrs	r0, r5, #1
    6dea:	401d      	ands	r5, r3
    6dec:	4305      	orrs	r5, r0
    6dee:	1c08      	adds	r0, r1, #0
    6df0:	1c03      	adds	r3, r0, #0
    6df2:	337f      	adds	r3, #127	; 0x7f
    6df4:	2b00      	cmp	r3, #0
    6df6:	dd2c      	ble.n	6e52 <__aeabi_fmul+0x1f6>
    6df8:	0769      	lsls	r1, r5, #29
    6dfa:	d004      	beq.n	6e06 <__aeabi_fmul+0x1aa>
    6dfc:	210f      	movs	r1, #15
    6dfe:	4029      	ands	r1, r5
    6e00:	2904      	cmp	r1, #4
    6e02:	d000      	beq.n	6e06 <__aeabi_fmul+0x1aa>
    6e04:	3504      	adds	r5, #4
    6e06:	0129      	lsls	r1, r5, #4
    6e08:	d503      	bpl.n	6e12 <__aeabi_fmul+0x1b6>
    6e0a:	4b2c      	ldr	r3, [pc, #176]	; (6ebc <__aeabi_fmul+0x260>)
    6e0c:	401d      	ands	r5, r3
    6e0e:	1c03      	adds	r3, r0, #0
    6e10:	3380      	adds	r3, #128	; 0x80
    6e12:	2bfe      	cmp	r3, #254	; 0xfe
    6e14:	dd17      	ble.n	6e46 <__aeabi_fmul+0x1ea>
    6e16:	2401      	movs	r4, #1
    6e18:	23ff      	movs	r3, #255	; 0xff
    6e1a:	4014      	ands	r4, r2
    6e1c:	2500      	movs	r5, #0
    6e1e:	e764      	b.n	6cea <__aeabi_fmul+0x8e>
    6e20:	2080      	movs	r0, #128	; 0x80
    6e22:	03c0      	lsls	r0, r0, #15
    6e24:	4205      	tst	r5, r0
    6e26:	d009      	beq.n	6e3c <__aeabi_fmul+0x1e0>
    6e28:	4643      	mov	r3, r8
    6e2a:	4203      	tst	r3, r0
    6e2c:	d106      	bne.n	6e3c <__aeabi_fmul+0x1e0>
    6e2e:	4645      	mov	r5, r8
    6e30:	4305      	orrs	r5, r0
    6e32:	026d      	lsls	r5, r5, #9
    6e34:	0a6d      	lsrs	r5, r5, #9
    6e36:	464c      	mov	r4, r9
    6e38:	23ff      	movs	r3, #255	; 0xff
    6e3a:	e756      	b.n	6cea <__aeabi_fmul+0x8e>
    6e3c:	4305      	orrs	r5, r0
    6e3e:	026d      	lsls	r5, r5, #9
    6e40:	0a6d      	lsrs	r5, r5, #9
    6e42:	23ff      	movs	r3, #255	; 0xff
    6e44:	e751      	b.n	6cea <__aeabi_fmul+0x8e>
    6e46:	2401      	movs	r4, #1
    6e48:	01ad      	lsls	r5, r5, #6
    6e4a:	0a6d      	lsrs	r5, r5, #9
    6e4c:	b2db      	uxtb	r3, r3
    6e4e:	4014      	ands	r4, r2
    6e50:	e74b      	b.n	6cea <__aeabi_fmul+0x8e>
    6e52:	237e      	movs	r3, #126	; 0x7e
    6e54:	425b      	negs	r3, r3
    6e56:	1a1b      	subs	r3, r3, r0
    6e58:	2b1b      	cmp	r3, #27
    6e5a:	dd07      	ble.n	6e6c <__aeabi_fmul+0x210>
    6e5c:	2401      	movs	r4, #1
    6e5e:	2300      	movs	r3, #0
    6e60:	4014      	ands	r4, r2
    6e62:	2500      	movs	r5, #0
    6e64:	e741      	b.n	6cea <__aeabi_fmul+0x8e>
    6e66:	1c08      	adds	r0, r1, #0
    6e68:	465a      	mov	r2, fp
    6e6a:	e7c1      	b.n	6df0 <__aeabi_fmul+0x194>
    6e6c:	309e      	adds	r0, #158	; 0x9e
    6e6e:	1c29      	adds	r1, r5, #0
    6e70:	4085      	lsls	r5, r0
    6e72:	40d9      	lsrs	r1, r3
    6e74:	1e68      	subs	r0, r5, #1
    6e76:	4185      	sbcs	r5, r0
    6e78:	430d      	orrs	r5, r1
    6e7a:	076b      	lsls	r3, r5, #29
    6e7c:	d004      	beq.n	6e88 <__aeabi_fmul+0x22c>
    6e7e:	230f      	movs	r3, #15
    6e80:	402b      	ands	r3, r5
    6e82:	2b04      	cmp	r3, #4
    6e84:	d000      	beq.n	6e88 <__aeabi_fmul+0x22c>
    6e86:	3504      	adds	r5, #4
    6e88:	016b      	lsls	r3, r5, #5
    6e8a:	d504      	bpl.n	6e96 <__aeabi_fmul+0x23a>
    6e8c:	2401      	movs	r4, #1
    6e8e:	2301      	movs	r3, #1
    6e90:	4014      	ands	r4, r2
    6e92:	2500      	movs	r5, #0
    6e94:	e729      	b.n	6cea <__aeabi_fmul+0x8e>
    6e96:	2401      	movs	r4, #1
    6e98:	01ad      	lsls	r5, r5, #6
    6e9a:	0a6d      	lsrs	r5, r5, #9
    6e9c:	4014      	ands	r4, r2
    6e9e:	2300      	movs	r3, #0
    6ea0:	e723      	b.n	6cea <__aeabi_fmul+0x8e>
    6ea2:	2380      	movs	r3, #128	; 0x80
    6ea4:	03db      	lsls	r3, r3, #15
    6ea6:	431d      	orrs	r5, r3
    6ea8:	2401      	movs	r4, #1
    6eaa:	465b      	mov	r3, fp
    6eac:	026d      	lsls	r5, r5, #9
    6eae:	4023      	ands	r3, r4
    6eb0:	1c1c      	adds	r4, r3, #0
    6eb2:	0a6d      	lsrs	r5, r5, #9
    6eb4:	23ff      	movs	r3, #255	; 0xff
    6eb6:	e718      	b.n	6cea <__aeabi_fmul+0x8e>
    6eb8:	00008a80 	.word	0x00008a80
    6ebc:	f7ffffff 	.word	0xf7ffffff

00006ec0 <__aeabi_fsub>:
    6ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6ec2:	004a      	lsls	r2, r1, #1
    6ec4:	0243      	lsls	r3, r0, #9
    6ec6:	0044      	lsls	r4, r0, #1
    6ec8:	024d      	lsls	r5, r1, #9
    6eca:	0fc0      	lsrs	r0, r0, #31
    6ecc:	0e24      	lsrs	r4, r4, #24
    6ece:	1c06      	adds	r6, r0, #0
    6ed0:	099b      	lsrs	r3, r3, #6
    6ed2:	0e12      	lsrs	r2, r2, #24
    6ed4:	0fc9      	lsrs	r1, r1, #31
    6ed6:	09ad      	lsrs	r5, r5, #6
    6ed8:	2aff      	cmp	r2, #255	; 0xff
    6eda:	d100      	bne.n	6ede <__aeabi_fsub+0x1e>
    6edc:	e075      	b.n	6fca <__aeabi_fsub+0x10a>
    6ede:	2701      	movs	r7, #1
    6ee0:	4079      	eors	r1, r7
    6ee2:	4288      	cmp	r0, r1
    6ee4:	d050      	beq.n	6f88 <__aeabi_fsub+0xc8>
    6ee6:	1aa0      	subs	r0, r4, r2
    6ee8:	2800      	cmp	r0, #0
    6eea:	dc00      	bgt.n	6eee <__aeabi_fsub+0x2e>
    6eec:	e08f      	b.n	700e <__aeabi_fsub+0x14e>
    6eee:	2a00      	cmp	r2, #0
    6ef0:	d11e      	bne.n	6f30 <__aeabi_fsub+0x70>
    6ef2:	2d00      	cmp	r5, #0
    6ef4:	d000      	beq.n	6ef8 <__aeabi_fsub+0x38>
    6ef6:	e075      	b.n	6fe4 <__aeabi_fsub+0x124>
    6ef8:	075a      	lsls	r2, r3, #29
    6efa:	d004      	beq.n	6f06 <__aeabi_fsub+0x46>
    6efc:	220f      	movs	r2, #15
    6efe:	401a      	ands	r2, r3
    6f00:	2a04      	cmp	r2, #4
    6f02:	d000      	beq.n	6f06 <__aeabi_fsub+0x46>
    6f04:	3304      	adds	r3, #4
    6f06:	2280      	movs	r2, #128	; 0x80
    6f08:	2001      	movs	r0, #1
    6f0a:	04d2      	lsls	r2, r2, #19
    6f0c:	401a      	ands	r2, r3
    6f0e:	4030      	ands	r0, r6
    6f10:	2a00      	cmp	r2, #0
    6f12:	d032      	beq.n	6f7a <__aeabi_fsub+0xba>
    6f14:	3401      	adds	r4, #1
    6f16:	2cff      	cmp	r4, #255	; 0xff
    6f18:	d100      	bne.n	6f1c <__aeabi_fsub+0x5c>
    6f1a:	e084      	b.n	7026 <__aeabi_fsub+0x166>
    6f1c:	019b      	lsls	r3, r3, #6
    6f1e:	0a5b      	lsrs	r3, r3, #9
    6f20:	b2e4      	uxtb	r4, r4
    6f22:	025b      	lsls	r3, r3, #9
    6f24:	05e4      	lsls	r4, r4, #23
    6f26:	0a5b      	lsrs	r3, r3, #9
    6f28:	4323      	orrs	r3, r4
    6f2a:	07c0      	lsls	r0, r0, #31
    6f2c:	4318      	orrs	r0, r3
    6f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6f30:	2cff      	cmp	r4, #255	; 0xff
    6f32:	d0e1      	beq.n	6ef8 <__aeabi_fsub+0x38>
    6f34:	2280      	movs	r2, #128	; 0x80
    6f36:	04d2      	lsls	r2, r2, #19
    6f38:	4315      	orrs	r5, r2
    6f3a:	281b      	cmp	r0, #27
    6f3c:	dd7a      	ble.n	7034 <__aeabi_fsub+0x174>
    6f3e:	2501      	movs	r5, #1
    6f40:	1b5b      	subs	r3, r3, r5
    6f42:	015a      	lsls	r2, r3, #5
    6f44:	d55d      	bpl.n	7002 <__aeabi_fsub+0x142>
    6f46:	019b      	lsls	r3, r3, #6
    6f48:	099f      	lsrs	r7, r3, #6
    6f4a:	1c38      	adds	r0, r7, #0
    6f4c:	f7ff fafc 	bl	6548 <__clzsi2>
    6f50:	3805      	subs	r0, #5
    6f52:	4087      	lsls	r7, r0
    6f54:	4284      	cmp	r4, r0
    6f56:	dc69      	bgt.n	702c <__aeabi_fsub+0x16c>
    6f58:	1b00      	subs	r0, r0, r4
    6f5a:	241f      	movs	r4, #31
    6f5c:	1c3a      	adds	r2, r7, #0
    6f5e:	1c43      	adds	r3, r0, #1
    6f60:	1a20      	subs	r0, r4, r0
    6f62:	40da      	lsrs	r2, r3
    6f64:	4087      	lsls	r7, r0
    6f66:	1c13      	adds	r3, r2, #0
    6f68:	1e7c      	subs	r4, r7, #1
    6f6a:	41a7      	sbcs	r7, r4
    6f6c:	2400      	movs	r4, #0
    6f6e:	433b      	orrs	r3, r7
    6f70:	e7c2      	b.n	6ef8 <__aeabi_fsub+0x38>
    6f72:	1e13      	subs	r3, r2, #0
    6f74:	d145      	bne.n	7002 <__aeabi_fsub+0x142>
    6f76:	2300      	movs	r3, #0
    6f78:	2000      	movs	r0, #0
    6f7a:	08db      	lsrs	r3, r3, #3
    6f7c:	2cff      	cmp	r4, #255	; 0xff
    6f7e:	d028      	beq.n	6fd2 <__aeabi_fsub+0x112>
    6f80:	025b      	lsls	r3, r3, #9
    6f82:	0a5b      	lsrs	r3, r3, #9
    6f84:	b2e4      	uxtb	r4, r4
    6f86:	e7cc      	b.n	6f22 <__aeabi_fsub+0x62>
    6f88:	1aa1      	subs	r1, r4, r2
    6f8a:	2900      	cmp	r1, #0
    6f8c:	dd5b      	ble.n	7046 <__aeabi_fsub+0x186>
    6f8e:	2a00      	cmp	r2, #0
    6f90:	d02e      	beq.n	6ff0 <__aeabi_fsub+0x130>
    6f92:	2cff      	cmp	r4, #255	; 0xff
    6f94:	d0b0      	beq.n	6ef8 <__aeabi_fsub+0x38>
    6f96:	2280      	movs	r2, #128	; 0x80
    6f98:	04d2      	lsls	r2, r2, #19
    6f9a:	4315      	orrs	r5, r2
    6f9c:	291b      	cmp	r1, #27
    6f9e:	dc74      	bgt.n	708a <__aeabi_fsub+0x1ca>
    6fa0:	1c2f      	adds	r7, r5, #0
    6fa2:	2220      	movs	r2, #32
    6fa4:	40cf      	lsrs	r7, r1
    6fa6:	1a51      	subs	r1, r2, r1
    6fa8:	408d      	lsls	r5, r1
    6faa:	1e69      	subs	r1, r5, #1
    6fac:	418d      	sbcs	r5, r1
    6fae:	433d      	orrs	r5, r7
    6fb0:	195b      	adds	r3, r3, r5
    6fb2:	015a      	lsls	r2, r3, #5
    6fb4:	d525      	bpl.n	7002 <__aeabi_fsub+0x142>
    6fb6:	3401      	adds	r4, #1
    6fb8:	2cff      	cmp	r4, #255	; 0xff
    6fba:	d074      	beq.n	70a6 <__aeabi_fsub+0x1e6>
    6fbc:	2101      	movs	r1, #1
    6fbe:	4a7e      	ldr	r2, [pc, #504]	; (71b8 <__aeabi_fsub+0x2f8>)
    6fc0:	4019      	ands	r1, r3
    6fc2:	4013      	ands	r3, r2
    6fc4:	085b      	lsrs	r3, r3, #1
    6fc6:	430b      	orrs	r3, r1
    6fc8:	e796      	b.n	6ef8 <__aeabi_fsub+0x38>
    6fca:	2d00      	cmp	r5, #0
    6fcc:	d000      	beq.n	6fd0 <__aeabi_fsub+0x110>
    6fce:	e788      	b.n	6ee2 <__aeabi_fsub+0x22>
    6fd0:	e785      	b.n	6ede <__aeabi_fsub+0x1e>
    6fd2:	2b00      	cmp	r3, #0
    6fd4:	d027      	beq.n	7026 <__aeabi_fsub+0x166>
    6fd6:	2280      	movs	r2, #128	; 0x80
    6fd8:	03d2      	lsls	r2, r2, #15
    6fda:	4313      	orrs	r3, r2
    6fdc:	025b      	lsls	r3, r3, #9
    6fde:	0a5b      	lsrs	r3, r3, #9
    6fe0:	24ff      	movs	r4, #255	; 0xff
    6fe2:	e79e      	b.n	6f22 <__aeabi_fsub+0x62>
    6fe4:	3801      	subs	r0, #1
    6fe6:	2800      	cmp	r0, #0
    6fe8:	d0aa      	beq.n	6f40 <__aeabi_fsub+0x80>
    6fea:	2cff      	cmp	r4, #255	; 0xff
    6fec:	d1a5      	bne.n	6f3a <__aeabi_fsub+0x7a>
    6fee:	e783      	b.n	6ef8 <__aeabi_fsub+0x38>
    6ff0:	2d00      	cmp	r5, #0
    6ff2:	d100      	bne.n	6ff6 <__aeabi_fsub+0x136>
    6ff4:	e780      	b.n	6ef8 <__aeabi_fsub+0x38>
    6ff6:	3901      	subs	r1, #1
    6ff8:	2900      	cmp	r1, #0
    6ffa:	d0d9      	beq.n	6fb0 <__aeabi_fsub+0xf0>
    6ffc:	2cff      	cmp	r4, #255	; 0xff
    6ffe:	d1cd      	bne.n	6f9c <__aeabi_fsub+0xdc>
    7000:	e77a      	b.n	6ef8 <__aeabi_fsub+0x38>
    7002:	075a      	lsls	r2, r3, #29
    7004:	d000      	beq.n	7008 <__aeabi_fsub+0x148>
    7006:	e779      	b.n	6efc <__aeabi_fsub+0x3c>
    7008:	2001      	movs	r0, #1
    700a:	4030      	ands	r0, r6
    700c:	e7b5      	b.n	6f7a <__aeabi_fsub+0xba>
    700e:	2800      	cmp	r0, #0
    7010:	d125      	bne.n	705e <__aeabi_fsub+0x19e>
    7012:	1c62      	adds	r2, r4, #1
    7014:	b2d2      	uxtb	r2, r2
    7016:	2a01      	cmp	r2, #1
    7018:	dd55      	ble.n	70c6 <__aeabi_fsub+0x206>
    701a:	1b5f      	subs	r7, r3, r5
    701c:	017a      	lsls	r2, r7, #5
    701e:	d52d      	bpl.n	707c <__aeabi_fsub+0x1bc>
    7020:	1aef      	subs	r7, r5, r3
    7022:	1c0e      	adds	r6, r1, #0
    7024:	e791      	b.n	6f4a <__aeabi_fsub+0x8a>
    7026:	24ff      	movs	r4, #255	; 0xff
    7028:	2300      	movs	r3, #0
    702a:	e77a      	b.n	6f22 <__aeabi_fsub+0x62>
    702c:	4b62      	ldr	r3, [pc, #392]	; (71b8 <__aeabi_fsub+0x2f8>)
    702e:	1a24      	subs	r4, r4, r0
    7030:	403b      	ands	r3, r7
    7032:	e761      	b.n	6ef8 <__aeabi_fsub+0x38>
    7034:	1c29      	adds	r1, r5, #0
    7036:	2220      	movs	r2, #32
    7038:	40c1      	lsrs	r1, r0
    703a:	1a10      	subs	r0, r2, r0
    703c:	4085      	lsls	r5, r0
    703e:	1e68      	subs	r0, r5, #1
    7040:	4185      	sbcs	r5, r0
    7042:	430d      	orrs	r5, r1
    7044:	e77c      	b.n	6f40 <__aeabi_fsub+0x80>
    7046:	2900      	cmp	r1, #0
    7048:	d146      	bne.n	70d8 <__aeabi_fsub+0x218>
    704a:	1c62      	adds	r2, r4, #1
    704c:	b2d1      	uxtb	r1, r2
    704e:	2901      	cmp	r1, #1
    7050:	dd2b      	ble.n	70aa <__aeabi_fsub+0x1ea>
    7052:	2aff      	cmp	r2, #255	; 0xff
    7054:	d026      	beq.n	70a4 <__aeabi_fsub+0x1e4>
    7056:	18eb      	adds	r3, r5, r3
    7058:	085b      	lsrs	r3, r3, #1
    705a:	1c14      	adds	r4, r2, #0
    705c:	e74c      	b.n	6ef8 <__aeabi_fsub+0x38>
    705e:	2c00      	cmp	r4, #0
    7060:	d015      	beq.n	708e <__aeabi_fsub+0x1ce>
    7062:	2aff      	cmp	r2, #255	; 0xff
    7064:	d01a      	beq.n	709c <__aeabi_fsub+0x1dc>
    7066:	2480      	movs	r4, #128	; 0x80
    7068:	04e4      	lsls	r4, r4, #19
    706a:	4240      	negs	r0, r0
    706c:	4323      	orrs	r3, r4
    706e:	281b      	cmp	r0, #27
    7070:	dd4d      	ble.n	710e <__aeabi_fsub+0x24e>
    7072:	2301      	movs	r3, #1
    7074:	1aeb      	subs	r3, r5, r3
    7076:	1c14      	adds	r4, r2, #0
    7078:	1c0e      	adds	r6, r1, #0
    707a:	e762      	b.n	6f42 <__aeabi_fsub+0x82>
    707c:	2f00      	cmp	r7, #0
    707e:	d000      	beq.n	7082 <__aeabi_fsub+0x1c2>
    7080:	e763      	b.n	6f4a <__aeabi_fsub+0x8a>
    7082:	2300      	movs	r3, #0
    7084:	2000      	movs	r0, #0
    7086:	2400      	movs	r4, #0
    7088:	e777      	b.n	6f7a <__aeabi_fsub+0xba>
    708a:	2501      	movs	r5, #1
    708c:	e790      	b.n	6fb0 <__aeabi_fsub+0xf0>
    708e:	2b00      	cmp	r3, #0
    7090:	d039      	beq.n	7106 <__aeabi_fsub+0x246>
    7092:	43c0      	mvns	r0, r0
    7094:	2800      	cmp	r0, #0
    7096:	d0ed      	beq.n	7074 <__aeabi_fsub+0x1b4>
    7098:	2aff      	cmp	r2, #255	; 0xff
    709a:	d1e8      	bne.n	706e <__aeabi_fsub+0x1ae>
    709c:	1c2b      	adds	r3, r5, #0
    709e:	24ff      	movs	r4, #255	; 0xff
    70a0:	1c0e      	adds	r6, r1, #0
    70a2:	e729      	b.n	6ef8 <__aeabi_fsub+0x38>
    70a4:	24ff      	movs	r4, #255	; 0xff
    70a6:	2300      	movs	r3, #0
    70a8:	e767      	b.n	6f7a <__aeabi_fsub+0xba>
    70aa:	2c00      	cmp	r4, #0
    70ac:	d15a      	bne.n	7164 <__aeabi_fsub+0x2a4>
    70ae:	2b00      	cmp	r3, #0
    70b0:	d07f      	beq.n	71b2 <__aeabi_fsub+0x2f2>
    70b2:	2d00      	cmp	r5, #0
    70b4:	d100      	bne.n	70b8 <__aeabi_fsub+0x1f8>
    70b6:	e71f      	b.n	6ef8 <__aeabi_fsub+0x38>
    70b8:	195b      	adds	r3, r3, r5
    70ba:	015a      	lsls	r2, r3, #5
    70bc:	d5a1      	bpl.n	7002 <__aeabi_fsub+0x142>
    70be:	4a3e      	ldr	r2, [pc, #248]	; (71b8 <__aeabi_fsub+0x2f8>)
    70c0:	3401      	adds	r4, #1
    70c2:	4013      	ands	r3, r2
    70c4:	e718      	b.n	6ef8 <__aeabi_fsub+0x38>
    70c6:	2c00      	cmp	r4, #0
    70c8:	d115      	bne.n	70f6 <__aeabi_fsub+0x236>
    70ca:	2b00      	cmp	r3, #0
    70cc:	d12f      	bne.n	712e <__aeabi_fsub+0x26e>
    70ce:	2d00      	cmp	r5, #0
    70d0:	d05e      	beq.n	7190 <__aeabi_fsub+0x2d0>
    70d2:	1c2b      	adds	r3, r5, #0
    70d4:	1c0e      	adds	r6, r1, #0
    70d6:	e70f      	b.n	6ef8 <__aeabi_fsub+0x38>
    70d8:	2c00      	cmp	r4, #0
    70da:	d121      	bne.n	7120 <__aeabi_fsub+0x260>
    70dc:	2b00      	cmp	r3, #0
    70de:	d054      	beq.n	718a <__aeabi_fsub+0x2ca>
    70e0:	43c9      	mvns	r1, r1
    70e2:	2900      	cmp	r1, #0
    70e4:	d004      	beq.n	70f0 <__aeabi_fsub+0x230>
    70e6:	2aff      	cmp	r2, #255	; 0xff
    70e8:	d04c      	beq.n	7184 <__aeabi_fsub+0x2c4>
    70ea:	291b      	cmp	r1, #27
    70ec:	dd58      	ble.n	71a0 <__aeabi_fsub+0x2e0>
    70ee:	2301      	movs	r3, #1
    70f0:	195b      	adds	r3, r3, r5
    70f2:	1c14      	adds	r4, r2, #0
    70f4:	e75d      	b.n	6fb2 <__aeabi_fsub+0xf2>
    70f6:	2b00      	cmp	r3, #0
    70f8:	d123      	bne.n	7142 <__aeabi_fsub+0x282>
    70fa:	2d00      	cmp	r5, #0
    70fc:	d04b      	beq.n	7196 <__aeabi_fsub+0x2d6>
    70fe:	1c2b      	adds	r3, r5, #0
    7100:	1c0e      	adds	r6, r1, #0
    7102:	24ff      	movs	r4, #255	; 0xff
    7104:	e6f8      	b.n	6ef8 <__aeabi_fsub+0x38>
    7106:	1c2b      	adds	r3, r5, #0
    7108:	1c14      	adds	r4, r2, #0
    710a:	1c0e      	adds	r6, r1, #0
    710c:	e6f4      	b.n	6ef8 <__aeabi_fsub+0x38>
    710e:	1c1e      	adds	r6, r3, #0
    7110:	2420      	movs	r4, #32
    7112:	40c6      	lsrs	r6, r0
    7114:	1a20      	subs	r0, r4, r0
    7116:	4083      	lsls	r3, r0
    7118:	1e58      	subs	r0, r3, #1
    711a:	4183      	sbcs	r3, r0
    711c:	4333      	orrs	r3, r6
    711e:	e7a9      	b.n	7074 <__aeabi_fsub+0x1b4>
    7120:	2aff      	cmp	r2, #255	; 0xff
    7122:	d02f      	beq.n	7184 <__aeabi_fsub+0x2c4>
    7124:	2480      	movs	r4, #128	; 0x80
    7126:	04e4      	lsls	r4, r4, #19
    7128:	4249      	negs	r1, r1
    712a:	4323      	orrs	r3, r4
    712c:	e7dd      	b.n	70ea <__aeabi_fsub+0x22a>
    712e:	2d00      	cmp	r5, #0
    7130:	d100      	bne.n	7134 <__aeabi_fsub+0x274>
    7132:	e6e1      	b.n	6ef8 <__aeabi_fsub+0x38>
    7134:	1b5a      	subs	r2, r3, r5
    7136:	0150      	lsls	r0, r2, #5
    7138:	d400      	bmi.n	713c <__aeabi_fsub+0x27c>
    713a:	e71a      	b.n	6f72 <__aeabi_fsub+0xb2>
    713c:	1aeb      	subs	r3, r5, r3
    713e:	1c0e      	adds	r6, r1, #0
    7140:	e6da      	b.n	6ef8 <__aeabi_fsub+0x38>
    7142:	24ff      	movs	r4, #255	; 0xff
    7144:	2d00      	cmp	r5, #0
    7146:	d100      	bne.n	714a <__aeabi_fsub+0x28a>
    7148:	e6d6      	b.n	6ef8 <__aeabi_fsub+0x38>
    714a:	2280      	movs	r2, #128	; 0x80
    714c:	08db      	lsrs	r3, r3, #3
    714e:	03d2      	lsls	r2, r2, #15
    7150:	4213      	tst	r3, r2
    7152:	d004      	beq.n	715e <__aeabi_fsub+0x29e>
    7154:	08ed      	lsrs	r5, r5, #3
    7156:	4215      	tst	r5, r2
    7158:	d101      	bne.n	715e <__aeabi_fsub+0x29e>
    715a:	1c2b      	adds	r3, r5, #0
    715c:	1c0e      	adds	r6, r1, #0
    715e:	00db      	lsls	r3, r3, #3
    7160:	24ff      	movs	r4, #255	; 0xff
    7162:	e6c9      	b.n	6ef8 <__aeabi_fsub+0x38>
    7164:	2b00      	cmp	r3, #0
    7166:	d00d      	beq.n	7184 <__aeabi_fsub+0x2c4>
    7168:	24ff      	movs	r4, #255	; 0xff
    716a:	2d00      	cmp	r5, #0
    716c:	d100      	bne.n	7170 <__aeabi_fsub+0x2b0>
    716e:	e6c3      	b.n	6ef8 <__aeabi_fsub+0x38>
    7170:	2280      	movs	r2, #128	; 0x80
    7172:	08db      	lsrs	r3, r3, #3
    7174:	03d2      	lsls	r2, r2, #15
    7176:	4213      	tst	r3, r2
    7178:	d0f1      	beq.n	715e <__aeabi_fsub+0x29e>
    717a:	08ed      	lsrs	r5, r5, #3
    717c:	4215      	tst	r5, r2
    717e:	d1ee      	bne.n	715e <__aeabi_fsub+0x29e>
    7180:	1c2b      	adds	r3, r5, #0
    7182:	e7ec      	b.n	715e <__aeabi_fsub+0x29e>
    7184:	1c2b      	adds	r3, r5, #0
    7186:	24ff      	movs	r4, #255	; 0xff
    7188:	e6b6      	b.n	6ef8 <__aeabi_fsub+0x38>
    718a:	1c2b      	adds	r3, r5, #0
    718c:	1c14      	adds	r4, r2, #0
    718e:	e6b3      	b.n	6ef8 <__aeabi_fsub+0x38>
    7190:	1c23      	adds	r3, r4, #0
    7192:	2000      	movs	r0, #0
    7194:	e6f1      	b.n	6f7a <__aeabi_fsub+0xba>
    7196:	2380      	movs	r3, #128	; 0x80
    7198:	2000      	movs	r0, #0
    719a:	049b      	lsls	r3, r3, #18
    719c:	24ff      	movs	r4, #255	; 0xff
    719e:	e6ec      	b.n	6f7a <__aeabi_fsub+0xba>
    71a0:	1c1f      	adds	r7, r3, #0
    71a2:	2420      	movs	r4, #32
    71a4:	40cf      	lsrs	r7, r1
    71a6:	1a61      	subs	r1, r4, r1
    71a8:	408b      	lsls	r3, r1
    71aa:	1e59      	subs	r1, r3, #1
    71ac:	418b      	sbcs	r3, r1
    71ae:	433b      	orrs	r3, r7
    71b0:	e79e      	b.n	70f0 <__aeabi_fsub+0x230>
    71b2:	1c2b      	adds	r3, r5, #0
    71b4:	e6a0      	b.n	6ef8 <__aeabi_fsub+0x38>
    71b6:	46c0      	nop			; (mov r8, r8)
    71b8:	fbffffff 	.word	0xfbffffff

000071bc <__aeabi_f2iz>:
    71bc:	0242      	lsls	r2, r0, #9
    71be:	0a51      	lsrs	r1, r2, #9
    71c0:	0042      	lsls	r2, r0, #1
    71c2:	0fc3      	lsrs	r3, r0, #31
    71c4:	0e12      	lsrs	r2, r2, #24
    71c6:	2000      	movs	r0, #0
    71c8:	2a7e      	cmp	r2, #126	; 0x7e
    71ca:	dd0d      	ble.n	71e8 <__aeabi_f2iz+0x2c>
    71cc:	2a9d      	cmp	r2, #157	; 0x9d
    71ce:	dc0c      	bgt.n	71ea <__aeabi_f2iz+0x2e>
    71d0:	2080      	movs	r0, #128	; 0x80
    71d2:	0400      	lsls	r0, r0, #16
    71d4:	4301      	orrs	r1, r0
    71d6:	2a95      	cmp	r2, #149	; 0x95
    71d8:	dc0a      	bgt.n	71f0 <__aeabi_f2iz+0x34>
    71da:	2096      	movs	r0, #150	; 0x96
    71dc:	1a82      	subs	r2, r0, r2
    71de:	40d1      	lsrs	r1, r2
    71e0:	1c0a      	adds	r2, r1, #0
    71e2:	4258      	negs	r0, r3
    71e4:	4042      	eors	r2, r0
    71e6:	18d0      	adds	r0, r2, r3
    71e8:	4770      	bx	lr
    71ea:	4a03      	ldr	r2, [pc, #12]	; (71f8 <__aeabi_f2iz+0x3c>)
    71ec:	1898      	adds	r0, r3, r2
    71ee:	e7fb      	b.n	71e8 <__aeabi_f2iz+0x2c>
    71f0:	3a96      	subs	r2, #150	; 0x96
    71f2:	4091      	lsls	r1, r2
    71f4:	1c0a      	adds	r2, r1, #0
    71f6:	e7f4      	b.n	71e2 <__aeabi_f2iz+0x26>
    71f8:	7fffffff 	.word	0x7fffffff

000071fc <__aeabi_i2f>:
    71fc:	b570      	push	{r4, r5, r6, lr}
    71fe:	1e04      	subs	r4, r0, #0
    7200:	d039      	beq.n	7276 <__aeabi_i2f+0x7a>
    7202:	0fc5      	lsrs	r5, r0, #31
    7204:	d000      	beq.n	7208 <__aeabi_i2f+0xc>
    7206:	4244      	negs	r4, r0
    7208:	1c20      	adds	r0, r4, #0
    720a:	f7ff f99d 	bl	6548 <__clzsi2>
    720e:	239e      	movs	r3, #158	; 0x9e
    7210:	1c26      	adds	r6, r4, #0
    7212:	1a1b      	subs	r3, r3, r0
    7214:	2b96      	cmp	r3, #150	; 0x96
    7216:	dc07      	bgt.n	7228 <__aeabi_i2f+0x2c>
    7218:	2808      	cmp	r0, #8
    721a:	dd01      	ble.n	7220 <__aeabi_i2f+0x24>
    721c:	3808      	subs	r0, #8
    721e:	4084      	lsls	r4, r0
    7220:	0264      	lsls	r4, r4, #9
    7222:	0a64      	lsrs	r4, r4, #9
    7224:	b2d8      	uxtb	r0, r3
    7226:	e01e      	b.n	7266 <__aeabi_i2f+0x6a>
    7228:	2b99      	cmp	r3, #153	; 0x99
    722a:	dd0a      	ble.n	7242 <__aeabi_i2f+0x46>
    722c:	2205      	movs	r2, #5
    722e:	1c21      	adds	r1, r4, #0
    7230:	1a12      	subs	r2, r2, r0
    7232:	40d1      	lsrs	r1, r2
    7234:	1c0a      	adds	r2, r1, #0
    7236:	1c01      	adds	r1, r0, #0
    7238:	311b      	adds	r1, #27
    723a:	408e      	lsls	r6, r1
    723c:	1e71      	subs	r1, r6, #1
    723e:	418e      	sbcs	r6, r1
    7240:	4316      	orrs	r6, r2
    7242:	2805      	cmp	r0, #5
    7244:	dd01      	ble.n	724a <__aeabi_i2f+0x4e>
    7246:	1f42      	subs	r2, r0, #5
    7248:	4096      	lsls	r6, r2
    724a:	4c0f      	ldr	r4, [pc, #60]	; (7288 <__aeabi_i2f+0x8c>)
    724c:	4034      	ands	r4, r6
    724e:	0772      	lsls	r2, r6, #29
    7250:	d004      	beq.n	725c <__aeabi_i2f+0x60>
    7252:	220f      	movs	r2, #15
    7254:	4016      	ands	r6, r2
    7256:	2e04      	cmp	r6, #4
    7258:	d000      	beq.n	725c <__aeabi_i2f+0x60>
    725a:	3404      	adds	r4, #4
    725c:	0162      	lsls	r2, r4, #5
    725e:	d40e      	bmi.n	727e <__aeabi_i2f+0x82>
    7260:	01a4      	lsls	r4, r4, #6
    7262:	0a64      	lsrs	r4, r4, #9
    7264:	b2d8      	uxtb	r0, r3
    7266:	0264      	lsls	r4, r4, #9
    7268:	05c0      	lsls	r0, r0, #23
    726a:	0a64      	lsrs	r4, r4, #9
    726c:	07ed      	lsls	r5, r5, #31
    726e:	4304      	orrs	r4, r0
    7270:	432c      	orrs	r4, r5
    7272:	1c20      	adds	r0, r4, #0
    7274:	bd70      	pop	{r4, r5, r6, pc}
    7276:	2500      	movs	r5, #0
    7278:	2000      	movs	r0, #0
    727a:	2400      	movs	r4, #0
    727c:	e7f3      	b.n	7266 <__aeabi_i2f+0x6a>
    727e:	4b02      	ldr	r3, [pc, #8]	; (7288 <__aeabi_i2f+0x8c>)
    7280:	401c      	ands	r4, r3
    7282:	239f      	movs	r3, #159	; 0x9f
    7284:	1a1b      	subs	r3, r3, r0
    7286:	e7eb      	b.n	7260 <__aeabi_i2f+0x64>
    7288:	fbffffff 	.word	0xfbffffff

0000728c <__aeabi_ui2f>:
    728c:	b510      	push	{r4, lr}
    728e:	1e04      	subs	r4, r0, #0
    7290:	d035      	beq.n	72fe <__aeabi_ui2f+0x72>
    7292:	f7ff f959 	bl	6548 <__clzsi2>
    7296:	219e      	movs	r1, #158	; 0x9e
    7298:	1a09      	subs	r1, r1, r0
    729a:	2996      	cmp	r1, #150	; 0x96
    729c:	dc09      	bgt.n	72b2 <__aeabi_ui2f+0x26>
    729e:	2808      	cmp	r0, #8
    72a0:	dd30      	ble.n	7304 <__aeabi_ui2f+0x78>
    72a2:	1c02      	adds	r2, r0, #0
    72a4:	1c23      	adds	r3, r4, #0
    72a6:	3a08      	subs	r2, #8
    72a8:	4093      	lsls	r3, r2
    72aa:	025b      	lsls	r3, r3, #9
    72ac:	0a5b      	lsrs	r3, r3, #9
    72ae:	b2c8      	uxtb	r0, r1
    72b0:	e020      	b.n	72f4 <__aeabi_ui2f+0x68>
    72b2:	2999      	cmp	r1, #153	; 0x99
    72b4:	dd0c      	ble.n	72d0 <__aeabi_ui2f+0x44>
    72b6:	2205      	movs	r2, #5
    72b8:	1c23      	adds	r3, r4, #0
    72ba:	1a12      	subs	r2, r2, r0
    72bc:	40d3      	lsrs	r3, r2
    72be:	1c1a      	adds	r2, r3, #0
    72c0:	1c03      	adds	r3, r0, #0
    72c2:	331b      	adds	r3, #27
    72c4:	409c      	lsls	r4, r3
    72c6:	1c23      	adds	r3, r4, #0
    72c8:	1e5c      	subs	r4, r3, #1
    72ca:	41a3      	sbcs	r3, r4
    72cc:	4313      	orrs	r3, r2
    72ce:	1c1c      	adds	r4, r3, #0
    72d0:	2805      	cmp	r0, #5
    72d2:	dd01      	ble.n	72d8 <__aeabi_ui2f+0x4c>
    72d4:	1f43      	subs	r3, r0, #5
    72d6:	409c      	lsls	r4, r3
    72d8:	4b0f      	ldr	r3, [pc, #60]	; (7318 <__aeabi_ui2f+0x8c>)
    72da:	4023      	ands	r3, r4
    72dc:	0762      	lsls	r2, r4, #29
    72de:	d004      	beq.n	72ea <__aeabi_ui2f+0x5e>
    72e0:	220f      	movs	r2, #15
    72e2:	4014      	ands	r4, r2
    72e4:	2c04      	cmp	r4, #4
    72e6:	d000      	beq.n	72ea <__aeabi_ui2f+0x5e>
    72e8:	3304      	adds	r3, #4
    72ea:	015a      	lsls	r2, r3, #5
    72ec:	d40e      	bmi.n	730c <__aeabi_ui2f+0x80>
    72ee:	019b      	lsls	r3, r3, #6
    72f0:	0a5b      	lsrs	r3, r3, #9
    72f2:	b2c8      	uxtb	r0, r1
    72f4:	025b      	lsls	r3, r3, #9
    72f6:	0a5b      	lsrs	r3, r3, #9
    72f8:	05c0      	lsls	r0, r0, #23
    72fa:	4318      	orrs	r0, r3
    72fc:	bd10      	pop	{r4, pc}
    72fe:	2000      	movs	r0, #0
    7300:	2300      	movs	r3, #0
    7302:	e7f7      	b.n	72f4 <__aeabi_ui2f+0x68>
    7304:	0263      	lsls	r3, r4, #9
    7306:	0a5b      	lsrs	r3, r3, #9
    7308:	b2c8      	uxtb	r0, r1
    730a:	e7f3      	b.n	72f4 <__aeabi_ui2f+0x68>
    730c:	219f      	movs	r1, #159	; 0x9f
    730e:	4a02      	ldr	r2, [pc, #8]	; (7318 <__aeabi_ui2f+0x8c>)
    7310:	1a09      	subs	r1, r1, r0
    7312:	4013      	ands	r3, r2
    7314:	e7eb      	b.n	72ee <__aeabi_ui2f+0x62>
    7316:	46c0      	nop			; (mov r8, r8)
    7318:	fbffffff 	.word	0xfbffffff

0000731c <__aeabi_ddiv>:
    731c:	b5f0      	push	{r4, r5, r6, r7, lr}
    731e:	465f      	mov	r7, fp
    7320:	4656      	mov	r6, sl
    7322:	464d      	mov	r5, r9
    7324:	4644      	mov	r4, r8
    7326:	b4f0      	push	{r4, r5, r6, r7}
    7328:	030f      	lsls	r7, r1, #12
    732a:	b087      	sub	sp, #28
    732c:	4698      	mov	r8, r3
    732e:	004d      	lsls	r5, r1, #1
    7330:	0b3b      	lsrs	r3, r7, #12
    7332:	0fcc      	lsrs	r4, r1, #31
    7334:	1c06      	adds	r6, r0, #0
    7336:	4692      	mov	sl, r2
    7338:	4681      	mov	r9, r0
    733a:	469b      	mov	fp, r3
    733c:	0d6d      	lsrs	r5, r5, #21
    733e:	9401      	str	r4, [sp, #4]
    7340:	d06b      	beq.n	741a <__aeabi_ddiv+0xfe>
    7342:	4b66      	ldr	r3, [pc, #408]	; (74dc <__aeabi_ddiv+0x1c0>)
    7344:	429d      	cmp	r5, r3
    7346:	d035      	beq.n	73b4 <__aeabi_ddiv+0x98>
    7348:	2780      	movs	r7, #128	; 0x80
    734a:	465b      	mov	r3, fp
    734c:	037f      	lsls	r7, r7, #13
    734e:	431f      	orrs	r7, r3
    7350:	00f3      	lsls	r3, r6, #3
    7352:	4699      	mov	r9, r3
    7354:	4b62      	ldr	r3, [pc, #392]	; (74e0 <__aeabi_ddiv+0x1c4>)
    7356:	00ff      	lsls	r7, r7, #3
    7358:	0f40      	lsrs	r0, r0, #29
    735a:	469c      	mov	ip, r3
    735c:	4307      	orrs	r7, r0
    735e:	2300      	movs	r3, #0
    7360:	46bb      	mov	fp, r7
    7362:	2600      	movs	r6, #0
    7364:	4465      	add	r5, ip
    7366:	9300      	str	r3, [sp, #0]
    7368:	4642      	mov	r2, r8
    736a:	0317      	lsls	r7, r2, #12
    736c:	0050      	lsls	r0, r2, #1
    736e:	0fd2      	lsrs	r2, r2, #31
    7370:	4653      	mov	r3, sl
    7372:	0b3f      	lsrs	r7, r7, #12
    7374:	0d40      	lsrs	r0, r0, #21
    7376:	4690      	mov	r8, r2
    7378:	d100      	bne.n	737c <__aeabi_ddiv+0x60>
    737a:	e072      	b.n	7462 <__aeabi_ddiv+0x146>
    737c:	4a57      	ldr	r2, [pc, #348]	; (74dc <__aeabi_ddiv+0x1c0>)
    737e:	4290      	cmp	r0, r2
    7380:	d067      	beq.n	7452 <__aeabi_ddiv+0x136>
    7382:	2380      	movs	r3, #128	; 0x80
    7384:	035b      	lsls	r3, r3, #13
    7386:	431f      	orrs	r7, r3
    7388:	4653      	mov	r3, sl
    738a:	4a55      	ldr	r2, [pc, #340]	; (74e0 <__aeabi_ddiv+0x1c4>)
    738c:	0f5b      	lsrs	r3, r3, #29
    738e:	00ff      	lsls	r7, r7, #3
    7390:	431f      	orrs	r7, r3
    7392:	4694      	mov	ip, r2
    7394:	4653      	mov	r3, sl
    7396:	2100      	movs	r1, #0
    7398:	00db      	lsls	r3, r3, #3
    739a:	4460      	add	r0, ip
    739c:	4642      	mov	r2, r8
    739e:	4062      	eors	r2, r4
    73a0:	4692      	mov	sl, r2
    73a2:	1a2d      	subs	r5, r5, r0
    73a4:	430e      	orrs	r6, r1
    73a6:	2e0f      	cmp	r6, #15
    73a8:	d900      	bls.n	73ac <__aeabi_ddiv+0x90>
    73aa:	e0a1      	b.n	74f0 <__aeabi_ddiv+0x1d4>
    73ac:	484d      	ldr	r0, [pc, #308]	; (74e4 <__aeabi_ddiv+0x1c8>)
    73ae:	00b6      	lsls	r6, r6, #2
    73b0:	5980      	ldr	r0, [r0, r6]
    73b2:	4687      	mov	pc, r0
    73b4:	465b      	mov	r3, fp
    73b6:	431e      	orrs	r6, r3
    73b8:	d000      	beq.n	73bc <__aeabi_ddiv+0xa0>
    73ba:	e076      	b.n	74aa <__aeabi_ddiv+0x18e>
    73bc:	2300      	movs	r3, #0
    73be:	469b      	mov	fp, r3
    73c0:	4699      	mov	r9, r3
    73c2:	3302      	adds	r3, #2
    73c4:	2608      	movs	r6, #8
    73c6:	9300      	str	r3, [sp, #0]
    73c8:	e7ce      	b.n	7368 <__aeabi_ddiv+0x4c>
    73ca:	4699      	mov	r9, r3
    73cc:	4643      	mov	r3, r8
    73ce:	46bb      	mov	fp, r7
    73d0:	9301      	str	r3, [sp, #4]
    73d2:	9100      	str	r1, [sp, #0]
    73d4:	9b00      	ldr	r3, [sp, #0]
    73d6:	2b02      	cmp	r3, #2
    73d8:	d16b      	bne.n	74b2 <__aeabi_ddiv+0x196>
    73da:	9b01      	ldr	r3, [sp, #4]
    73dc:	469a      	mov	sl, r3
    73de:	2100      	movs	r1, #0
    73e0:	4653      	mov	r3, sl
    73e2:	2201      	movs	r2, #1
    73e4:	2700      	movs	r7, #0
    73e6:	4689      	mov	r9, r1
    73e8:	401a      	ands	r2, r3
    73ea:	4b3c      	ldr	r3, [pc, #240]	; (74dc <__aeabi_ddiv+0x1c0>)
    73ec:	2100      	movs	r1, #0
    73ee:	033f      	lsls	r7, r7, #12
    73f0:	0d0c      	lsrs	r4, r1, #20
    73f2:	0524      	lsls	r4, r4, #20
    73f4:	0b3f      	lsrs	r7, r7, #12
    73f6:	4327      	orrs	r7, r4
    73f8:	4c3b      	ldr	r4, [pc, #236]	; (74e8 <__aeabi_ddiv+0x1cc>)
    73fa:	051b      	lsls	r3, r3, #20
    73fc:	4027      	ands	r7, r4
    73fe:	431f      	orrs	r7, r3
    7400:	007f      	lsls	r7, r7, #1
    7402:	07d2      	lsls	r2, r2, #31
    7404:	087f      	lsrs	r7, r7, #1
    7406:	4317      	orrs	r7, r2
    7408:	4648      	mov	r0, r9
    740a:	1c39      	adds	r1, r7, #0
    740c:	b007      	add	sp, #28
    740e:	bc3c      	pop	{r2, r3, r4, r5}
    7410:	4690      	mov	r8, r2
    7412:	4699      	mov	r9, r3
    7414:	46a2      	mov	sl, r4
    7416:	46ab      	mov	fp, r5
    7418:	bdf0      	pop	{r4, r5, r6, r7, pc}
    741a:	4303      	orrs	r3, r0
    741c:	d03e      	beq.n	749c <__aeabi_ddiv+0x180>
    741e:	465b      	mov	r3, fp
    7420:	2b00      	cmp	r3, #0
    7422:	d100      	bne.n	7426 <__aeabi_ddiv+0x10a>
    7424:	e19c      	b.n	7760 <__aeabi_ddiv+0x444>
    7426:	4658      	mov	r0, fp
    7428:	f7ff f88e 	bl	6548 <__clzsi2>
    742c:	2328      	movs	r3, #40	; 0x28
    742e:	1c31      	adds	r1, r6, #0
    7430:	1a1b      	subs	r3, r3, r0
    7432:	1c02      	adds	r2, r0, #0
    7434:	465f      	mov	r7, fp
    7436:	40d9      	lsrs	r1, r3
    7438:	3a08      	subs	r2, #8
    743a:	4097      	lsls	r7, r2
    743c:	1c0b      	adds	r3, r1, #0
    743e:	4096      	lsls	r6, r2
    7440:	433b      	orrs	r3, r7
    7442:	469b      	mov	fp, r3
    7444:	46b1      	mov	r9, r6
    7446:	2300      	movs	r3, #0
    7448:	4d28      	ldr	r5, [pc, #160]	; (74ec <__aeabi_ddiv+0x1d0>)
    744a:	2600      	movs	r6, #0
    744c:	1a2d      	subs	r5, r5, r0
    744e:	9300      	str	r3, [sp, #0]
    7450:	e78a      	b.n	7368 <__aeabi_ddiv+0x4c>
    7452:	4652      	mov	r2, sl
    7454:	2103      	movs	r1, #3
    7456:	433a      	orrs	r2, r7
    7458:	d1a0      	bne.n	739c <__aeabi_ddiv+0x80>
    745a:	2700      	movs	r7, #0
    745c:	2300      	movs	r3, #0
    745e:	2102      	movs	r1, #2
    7460:	e79c      	b.n	739c <__aeabi_ddiv+0x80>
    7462:	4652      	mov	r2, sl
    7464:	433a      	orrs	r2, r7
    7466:	d015      	beq.n	7494 <__aeabi_ddiv+0x178>
    7468:	2f00      	cmp	r7, #0
    746a:	d100      	bne.n	746e <__aeabi_ddiv+0x152>
    746c:	e185      	b.n	777a <__aeabi_ddiv+0x45e>
    746e:	1c38      	adds	r0, r7, #0
    7470:	f7ff f86a 	bl	6548 <__clzsi2>
    7474:	1c02      	adds	r2, r0, #0
    7476:	2128      	movs	r1, #40	; 0x28
    7478:	4650      	mov	r0, sl
    747a:	1a89      	subs	r1, r1, r2
    747c:	1c13      	adds	r3, r2, #0
    747e:	40c8      	lsrs	r0, r1
    7480:	4651      	mov	r1, sl
    7482:	3b08      	subs	r3, #8
    7484:	4099      	lsls	r1, r3
    7486:	409f      	lsls	r7, r3
    7488:	1c0b      	adds	r3, r1, #0
    748a:	4307      	orrs	r7, r0
    748c:	4817      	ldr	r0, [pc, #92]	; (74ec <__aeabi_ddiv+0x1d0>)
    748e:	2100      	movs	r1, #0
    7490:	1a80      	subs	r0, r0, r2
    7492:	e783      	b.n	739c <__aeabi_ddiv+0x80>
    7494:	2700      	movs	r7, #0
    7496:	2300      	movs	r3, #0
    7498:	2101      	movs	r1, #1
    749a:	e77f      	b.n	739c <__aeabi_ddiv+0x80>
    749c:	2300      	movs	r3, #0
    749e:	469b      	mov	fp, r3
    74a0:	4699      	mov	r9, r3
    74a2:	3301      	adds	r3, #1
    74a4:	2604      	movs	r6, #4
    74a6:	9300      	str	r3, [sp, #0]
    74a8:	e75e      	b.n	7368 <__aeabi_ddiv+0x4c>
    74aa:	2303      	movs	r3, #3
    74ac:	260c      	movs	r6, #12
    74ae:	9300      	str	r3, [sp, #0]
    74b0:	e75a      	b.n	7368 <__aeabi_ddiv+0x4c>
    74b2:	2b03      	cmp	r3, #3
    74b4:	d100      	bne.n	74b8 <__aeabi_ddiv+0x19c>
    74b6:	e23c      	b.n	7932 <__aeabi_ddiv+0x616>
    74b8:	2b01      	cmp	r3, #1
    74ba:	d000      	beq.n	74be <__aeabi_ddiv+0x1a2>
    74bc:	e1bf      	b.n	783e <__aeabi_ddiv+0x522>
    74be:	1c1a      	adds	r2, r3, #0
    74c0:	9b01      	ldr	r3, [sp, #4]
    74c2:	401a      	ands	r2, r3
    74c4:	2100      	movs	r1, #0
    74c6:	2300      	movs	r3, #0
    74c8:	2700      	movs	r7, #0
    74ca:	4689      	mov	r9, r1
    74cc:	e78e      	b.n	73ec <__aeabi_ddiv+0xd0>
    74ce:	2300      	movs	r3, #0
    74d0:	2780      	movs	r7, #128	; 0x80
    74d2:	4699      	mov	r9, r3
    74d4:	2200      	movs	r2, #0
    74d6:	033f      	lsls	r7, r7, #12
    74d8:	4b00      	ldr	r3, [pc, #0]	; (74dc <__aeabi_ddiv+0x1c0>)
    74da:	e787      	b.n	73ec <__aeabi_ddiv+0xd0>
    74dc:	000007ff 	.word	0x000007ff
    74e0:	fffffc01 	.word	0xfffffc01
    74e4:	00008ac0 	.word	0x00008ac0
    74e8:	800fffff 	.word	0x800fffff
    74ec:	fffffc0d 	.word	0xfffffc0d
    74f0:	45bb      	cmp	fp, r7
    74f2:	d900      	bls.n	74f6 <__aeabi_ddiv+0x1da>
    74f4:	e151      	b.n	779a <__aeabi_ddiv+0x47e>
    74f6:	d100      	bne.n	74fa <__aeabi_ddiv+0x1de>
    74f8:	e14c      	b.n	7794 <__aeabi_ddiv+0x478>
    74fa:	464a      	mov	r2, r9
    74fc:	9203      	str	r2, [sp, #12]
    74fe:	2200      	movs	r2, #0
    7500:	465c      	mov	r4, fp
    7502:	4690      	mov	r8, r2
    7504:	3d01      	subs	r5, #1
    7506:	0e18      	lsrs	r0, r3, #24
    7508:	023f      	lsls	r7, r7, #8
    750a:	4338      	orrs	r0, r7
    750c:	021b      	lsls	r3, r3, #8
    750e:	9301      	str	r3, [sp, #4]
    7510:	0c03      	lsrs	r3, r0, #16
    7512:	4699      	mov	r9, r3
    7514:	0403      	lsls	r3, r0, #16
    7516:	0c1b      	lsrs	r3, r3, #16
    7518:	4649      	mov	r1, r9
    751a:	1c06      	adds	r6, r0, #0
    751c:	1c20      	adds	r0, r4, #0
    751e:	1c1f      	adds	r7, r3, #0
    7520:	9300      	str	r3, [sp, #0]
    7522:	f7fe fe8f 	bl	6244 <__aeabi_uidiv>
    7526:	1c02      	adds	r2, r0, #0
    7528:	437a      	muls	r2, r7
    752a:	9002      	str	r0, [sp, #8]
    752c:	4649      	mov	r1, r9
    752e:	1c20      	adds	r0, r4, #0
    7530:	1c17      	adds	r7, r2, #0
    7532:	f7fe ff0d 	bl	6350 <__aeabi_uidivmod>
    7536:	9b03      	ldr	r3, [sp, #12]
    7538:	0409      	lsls	r1, r1, #16
    753a:	0c1b      	lsrs	r3, r3, #16
    753c:	4319      	orrs	r1, r3
    753e:	428f      	cmp	r7, r1
    7540:	d90c      	bls.n	755c <__aeabi_ddiv+0x240>
    7542:	9b02      	ldr	r3, [sp, #8]
    7544:	1989      	adds	r1, r1, r6
    7546:	3b01      	subs	r3, #1
    7548:	428e      	cmp	r6, r1
    754a:	d900      	bls.n	754e <__aeabi_ddiv+0x232>
    754c:	e152      	b.n	77f4 <__aeabi_ddiv+0x4d8>
    754e:	428f      	cmp	r7, r1
    7550:	d800      	bhi.n	7554 <__aeabi_ddiv+0x238>
    7552:	e14f      	b.n	77f4 <__aeabi_ddiv+0x4d8>
    7554:	9b02      	ldr	r3, [sp, #8]
    7556:	1989      	adds	r1, r1, r6
    7558:	3b02      	subs	r3, #2
    755a:	9302      	str	r3, [sp, #8]
    755c:	1bcc      	subs	r4, r1, r7
    755e:	1c20      	adds	r0, r4, #0
    7560:	4649      	mov	r1, r9
    7562:	f7fe fe6f 	bl	6244 <__aeabi_uidiv>
    7566:	9f00      	ldr	r7, [sp, #0]
    7568:	4683      	mov	fp, r0
    756a:	4347      	muls	r7, r0
    756c:	4649      	mov	r1, r9
    756e:	1c20      	adds	r0, r4, #0
    7570:	f7fe feee 	bl	6350 <__aeabi_uidivmod>
    7574:	9a03      	ldr	r2, [sp, #12]
    7576:	040b      	lsls	r3, r1, #16
    7578:	0414      	lsls	r4, r2, #16
    757a:	0c24      	lsrs	r4, r4, #16
    757c:	4323      	orrs	r3, r4
    757e:	429f      	cmp	r7, r3
    7580:	d90d      	bls.n	759e <__aeabi_ddiv+0x282>
    7582:	465a      	mov	r2, fp
    7584:	199b      	adds	r3, r3, r6
    7586:	3a01      	subs	r2, #1
    7588:	429e      	cmp	r6, r3
    758a:	d900      	bls.n	758e <__aeabi_ddiv+0x272>
    758c:	e130      	b.n	77f0 <__aeabi_ddiv+0x4d4>
    758e:	429f      	cmp	r7, r3
    7590:	d800      	bhi.n	7594 <__aeabi_ddiv+0x278>
    7592:	e12d      	b.n	77f0 <__aeabi_ddiv+0x4d4>
    7594:	2202      	movs	r2, #2
    7596:	4252      	negs	r2, r2
    7598:	4694      	mov	ip, r2
    759a:	199b      	adds	r3, r3, r6
    759c:	44e3      	add	fp, ip
    759e:	9a02      	ldr	r2, [sp, #8]
    75a0:	1bdb      	subs	r3, r3, r7
    75a2:	0417      	lsls	r7, r2, #16
    75a4:	465a      	mov	r2, fp
    75a6:	433a      	orrs	r2, r7
    75a8:	4693      	mov	fp, r2
    75aa:	9c01      	ldr	r4, [sp, #4]
    75ac:	0c17      	lsrs	r7, r2, #16
    75ae:	0c22      	lsrs	r2, r4, #16
    75b0:	1c10      	adds	r0, r2, #0
    75b2:	9204      	str	r2, [sp, #16]
    75b4:	465a      	mov	r2, fp
    75b6:	0411      	lsls	r1, r2, #16
    75b8:	0422      	lsls	r2, r4, #16
    75ba:	0c12      	lsrs	r2, r2, #16
    75bc:	1c14      	adds	r4, r2, #0
    75be:	0c09      	lsrs	r1, r1, #16
    75c0:	437c      	muls	r4, r7
    75c2:	9205      	str	r2, [sp, #20]
    75c4:	434a      	muls	r2, r1
    75c6:	4341      	muls	r1, r0
    75c8:	4347      	muls	r7, r0
    75ca:	1861      	adds	r1, r4, r1
    75cc:	0c10      	lsrs	r0, r2, #16
    75ce:	1809      	adds	r1, r1, r0
    75d0:	428c      	cmp	r4, r1
    75d2:	d903      	bls.n	75dc <__aeabi_ddiv+0x2c0>
    75d4:	2080      	movs	r0, #128	; 0x80
    75d6:	0240      	lsls	r0, r0, #9
    75d8:	4684      	mov	ip, r0
    75da:	4467      	add	r7, ip
    75dc:	0c0c      	lsrs	r4, r1, #16
    75de:	0412      	lsls	r2, r2, #16
    75e0:	0408      	lsls	r0, r1, #16
    75e2:	0c12      	lsrs	r2, r2, #16
    75e4:	193c      	adds	r4, r7, r4
    75e6:	1881      	adds	r1, r0, r2
    75e8:	42a3      	cmp	r3, r4
    75ea:	d200      	bcs.n	75ee <__aeabi_ddiv+0x2d2>
    75ec:	e0e5      	b.n	77ba <__aeabi_ddiv+0x49e>
    75ee:	d100      	bne.n	75f2 <__aeabi_ddiv+0x2d6>
    75f0:	e0df      	b.n	77b2 <__aeabi_ddiv+0x496>
    75f2:	1b1f      	subs	r7, r3, r4
    75f4:	4643      	mov	r3, r8
    75f6:	1a5c      	subs	r4, r3, r1
    75f8:	45a0      	cmp	r8, r4
    75fa:	4192      	sbcs	r2, r2
    75fc:	4252      	negs	r2, r2
    75fe:	1abf      	subs	r7, r7, r2
    7600:	42b7      	cmp	r7, r6
    7602:	d100      	bne.n	7606 <__aeabi_ddiv+0x2ea>
    7604:	e10e      	b.n	7824 <__aeabi_ddiv+0x508>
    7606:	1c38      	adds	r0, r7, #0
    7608:	4649      	mov	r1, r9
    760a:	f7fe fe1b 	bl	6244 <__aeabi_uidiv>
    760e:	9b00      	ldr	r3, [sp, #0]
    7610:	9002      	str	r0, [sp, #8]
    7612:	4343      	muls	r3, r0
    7614:	4649      	mov	r1, r9
    7616:	1c38      	adds	r0, r7, #0
    7618:	4698      	mov	r8, r3
    761a:	f7fe fe99 	bl	6350 <__aeabi_uidivmod>
    761e:	0c23      	lsrs	r3, r4, #16
    7620:	040f      	lsls	r7, r1, #16
    7622:	431f      	orrs	r7, r3
    7624:	45b8      	cmp	r8, r7
    7626:	d90c      	bls.n	7642 <__aeabi_ddiv+0x326>
    7628:	9b02      	ldr	r3, [sp, #8]
    762a:	19bf      	adds	r7, r7, r6
    762c:	3b01      	subs	r3, #1
    762e:	42be      	cmp	r6, r7
    7630:	d900      	bls.n	7634 <__aeabi_ddiv+0x318>
    7632:	e0fb      	b.n	782c <__aeabi_ddiv+0x510>
    7634:	45b8      	cmp	r8, r7
    7636:	d800      	bhi.n	763a <__aeabi_ddiv+0x31e>
    7638:	e0f8      	b.n	782c <__aeabi_ddiv+0x510>
    763a:	9b02      	ldr	r3, [sp, #8]
    763c:	19bf      	adds	r7, r7, r6
    763e:	3b02      	subs	r3, #2
    7640:	9302      	str	r3, [sp, #8]
    7642:	4643      	mov	r3, r8
    7644:	1aff      	subs	r7, r7, r3
    7646:	4649      	mov	r1, r9
    7648:	1c38      	adds	r0, r7, #0
    764a:	f7fe fdfb 	bl	6244 <__aeabi_uidiv>
    764e:	9b00      	ldr	r3, [sp, #0]
    7650:	9003      	str	r0, [sp, #12]
    7652:	4343      	muls	r3, r0
    7654:	4649      	mov	r1, r9
    7656:	1c38      	adds	r0, r7, #0
    7658:	4698      	mov	r8, r3
    765a:	f7fe fe79 	bl	6350 <__aeabi_uidivmod>
    765e:	0424      	lsls	r4, r4, #16
    7660:	0409      	lsls	r1, r1, #16
    7662:	0c24      	lsrs	r4, r4, #16
    7664:	4321      	orrs	r1, r4
    7666:	4588      	cmp	r8, r1
    7668:	d90c      	bls.n	7684 <__aeabi_ddiv+0x368>
    766a:	9b03      	ldr	r3, [sp, #12]
    766c:	1989      	adds	r1, r1, r6
    766e:	3b01      	subs	r3, #1
    7670:	428e      	cmp	r6, r1
    7672:	d900      	bls.n	7676 <__aeabi_ddiv+0x35a>
    7674:	e0dc      	b.n	7830 <__aeabi_ddiv+0x514>
    7676:	4588      	cmp	r8, r1
    7678:	d800      	bhi.n	767c <__aeabi_ddiv+0x360>
    767a:	e0d9      	b.n	7830 <__aeabi_ddiv+0x514>
    767c:	9b03      	ldr	r3, [sp, #12]
    767e:	1989      	adds	r1, r1, r6
    7680:	3b02      	subs	r3, #2
    7682:	9303      	str	r3, [sp, #12]
    7684:	4643      	mov	r3, r8
    7686:	1ac9      	subs	r1, r1, r3
    7688:	9b02      	ldr	r3, [sp, #8]
    768a:	9a03      	ldr	r2, [sp, #12]
    768c:	041b      	lsls	r3, r3, #16
    768e:	9c05      	ldr	r4, [sp, #20]
    7690:	431a      	orrs	r2, r3
    7692:	0c10      	lsrs	r0, r2, #16
    7694:	0413      	lsls	r3, r2, #16
    7696:	4691      	mov	r9, r2
    7698:	1c22      	adds	r2, r4, #0
    769a:	9f04      	ldr	r7, [sp, #16]
    769c:	0c1b      	lsrs	r3, r3, #16
    769e:	435a      	muls	r2, r3
    76a0:	4344      	muls	r4, r0
    76a2:	437b      	muls	r3, r7
    76a4:	4378      	muls	r0, r7
    76a6:	18e3      	adds	r3, r4, r3
    76a8:	0c17      	lsrs	r7, r2, #16
    76aa:	19db      	adds	r3, r3, r7
    76ac:	429c      	cmp	r4, r3
    76ae:	d903      	bls.n	76b8 <__aeabi_ddiv+0x39c>
    76b0:	2480      	movs	r4, #128	; 0x80
    76b2:	0264      	lsls	r4, r4, #9
    76b4:	46a4      	mov	ip, r4
    76b6:	4460      	add	r0, ip
    76b8:	0c1c      	lsrs	r4, r3, #16
    76ba:	0412      	lsls	r2, r2, #16
    76bc:	041b      	lsls	r3, r3, #16
    76be:	0c12      	lsrs	r2, r2, #16
    76c0:	1900      	adds	r0, r0, r4
    76c2:	189b      	adds	r3, r3, r2
    76c4:	4281      	cmp	r1, r0
    76c6:	d200      	bcs.n	76ca <__aeabi_ddiv+0x3ae>
    76c8:	e096      	b.n	77f8 <__aeabi_ddiv+0x4dc>
    76ca:	d100      	bne.n	76ce <__aeabi_ddiv+0x3b2>
    76cc:	e0fc      	b.n	78c8 <__aeabi_ddiv+0x5ac>
    76ce:	464a      	mov	r2, r9
    76d0:	2301      	movs	r3, #1
    76d2:	431a      	orrs	r2, r3
    76d4:	4691      	mov	r9, r2
    76d6:	4b9b      	ldr	r3, [pc, #620]	; (7944 <__aeabi_ddiv+0x628>)
    76d8:	18eb      	adds	r3, r5, r3
    76da:	2b00      	cmp	r3, #0
    76dc:	dc00      	bgt.n	76e0 <__aeabi_ddiv+0x3c4>
    76de:	e099      	b.n	7814 <__aeabi_ddiv+0x4f8>
    76e0:	464a      	mov	r2, r9
    76e2:	0752      	lsls	r2, r2, #29
    76e4:	d00a      	beq.n	76fc <__aeabi_ddiv+0x3e0>
    76e6:	220f      	movs	r2, #15
    76e8:	4649      	mov	r1, r9
    76ea:	400a      	ands	r2, r1
    76ec:	2a04      	cmp	r2, #4
    76ee:	d005      	beq.n	76fc <__aeabi_ddiv+0x3e0>
    76f0:	3104      	adds	r1, #4
    76f2:	4549      	cmp	r1, r9
    76f4:	4192      	sbcs	r2, r2
    76f6:	4689      	mov	r9, r1
    76f8:	4252      	negs	r2, r2
    76fa:	4493      	add	fp, r2
    76fc:	465a      	mov	r2, fp
    76fe:	01d2      	lsls	r2, r2, #7
    7700:	d506      	bpl.n	7710 <__aeabi_ddiv+0x3f4>
    7702:	465a      	mov	r2, fp
    7704:	4b90      	ldr	r3, [pc, #576]	; (7948 <__aeabi_ddiv+0x62c>)
    7706:	401a      	ands	r2, r3
    7708:	2380      	movs	r3, #128	; 0x80
    770a:	4693      	mov	fp, r2
    770c:	00db      	lsls	r3, r3, #3
    770e:	18eb      	adds	r3, r5, r3
    7710:	4a8e      	ldr	r2, [pc, #568]	; (794c <__aeabi_ddiv+0x630>)
    7712:	4293      	cmp	r3, r2
    7714:	dd00      	ble.n	7718 <__aeabi_ddiv+0x3fc>
    7716:	e662      	b.n	73de <__aeabi_ddiv+0xc2>
    7718:	464a      	mov	r2, r9
    771a:	4659      	mov	r1, fp
    771c:	08d2      	lsrs	r2, r2, #3
    771e:	0749      	lsls	r1, r1, #29
    7720:	4311      	orrs	r1, r2
    7722:	465a      	mov	r2, fp
    7724:	4689      	mov	r9, r1
    7726:	0257      	lsls	r7, r2, #9
    7728:	4651      	mov	r1, sl
    772a:	2201      	movs	r2, #1
    772c:	055b      	lsls	r3, r3, #21
    772e:	0b3f      	lsrs	r7, r7, #12
    7730:	0d5b      	lsrs	r3, r3, #21
    7732:	400a      	ands	r2, r1
    7734:	e65a      	b.n	73ec <__aeabi_ddiv+0xd0>
    7736:	2080      	movs	r0, #128	; 0x80
    7738:	465a      	mov	r2, fp
    773a:	0300      	lsls	r0, r0, #12
    773c:	4202      	tst	r2, r0
    773e:	d008      	beq.n	7752 <__aeabi_ddiv+0x436>
    7740:	4207      	tst	r7, r0
    7742:	d106      	bne.n	7752 <__aeabi_ddiv+0x436>
    7744:	4307      	orrs	r7, r0
    7746:	033f      	lsls	r7, r7, #12
    7748:	4699      	mov	r9, r3
    774a:	0b3f      	lsrs	r7, r7, #12
    774c:	4642      	mov	r2, r8
    774e:	4b80      	ldr	r3, [pc, #512]	; (7950 <__aeabi_ddiv+0x634>)
    7750:	e64c      	b.n	73ec <__aeabi_ddiv+0xd0>
    7752:	465f      	mov	r7, fp
    7754:	4307      	orrs	r7, r0
    7756:	033f      	lsls	r7, r7, #12
    7758:	0b3f      	lsrs	r7, r7, #12
    775a:	1c22      	adds	r2, r4, #0
    775c:	4b7c      	ldr	r3, [pc, #496]	; (7950 <__aeabi_ddiv+0x634>)
    775e:	e645      	b.n	73ec <__aeabi_ddiv+0xd0>
    7760:	f7fe fef2 	bl	6548 <__clzsi2>
    7764:	1c03      	adds	r3, r0, #0
    7766:	3020      	adds	r0, #32
    7768:	2827      	cmp	r0, #39	; 0x27
    776a:	dc00      	bgt.n	776e <__aeabi_ddiv+0x452>
    776c:	e65e      	b.n	742c <__aeabi_ddiv+0x110>
    776e:	3b08      	subs	r3, #8
    7770:	409e      	lsls	r6, r3
    7772:	2300      	movs	r3, #0
    7774:	46b3      	mov	fp, r6
    7776:	4699      	mov	r9, r3
    7778:	e665      	b.n	7446 <__aeabi_ddiv+0x12a>
    777a:	4650      	mov	r0, sl
    777c:	f7fe fee4 	bl	6548 <__clzsi2>
    7780:	1c02      	adds	r2, r0, #0
    7782:	3220      	adds	r2, #32
    7784:	2a27      	cmp	r2, #39	; 0x27
    7786:	dc00      	bgt.n	778a <__aeabi_ddiv+0x46e>
    7788:	e675      	b.n	7476 <__aeabi_ddiv+0x15a>
    778a:	4657      	mov	r7, sl
    778c:	3808      	subs	r0, #8
    778e:	4087      	lsls	r7, r0
    7790:	2300      	movs	r3, #0
    7792:	e67b      	b.n	748c <__aeabi_ddiv+0x170>
    7794:	4599      	cmp	r9, r3
    7796:	d200      	bcs.n	779a <__aeabi_ddiv+0x47e>
    7798:	e6af      	b.n	74fa <__aeabi_ddiv+0x1de>
    779a:	465a      	mov	r2, fp
    779c:	4659      	mov	r1, fp
    779e:	0854      	lsrs	r4, r2, #1
    77a0:	464a      	mov	r2, r9
    77a2:	07c8      	lsls	r0, r1, #31
    77a4:	0852      	lsrs	r2, r2, #1
    77a6:	4302      	orrs	r2, r0
    77a8:	9203      	str	r2, [sp, #12]
    77aa:	464a      	mov	r2, r9
    77ac:	07d2      	lsls	r2, r2, #31
    77ae:	4690      	mov	r8, r2
    77b0:	e6a9      	b.n	7506 <__aeabi_ddiv+0x1ea>
    77b2:	2700      	movs	r7, #0
    77b4:	4588      	cmp	r8, r1
    77b6:	d300      	bcc.n	77ba <__aeabi_ddiv+0x49e>
    77b8:	e71c      	b.n	75f4 <__aeabi_ddiv+0x2d8>
    77ba:	9f01      	ldr	r7, [sp, #4]
    77bc:	465a      	mov	r2, fp
    77be:	46bc      	mov	ip, r7
    77c0:	44e0      	add	r8, ip
    77c2:	45b8      	cmp	r8, r7
    77c4:	41bf      	sbcs	r7, r7
    77c6:	427f      	negs	r7, r7
    77c8:	19bf      	adds	r7, r7, r6
    77ca:	18ff      	adds	r7, r7, r3
    77cc:	3a01      	subs	r2, #1
    77ce:	42be      	cmp	r6, r7
    77d0:	d206      	bcs.n	77e0 <__aeabi_ddiv+0x4c4>
    77d2:	42bc      	cmp	r4, r7
    77d4:	d85f      	bhi.n	7896 <__aeabi_ddiv+0x57a>
    77d6:	d100      	bne.n	77da <__aeabi_ddiv+0x4be>
    77d8:	e09f      	b.n	791a <__aeabi_ddiv+0x5fe>
    77da:	1b3f      	subs	r7, r7, r4
    77dc:	4693      	mov	fp, r2
    77de:	e709      	b.n	75f4 <__aeabi_ddiv+0x2d8>
    77e0:	42b7      	cmp	r7, r6
    77e2:	d1fa      	bne.n	77da <__aeabi_ddiv+0x4be>
    77e4:	9b01      	ldr	r3, [sp, #4]
    77e6:	4543      	cmp	r3, r8
    77e8:	d9f3      	bls.n	77d2 <__aeabi_ddiv+0x4b6>
    77ea:	1b37      	subs	r7, r6, r4
    77ec:	4693      	mov	fp, r2
    77ee:	e701      	b.n	75f4 <__aeabi_ddiv+0x2d8>
    77f0:	4693      	mov	fp, r2
    77f2:	e6d4      	b.n	759e <__aeabi_ddiv+0x282>
    77f4:	9302      	str	r3, [sp, #8]
    77f6:	e6b1      	b.n	755c <__aeabi_ddiv+0x240>
    77f8:	464a      	mov	r2, r9
    77fa:	1989      	adds	r1, r1, r6
    77fc:	3a01      	subs	r2, #1
    77fe:	428e      	cmp	r6, r1
    7800:	d918      	bls.n	7834 <__aeabi_ddiv+0x518>
    7802:	4691      	mov	r9, r2
    7804:	4281      	cmp	r1, r0
    7806:	d000      	beq.n	780a <__aeabi_ddiv+0x4ee>
    7808:	e761      	b.n	76ce <__aeabi_ddiv+0x3b2>
    780a:	9a01      	ldr	r2, [sp, #4]
    780c:	429a      	cmp	r2, r3
    780e:	d000      	beq.n	7812 <__aeabi_ddiv+0x4f6>
    7810:	e75d      	b.n	76ce <__aeabi_ddiv+0x3b2>
    7812:	e760      	b.n	76d6 <__aeabi_ddiv+0x3ba>
    7814:	4f4f      	ldr	r7, [pc, #316]	; (7954 <__aeabi_ddiv+0x638>)
    7816:	1b7f      	subs	r7, r7, r5
    7818:	2f38      	cmp	r7, #56	; 0x38
    781a:	dd13      	ble.n	7844 <__aeabi_ddiv+0x528>
    781c:	2201      	movs	r2, #1
    781e:	4653      	mov	r3, sl
    7820:	401a      	ands	r2, r3
    7822:	e64f      	b.n	74c4 <__aeabi_ddiv+0x1a8>
    7824:	2301      	movs	r3, #1
    7826:	425b      	negs	r3, r3
    7828:	4699      	mov	r9, r3
    782a:	e754      	b.n	76d6 <__aeabi_ddiv+0x3ba>
    782c:	9302      	str	r3, [sp, #8]
    782e:	e708      	b.n	7642 <__aeabi_ddiv+0x326>
    7830:	9303      	str	r3, [sp, #12]
    7832:	e727      	b.n	7684 <__aeabi_ddiv+0x368>
    7834:	4288      	cmp	r0, r1
    7836:	d83c      	bhi.n	78b2 <__aeabi_ddiv+0x596>
    7838:	d074      	beq.n	7924 <__aeabi_ddiv+0x608>
    783a:	4691      	mov	r9, r2
    783c:	e747      	b.n	76ce <__aeabi_ddiv+0x3b2>
    783e:	9b01      	ldr	r3, [sp, #4]
    7840:	469a      	mov	sl, r3
    7842:	e748      	b.n	76d6 <__aeabi_ddiv+0x3ba>
    7844:	2f1f      	cmp	r7, #31
    7846:	dc44      	bgt.n	78d2 <__aeabi_ddiv+0x5b6>
    7848:	4b43      	ldr	r3, [pc, #268]	; (7958 <__aeabi_ddiv+0x63c>)
    784a:	464a      	mov	r2, r9
    784c:	469c      	mov	ip, r3
    784e:	465b      	mov	r3, fp
    7850:	4465      	add	r5, ip
    7852:	40fa      	lsrs	r2, r7
    7854:	40ab      	lsls	r3, r5
    7856:	4313      	orrs	r3, r2
    7858:	464a      	mov	r2, r9
    785a:	40aa      	lsls	r2, r5
    785c:	1c15      	adds	r5, r2, #0
    785e:	1e6a      	subs	r2, r5, #1
    7860:	4195      	sbcs	r5, r2
    7862:	465a      	mov	r2, fp
    7864:	40fa      	lsrs	r2, r7
    7866:	432b      	orrs	r3, r5
    7868:	1c17      	adds	r7, r2, #0
    786a:	075a      	lsls	r2, r3, #29
    786c:	d009      	beq.n	7882 <__aeabi_ddiv+0x566>
    786e:	220f      	movs	r2, #15
    7870:	401a      	ands	r2, r3
    7872:	2a04      	cmp	r2, #4
    7874:	d005      	beq.n	7882 <__aeabi_ddiv+0x566>
    7876:	1d1a      	adds	r2, r3, #4
    7878:	429a      	cmp	r2, r3
    787a:	419b      	sbcs	r3, r3
    787c:	425b      	negs	r3, r3
    787e:	18ff      	adds	r7, r7, r3
    7880:	1c13      	adds	r3, r2, #0
    7882:	023a      	lsls	r2, r7, #8
    7884:	d53e      	bpl.n	7904 <__aeabi_ddiv+0x5e8>
    7886:	4653      	mov	r3, sl
    7888:	2201      	movs	r2, #1
    788a:	2100      	movs	r1, #0
    788c:	401a      	ands	r2, r3
    788e:	2700      	movs	r7, #0
    7890:	2301      	movs	r3, #1
    7892:	4689      	mov	r9, r1
    7894:	e5aa      	b.n	73ec <__aeabi_ddiv+0xd0>
    7896:	2302      	movs	r3, #2
    7898:	425b      	negs	r3, r3
    789a:	469c      	mov	ip, r3
    789c:	9a01      	ldr	r2, [sp, #4]
    789e:	44e3      	add	fp, ip
    78a0:	4694      	mov	ip, r2
    78a2:	44e0      	add	r8, ip
    78a4:	4590      	cmp	r8, r2
    78a6:	419b      	sbcs	r3, r3
    78a8:	425b      	negs	r3, r3
    78aa:	199b      	adds	r3, r3, r6
    78ac:	19df      	adds	r7, r3, r7
    78ae:	1b3f      	subs	r7, r7, r4
    78b0:	e6a0      	b.n	75f4 <__aeabi_ddiv+0x2d8>
    78b2:	9f01      	ldr	r7, [sp, #4]
    78b4:	464a      	mov	r2, r9
    78b6:	007c      	lsls	r4, r7, #1
    78b8:	42bc      	cmp	r4, r7
    78ba:	41bf      	sbcs	r7, r7
    78bc:	427f      	negs	r7, r7
    78be:	19bf      	adds	r7, r7, r6
    78c0:	3a02      	subs	r2, #2
    78c2:	19c9      	adds	r1, r1, r7
    78c4:	9401      	str	r4, [sp, #4]
    78c6:	e79c      	b.n	7802 <__aeabi_ddiv+0x4e6>
    78c8:	2b00      	cmp	r3, #0
    78ca:	d195      	bne.n	77f8 <__aeabi_ddiv+0x4dc>
    78cc:	2200      	movs	r2, #0
    78ce:	9201      	str	r2, [sp, #4]
    78d0:	e79b      	b.n	780a <__aeabi_ddiv+0x4ee>
    78d2:	465a      	mov	r2, fp
    78d4:	4b21      	ldr	r3, [pc, #132]	; (795c <__aeabi_ddiv+0x640>)
    78d6:	1b5b      	subs	r3, r3, r5
    78d8:	40da      	lsrs	r2, r3
    78da:	2f20      	cmp	r7, #32
    78dc:	d027      	beq.n	792e <__aeabi_ddiv+0x612>
    78de:	4b20      	ldr	r3, [pc, #128]	; (7960 <__aeabi_ddiv+0x644>)
    78e0:	469c      	mov	ip, r3
    78e2:	465b      	mov	r3, fp
    78e4:	4465      	add	r5, ip
    78e6:	40ab      	lsls	r3, r5
    78e8:	4649      	mov	r1, r9
    78ea:	430b      	orrs	r3, r1
    78ec:	1e59      	subs	r1, r3, #1
    78ee:	418b      	sbcs	r3, r1
    78f0:	4313      	orrs	r3, r2
    78f2:	2207      	movs	r2, #7
    78f4:	2700      	movs	r7, #0
    78f6:	401a      	ands	r2, r3
    78f8:	d007      	beq.n	790a <__aeabi_ddiv+0x5ee>
    78fa:	220f      	movs	r2, #15
    78fc:	2700      	movs	r7, #0
    78fe:	401a      	ands	r2, r3
    7900:	2a04      	cmp	r2, #4
    7902:	d1b8      	bne.n	7876 <__aeabi_ddiv+0x55a>
    7904:	077a      	lsls	r2, r7, #29
    7906:	027f      	lsls	r7, r7, #9
    7908:	0b3f      	lsrs	r7, r7, #12
    790a:	08db      	lsrs	r3, r3, #3
    790c:	4313      	orrs	r3, r2
    790e:	4699      	mov	r9, r3
    7910:	2201      	movs	r2, #1
    7912:	4653      	mov	r3, sl
    7914:	401a      	ands	r2, r3
    7916:	2300      	movs	r3, #0
    7918:	e568      	b.n	73ec <__aeabi_ddiv+0xd0>
    791a:	4541      	cmp	r1, r8
    791c:	d8bb      	bhi.n	7896 <__aeabi_ddiv+0x57a>
    791e:	4693      	mov	fp, r2
    7920:	2700      	movs	r7, #0
    7922:	e667      	b.n	75f4 <__aeabi_ddiv+0x2d8>
    7924:	9c01      	ldr	r4, [sp, #4]
    7926:	429c      	cmp	r4, r3
    7928:	d3c3      	bcc.n	78b2 <__aeabi_ddiv+0x596>
    792a:	4691      	mov	r9, r2
    792c:	e76d      	b.n	780a <__aeabi_ddiv+0x4ee>
    792e:	2300      	movs	r3, #0
    7930:	e7da      	b.n	78e8 <__aeabi_ddiv+0x5cc>
    7932:	2780      	movs	r7, #128	; 0x80
    7934:	465b      	mov	r3, fp
    7936:	033f      	lsls	r7, r7, #12
    7938:	431f      	orrs	r7, r3
    793a:	033f      	lsls	r7, r7, #12
    793c:	0b3f      	lsrs	r7, r7, #12
    793e:	9a01      	ldr	r2, [sp, #4]
    7940:	4b03      	ldr	r3, [pc, #12]	; (7950 <__aeabi_ddiv+0x634>)
    7942:	e553      	b.n	73ec <__aeabi_ddiv+0xd0>
    7944:	000003ff 	.word	0x000003ff
    7948:	feffffff 	.word	0xfeffffff
    794c:	000007fe 	.word	0x000007fe
    7950:	000007ff 	.word	0x000007ff
    7954:	fffffc02 	.word	0xfffffc02
    7958:	0000041e 	.word	0x0000041e
    795c:	fffffbe2 	.word	0xfffffbe2
    7960:	0000043e 	.word	0x0000043e

00007964 <__aeabi_dsub>:
    7964:	b5f0      	push	{r4, r5, r6, r7, lr}
    7966:	464d      	mov	r5, r9
    7968:	4644      	mov	r4, r8
    796a:	465f      	mov	r7, fp
    796c:	4656      	mov	r6, sl
    796e:	b4f0      	push	{r4, r5, r6, r7}
    7970:	1c0e      	adds	r6, r1, #0
    7972:	1c11      	adds	r1, r2, #0
    7974:	0332      	lsls	r2, r6, #12
    7976:	0a52      	lsrs	r2, r2, #9
    7978:	0f47      	lsrs	r7, r0, #29
    797a:	4317      	orrs	r7, r2
    797c:	00c5      	lsls	r5, r0, #3
    797e:	031a      	lsls	r2, r3, #12
    7980:	0058      	lsls	r0, r3, #1
    7982:	0fdb      	lsrs	r3, r3, #31
    7984:	4699      	mov	r9, r3
    7986:	0a52      	lsrs	r2, r2, #9
    7988:	0f4b      	lsrs	r3, r1, #29
    798a:	b083      	sub	sp, #12
    798c:	431a      	orrs	r2, r3
    798e:	00cb      	lsls	r3, r1, #3
    7990:	9301      	str	r3, [sp, #4]
    7992:	4bcf      	ldr	r3, [pc, #828]	; (7cd0 <__aeabi_dsub+0x36c>)
    7994:	0074      	lsls	r4, r6, #1
    7996:	0ff6      	lsrs	r6, r6, #31
    7998:	0d64      	lsrs	r4, r4, #21
    799a:	46b0      	mov	r8, r6
    799c:	0d40      	lsrs	r0, r0, #21
    799e:	4298      	cmp	r0, r3
    79a0:	d100      	bne.n	79a4 <__aeabi_dsub+0x40>
    79a2:	e0e8      	b.n	7b76 <__aeabi_dsub+0x212>
    79a4:	2301      	movs	r3, #1
    79a6:	4649      	mov	r1, r9
    79a8:	4059      	eors	r1, r3
    79aa:	1c0b      	adds	r3, r1, #0
    79ac:	429e      	cmp	r6, r3
    79ae:	d100      	bne.n	79b2 <__aeabi_dsub+0x4e>
    79b0:	e0b1      	b.n	7b16 <__aeabi_dsub+0x1b2>
    79b2:	1a26      	subs	r6, r4, r0
    79b4:	2e00      	cmp	r6, #0
    79b6:	dc00      	bgt.n	79ba <__aeabi_dsub+0x56>
    79b8:	e11c      	b.n	7bf4 <__aeabi_dsub+0x290>
    79ba:	2800      	cmp	r0, #0
    79bc:	d142      	bne.n	7a44 <__aeabi_dsub+0xe0>
    79be:	1c13      	adds	r3, r2, #0
    79c0:	9901      	ldr	r1, [sp, #4]
    79c2:	430b      	orrs	r3, r1
    79c4:	d000      	beq.n	79c8 <__aeabi_dsub+0x64>
    79c6:	e0e6      	b.n	7b96 <__aeabi_dsub+0x232>
    79c8:	076b      	lsls	r3, r5, #29
    79ca:	d100      	bne.n	79ce <__aeabi_dsub+0x6a>
    79cc:	e08e      	b.n	7aec <__aeabi_dsub+0x188>
    79ce:	230f      	movs	r3, #15
    79d0:	402b      	ands	r3, r5
    79d2:	2b04      	cmp	r3, #4
    79d4:	d100      	bne.n	79d8 <__aeabi_dsub+0x74>
    79d6:	e089      	b.n	7aec <__aeabi_dsub+0x188>
    79d8:	1d2a      	adds	r2, r5, #4
    79da:	42aa      	cmp	r2, r5
    79dc:	41ad      	sbcs	r5, r5
    79de:	2380      	movs	r3, #128	; 0x80
    79e0:	2601      	movs	r6, #1
    79e2:	4641      	mov	r1, r8
    79e4:	426d      	negs	r5, r5
    79e6:	197f      	adds	r7, r7, r5
    79e8:	041b      	lsls	r3, r3, #16
    79ea:	403b      	ands	r3, r7
    79ec:	400e      	ands	r6, r1
    79ee:	1c15      	adds	r5, r2, #0
    79f0:	2b00      	cmp	r3, #0
    79f2:	d100      	bne.n	79f6 <__aeabi_dsub+0x92>
    79f4:	e083      	b.n	7afe <__aeabi_dsub+0x19a>
    79f6:	4bb6      	ldr	r3, [pc, #728]	; (7cd0 <__aeabi_dsub+0x36c>)
    79f8:	3401      	adds	r4, #1
    79fa:	429c      	cmp	r4, r3
    79fc:	d100      	bne.n	7a00 <__aeabi_dsub+0x9c>
    79fe:	e116      	b.n	7c2e <__aeabi_dsub+0x2ca>
    7a00:	1c3a      	adds	r2, r7, #0
    7a02:	4bb4      	ldr	r3, [pc, #720]	; (7cd4 <__aeabi_dsub+0x370>)
    7a04:	08ed      	lsrs	r5, r5, #3
    7a06:	401a      	ands	r2, r3
    7a08:	0750      	lsls	r0, r2, #29
    7a0a:	0564      	lsls	r4, r4, #21
    7a0c:	0252      	lsls	r2, r2, #9
    7a0e:	4305      	orrs	r5, r0
    7a10:	0b12      	lsrs	r2, r2, #12
    7a12:	0d64      	lsrs	r4, r4, #21
    7a14:	2100      	movs	r1, #0
    7a16:	0312      	lsls	r2, r2, #12
    7a18:	0d0b      	lsrs	r3, r1, #20
    7a1a:	051b      	lsls	r3, r3, #20
    7a1c:	0564      	lsls	r4, r4, #21
    7a1e:	0b12      	lsrs	r2, r2, #12
    7a20:	431a      	orrs	r2, r3
    7a22:	0863      	lsrs	r3, r4, #1
    7a24:	4cac      	ldr	r4, [pc, #688]	; (7cd8 <__aeabi_dsub+0x374>)
    7a26:	07f6      	lsls	r6, r6, #31
    7a28:	4014      	ands	r4, r2
    7a2a:	431c      	orrs	r4, r3
    7a2c:	0064      	lsls	r4, r4, #1
    7a2e:	0864      	lsrs	r4, r4, #1
    7a30:	4334      	orrs	r4, r6
    7a32:	1c28      	adds	r0, r5, #0
    7a34:	1c21      	adds	r1, r4, #0
    7a36:	b003      	add	sp, #12
    7a38:	bc3c      	pop	{r2, r3, r4, r5}
    7a3a:	4690      	mov	r8, r2
    7a3c:	4699      	mov	r9, r3
    7a3e:	46a2      	mov	sl, r4
    7a40:	46ab      	mov	fp, r5
    7a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7a44:	4ba2      	ldr	r3, [pc, #648]	; (7cd0 <__aeabi_dsub+0x36c>)
    7a46:	429c      	cmp	r4, r3
    7a48:	d0be      	beq.n	79c8 <__aeabi_dsub+0x64>
    7a4a:	2380      	movs	r3, #128	; 0x80
    7a4c:	041b      	lsls	r3, r3, #16
    7a4e:	431a      	orrs	r2, r3
    7a50:	2e38      	cmp	r6, #56	; 0x38
    7a52:	dd00      	ble.n	7a56 <__aeabi_dsub+0xf2>
    7a54:	e103      	b.n	7c5e <__aeabi_dsub+0x2fa>
    7a56:	2e1f      	cmp	r6, #31
    7a58:	dd00      	ble.n	7a5c <__aeabi_dsub+0xf8>
    7a5a:	e13f      	b.n	7cdc <__aeabi_dsub+0x378>
    7a5c:	2020      	movs	r0, #32
    7a5e:	1b83      	subs	r3, r0, r6
    7a60:	4699      	mov	r9, r3
    7a62:	1c13      	adds	r3, r2, #0
    7a64:	4649      	mov	r1, r9
    7a66:	408b      	lsls	r3, r1
    7a68:	469c      	mov	ip, r3
    7a6a:	9b01      	ldr	r3, [sp, #4]
    7a6c:	4660      	mov	r0, ip
    7a6e:	40f3      	lsrs	r3, r6
    7a70:	4303      	orrs	r3, r0
    7a72:	9801      	ldr	r0, [sp, #4]
    7a74:	40f2      	lsrs	r2, r6
    7a76:	4088      	lsls	r0, r1
    7a78:	1c01      	adds	r1, r0, #0
    7a7a:	1e48      	subs	r0, r1, #1
    7a7c:	4181      	sbcs	r1, r0
    7a7e:	430b      	orrs	r3, r1
    7a80:	1aeb      	subs	r3, r5, r3
    7a82:	429d      	cmp	r5, r3
    7a84:	4180      	sbcs	r0, r0
    7a86:	1c1d      	adds	r5, r3, #0
    7a88:	1aba      	subs	r2, r7, r2
    7a8a:	4240      	negs	r0, r0
    7a8c:	1a17      	subs	r7, r2, r0
    7a8e:	023b      	lsls	r3, r7, #8
    7a90:	d400      	bmi.n	7a94 <__aeabi_dsub+0x130>
    7a92:	e0a8      	b.n	7be6 <__aeabi_dsub+0x282>
    7a94:	027a      	lsls	r2, r7, #9
    7a96:	0a56      	lsrs	r6, r2, #9
    7a98:	2e00      	cmp	r6, #0
    7a9a:	d100      	bne.n	7a9e <__aeabi_dsub+0x13a>
    7a9c:	e0ca      	b.n	7c34 <__aeabi_dsub+0x2d0>
    7a9e:	1c30      	adds	r0, r6, #0
    7aa0:	f7fe fd52 	bl	6548 <__clzsi2>
    7aa4:	1c03      	adds	r3, r0, #0
    7aa6:	3b08      	subs	r3, #8
    7aa8:	2b1f      	cmp	r3, #31
    7aaa:	dd00      	ble.n	7aae <__aeabi_dsub+0x14a>
    7aac:	e0cb      	b.n	7c46 <__aeabi_dsub+0x2e2>
    7aae:	2228      	movs	r2, #40	; 0x28
    7ab0:	1c29      	adds	r1, r5, #0
    7ab2:	1a12      	subs	r2, r2, r0
    7ab4:	40d1      	lsrs	r1, r2
    7ab6:	409e      	lsls	r6, r3
    7ab8:	1c0a      	adds	r2, r1, #0
    7aba:	409d      	lsls	r5, r3
    7abc:	4332      	orrs	r2, r6
    7abe:	429c      	cmp	r4, r3
    7ac0:	dd00      	ble.n	7ac4 <__aeabi_dsub+0x160>
    7ac2:	e0c8      	b.n	7c56 <__aeabi_dsub+0x2f2>
    7ac4:	1b1c      	subs	r4, r3, r4
    7ac6:	1c67      	adds	r7, r4, #1
    7ac8:	2f1f      	cmp	r7, #31
    7aca:	dd00      	ble.n	7ace <__aeabi_dsub+0x16a>
    7acc:	e0ed      	b.n	7caa <__aeabi_dsub+0x346>
    7ace:	231f      	movs	r3, #31
    7ad0:	1c29      	adds	r1, r5, #0
    7ad2:	1b1c      	subs	r4, r3, r4
    7ad4:	1c13      	adds	r3, r2, #0
    7ad6:	40a5      	lsls	r5, r4
    7ad8:	40a3      	lsls	r3, r4
    7ada:	40f9      	lsrs	r1, r7
    7adc:	1e6c      	subs	r4, r5, #1
    7ade:	41a5      	sbcs	r5, r4
    7ae0:	40fa      	lsrs	r2, r7
    7ae2:	4319      	orrs	r1, r3
    7ae4:	430d      	orrs	r5, r1
    7ae6:	1c17      	adds	r7, r2, #0
    7ae8:	2400      	movs	r4, #0
    7aea:	e76d      	b.n	79c8 <__aeabi_dsub+0x64>
    7aec:	2380      	movs	r3, #128	; 0x80
    7aee:	2601      	movs	r6, #1
    7af0:	4642      	mov	r2, r8
    7af2:	041b      	lsls	r3, r3, #16
    7af4:	403b      	ands	r3, r7
    7af6:	4016      	ands	r6, r2
    7af8:	2b00      	cmp	r3, #0
    7afa:	d000      	beq.n	7afe <__aeabi_dsub+0x19a>
    7afc:	e77b      	b.n	79f6 <__aeabi_dsub+0x92>
    7afe:	4b74      	ldr	r3, [pc, #464]	; (7cd0 <__aeabi_dsub+0x36c>)
    7b00:	08ed      	lsrs	r5, r5, #3
    7b02:	0778      	lsls	r0, r7, #29
    7b04:	4305      	orrs	r5, r0
    7b06:	08fa      	lsrs	r2, r7, #3
    7b08:	429c      	cmp	r4, r3
    7b0a:	d03b      	beq.n	7b84 <__aeabi_dsub+0x220>
    7b0c:	0312      	lsls	r2, r2, #12
    7b0e:	0564      	lsls	r4, r4, #21
    7b10:	0b12      	lsrs	r2, r2, #12
    7b12:	0d64      	lsrs	r4, r4, #21
    7b14:	e77e      	b.n	7a14 <__aeabi_dsub+0xb0>
    7b16:	1a23      	subs	r3, r4, r0
    7b18:	469a      	mov	sl, r3
    7b1a:	2b00      	cmp	r3, #0
    7b1c:	dc00      	bgt.n	7b20 <__aeabi_dsub+0x1bc>
    7b1e:	e0a5      	b.n	7c6c <__aeabi_dsub+0x308>
    7b20:	2800      	cmp	r0, #0
    7b22:	d044      	beq.n	7bae <__aeabi_dsub+0x24a>
    7b24:	486a      	ldr	r0, [pc, #424]	; (7cd0 <__aeabi_dsub+0x36c>)
    7b26:	4284      	cmp	r4, r0
    7b28:	d100      	bne.n	7b2c <__aeabi_dsub+0x1c8>
    7b2a:	e74d      	b.n	79c8 <__aeabi_dsub+0x64>
    7b2c:	2080      	movs	r0, #128	; 0x80
    7b2e:	0400      	lsls	r0, r0, #16
    7b30:	4302      	orrs	r2, r0
    7b32:	4653      	mov	r3, sl
    7b34:	2b38      	cmp	r3, #56	; 0x38
    7b36:	dc00      	bgt.n	7b3a <__aeabi_dsub+0x1d6>
    7b38:	e11c      	b.n	7d74 <__aeabi_dsub+0x410>
    7b3a:	9b01      	ldr	r3, [sp, #4]
    7b3c:	431a      	orrs	r2, r3
    7b3e:	1e51      	subs	r1, r2, #1
    7b40:	418a      	sbcs	r2, r1
    7b42:	b2d1      	uxtb	r1, r2
    7b44:	2200      	movs	r2, #0
    7b46:	1949      	adds	r1, r1, r5
    7b48:	42a9      	cmp	r1, r5
    7b4a:	4180      	sbcs	r0, r0
    7b4c:	1c0d      	adds	r5, r1, #0
    7b4e:	19d2      	adds	r2, r2, r7
    7b50:	4240      	negs	r0, r0
    7b52:	1817      	adds	r7, r2, r0
    7b54:	023b      	lsls	r3, r7, #8
    7b56:	d546      	bpl.n	7be6 <__aeabi_dsub+0x282>
    7b58:	4b5d      	ldr	r3, [pc, #372]	; (7cd0 <__aeabi_dsub+0x36c>)
    7b5a:	3401      	adds	r4, #1
    7b5c:	429c      	cmp	r4, r3
    7b5e:	d100      	bne.n	7b62 <__aeabi_dsub+0x1fe>
    7b60:	e169      	b.n	7e36 <__aeabi_dsub+0x4d2>
    7b62:	2001      	movs	r0, #1
    7b64:	4a5b      	ldr	r2, [pc, #364]	; (7cd4 <__aeabi_dsub+0x370>)
    7b66:	086b      	lsrs	r3, r5, #1
    7b68:	403a      	ands	r2, r7
    7b6a:	4028      	ands	r0, r5
    7b6c:	4318      	orrs	r0, r3
    7b6e:	07d5      	lsls	r5, r2, #31
    7b70:	4305      	orrs	r5, r0
    7b72:	0857      	lsrs	r7, r2, #1
    7b74:	e728      	b.n	79c8 <__aeabi_dsub+0x64>
    7b76:	1c13      	adds	r3, r2, #0
    7b78:	9901      	ldr	r1, [sp, #4]
    7b7a:	430b      	orrs	r3, r1
    7b7c:	d100      	bne.n	7b80 <__aeabi_dsub+0x21c>
    7b7e:	e711      	b.n	79a4 <__aeabi_dsub+0x40>
    7b80:	464b      	mov	r3, r9
    7b82:	e713      	b.n	79ac <__aeabi_dsub+0x48>
    7b84:	1c2b      	adds	r3, r5, #0
    7b86:	4313      	orrs	r3, r2
    7b88:	d051      	beq.n	7c2e <__aeabi_dsub+0x2ca>
    7b8a:	2380      	movs	r3, #128	; 0x80
    7b8c:	031b      	lsls	r3, r3, #12
    7b8e:	431a      	orrs	r2, r3
    7b90:	0312      	lsls	r2, r2, #12
    7b92:	0b12      	lsrs	r2, r2, #12
    7b94:	e73e      	b.n	7a14 <__aeabi_dsub+0xb0>
    7b96:	3e01      	subs	r6, #1
    7b98:	2e00      	cmp	r6, #0
    7b9a:	d000      	beq.n	7b9e <__aeabi_dsub+0x23a>
    7b9c:	e080      	b.n	7ca0 <__aeabi_dsub+0x33c>
    7b9e:	1a69      	subs	r1, r5, r1
    7ba0:	428d      	cmp	r5, r1
    7ba2:	419b      	sbcs	r3, r3
    7ba4:	1aba      	subs	r2, r7, r2
    7ba6:	425b      	negs	r3, r3
    7ba8:	1ad7      	subs	r7, r2, r3
    7baa:	1c0d      	adds	r5, r1, #0
    7bac:	e76f      	b.n	7a8e <__aeabi_dsub+0x12a>
    7bae:	1c10      	adds	r0, r2, #0
    7bb0:	9b01      	ldr	r3, [sp, #4]
    7bb2:	4318      	orrs	r0, r3
    7bb4:	d100      	bne.n	7bb8 <__aeabi_dsub+0x254>
    7bb6:	e707      	b.n	79c8 <__aeabi_dsub+0x64>
    7bb8:	2301      	movs	r3, #1
    7bba:	425b      	negs	r3, r3
    7bbc:	469c      	mov	ip, r3
    7bbe:	44e2      	add	sl, ip
    7bc0:	4653      	mov	r3, sl
    7bc2:	2b00      	cmp	r3, #0
    7bc4:	d000      	beq.n	7bc8 <__aeabi_dsub+0x264>
    7bc6:	e102      	b.n	7dce <__aeabi_dsub+0x46a>
    7bc8:	9b01      	ldr	r3, [sp, #4]
    7bca:	19d2      	adds	r2, r2, r7
    7bcc:	1959      	adds	r1, r3, r5
    7bce:	42a9      	cmp	r1, r5
    7bd0:	419b      	sbcs	r3, r3
    7bd2:	425b      	negs	r3, r3
    7bd4:	18d7      	adds	r7, r2, r3
    7bd6:	1c0d      	adds	r5, r1, #0
    7bd8:	e7bc      	b.n	7b54 <__aeabi_dsub+0x1f0>
    7bda:	4663      	mov	r3, ip
    7bdc:	4303      	orrs	r3, r0
    7bde:	d100      	bne.n	7be2 <__aeabi_dsub+0x27e>
    7be0:	e128      	b.n	7e34 <__aeabi_dsub+0x4d0>
    7be2:	1c07      	adds	r7, r0, #0
    7be4:	4665      	mov	r5, ip
    7be6:	076b      	lsls	r3, r5, #29
    7be8:	d000      	beq.n	7bec <__aeabi_dsub+0x288>
    7bea:	e6f0      	b.n	79ce <__aeabi_dsub+0x6a>
    7bec:	2601      	movs	r6, #1
    7bee:	4643      	mov	r3, r8
    7bf0:	401e      	ands	r6, r3
    7bf2:	e784      	b.n	7afe <__aeabi_dsub+0x19a>
    7bf4:	2e00      	cmp	r6, #0
    7bf6:	d000      	beq.n	7bfa <__aeabi_dsub+0x296>
    7bf8:	e081      	b.n	7cfe <__aeabi_dsub+0x39a>
    7bfa:	1c60      	adds	r0, r4, #1
    7bfc:	0540      	lsls	r0, r0, #21
    7bfe:	0d40      	lsrs	r0, r0, #21
    7c00:	2801      	cmp	r0, #1
    7c02:	dc00      	bgt.n	7c06 <__aeabi_dsub+0x2a2>
    7c04:	e107      	b.n	7e16 <__aeabi_dsub+0x4b2>
    7c06:	9901      	ldr	r1, [sp, #4]
    7c08:	1a68      	subs	r0, r5, r1
    7c0a:	4684      	mov	ip, r0
    7c0c:	4565      	cmp	r5, ip
    7c0e:	41b6      	sbcs	r6, r6
    7c10:	1ab8      	subs	r0, r7, r2
    7c12:	4276      	negs	r6, r6
    7c14:	1b86      	subs	r6, r0, r6
    7c16:	0230      	lsls	r0, r6, #8
    7c18:	d400      	bmi.n	7c1c <__aeabi_dsub+0x2b8>
    7c1a:	e0a1      	b.n	7d60 <__aeabi_dsub+0x3fc>
    7c1c:	468c      	mov	ip, r1
    7c1e:	1b4d      	subs	r5, r1, r5
    7c20:	45ac      	cmp	ip, r5
    7c22:	4189      	sbcs	r1, r1
    7c24:	1bd2      	subs	r2, r2, r7
    7c26:	4249      	negs	r1, r1
    7c28:	1a56      	subs	r6, r2, r1
    7c2a:	4698      	mov	r8, r3
    7c2c:	e734      	b.n	7a98 <__aeabi_dsub+0x134>
    7c2e:	2200      	movs	r2, #0
    7c30:	2500      	movs	r5, #0
    7c32:	e6ef      	b.n	7a14 <__aeabi_dsub+0xb0>
    7c34:	1c28      	adds	r0, r5, #0
    7c36:	f7fe fc87 	bl	6548 <__clzsi2>
    7c3a:	3020      	adds	r0, #32
    7c3c:	1c03      	adds	r3, r0, #0
    7c3e:	3b08      	subs	r3, #8
    7c40:	2b1f      	cmp	r3, #31
    7c42:	dc00      	bgt.n	7c46 <__aeabi_dsub+0x2e2>
    7c44:	e733      	b.n	7aae <__aeabi_dsub+0x14a>
    7c46:	1c02      	adds	r2, r0, #0
    7c48:	3a28      	subs	r2, #40	; 0x28
    7c4a:	4095      	lsls	r5, r2
    7c4c:	1c2a      	adds	r2, r5, #0
    7c4e:	2500      	movs	r5, #0
    7c50:	429c      	cmp	r4, r3
    7c52:	dc00      	bgt.n	7c56 <__aeabi_dsub+0x2f2>
    7c54:	e736      	b.n	7ac4 <__aeabi_dsub+0x160>
    7c56:	4f1f      	ldr	r7, [pc, #124]	; (7cd4 <__aeabi_dsub+0x370>)
    7c58:	1ae4      	subs	r4, r4, r3
    7c5a:	4017      	ands	r7, r2
    7c5c:	e6b4      	b.n	79c8 <__aeabi_dsub+0x64>
    7c5e:	9b01      	ldr	r3, [sp, #4]
    7c60:	431a      	orrs	r2, r3
    7c62:	1e51      	subs	r1, r2, #1
    7c64:	418a      	sbcs	r2, r1
    7c66:	b2d3      	uxtb	r3, r2
    7c68:	2200      	movs	r2, #0
    7c6a:	e709      	b.n	7a80 <__aeabi_dsub+0x11c>
    7c6c:	2b00      	cmp	r3, #0
    7c6e:	d000      	beq.n	7c72 <__aeabi_dsub+0x30e>
    7c70:	e101      	b.n	7e76 <__aeabi_dsub+0x512>
    7c72:	1c60      	adds	r0, r4, #1
    7c74:	0543      	lsls	r3, r0, #21
    7c76:	0d5b      	lsrs	r3, r3, #21
    7c78:	2b01      	cmp	r3, #1
    7c7a:	dc00      	bgt.n	7c7e <__aeabi_dsub+0x31a>
    7c7c:	e0b0      	b.n	7de0 <__aeabi_dsub+0x47c>
    7c7e:	4b14      	ldr	r3, [pc, #80]	; (7cd0 <__aeabi_dsub+0x36c>)
    7c80:	4298      	cmp	r0, r3
    7c82:	d100      	bne.n	7c86 <__aeabi_dsub+0x322>
    7c84:	e11e      	b.n	7ec4 <__aeabi_dsub+0x560>
    7c86:	9b01      	ldr	r3, [sp, #4]
    7c88:	19d2      	adds	r2, r2, r7
    7c8a:	1959      	adds	r1, r3, r5
    7c8c:	42a9      	cmp	r1, r5
    7c8e:	419b      	sbcs	r3, r3
    7c90:	425b      	negs	r3, r3
    7c92:	18d2      	adds	r2, r2, r3
    7c94:	0849      	lsrs	r1, r1, #1
    7c96:	07d5      	lsls	r5, r2, #31
    7c98:	430d      	orrs	r5, r1
    7c9a:	0857      	lsrs	r7, r2, #1
    7c9c:	1c04      	adds	r4, r0, #0
    7c9e:	e693      	b.n	79c8 <__aeabi_dsub+0x64>
    7ca0:	4b0b      	ldr	r3, [pc, #44]	; (7cd0 <__aeabi_dsub+0x36c>)
    7ca2:	429c      	cmp	r4, r3
    7ca4:	d000      	beq.n	7ca8 <__aeabi_dsub+0x344>
    7ca6:	e6d3      	b.n	7a50 <__aeabi_dsub+0xec>
    7ca8:	e68e      	b.n	79c8 <__aeabi_dsub+0x64>
    7caa:	1c21      	adds	r1, r4, #0
    7cac:	1c13      	adds	r3, r2, #0
    7cae:	391f      	subs	r1, #31
    7cb0:	40cb      	lsrs	r3, r1
    7cb2:	1c19      	adds	r1, r3, #0
    7cb4:	2f20      	cmp	r7, #32
    7cb6:	d100      	bne.n	7cba <__aeabi_dsub+0x356>
    7cb8:	e08e      	b.n	7dd8 <__aeabi_dsub+0x474>
    7cba:	233f      	movs	r3, #63	; 0x3f
    7cbc:	1b1c      	subs	r4, r3, r4
    7cbe:	40a2      	lsls	r2, r4
    7cc0:	4315      	orrs	r5, r2
    7cc2:	1e6a      	subs	r2, r5, #1
    7cc4:	4195      	sbcs	r5, r2
    7cc6:	2700      	movs	r7, #0
    7cc8:	430d      	orrs	r5, r1
    7cca:	2400      	movs	r4, #0
    7ccc:	e78b      	b.n	7be6 <__aeabi_dsub+0x282>
    7cce:	46c0      	nop			; (mov r8, r8)
    7cd0:	000007ff 	.word	0x000007ff
    7cd4:	ff7fffff 	.word	0xff7fffff
    7cd8:	800fffff 	.word	0x800fffff
    7cdc:	1c33      	adds	r3, r6, #0
    7cde:	1c10      	adds	r0, r2, #0
    7ce0:	3b20      	subs	r3, #32
    7ce2:	40d8      	lsrs	r0, r3
    7ce4:	2e20      	cmp	r6, #32
    7ce6:	d079      	beq.n	7ddc <__aeabi_dsub+0x478>
    7ce8:	2340      	movs	r3, #64	; 0x40
    7cea:	1b9b      	subs	r3, r3, r6
    7cec:	409a      	lsls	r2, r3
    7cee:	1c13      	adds	r3, r2, #0
    7cf0:	9a01      	ldr	r2, [sp, #4]
    7cf2:	4313      	orrs	r3, r2
    7cf4:	1e59      	subs	r1, r3, #1
    7cf6:	418b      	sbcs	r3, r1
    7cf8:	2200      	movs	r2, #0
    7cfa:	4303      	orrs	r3, r0
    7cfc:	e6c0      	b.n	7a80 <__aeabi_dsub+0x11c>
    7cfe:	2c00      	cmp	r4, #0
    7d00:	d053      	beq.n	7daa <__aeabi_dsub+0x446>
    7d02:	4cc7      	ldr	r4, [pc, #796]	; (8020 <__aeabi_dsub+0x6bc>)
    7d04:	42a0      	cmp	r0, r4
    7d06:	d100      	bne.n	7d0a <__aeabi_dsub+0x3a6>
    7d08:	e0b0      	b.n	7e6c <__aeabi_dsub+0x508>
    7d0a:	2480      	movs	r4, #128	; 0x80
    7d0c:	4271      	negs	r1, r6
    7d0e:	4689      	mov	r9, r1
    7d10:	0424      	lsls	r4, r4, #16
    7d12:	4327      	orrs	r7, r4
    7d14:	4649      	mov	r1, r9
    7d16:	2938      	cmp	r1, #56	; 0x38
    7d18:	dd00      	ble.n	7d1c <__aeabi_dsub+0x3b8>
    7d1a:	e0cd      	b.n	7eb8 <__aeabi_dsub+0x554>
    7d1c:	291f      	cmp	r1, #31
    7d1e:	dd00      	ble.n	7d22 <__aeabi_dsub+0x3be>
    7d20:	e159      	b.n	7fd6 <__aeabi_dsub+0x672>
    7d22:	2420      	movs	r4, #32
    7d24:	1c3e      	adds	r6, r7, #0
    7d26:	1a61      	subs	r1, r4, r1
    7d28:	408e      	lsls	r6, r1
    7d2a:	468a      	mov	sl, r1
    7d2c:	46b0      	mov	r8, r6
    7d2e:	4649      	mov	r1, r9
    7d30:	1c2e      	adds	r6, r5, #0
    7d32:	40ce      	lsrs	r6, r1
    7d34:	4651      	mov	r1, sl
    7d36:	46b4      	mov	ip, r6
    7d38:	408d      	lsls	r5, r1
    7d3a:	4664      	mov	r4, ip
    7d3c:	4646      	mov	r6, r8
    7d3e:	4649      	mov	r1, r9
    7d40:	4326      	orrs	r6, r4
    7d42:	1e6c      	subs	r4, r5, #1
    7d44:	41a5      	sbcs	r5, r4
    7d46:	40cf      	lsrs	r7, r1
    7d48:	4335      	orrs	r5, r6
    7d4a:	9901      	ldr	r1, [sp, #4]
    7d4c:	1bd7      	subs	r7, r2, r7
    7d4e:	468c      	mov	ip, r1
    7d50:	1b4d      	subs	r5, r1, r5
    7d52:	45ac      	cmp	ip, r5
    7d54:	4192      	sbcs	r2, r2
    7d56:	4252      	negs	r2, r2
    7d58:	1abf      	subs	r7, r7, r2
    7d5a:	1c04      	adds	r4, r0, #0
    7d5c:	4698      	mov	r8, r3
    7d5e:	e696      	b.n	7a8e <__aeabi_dsub+0x12a>
    7d60:	4663      	mov	r3, ip
    7d62:	4665      	mov	r5, ip
    7d64:	4333      	orrs	r3, r6
    7d66:	d000      	beq.n	7d6a <__aeabi_dsub+0x406>
    7d68:	e696      	b.n	7a98 <__aeabi_dsub+0x134>
    7d6a:	2600      	movs	r6, #0
    7d6c:	2700      	movs	r7, #0
    7d6e:	2400      	movs	r4, #0
    7d70:	2500      	movs	r5, #0
    7d72:	e6c4      	b.n	7afe <__aeabi_dsub+0x19a>
    7d74:	2b1f      	cmp	r3, #31
    7d76:	dc61      	bgt.n	7e3c <__aeabi_dsub+0x4d8>
    7d78:	2020      	movs	r0, #32
    7d7a:	1ac3      	subs	r3, r0, r3
    7d7c:	469b      	mov	fp, r3
    7d7e:	1c13      	adds	r3, r2, #0
    7d80:	4659      	mov	r1, fp
    7d82:	408b      	lsls	r3, r1
    7d84:	4651      	mov	r1, sl
    7d86:	4699      	mov	r9, r3
    7d88:	9b01      	ldr	r3, [sp, #4]
    7d8a:	40cb      	lsrs	r3, r1
    7d8c:	469c      	mov	ip, r3
    7d8e:	464b      	mov	r3, r9
    7d90:	4660      	mov	r0, ip
    7d92:	4303      	orrs	r3, r0
    7d94:	469c      	mov	ip, r3
    7d96:	465b      	mov	r3, fp
    7d98:	9901      	ldr	r1, [sp, #4]
    7d9a:	4099      	lsls	r1, r3
    7d9c:	4663      	mov	r3, ip
    7d9e:	1e48      	subs	r0, r1, #1
    7da0:	4181      	sbcs	r1, r0
    7da2:	4319      	orrs	r1, r3
    7da4:	4653      	mov	r3, sl
    7da6:	40da      	lsrs	r2, r3
    7da8:	e6cd      	b.n	7b46 <__aeabi_dsub+0x1e2>
    7daa:	1c3c      	adds	r4, r7, #0
    7dac:	432c      	orrs	r4, r5
    7dae:	d05d      	beq.n	7e6c <__aeabi_dsub+0x508>
    7db0:	43f1      	mvns	r1, r6
    7db2:	4689      	mov	r9, r1
    7db4:	2900      	cmp	r1, #0
    7db6:	d155      	bne.n	7e64 <__aeabi_dsub+0x500>
    7db8:	9901      	ldr	r1, [sp, #4]
    7dba:	1bd2      	subs	r2, r2, r7
    7dbc:	468c      	mov	ip, r1
    7dbe:	1b4d      	subs	r5, r1, r5
    7dc0:	45ac      	cmp	ip, r5
    7dc2:	4189      	sbcs	r1, r1
    7dc4:	4249      	negs	r1, r1
    7dc6:	1a57      	subs	r7, r2, r1
    7dc8:	1c04      	adds	r4, r0, #0
    7dca:	4698      	mov	r8, r3
    7dcc:	e65f      	b.n	7a8e <__aeabi_dsub+0x12a>
    7dce:	4894      	ldr	r0, [pc, #592]	; (8020 <__aeabi_dsub+0x6bc>)
    7dd0:	4284      	cmp	r4, r0
    7dd2:	d000      	beq.n	7dd6 <__aeabi_dsub+0x472>
    7dd4:	e6ad      	b.n	7b32 <__aeabi_dsub+0x1ce>
    7dd6:	e5f7      	b.n	79c8 <__aeabi_dsub+0x64>
    7dd8:	2200      	movs	r2, #0
    7dda:	e771      	b.n	7cc0 <__aeabi_dsub+0x35c>
    7ddc:	2300      	movs	r3, #0
    7dde:	e787      	b.n	7cf0 <__aeabi_dsub+0x38c>
    7de0:	1c3b      	adds	r3, r7, #0
    7de2:	432b      	orrs	r3, r5
    7de4:	2c00      	cmp	r4, #0
    7de6:	d000      	beq.n	7dea <__aeabi_dsub+0x486>
    7de8:	e0da      	b.n	7fa0 <__aeabi_dsub+0x63c>
    7dea:	2b00      	cmp	r3, #0
    7dec:	d100      	bne.n	7df0 <__aeabi_dsub+0x48c>
    7dee:	e113      	b.n	8018 <__aeabi_dsub+0x6b4>
    7df0:	1c13      	adds	r3, r2, #0
    7df2:	9901      	ldr	r1, [sp, #4]
    7df4:	430b      	orrs	r3, r1
    7df6:	d100      	bne.n	7dfa <__aeabi_dsub+0x496>
    7df8:	e5e6      	b.n	79c8 <__aeabi_dsub+0x64>
    7dfa:	1949      	adds	r1, r1, r5
    7dfc:	42a9      	cmp	r1, r5
    7dfe:	419b      	sbcs	r3, r3
    7e00:	19d2      	adds	r2, r2, r7
    7e02:	425b      	negs	r3, r3
    7e04:	18d7      	adds	r7, r2, r3
    7e06:	023b      	lsls	r3, r7, #8
    7e08:	d400      	bmi.n	7e0c <__aeabi_dsub+0x4a8>
    7e0a:	e121      	b.n	8050 <__aeabi_dsub+0x6ec>
    7e0c:	4b85      	ldr	r3, [pc, #532]	; (8024 <__aeabi_dsub+0x6c0>)
    7e0e:	1c0d      	adds	r5, r1, #0
    7e10:	401f      	ands	r7, r3
    7e12:	1c04      	adds	r4, r0, #0
    7e14:	e5d8      	b.n	79c8 <__aeabi_dsub+0x64>
    7e16:	1c38      	adds	r0, r7, #0
    7e18:	4328      	orrs	r0, r5
    7e1a:	2c00      	cmp	r4, #0
    7e1c:	d140      	bne.n	7ea0 <__aeabi_dsub+0x53c>
    7e1e:	2800      	cmp	r0, #0
    7e20:	d000      	beq.n	7e24 <__aeabi_dsub+0x4c0>
    7e22:	e083      	b.n	7f2c <__aeabi_dsub+0x5c8>
    7e24:	1c10      	adds	r0, r2, #0
    7e26:	9901      	ldr	r1, [sp, #4]
    7e28:	4308      	orrs	r0, r1
    7e2a:	d003      	beq.n	7e34 <__aeabi_dsub+0x4d0>
    7e2c:	1c17      	adds	r7, r2, #0
    7e2e:	1c0d      	adds	r5, r1, #0
    7e30:	4698      	mov	r8, r3
    7e32:	e5c9      	b.n	79c8 <__aeabi_dsub+0x64>
    7e34:	2600      	movs	r6, #0
    7e36:	2700      	movs	r7, #0
    7e38:	2500      	movs	r5, #0
    7e3a:	e660      	b.n	7afe <__aeabi_dsub+0x19a>
    7e3c:	4650      	mov	r0, sl
    7e3e:	1c13      	adds	r3, r2, #0
    7e40:	3820      	subs	r0, #32
    7e42:	40c3      	lsrs	r3, r0
    7e44:	1c18      	adds	r0, r3, #0
    7e46:	4653      	mov	r3, sl
    7e48:	2b20      	cmp	r3, #32
    7e4a:	d100      	bne.n	7e4e <__aeabi_dsub+0x4ea>
    7e4c:	e0c1      	b.n	7fd2 <__aeabi_dsub+0x66e>
    7e4e:	2340      	movs	r3, #64	; 0x40
    7e50:	4651      	mov	r1, sl
    7e52:	1a5b      	subs	r3, r3, r1
    7e54:	409a      	lsls	r2, r3
    7e56:	9901      	ldr	r1, [sp, #4]
    7e58:	4311      	orrs	r1, r2
    7e5a:	1e4a      	subs	r2, r1, #1
    7e5c:	4191      	sbcs	r1, r2
    7e5e:	2200      	movs	r2, #0
    7e60:	4301      	orrs	r1, r0
    7e62:	e670      	b.n	7b46 <__aeabi_dsub+0x1e2>
    7e64:	4c6e      	ldr	r4, [pc, #440]	; (8020 <__aeabi_dsub+0x6bc>)
    7e66:	42a0      	cmp	r0, r4
    7e68:	d000      	beq.n	7e6c <__aeabi_dsub+0x508>
    7e6a:	e753      	b.n	7d14 <__aeabi_dsub+0x3b0>
    7e6c:	1c17      	adds	r7, r2, #0
    7e6e:	9d01      	ldr	r5, [sp, #4]
    7e70:	1c04      	adds	r4, r0, #0
    7e72:	4698      	mov	r8, r3
    7e74:	e5a8      	b.n	79c8 <__aeabi_dsub+0x64>
    7e76:	2c00      	cmp	r4, #0
    7e78:	d128      	bne.n	7ecc <__aeabi_dsub+0x568>
    7e7a:	1c3c      	adds	r4, r7, #0
    7e7c:	432c      	orrs	r4, r5
    7e7e:	d100      	bne.n	7e82 <__aeabi_dsub+0x51e>
    7e80:	e08a      	b.n	7f98 <__aeabi_dsub+0x634>
    7e82:	43db      	mvns	r3, r3
    7e84:	469a      	mov	sl, r3
    7e86:	2b00      	cmp	r3, #0
    7e88:	d000      	beq.n	7e8c <__aeabi_dsub+0x528>
    7e8a:	e082      	b.n	7f92 <__aeabi_dsub+0x62e>
    7e8c:	9b01      	ldr	r3, [sp, #4]
    7e8e:	19d2      	adds	r2, r2, r7
    7e90:	469c      	mov	ip, r3
    7e92:	4465      	add	r5, ip
    7e94:	429d      	cmp	r5, r3
    7e96:	4189      	sbcs	r1, r1
    7e98:	4249      	negs	r1, r1
    7e9a:	1857      	adds	r7, r2, r1
    7e9c:	1c04      	adds	r4, r0, #0
    7e9e:	e659      	b.n	7b54 <__aeabi_dsub+0x1f0>
    7ea0:	2800      	cmp	r0, #0
    7ea2:	d15b      	bne.n	7f5c <__aeabi_dsub+0x5f8>
    7ea4:	1c10      	adds	r0, r2, #0
    7ea6:	9901      	ldr	r1, [sp, #4]
    7ea8:	4308      	orrs	r0, r1
    7eaa:	d100      	bne.n	7eae <__aeabi_dsub+0x54a>
    7eac:	e0a4      	b.n	7ff8 <__aeabi_dsub+0x694>
    7eae:	1c17      	adds	r7, r2, #0
    7eb0:	1c0d      	adds	r5, r1, #0
    7eb2:	4698      	mov	r8, r3
    7eb4:	4c5a      	ldr	r4, [pc, #360]	; (8020 <__aeabi_dsub+0x6bc>)
    7eb6:	e587      	b.n	79c8 <__aeabi_dsub+0x64>
    7eb8:	433d      	orrs	r5, r7
    7eba:	1e6f      	subs	r7, r5, #1
    7ebc:	41bd      	sbcs	r5, r7
    7ebe:	2700      	movs	r7, #0
    7ec0:	b2ed      	uxtb	r5, r5
    7ec2:	e742      	b.n	7d4a <__aeabi_dsub+0x3e6>
    7ec4:	1c04      	adds	r4, r0, #0
    7ec6:	2700      	movs	r7, #0
    7ec8:	2500      	movs	r5, #0
    7eca:	e618      	b.n	7afe <__aeabi_dsub+0x19a>
    7ecc:	4c54      	ldr	r4, [pc, #336]	; (8020 <__aeabi_dsub+0x6bc>)
    7ece:	42a0      	cmp	r0, r4
    7ed0:	d062      	beq.n	7f98 <__aeabi_dsub+0x634>
    7ed2:	4653      	mov	r3, sl
    7ed4:	2480      	movs	r4, #128	; 0x80
    7ed6:	425b      	negs	r3, r3
    7ed8:	469a      	mov	sl, r3
    7eda:	0424      	lsls	r4, r4, #16
    7edc:	4327      	orrs	r7, r4
    7ede:	4653      	mov	r3, sl
    7ee0:	2b38      	cmp	r3, #56	; 0x38
    7ee2:	dd00      	ble.n	7ee6 <__aeabi_dsub+0x582>
    7ee4:	e08e      	b.n	8004 <__aeabi_dsub+0x6a0>
    7ee6:	2b1f      	cmp	r3, #31
    7ee8:	dd00      	ble.n	7eec <__aeabi_dsub+0x588>
    7eea:	e09d      	b.n	8028 <__aeabi_dsub+0x6c4>
    7eec:	2420      	movs	r4, #32
    7eee:	1ae3      	subs	r3, r4, r3
    7ef0:	469b      	mov	fp, r3
    7ef2:	1c3b      	adds	r3, r7, #0
    7ef4:	4659      	mov	r1, fp
    7ef6:	408b      	lsls	r3, r1
    7ef8:	4651      	mov	r1, sl
    7efa:	4699      	mov	r9, r3
    7efc:	1c2b      	adds	r3, r5, #0
    7efe:	40cb      	lsrs	r3, r1
    7f00:	469c      	mov	ip, r3
    7f02:	464b      	mov	r3, r9
    7f04:	4664      	mov	r4, ip
    7f06:	4323      	orrs	r3, r4
    7f08:	469c      	mov	ip, r3
    7f0a:	465b      	mov	r3, fp
    7f0c:	409d      	lsls	r5, r3
    7f0e:	4663      	mov	r3, ip
    7f10:	1e6c      	subs	r4, r5, #1
    7f12:	41a5      	sbcs	r5, r4
    7f14:	40cf      	lsrs	r7, r1
    7f16:	431d      	orrs	r5, r3
    7f18:	9b01      	ldr	r3, [sp, #4]
    7f1a:	18bf      	adds	r7, r7, r2
    7f1c:	469c      	mov	ip, r3
    7f1e:	4465      	add	r5, ip
    7f20:	429d      	cmp	r5, r3
    7f22:	4192      	sbcs	r2, r2
    7f24:	4252      	negs	r2, r2
    7f26:	18bf      	adds	r7, r7, r2
    7f28:	1c04      	adds	r4, r0, #0
    7f2a:	e613      	b.n	7b54 <__aeabi_dsub+0x1f0>
    7f2c:	1c10      	adds	r0, r2, #0
    7f2e:	9901      	ldr	r1, [sp, #4]
    7f30:	4308      	orrs	r0, r1
    7f32:	d100      	bne.n	7f36 <__aeabi_dsub+0x5d2>
    7f34:	e548      	b.n	79c8 <__aeabi_dsub+0x64>
    7f36:	1a68      	subs	r0, r5, r1
    7f38:	4684      	mov	ip, r0
    7f3a:	4285      	cmp	r5, r0
    7f3c:	4180      	sbcs	r0, r0
    7f3e:	1abe      	subs	r6, r7, r2
    7f40:	4240      	negs	r0, r0
    7f42:	1a30      	subs	r0, r6, r0
    7f44:	0206      	lsls	r6, r0, #8
    7f46:	d400      	bmi.n	7f4a <__aeabi_dsub+0x5e6>
    7f48:	e647      	b.n	7bda <__aeabi_dsub+0x276>
    7f4a:	468c      	mov	ip, r1
    7f4c:	1b4d      	subs	r5, r1, r5
    7f4e:	45ac      	cmp	ip, r5
    7f50:	4189      	sbcs	r1, r1
    7f52:	1bd2      	subs	r2, r2, r7
    7f54:	4249      	negs	r1, r1
    7f56:	1a57      	subs	r7, r2, r1
    7f58:	4698      	mov	r8, r3
    7f5a:	e535      	b.n	79c8 <__aeabi_dsub+0x64>
    7f5c:	1c10      	adds	r0, r2, #0
    7f5e:	9901      	ldr	r1, [sp, #4]
    7f60:	4308      	orrs	r0, r1
    7f62:	d034      	beq.n	7fce <__aeabi_dsub+0x66a>
    7f64:	2480      	movs	r4, #128	; 0x80
    7f66:	0778      	lsls	r0, r7, #29
    7f68:	08ed      	lsrs	r5, r5, #3
    7f6a:	08ff      	lsrs	r7, r7, #3
    7f6c:	0324      	lsls	r4, r4, #12
    7f6e:	4328      	orrs	r0, r5
    7f70:	4227      	tst	r7, r4
    7f72:	d008      	beq.n	7f86 <__aeabi_dsub+0x622>
    7f74:	08d6      	lsrs	r6, r2, #3
    7f76:	4226      	tst	r6, r4
    7f78:	d105      	bne.n	7f86 <__aeabi_dsub+0x622>
    7f7a:	08c9      	lsrs	r1, r1, #3
    7f7c:	0752      	lsls	r2, r2, #29
    7f7e:	430a      	orrs	r2, r1
    7f80:	1c10      	adds	r0, r2, #0
    7f82:	1c37      	adds	r7, r6, #0
    7f84:	4698      	mov	r8, r3
    7f86:	00ff      	lsls	r7, r7, #3
    7f88:	0f42      	lsrs	r2, r0, #29
    7f8a:	4317      	orrs	r7, r2
    7f8c:	00c5      	lsls	r5, r0, #3
    7f8e:	4c24      	ldr	r4, [pc, #144]	; (8020 <__aeabi_dsub+0x6bc>)
    7f90:	e51a      	b.n	79c8 <__aeabi_dsub+0x64>
    7f92:	4c23      	ldr	r4, [pc, #140]	; (8020 <__aeabi_dsub+0x6bc>)
    7f94:	42a0      	cmp	r0, r4
    7f96:	d1a2      	bne.n	7ede <__aeabi_dsub+0x57a>
    7f98:	1c17      	adds	r7, r2, #0
    7f9a:	9d01      	ldr	r5, [sp, #4]
    7f9c:	1c04      	adds	r4, r0, #0
    7f9e:	e513      	b.n	79c8 <__aeabi_dsub+0x64>
    7fa0:	2b00      	cmp	r3, #0
    7fa2:	d035      	beq.n	8010 <__aeabi_dsub+0x6ac>
    7fa4:	1c13      	adds	r3, r2, #0
    7fa6:	9901      	ldr	r1, [sp, #4]
    7fa8:	430b      	orrs	r3, r1
    7faa:	d010      	beq.n	7fce <__aeabi_dsub+0x66a>
    7fac:	2480      	movs	r4, #128	; 0x80
    7fae:	0778      	lsls	r0, r7, #29
    7fb0:	08ed      	lsrs	r5, r5, #3
    7fb2:	08ff      	lsrs	r7, r7, #3
    7fb4:	0324      	lsls	r4, r4, #12
    7fb6:	4328      	orrs	r0, r5
    7fb8:	4227      	tst	r7, r4
    7fba:	d0e4      	beq.n	7f86 <__aeabi_dsub+0x622>
    7fbc:	08d3      	lsrs	r3, r2, #3
    7fbe:	4223      	tst	r3, r4
    7fc0:	d1e1      	bne.n	7f86 <__aeabi_dsub+0x622>
    7fc2:	08c9      	lsrs	r1, r1, #3
    7fc4:	0752      	lsls	r2, r2, #29
    7fc6:	430a      	orrs	r2, r1
    7fc8:	1c10      	adds	r0, r2, #0
    7fca:	1c1f      	adds	r7, r3, #0
    7fcc:	e7db      	b.n	7f86 <__aeabi_dsub+0x622>
    7fce:	4c14      	ldr	r4, [pc, #80]	; (8020 <__aeabi_dsub+0x6bc>)
    7fd0:	e4fa      	b.n	79c8 <__aeabi_dsub+0x64>
    7fd2:	2200      	movs	r2, #0
    7fd4:	e73f      	b.n	7e56 <__aeabi_dsub+0x4f2>
    7fd6:	464c      	mov	r4, r9
    7fd8:	1c3e      	adds	r6, r7, #0
    7fda:	3c20      	subs	r4, #32
    7fdc:	40e6      	lsrs	r6, r4
    7fde:	4649      	mov	r1, r9
    7fe0:	1c34      	adds	r4, r6, #0
    7fe2:	2920      	cmp	r1, #32
    7fe4:	d032      	beq.n	804c <__aeabi_dsub+0x6e8>
    7fe6:	2640      	movs	r6, #64	; 0x40
    7fe8:	1a76      	subs	r6, r6, r1
    7fea:	40b7      	lsls	r7, r6
    7fec:	433d      	orrs	r5, r7
    7fee:	1e6f      	subs	r7, r5, #1
    7ff0:	41bd      	sbcs	r5, r7
    7ff2:	2700      	movs	r7, #0
    7ff4:	4325      	orrs	r5, r4
    7ff6:	e6a8      	b.n	7d4a <__aeabi_dsub+0x3e6>
    7ff8:	2780      	movs	r7, #128	; 0x80
    7ffa:	2600      	movs	r6, #0
    7ffc:	03ff      	lsls	r7, r7, #15
    7ffe:	4c08      	ldr	r4, [pc, #32]	; (8020 <__aeabi_dsub+0x6bc>)
    8000:	2500      	movs	r5, #0
    8002:	e57c      	b.n	7afe <__aeabi_dsub+0x19a>
    8004:	433d      	orrs	r5, r7
    8006:	1e6f      	subs	r7, r5, #1
    8008:	41bd      	sbcs	r5, r7
    800a:	2700      	movs	r7, #0
    800c:	b2ed      	uxtb	r5, r5
    800e:	e783      	b.n	7f18 <__aeabi_dsub+0x5b4>
    8010:	1c17      	adds	r7, r2, #0
    8012:	9d01      	ldr	r5, [sp, #4]
    8014:	4c02      	ldr	r4, [pc, #8]	; (8020 <__aeabi_dsub+0x6bc>)
    8016:	e4d7      	b.n	79c8 <__aeabi_dsub+0x64>
    8018:	1c17      	adds	r7, r2, #0
    801a:	9d01      	ldr	r5, [sp, #4]
    801c:	e4d4      	b.n	79c8 <__aeabi_dsub+0x64>
    801e:	46c0      	nop			; (mov r8, r8)
    8020:	000007ff 	.word	0x000007ff
    8024:	ff7fffff 	.word	0xff7fffff
    8028:	4654      	mov	r4, sl
    802a:	1c3b      	adds	r3, r7, #0
    802c:	3c20      	subs	r4, #32
    802e:	40e3      	lsrs	r3, r4
    8030:	1c1c      	adds	r4, r3, #0
    8032:	4653      	mov	r3, sl
    8034:	2b20      	cmp	r3, #32
    8036:	d00d      	beq.n	8054 <__aeabi_dsub+0x6f0>
    8038:	2340      	movs	r3, #64	; 0x40
    803a:	4651      	mov	r1, sl
    803c:	1a5b      	subs	r3, r3, r1
    803e:	409f      	lsls	r7, r3
    8040:	433d      	orrs	r5, r7
    8042:	1e6f      	subs	r7, r5, #1
    8044:	41bd      	sbcs	r5, r7
    8046:	2700      	movs	r7, #0
    8048:	4325      	orrs	r5, r4
    804a:	e765      	b.n	7f18 <__aeabi_dsub+0x5b4>
    804c:	2700      	movs	r7, #0
    804e:	e7cd      	b.n	7fec <__aeabi_dsub+0x688>
    8050:	1c0d      	adds	r5, r1, #0
    8052:	e5c8      	b.n	7be6 <__aeabi_dsub+0x282>
    8054:	2700      	movs	r7, #0
    8056:	e7f3      	b.n	8040 <__aeabi_dsub+0x6dc>

00008058 <__aeabi_f2d>:
    8058:	0042      	lsls	r2, r0, #1
    805a:	0e12      	lsrs	r2, r2, #24
    805c:	1c51      	adds	r1, r2, #1
    805e:	b538      	push	{r3, r4, r5, lr}
    8060:	b2c9      	uxtb	r1, r1
    8062:	0243      	lsls	r3, r0, #9
    8064:	0a5d      	lsrs	r5, r3, #9
    8066:	0fc4      	lsrs	r4, r0, #31
    8068:	2901      	cmp	r1, #1
    806a:	dd15      	ble.n	8098 <__aeabi_f2d+0x40>
    806c:	21e0      	movs	r1, #224	; 0xe0
    806e:	0089      	lsls	r1, r1, #2
    8070:	468c      	mov	ip, r1
    8072:	076d      	lsls	r5, r5, #29
    8074:	0b1b      	lsrs	r3, r3, #12
    8076:	4462      	add	r2, ip
    8078:	2100      	movs	r1, #0
    807a:	1c28      	adds	r0, r5, #0
    807c:	0d0d      	lsrs	r5, r1, #20
    807e:	052d      	lsls	r5, r5, #20
    8080:	432b      	orrs	r3, r5
    8082:	4d1c      	ldr	r5, [pc, #112]	; (80f4 <__aeabi_f2d+0x9c>)
    8084:	0552      	lsls	r2, r2, #21
    8086:	402b      	ands	r3, r5
    8088:	0852      	lsrs	r2, r2, #1
    808a:	4313      	orrs	r3, r2
    808c:	005b      	lsls	r3, r3, #1
    808e:	07e4      	lsls	r4, r4, #31
    8090:	085b      	lsrs	r3, r3, #1
    8092:	4323      	orrs	r3, r4
    8094:	1c19      	adds	r1, r3, #0
    8096:	bd38      	pop	{r3, r4, r5, pc}
    8098:	2a00      	cmp	r2, #0
    809a:	d115      	bne.n	80c8 <__aeabi_f2d+0x70>
    809c:	2d00      	cmp	r5, #0
    809e:	d01f      	beq.n	80e0 <__aeabi_f2d+0x88>
    80a0:	1c28      	adds	r0, r5, #0
    80a2:	f7fe fa51 	bl	6548 <__clzsi2>
    80a6:	280a      	cmp	r0, #10
    80a8:	dc1d      	bgt.n	80e6 <__aeabi_f2d+0x8e>
    80aa:	230b      	movs	r3, #11
    80ac:	1c2a      	adds	r2, r5, #0
    80ae:	1a1b      	subs	r3, r3, r0
    80b0:	40da      	lsrs	r2, r3
    80b2:	1c13      	adds	r3, r2, #0
    80b4:	1c02      	adds	r2, r0, #0
    80b6:	3215      	adds	r2, #21
    80b8:	4095      	lsls	r5, r2
    80ba:	4a0f      	ldr	r2, [pc, #60]	; (80f8 <__aeabi_f2d+0xa0>)
    80bc:	031b      	lsls	r3, r3, #12
    80be:	1a12      	subs	r2, r2, r0
    80c0:	0552      	lsls	r2, r2, #21
    80c2:	0b1b      	lsrs	r3, r3, #12
    80c4:	0d52      	lsrs	r2, r2, #21
    80c6:	e7d7      	b.n	8078 <__aeabi_f2d+0x20>
    80c8:	2d00      	cmp	r5, #0
    80ca:	d006      	beq.n	80da <__aeabi_f2d+0x82>
    80cc:	2280      	movs	r2, #128	; 0x80
    80ce:	0b1b      	lsrs	r3, r3, #12
    80d0:	0312      	lsls	r2, r2, #12
    80d2:	4313      	orrs	r3, r2
    80d4:	076d      	lsls	r5, r5, #29
    80d6:	4a09      	ldr	r2, [pc, #36]	; (80fc <__aeabi_f2d+0xa4>)
    80d8:	e7ce      	b.n	8078 <__aeabi_f2d+0x20>
    80da:	4a08      	ldr	r2, [pc, #32]	; (80fc <__aeabi_f2d+0xa4>)
    80dc:	2300      	movs	r3, #0
    80de:	e7cb      	b.n	8078 <__aeabi_f2d+0x20>
    80e0:	2200      	movs	r2, #0
    80e2:	2300      	movs	r3, #0
    80e4:	e7c8      	b.n	8078 <__aeabi_f2d+0x20>
    80e6:	1c03      	adds	r3, r0, #0
    80e8:	3b0b      	subs	r3, #11
    80ea:	409d      	lsls	r5, r3
    80ec:	1c2b      	adds	r3, r5, #0
    80ee:	2500      	movs	r5, #0
    80f0:	e7e3      	b.n	80ba <__aeabi_f2d+0x62>
    80f2:	46c0      	nop			; (mov r8, r8)
    80f4:	800fffff 	.word	0x800fffff
    80f8:	00000389 	.word	0x00000389
    80fc:	000007ff 	.word	0x000007ff

00008100 <__aeabi_d2f>:
    8100:	b570      	push	{r4, r5, r6, lr}
    8102:	030b      	lsls	r3, r1, #12
    8104:	004d      	lsls	r5, r1, #1
    8106:	0f44      	lsrs	r4, r0, #29
    8108:	0d6d      	lsrs	r5, r5, #21
    810a:	0a5b      	lsrs	r3, r3, #9
    810c:	4323      	orrs	r3, r4
    810e:	1c6c      	adds	r4, r5, #1
    8110:	0564      	lsls	r4, r4, #21
    8112:	0fc9      	lsrs	r1, r1, #31
    8114:	00c2      	lsls	r2, r0, #3
    8116:	0d64      	lsrs	r4, r4, #21
    8118:	2c01      	cmp	r4, #1
    811a:	dd2a      	ble.n	8172 <__aeabi_d2f+0x72>
    811c:	4c3b      	ldr	r4, [pc, #236]	; (820c <__aeabi_d2f+0x10c>)
    811e:	192c      	adds	r4, r5, r4
    8120:	2cfe      	cmp	r4, #254	; 0xfe
    8122:	dc1a      	bgt.n	815a <__aeabi_d2f+0x5a>
    8124:	2c00      	cmp	r4, #0
    8126:	dd35      	ble.n	8194 <__aeabi_d2f+0x94>
    8128:	0180      	lsls	r0, r0, #6
    812a:	1e45      	subs	r5, r0, #1
    812c:	41a8      	sbcs	r0, r5
    812e:	00db      	lsls	r3, r3, #3
    8130:	4303      	orrs	r3, r0
    8132:	0f52      	lsrs	r2, r2, #29
    8134:	4313      	orrs	r3, r2
    8136:	075a      	lsls	r2, r3, #29
    8138:	d004      	beq.n	8144 <__aeabi_d2f+0x44>
    813a:	220f      	movs	r2, #15
    813c:	401a      	ands	r2, r3
    813e:	2a04      	cmp	r2, #4
    8140:	d000      	beq.n	8144 <__aeabi_d2f+0x44>
    8142:	3304      	adds	r3, #4
    8144:	2280      	movs	r2, #128	; 0x80
    8146:	04d2      	lsls	r2, r2, #19
    8148:	401a      	ands	r2, r3
    814a:	d027      	beq.n	819c <__aeabi_d2f+0x9c>
    814c:	3401      	adds	r4, #1
    814e:	2cff      	cmp	r4, #255	; 0xff
    8150:	d003      	beq.n	815a <__aeabi_d2f+0x5a>
    8152:	019b      	lsls	r3, r3, #6
    8154:	0a5b      	lsrs	r3, r3, #9
    8156:	b2e4      	uxtb	r4, r4
    8158:	e001      	b.n	815e <__aeabi_d2f+0x5e>
    815a:	24ff      	movs	r4, #255	; 0xff
    815c:	2300      	movs	r3, #0
    815e:	025b      	lsls	r3, r3, #9
    8160:	05e4      	lsls	r4, r4, #23
    8162:	0a5b      	lsrs	r3, r3, #9
    8164:	4323      	orrs	r3, r4
    8166:	005b      	lsls	r3, r3, #1
    8168:	07c9      	lsls	r1, r1, #31
    816a:	085b      	lsrs	r3, r3, #1
    816c:	430b      	orrs	r3, r1
    816e:	1c18      	adds	r0, r3, #0
    8170:	bd70      	pop	{r4, r5, r6, pc}
    8172:	2d00      	cmp	r5, #0
    8174:	d106      	bne.n	8184 <__aeabi_d2f+0x84>
    8176:	4313      	orrs	r3, r2
    8178:	d10e      	bne.n	8198 <__aeabi_d2f+0x98>
    817a:	2400      	movs	r4, #0
    817c:	025b      	lsls	r3, r3, #9
    817e:	0a5b      	lsrs	r3, r3, #9
    8180:	b2e4      	uxtb	r4, r4
    8182:	e7ec      	b.n	815e <__aeabi_d2f+0x5e>
    8184:	431a      	orrs	r2, r3
    8186:	d0e8      	beq.n	815a <__aeabi_d2f+0x5a>
    8188:	2080      	movs	r0, #128	; 0x80
    818a:	00db      	lsls	r3, r3, #3
    818c:	0480      	lsls	r0, r0, #18
    818e:	4303      	orrs	r3, r0
    8190:	24ff      	movs	r4, #255	; 0xff
    8192:	e7d0      	b.n	8136 <__aeabi_d2f+0x36>
    8194:	3417      	adds	r4, #23
    8196:	da0c      	bge.n	81b2 <__aeabi_d2f+0xb2>
    8198:	2305      	movs	r3, #5
    819a:	2400      	movs	r4, #0
    819c:	08db      	lsrs	r3, r3, #3
    819e:	2cff      	cmp	r4, #255	; 0xff
    81a0:	d1ec      	bne.n	817c <__aeabi_d2f+0x7c>
    81a2:	2b00      	cmp	r3, #0
    81a4:	d02d      	beq.n	8202 <__aeabi_d2f+0x102>
    81a6:	2280      	movs	r2, #128	; 0x80
    81a8:	03d2      	lsls	r2, r2, #15
    81aa:	4313      	orrs	r3, r2
    81ac:	025b      	lsls	r3, r3, #9
    81ae:	0a5b      	lsrs	r3, r3, #9
    81b0:	e7d5      	b.n	815e <__aeabi_d2f+0x5e>
    81b2:	2480      	movs	r4, #128	; 0x80
    81b4:	4816      	ldr	r0, [pc, #88]	; (8210 <__aeabi_d2f+0x110>)
    81b6:	0424      	lsls	r4, r4, #16
    81b8:	4323      	orrs	r3, r4
    81ba:	1b40      	subs	r0, r0, r5
    81bc:	281f      	cmp	r0, #31
    81be:	dc0d      	bgt.n	81dc <__aeabi_d2f+0xdc>
    81c0:	4c14      	ldr	r4, [pc, #80]	; (8214 <__aeabi_d2f+0x114>)
    81c2:	46a4      	mov	ip, r4
    81c4:	4465      	add	r5, ip
    81c6:	40ab      	lsls	r3, r5
    81c8:	1c1c      	adds	r4, r3, #0
    81ca:	1c13      	adds	r3, r2, #0
    81cc:	40ab      	lsls	r3, r5
    81ce:	1e5d      	subs	r5, r3, #1
    81d0:	41ab      	sbcs	r3, r5
    81d2:	40c2      	lsrs	r2, r0
    81d4:	4323      	orrs	r3, r4
    81d6:	4313      	orrs	r3, r2
    81d8:	2400      	movs	r4, #0
    81da:	e7ac      	b.n	8136 <__aeabi_d2f+0x36>
    81dc:	1c1e      	adds	r6, r3, #0
    81de:	4c0e      	ldr	r4, [pc, #56]	; (8218 <__aeabi_d2f+0x118>)
    81e0:	1b64      	subs	r4, r4, r5
    81e2:	40e6      	lsrs	r6, r4
    81e4:	1c34      	adds	r4, r6, #0
    81e6:	2820      	cmp	r0, #32
    81e8:	d00d      	beq.n	8206 <__aeabi_d2f+0x106>
    81ea:	480c      	ldr	r0, [pc, #48]	; (821c <__aeabi_d2f+0x11c>)
    81ec:	4684      	mov	ip, r0
    81ee:	4465      	add	r5, ip
    81f0:	40ab      	lsls	r3, r5
    81f2:	1c1d      	adds	r5, r3, #0
    81f4:	432a      	orrs	r2, r5
    81f6:	1e53      	subs	r3, r2, #1
    81f8:	419a      	sbcs	r2, r3
    81fa:	1c13      	adds	r3, r2, #0
    81fc:	4323      	orrs	r3, r4
    81fe:	2400      	movs	r4, #0
    8200:	e799      	b.n	8136 <__aeabi_d2f+0x36>
    8202:	2300      	movs	r3, #0
    8204:	e7ab      	b.n	815e <__aeabi_d2f+0x5e>
    8206:	2500      	movs	r5, #0
    8208:	e7f4      	b.n	81f4 <__aeabi_d2f+0xf4>
    820a:	46c0      	nop			; (mov r8, r8)
    820c:	fffffc80 	.word	0xfffffc80
    8210:	0000039e 	.word	0x0000039e
    8214:	fffffc82 	.word	0xfffffc82
    8218:	0000037e 	.word	0x0000037e
    821c:	fffffca2 	.word	0xfffffca2

00008220 <__aeabi_cfrcmple>:
    8220:	4684      	mov	ip, r0
    8222:	1c08      	adds	r0, r1, #0
    8224:	4661      	mov	r1, ip
    8226:	e7ff      	b.n	8228 <__aeabi_cfcmpeq>

00008228 <__aeabi_cfcmpeq>:
    8228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    822a:	f000 fa4b 	bl	86c4 <__lesf2>
    822e:	2800      	cmp	r0, #0
    8230:	d401      	bmi.n	8236 <__aeabi_cfcmpeq+0xe>
    8232:	2100      	movs	r1, #0
    8234:	42c8      	cmn	r0, r1
    8236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008238 <__aeabi_fcmpeq>:
    8238:	b510      	push	{r4, lr}
    823a:	f000 f9cf 	bl	85dc <__eqsf2>
    823e:	4240      	negs	r0, r0
    8240:	3001      	adds	r0, #1
    8242:	bd10      	pop	{r4, pc}

00008244 <__aeabi_fcmplt>:
    8244:	b510      	push	{r4, lr}
    8246:	f000 fa3d 	bl	86c4 <__lesf2>
    824a:	2800      	cmp	r0, #0
    824c:	db01      	blt.n	8252 <__aeabi_fcmplt+0xe>
    824e:	2000      	movs	r0, #0
    8250:	bd10      	pop	{r4, pc}
    8252:	2001      	movs	r0, #1
    8254:	bd10      	pop	{r4, pc}
    8256:	46c0      	nop			; (mov r8, r8)

00008258 <__aeabi_fcmple>:
    8258:	b510      	push	{r4, lr}
    825a:	f000 fa33 	bl	86c4 <__lesf2>
    825e:	2800      	cmp	r0, #0
    8260:	dd01      	ble.n	8266 <__aeabi_fcmple+0xe>
    8262:	2000      	movs	r0, #0
    8264:	bd10      	pop	{r4, pc}
    8266:	2001      	movs	r0, #1
    8268:	bd10      	pop	{r4, pc}
    826a:	46c0      	nop			; (mov r8, r8)

0000826c <__aeabi_fcmpgt>:
    826c:	b510      	push	{r4, lr}
    826e:	f000 f9df 	bl	8630 <__gesf2>
    8272:	2800      	cmp	r0, #0
    8274:	dc01      	bgt.n	827a <__aeabi_fcmpgt+0xe>
    8276:	2000      	movs	r0, #0
    8278:	bd10      	pop	{r4, pc}
    827a:	2001      	movs	r0, #1
    827c:	bd10      	pop	{r4, pc}
    827e:	46c0      	nop			; (mov r8, r8)

00008280 <__aeabi_fcmpge>:
    8280:	b510      	push	{r4, lr}
    8282:	f000 f9d5 	bl	8630 <__gesf2>
    8286:	2800      	cmp	r0, #0
    8288:	da01      	bge.n	828e <__aeabi_fcmpge+0xe>
    828a:	2000      	movs	r0, #0
    828c:	bd10      	pop	{r4, pc}
    828e:	2001      	movs	r0, #1
    8290:	bd10      	pop	{r4, pc}
    8292:	46c0      	nop			; (mov r8, r8)

00008294 <__divdi3>:
    8294:	b5f0      	push	{r4, r5, r6, r7, lr}
    8296:	4644      	mov	r4, r8
    8298:	465f      	mov	r7, fp
    829a:	4656      	mov	r6, sl
    829c:	464d      	mov	r5, r9
    829e:	b4f0      	push	{r4, r5, r6, r7}
    82a0:	1c1c      	adds	r4, r3, #0
    82a2:	b085      	sub	sp, #20
    82a4:	2900      	cmp	r1, #0
    82a6:	da00      	bge.n	82aa <__divdi3+0x16>
    82a8:	e0a9      	b.n	83fe <__divdi3+0x16a>
    82aa:	1c0f      	adds	r7, r1, #0
    82ac:	2100      	movs	r1, #0
    82ae:	1c06      	adds	r6, r0, #0
    82b0:	4688      	mov	r8, r1
    82b2:	1c10      	adds	r0, r2, #0
    82b4:	1c19      	adds	r1, r3, #0
    82b6:	2c00      	cmp	r4, #0
    82b8:	da00      	bge.n	82bc <__divdi3+0x28>
    82ba:	e097      	b.n	83ec <__divdi3+0x158>
    82bc:	1c34      	adds	r4, r6, #0
    82be:	1c3d      	adds	r5, r7, #0
    82c0:	4682      	mov	sl, r0
    82c2:	4689      	mov	r9, r1
    82c4:	42b9      	cmp	r1, r7
    82c6:	d873      	bhi.n	83b0 <__divdi3+0x11c>
    82c8:	d070      	beq.n	83ac <__divdi3+0x118>
    82ca:	4649      	mov	r1, r9
    82cc:	4650      	mov	r0, sl
    82ce:	f000 fa3f 	bl	8750 <__clzdi2>
    82d2:	4683      	mov	fp, r0
    82d4:	1c39      	adds	r1, r7, #0
    82d6:	1c30      	adds	r0, r6, #0
    82d8:	f000 fa3a 	bl	8750 <__clzdi2>
    82dc:	465b      	mov	r3, fp
    82de:	1a18      	subs	r0, r3, r0
    82e0:	1c03      	adds	r3, r0, #0
    82e2:	4683      	mov	fp, r0
    82e4:	3b20      	subs	r3, #32
    82e6:	469c      	mov	ip, r3
    82e8:	d500      	bpl.n	82ec <__divdi3+0x58>
    82ea:	e09c      	b.n	8426 <__divdi3+0x192>
    82ec:	2300      	movs	r3, #0
    82ee:	2200      	movs	r2, #0
    82f0:	4651      	mov	r1, sl
    82f2:	9200      	str	r2, [sp, #0]
    82f4:	9301      	str	r3, [sp, #4]
    82f6:	4663      	mov	r3, ip
    82f8:	4099      	lsls	r1, r3
    82fa:	9101      	str	r1, [sp, #4]
    82fc:	4651      	mov	r1, sl
    82fe:	4081      	lsls	r1, r0
    8300:	9b01      	ldr	r3, [sp, #4]
    8302:	9100      	str	r1, [sp, #0]
    8304:	42bb      	cmp	r3, r7
    8306:	d900      	bls.n	830a <__divdi3+0x76>
    8308:	e083      	b.n	8412 <__divdi3+0x17e>
    830a:	d100      	bne.n	830e <__divdi3+0x7a>
    830c:	e07e      	b.n	840c <__divdi3+0x178>
    830e:	9a00      	ldr	r2, [sp, #0]
    8310:	9b01      	ldr	r3, [sp, #4]
    8312:	1c34      	adds	r4, r6, #0
    8314:	1c3d      	adds	r5, r7, #0
    8316:	1aa4      	subs	r4, r4, r2
    8318:	419d      	sbcs	r5, r3
    831a:	4663      	mov	r3, ip
    831c:	2b00      	cmp	r3, #0
    831e:	da00      	bge.n	8322 <__divdi3+0x8e>
    8320:	e09a      	b.n	8458 <__divdi3+0x1c4>
    8322:	2600      	movs	r6, #0
    8324:	2700      	movs	r7, #0
    8326:	9602      	str	r6, [sp, #8]
    8328:	9703      	str	r7, [sp, #12]
    832a:	3601      	adds	r6, #1
    832c:	409e      	lsls	r6, r3
    832e:	9603      	str	r6, [sp, #12]
    8330:	2601      	movs	r6, #1
    8332:	4086      	lsls	r6, r0
    8334:	9602      	str	r6, [sp, #8]
    8336:	2800      	cmp	r0, #0
    8338:	d100      	bne.n	833c <__divdi3+0xa8>
    833a:	e071      	b.n	8420 <__divdi3+0x18c>
    833c:	9900      	ldr	r1, [sp, #0]
    833e:	9a01      	ldr	r2, [sp, #4]
    8340:	07d3      	lsls	r3, r2, #31
    8342:	4699      	mov	r9, r3
    8344:	464b      	mov	r3, r9
    8346:	084e      	lsrs	r6, r1, #1
    8348:	431e      	orrs	r6, r3
    834a:	0857      	lsrs	r7, r2, #1
    834c:	2300      	movs	r3, #0
    834e:	2201      	movs	r2, #1
    8350:	e00c      	b.n	836c <__divdi3+0xd8>
    8352:	42af      	cmp	r7, r5
    8354:	d101      	bne.n	835a <__divdi3+0xc6>
    8356:	42a6      	cmp	r6, r4
    8358:	d80a      	bhi.n	8370 <__divdi3+0xdc>
    835a:	1ba4      	subs	r4, r4, r6
    835c:	41bd      	sbcs	r5, r7
    835e:	1924      	adds	r4, r4, r4
    8360:	416d      	adcs	r5, r5
    8362:	3801      	subs	r0, #1
    8364:	18a4      	adds	r4, r4, r2
    8366:	415d      	adcs	r5, r3
    8368:	2800      	cmp	r0, #0
    836a:	d006      	beq.n	837a <__divdi3+0xe6>
    836c:	42af      	cmp	r7, r5
    836e:	d9f0      	bls.n	8352 <__divdi3+0xbe>
    8370:	3801      	subs	r0, #1
    8372:	1924      	adds	r4, r4, r4
    8374:	416d      	adcs	r5, r5
    8376:	2800      	cmp	r0, #0
    8378:	d1f8      	bne.n	836c <__divdi3+0xd8>
    837a:	2220      	movs	r2, #32
    837c:	9e02      	ldr	r6, [sp, #8]
    837e:	9f03      	ldr	r7, [sp, #12]
    8380:	465b      	mov	r3, fp
    8382:	4252      	negs	r2, r2
    8384:	1936      	adds	r6, r6, r4
    8386:	416f      	adcs	r7, r5
    8388:	1899      	adds	r1, r3, r2
    838a:	d45a      	bmi.n	8442 <__divdi3+0x1ae>
    838c:	1c28      	adds	r0, r5, #0
    838e:	40c8      	lsrs	r0, r1
    8390:	1c2c      	adds	r4, r5, #0
    8392:	465b      	mov	r3, fp
    8394:	40dc      	lsrs	r4, r3
    8396:	2900      	cmp	r1, #0
    8398:	db68      	blt.n	846c <__divdi3+0x1d8>
    839a:	1c04      	adds	r4, r0, #0
    839c:	408c      	lsls	r4, r1
    839e:	1c23      	adds	r3, r4, #0
    83a0:	4659      	mov	r1, fp
    83a2:	4088      	lsls	r0, r1
    83a4:	1c02      	adds	r2, r0, #0
    83a6:	1ab6      	subs	r6, r6, r2
    83a8:	419f      	sbcs	r7, r3
    83aa:	e003      	b.n	83b4 <__divdi3+0x120>
    83ac:	42b0      	cmp	r0, r6
    83ae:	d98c      	bls.n	82ca <__divdi3+0x36>
    83b0:	2600      	movs	r6, #0
    83b2:	2700      	movs	r7, #0
    83b4:	4641      	mov	r1, r8
    83b6:	1e4b      	subs	r3, r1, #1
    83b8:	4199      	sbcs	r1, r3
    83ba:	2300      	movs	r3, #0
    83bc:	9100      	str	r1, [sp, #0]
    83be:	9301      	str	r3, [sp, #4]
    83c0:	9a00      	ldr	r2, [sp, #0]
    83c2:	9b01      	ldr	r3, [sp, #4]
    83c4:	2500      	movs	r5, #0
    83c6:	4254      	negs	r4, r2
    83c8:	419d      	sbcs	r5, r3
    83ca:	1c33      	adds	r3, r6, #0
    83cc:	4063      	eors	r3, r4
    83ce:	1c18      	adds	r0, r3, #0
    83d0:	1c3b      	adds	r3, r7, #0
    83d2:	406b      	eors	r3, r5
    83d4:	1c19      	adds	r1, r3, #0
    83d6:	9b00      	ldr	r3, [sp, #0]
    83d8:	9c01      	ldr	r4, [sp, #4]
    83da:	18c0      	adds	r0, r0, r3
    83dc:	4161      	adcs	r1, r4
    83de:	b005      	add	sp, #20
    83e0:	bc3c      	pop	{r2, r3, r4, r5}
    83e2:	4690      	mov	r8, r2
    83e4:	4699      	mov	r9, r3
    83e6:	46a2      	mov	sl, r4
    83e8:	46ab      	mov	fp, r5
    83ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83ec:	4643      	mov	r3, r8
    83ee:	43db      	mvns	r3, r3
    83f0:	1c0c      	adds	r4, r1, #0
    83f2:	4698      	mov	r8, r3
    83f4:	1c13      	adds	r3, r2, #0
    83f6:	2100      	movs	r1, #0
    83f8:	4258      	negs	r0, r3
    83fa:	41a1      	sbcs	r1, r4
    83fc:	e75e      	b.n	82bc <__divdi3+0x28>
    83fe:	2700      	movs	r7, #0
    8400:	4246      	negs	r6, r0
    8402:	418f      	sbcs	r7, r1
    8404:	2101      	movs	r1, #1
    8406:	4249      	negs	r1, r1
    8408:	4688      	mov	r8, r1
    840a:	e752      	b.n	82b2 <__divdi3+0x1e>
    840c:	42b1      	cmp	r1, r6
    840e:	d800      	bhi.n	8412 <__divdi3+0x17e>
    8410:	e77d      	b.n	830e <__divdi3+0x7a>
    8412:	2600      	movs	r6, #0
    8414:	2700      	movs	r7, #0
    8416:	9602      	str	r6, [sp, #8]
    8418:	9703      	str	r7, [sp, #12]
    841a:	2800      	cmp	r0, #0
    841c:	d000      	beq.n	8420 <__divdi3+0x18c>
    841e:	e78d      	b.n	833c <__divdi3+0xa8>
    8420:	9e02      	ldr	r6, [sp, #8]
    8422:	9f03      	ldr	r7, [sp, #12]
    8424:	e7c6      	b.n	83b4 <__divdi3+0x120>
    8426:	2120      	movs	r1, #32
    8428:	4653      	mov	r3, sl
    842a:	1a09      	subs	r1, r1, r0
    842c:	40cb      	lsrs	r3, r1
    842e:	2200      	movs	r2, #0
    8430:	1c19      	adds	r1, r3, #0
    8432:	2300      	movs	r3, #0
    8434:	9200      	str	r2, [sp, #0]
    8436:	9301      	str	r3, [sp, #4]
    8438:	464b      	mov	r3, r9
    843a:	4083      	lsls	r3, r0
    843c:	430b      	orrs	r3, r1
    843e:	9301      	str	r3, [sp, #4]
    8440:	e75c      	b.n	82fc <__divdi3+0x68>
    8442:	465a      	mov	r2, fp
    8444:	2320      	movs	r3, #32
    8446:	1a9b      	subs	r3, r3, r2
    8448:	1c2a      	adds	r2, r5, #0
    844a:	409a      	lsls	r2, r3
    844c:	1c20      	adds	r0, r4, #0
    844e:	1c13      	adds	r3, r2, #0
    8450:	465a      	mov	r2, fp
    8452:	40d0      	lsrs	r0, r2
    8454:	4318      	orrs	r0, r3
    8456:	e79b      	b.n	8390 <__divdi3+0xfc>
    8458:	2620      	movs	r6, #32
    845a:	2700      	movs	r7, #0
    845c:	1a33      	subs	r3, r6, r0
    845e:	2600      	movs	r6, #0
    8460:	9602      	str	r6, [sp, #8]
    8462:	9703      	str	r7, [sp, #12]
    8464:	2701      	movs	r7, #1
    8466:	40df      	lsrs	r7, r3
    8468:	9703      	str	r7, [sp, #12]
    846a:	e761      	b.n	8330 <__divdi3+0x9c>
    846c:	465b      	mov	r3, fp
    846e:	2120      	movs	r1, #32
    8470:	465d      	mov	r5, fp
    8472:	1ac9      	subs	r1, r1, r3
    8474:	1c03      	adds	r3, r0, #0
    8476:	40ac      	lsls	r4, r5
    8478:	40cb      	lsrs	r3, r1
    847a:	1c19      	adds	r1, r3, #0
    847c:	1c23      	adds	r3, r4, #0
    847e:	430b      	orrs	r3, r1
    8480:	e78e      	b.n	83a0 <__divdi3+0x10c>
    8482:	46c0      	nop			; (mov r8, r8)

00008484 <__udivdi3>:
    8484:	b5f0      	push	{r4, r5, r6, r7, lr}
    8486:	4645      	mov	r5, r8
    8488:	464e      	mov	r6, r9
    848a:	4657      	mov	r7, sl
    848c:	b4e0      	push	{r5, r6, r7}
    848e:	1c04      	adds	r4, r0, #0
    8490:	b082      	sub	sp, #8
    8492:	1c0d      	adds	r5, r1, #0
    8494:	4691      	mov	r9, r2
    8496:	4698      	mov	r8, r3
    8498:	428b      	cmp	r3, r1
    849a:	d862      	bhi.n	8562 <__udivdi3+0xde>
    849c:	d05f      	beq.n	855e <__udivdi3+0xda>
    849e:	4641      	mov	r1, r8
    84a0:	4648      	mov	r0, r9
    84a2:	f000 f955 	bl	8750 <__clzdi2>
    84a6:	1c29      	adds	r1, r5, #0
    84a8:	1c06      	adds	r6, r0, #0
    84aa:	1c20      	adds	r0, r4, #0
    84ac:	f000 f950 	bl	8750 <__clzdi2>
    84b0:	2320      	movs	r3, #32
    84b2:	1a31      	subs	r1, r6, r0
    84b4:	425b      	negs	r3, r3
    84b6:	468a      	mov	sl, r1
    84b8:	18c8      	adds	r0, r1, r3
    84ba:	d465      	bmi.n	8588 <__udivdi3+0x104>
    84bc:	464b      	mov	r3, r9
    84be:	4083      	lsls	r3, r0
    84c0:	1c1f      	adds	r7, r3, #0
    84c2:	464b      	mov	r3, r9
    84c4:	408b      	lsls	r3, r1
    84c6:	1c1e      	adds	r6, r3, #0
    84c8:	42af      	cmp	r7, r5
    84ca:	d858      	bhi.n	857e <__udivdi3+0xfa>
    84cc:	d055      	beq.n	857a <__udivdi3+0xf6>
    84ce:	1ba4      	subs	r4, r4, r6
    84d0:	41bd      	sbcs	r5, r7
    84d2:	2800      	cmp	r0, #0
    84d4:	da00      	bge.n	84d8 <__udivdi3+0x54>
    84d6:	e077      	b.n	85c8 <__udivdi3+0x144>
    84d8:	2200      	movs	r2, #0
    84da:	2300      	movs	r3, #0
    84dc:	9200      	str	r2, [sp, #0]
    84de:	9301      	str	r3, [sp, #4]
    84e0:	3201      	adds	r2, #1
    84e2:	4082      	lsls	r2, r0
    84e4:	9201      	str	r2, [sp, #4]
    84e6:	2301      	movs	r3, #1
    84e8:	408b      	lsls	r3, r1
    84ea:	9300      	str	r3, [sp, #0]
    84ec:	2900      	cmp	r1, #0
    84ee:	d03c      	beq.n	856a <__udivdi3+0xe6>
    84f0:	07fb      	lsls	r3, r7, #31
    84f2:	4698      	mov	r8, r3
    84f4:	4640      	mov	r0, r8
    84f6:	0872      	lsrs	r2, r6, #1
    84f8:	087b      	lsrs	r3, r7, #1
    84fa:	4302      	orrs	r2, r0
    84fc:	2601      	movs	r6, #1
    84fe:	2700      	movs	r7, #0
    8500:	e00c      	b.n	851c <__udivdi3+0x98>
    8502:	42ab      	cmp	r3, r5
    8504:	d101      	bne.n	850a <__udivdi3+0x86>
    8506:	42a2      	cmp	r2, r4
    8508:	d80a      	bhi.n	8520 <__udivdi3+0x9c>
    850a:	1aa4      	subs	r4, r4, r2
    850c:	419d      	sbcs	r5, r3
    850e:	1924      	adds	r4, r4, r4
    8510:	416d      	adcs	r5, r5
    8512:	3901      	subs	r1, #1
    8514:	19a4      	adds	r4, r4, r6
    8516:	417d      	adcs	r5, r7
    8518:	2900      	cmp	r1, #0
    851a:	d006      	beq.n	852a <__udivdi3+0xa6>
    851c:	42ab      	cmp	r3, r5
    851e:	d9f0      	bls.n	8502 <__udivdi3+0x7e>
    8520:	3901      	subs	r1, #1
    8522:	1924      	adds	r4, r4, r4
    8524:	416d      	adcs	r5, r5
    8526:	2900      	cmp	r1, #0
    8528:	d1f8      	bne.n	851c <__udivdi3+0x98>
    852a:	2220      	movs	r2, #32
    852c:	9800      	ldr	r0, [sp, #0]
    852e:	9901      	ldr	r1, [sp, #4]
    8530:	4653      	mov	r3, sl
    8532:	4252      	negs	r2, r2
    8534:	1900      	adds	r0, r0, r4
    8536:	4169      	adcs	r1, r5
    8538:	189e      	adds	r6, r3, r2
    853a:	d43a      	bmi.n	85b2 <__udivdi3+0x12e>
    853c:	1c2f      	adds	r7, r5, #0
    853e:	40f7      	lsrs	r7, r6
    8540:	4653      	mov	r3, sl
    8542:	40dd      	lsrs	r5, r3
    8544:	2e00      	cmp	r6, #0
    8546:	db29      	blt.n	859c <__udivdi3+0x118>
    8548:	1c3c      	adds	r4, r7, #0
    854a:	40b4      	lsls	r4, r6
    854c:	1c23      	adds	r3, r4, #0
    854e:	4654      	mov	r4, sl
    8550:	40a7      	lsls	r7, r4
    8552:	1c3a      	adds	r2, r7, #0
    8554:	1a80      	subs	r0, r0, r2
    8556:	4199      	sbcs	r1, r3
    8558:	9000      	str	r0, [sp, #0]
    855a:	9101      	str	r1, [sp, #4]
    855c:	e005      	b.n	856a <__udivdi3+0xe6>
    855e:	4282      	cmp	r2, r0
    8560:	d99d      	bls.n	849e <__udivdi3+0x1a>
    8562:	2300      	movs	r3, #0
    8564:	2400      	movs	r4, #0
    8566:	9300      	str	r3, [sp, #0]
    8568:	9401      	str	r4, [sp, #4]
    856a:	9800      	ldr	r0, [sp, #0]
    856c:	9901      	ldr	r1, [sp, #4]
    856e:	b002      	add	sp, #8
    8570:	bc1c      	pop	{r2, r3, r4}
    8572:	4690      	mov	r8, r2
    8574:	4699      	mov	r9, r3
    8576:	46a2      	mov	sl, r4
    8578:	bdf0      	pop	{r4, r5, r6, r7, pc}
    857a:	42a3      	cmp	r3, r4
    857c:	d9a7      	bls.n	84ce <__udivdi3+0x4a>
    857e:	2200      	movs	r2, #0
    8580:	2300      	movs	r3, #0
    8582:	9200      	str	r2, [sp, #0]
    8584:	9301      	str	r3, [sp, #4]
    8586:	e7b1      	b.n	84ec <__udivdi3+0x68>
    8588:	2220      	movs	r2, #32
    858a:	464b      	mov	r3, r9
    858c:	1a52      	subs	r2, r2, r1
    858e:	40d3      	lsrs	r3, r2
    8590:	1c1a      	adds	r2, r3, #0
    8592:	4643      	mov	r3, r8
    8594:	408b      	lsls	r3, r1
    8596:	1c1f      	adds	r7, r3, #0
    8598:	4317      	orrs	r7, r2
    859a:	e792      	b.n	84c2 <__udivdi3+0x3e>
    859c:	4653      	mov	r3, sl
    859e:	2420      	movs	r4, #32
    85a0:	4656      	mov	r6, sl
    85a2:	1ae4      	subs	r4, r4, r3
    85a4:	1c3b      	adds	r3, r7, #0
    85a6:	40b5      	lsls	r5, r6
    85a8:	40e3      	lsrs	r3, r4
    85aa:	1c1c      	adds	r4, r3, #0
    85ac:	1c2b      	adds	r3, r5, #0
    85ae:	4323      	orrs	r3, r4
    85b0:	e7cd      	b.n	854e <__udivdi3+0xca>
    85b2:	4652      	mov	r2, sl
    85b4:	2320      	movs	r3, #32
    85b6:	1a9b      	subs	r3, r3, r2
    85b8:	1c2a      	adds	r2, r5, #0
    85ba:	409a      	lsls	r2, r3
    85bc:	1c27      	adds	r7, r4, #0
    85be:	1c13      	adds	r3, r2, #0
    85c0:	4652      	mov	r2, sl
    85c2:	40d7      	lsrs	r7, r2
    85c4:	431f      	orrs	r7, r3
    85c6:	e7bb      	b.n	8540 <__udivdi3+0xbc>
    85c8:	2320      	movs	r3, #32
    85ca:	2200      	movs	r2, #0
    85cc:	1a58      	subs	r0, r3, r1
    85ce:	2300      	movs	r3, #0
    85d0:	9200      	str	r2, [sp, #0]
    85d2:	9301      	str	r3, [sp, #4]
    85d4:	3201      	adds	r2, #1
    85d6:	40c2      	lsrs	r2, r0
    85d8:	9201      	str	r2, [sp, #4]
    85da:	e784      	b.n	84e6 <__udivdi3+0x62>

000085dc <__eqsf2>:
    85dc:	0243      	lsls	r3, r0, #9
    85de:	b570      	push	{r4, r5, r6, lr}
    85e0:	0042      	lsls	r2, r0, #1
    85e2:	004c      	lsls	r4, r1, #1
    85e4:	0a5d      	lsrs	r5, r3, #9
    85e6:	0fc3      	lsrs	r3, r0, #31
    85e8:	0248      	lsls	r0, r1, #9
    85ea:	0e12      	lsrs	r2, r2, #24
    85ec:	0a46      	lsrs	r6, r0, #9
    85ee:	0e24      	lsrs	r4, r4, #24
    85f0:	0fc9      	lsrs	r1, r1, #31
    85f2:	2aff      	cmp	r2, #255	; 0xff
    85f4:	d005      	beq.n	8602 <__eqsf2+0x26>
    85f6:	2cff      	cmp	r4, #255	; 0xff
    85f8:	d008      	beq.n	860c <__eqsf2+0x30>
    85fa:	2001      	movs	r0, #1
    85fc:	42a2      	cmp	r2, r4
    85fe:	d00b      	beq.n	8618 <__eqsf2+0x3c>
    8600:	bd70      	pop	{r4, r5, r6, pc}
    8602:	2001      	movs	r0, #1
    8604:	2d00      	cmp	r5, #0
    8606:	d1fb      	bne.n	8600 <__eqsf2+0x24>
    8608:	2cff      	cmp	r4, #255	; 0xff
    860a:	d1f6      	bne.n	85fa <__eqsf2+0x1e>
    860c:	2001      	movs	r0, #1
    860e:	2e00      	cmp	r6, #0
    8610:	d1f6      	bne.n	8600 <__eqsf2+0x24>
    8612:	2001      	movs	r0, #1
    8614:	42a2      	cmp	r2, r4
    8616:	d1f3      	bne.n	8600 <__eqsf2+0x24>
    8618:	42b5      	cmp	r5, r6
    861a:	d1f1      	bne.n	8600 <__eqsf2+0x24>
    861c:	428b      	cmp	r3, r1
    861e:	d005      	beq.n	862c <__eqsf2+0x50>
    8620:	2a00      	cmp	r2, #0
    8622:	d1ed      	bne.n	8600 <__eqsf2+0x24>
    8624:	1c28      	adds	r0, r5, #0
    8626:	1e43      	subs	r3, r0, #1
    8628:	4198      	sbcs	r0, r3
    862a:	e7e9      	b.n	8600 <__eqsf2+0x24>
    862c:	2000      	movs	r0, #0
    862e:	e7e7      	b.n	8600 <__eqsf2+0x24>

00008630 <__gesf2>:
    8630:	b5f0      	push	{r4, r5, r6, r7, lr}
    8632:	0243      	lsls	r3, r0, #9
    8634:	024d      	lsls	r5, r1, #9
    8636:	004a      	lsls	r2, r1, #1
    8638:	0044      	lsls	r4, r0, #1
    863a:	0a5e      	lsrs	r6, r3, #9
    863c:	0e24      	lsrs	r4, r4, #24
    863e:	0fc3      	lsrs	r3, r0, #31
    8640:	0a6d      	lsrs	r5, r5, #9
    8642:	0e12      	lsrs	r2, r2, #24
    8644:	0fc9      	lsrs	r1, r1, #31
    8646:	2cff      	cmp	r4, #255	; 0xff
    8648:	d00d      	beq.n	8666 <__gesf2+0x36>
    864a:	2aff      	cmp	r2, #255	; 0xff
    864c:	d031      	beq.n	86b2 <__gesf2+0x82>
    864e:	2c00      	cmp	r4, #0
    8650:	d10d      	bne.n	866e <__gesf2+0x3e>
    8652:	4277      	negs	r7, r6
    8654:	4177      	adcs	r7, r6
    8656:	2a00      	cmp	r2, #0
    8658:	d123      	bne.n	86a2 <__gesf2+0x72>
    865a:	2d00      	cmp	r5, #0
    865c:	d121      	bne.n	86a2 <__gesf2+0x72>
    865e:	2000      	movs	r0, #0
    8660:	2f00      	cmp	r7, #0
    8662:	d10b      	bne.n	867c <__gesf2+0x4c>
    8664:	e007      	b.n	8676 <__gesf2+0x46>
    8666:	2e00      	cmp	r6, #0
    8668:	d128      	bne.n	86bc <__gesf2+0x8c>
    866a:	2aff      	cmp	r2, #255	; 0xff
    866c:	d021      	beq.n	86b2 <__gesf2+0x82>
    866e:	2a00      	cmp	r2, #0
    8670:	d005      	beq.n	867e <__gesf2+0x4e>
    8672:	428b      	cmp	r3, r1
    8674:	d007      	beq.n	8686 <__gesf2+0x56>
    8676:	4258      	negs	r0, r3
    8678:	2301      	movs	r3, #1
    867a:	4318      	orrs	r0, r3
    867c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    867e:	2d00      	cmp	r5, #0
    8680:	d0f9      	beq.n	8676 <__gesf2+0x46>
    8682:	428b      	cmp	r3, r1
    8684:	d1f7      	bne.n	8676 <__gesf2+0x46>
    8686:	4294      	cmp	r4, r2
    8688:	dcf5      	bgt.n	8676 <__gesf2+0x46>
    868a:	db04      	blt.n	8696 <__gesf2+0x66>
    868c:	42ae      	cmp	r6, r5
    868e:	d8f2      	bhi.n	8676 <__gesf2+0x46>
    8690:	2000      	movs	r0, #0
    8692:	42ae      	cmp	r6, r5
    8694:	d2f2      	bcs.n	867c <__gesf2+0x4c>
    8696:	4258      	negs	r0, r3
    8698:	4143      	adcs	r3, r0
    869a:	2001      	movs	r0, #1
    869c:	425b      	negs	r3, r3
    869e:	4318      	orrs	r0, r3
    86a0:	e7ec      	b.n	867c <__gesf2+0x4c>
    86a2:	2f00      	cmp	r7, #0
    86a4:	d0e5      	beq.n	8672 <__gesf2+0x42>
    86a6:	4248      	negs	r0, r1
    86a8:	4141      	adcs	r1, r0
    86aa:	2001      	movs	r0, #1
    86ac:	4249      	negs	r1, r1
    86ae:	4308      	orrs	r0, r1
    86b0:	e7e4      	b.n	867c <__gesf2+0x4c>
    86b2:	2d00      	cmp	r5, #0
    86b4:	d102      	bne.n	86bc <__gesf2+0x8c>
    86b6:	2c00      	cmp	r4, #0
    86b8:	d0cb      	beq.n	8652 <__gesf2+0x22>
    86ba:	e7da      	b.n	8672 <__gesf2+0x42>
    86bc:	2002      	movs	r0, #2
    86be:	4240      	negs	r0, r0
    86c0:	e7dc      	b.n	867c <__gesf2+0x4c>
    86c2:	46c0      	nop			; (mov r8, r8)

000086c4 <__lesf2>:
    86c4:	0243      	lsls	r3, r0, #9
    86c6:	b5f0      	push	{r4, r5, r6, r7, lr}
    86c8:	0042      	lsls	r2, r0, #1
    86ca:	004c      	lsls	r4, r1, #1
    86cc:	0a5e      	lsrs	r6, r3, #9
    86ce:	0fc3      	lsrs	r3, r0, #31
    86d0:	0248      	lsls	r0, r1, #9
    86d2:	0e12      	lsrs	r2, r2, #24
    86d4:	0a45      	lsrs	r5, r0, #9
    86d6:	0e24      	lsrs	r4, r4, #24
    86d8:	0fc9      	lsrs	r1, r1, #31
    86da:	2aff      	cmp	r2, #255	; 0xff
    86dc:	d00f      	beq.n	86fe <__lesf2+0x3a>
    86de:	2cff      	cmp	r4, #255	; 0xff
    86e0:	d01a      	beq.n	8718 <__lesf2+0x54>
    86e2:	2a00      	cmp	r2, #0
    86e4:	d110      	bne.n	8708 <__lesf2+0x44>
    86e6:	4277      	negs	r7, r6
    86e8:	4177      	adcs	r7, r6
    86ea:	2c00      	cmp	r4, #0
    86ec:	d029      	beq.n	8742 <__lesf2+0x7e>
    86ee:	2f00      	cmp	r7, #0
    86f0:	d017      	beq.n	8722 <__lesf2+0x5e>
    86f2:	4248      	negs	r0, r1
    86f4:	4141      	adcs	r1, r0
    86f6:	2001      	movs	r0, #1
    86f8:	4249      	negs	r1, r1
    86fa:	4308      	orrs	r0, r1
    86fc:	e00b      	b.n	8716 <__lesf2+0x52>
    86fe:	2002      	movs	r0, #2
    8700:	2e00      	cmp	r6, #0
    8702:	d108      	bne.n	8716 <__lesf2+0x52>
    8704:	2cff      	cmp	r4, #255	; 0xff
    8706:	d007      	beq.n	8718 <__lesf2+0x54>
    8708:	2c00      	cmp	r4, #0
    870a:	d10a      	bne.n	8722 <__lesf2+0x5e>
    870c:	2d00      	cmp	r5, #0
    870e:	d108      	bne.n	8722 <__lesf2+0x5e>
    8710:	4258      	negs	r0, r3
    8712:	2301      	movs	r3, #1
    8714:	4318      	orrs	r0, r3
    8716:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8718:	2002      	movs	r0, #2
    871a:	2d00      	cmp	r5, #0
    871c:	d1fb      	bne.n	8716 <__lesf2+0x52>
    871e:	2a00      	cmp	r2, #0
    8720:	d0e1      	beq.n	86e6 <__lesf2+0x22>
    8722:	428b      	cmp	r3, r1
    8724:	d1f4      	bne.n	8710 <__lesf2+0x4c>
    8726:	42a2      	cmp	r2, r4
    8728:	dcf2      	bgt.n	8710 <__lesf2+0x4c>
    872a:	db04      	blt.n	8736 <__lesf2+0x72>
    872c:	42ae      	cmp	r6, r5
    872e:	d8ef      	bhi.n	8710 <__lesf2+0x4c>
    8730:	2000      	movs	r0, #0
    8732:	42ae      	cmp	r6, r5
    8734:	d2ef      	bcs.n	8716 <__lesf2+0x52>
    8736:	4258      	negs	r0, r3
    8738:	4143      	adcs	r3, r0
    873a:	2001      	movs	r0, #1
    873c:	425b      	negs	r3, r3
    873e:	4318      	orrs	r0, r3
    8740:	e7e9      	b.n	8716 <__lesf2+0x52>
    8742:	2d00      	cmp	r5, #0
    8744:	d1d3      	bne.n	86ee <__lesf2+0x2a>
    8746:	2000      	movs	r0, #0
    8748:	2f00      	cmp	r7, #0
    874a:	d1e4      	bne.n	8716 <__lesf2+0x52>
    874c:	e7e0      	b.n	8710 <__lesf2+0x4c>
    874e:	46c0      	nop			; (mov r8, r8)

00008750 <__clzdi2>:
    8750:	b510      	push	{r4, lr}
    8752:	2900      	cmp	r1, #0
    8754:	d103      	bne.n	875e <__clzdi2+0xe>
    8756:	f7fd fef7 	bl	6548 <__clzsi2>
    875a:	3020      	adds	r0, #32
    875c:	e002      	b.n	8764 <__clzdi2+0x14>
    875e:	1c08      	adds	r0, r1, #0
    8760:	f7fd fef2 	bl	6548 <__clzsi2>
    8764:	bd10      	pop	{r4, pc}
    8766:	46c0      	nop			; (mov r8, r8)

00008768 <__libc_init_array>:
    8768:	4b0e      	ldr	r3, [pc, #56]	; (87a4 <__libc_init_array+0x3c>)
    876a:	b570      	push	{r4, r5, r6, lr}
    876c:	2500      	movs	r5, #0
    876e:	1c1e      	adds	r6, r3, #0
    8770:	4c0d      	ldr	r4, [pc, #52]	; (87a8 <__libc_init_array+0x40>)
    8772:	1ae4      	subs	r4, r4, r3
    8774:	10a4      	asrs	r4, r4, #2
    8776:	42a5      	cmp	r5, r4
    8778:	d004      	beq.n	8784 <__libc_init_array+0x1c>
    877a:	00ab      	lsls	r3, r5, #2
    877c:	58f3      	ldr	r3, [r6, r3]
    877e:	4798      	blx	r3
    8780:	3501      	adds	r5, #1
    8782:	e7f8      	b.n	8776 <__libc_init_array+0xe>
    8784:	f000 f9bc 	bl	8b00 <_init>
    8788:	4b08      	ldr	r3, [pc, #32]	; (87ac <__libc_init_array+0x44>)
    878a:	2500      	movs	r5, #0
    878c:	1c1e      	adds	r6, r3, #0
    878e:	4c08      	ldr	r4, [pc, #32]	; (87b0 <__libc_init_array+0x48>)
    8790:	1ae4      	subs	r4, r4, r3
    8792:	10a4      	asrs	r4, r4, #2
    8794:	42a5      	cmp	r5, r4
    8796:	d004      	beq.n	87a2 <__libc_init_array+0x3a>
    8798:	00ab      	lsls	r3, r5, #2
    879a:	58f3      	ldr	r3, [r6, r3]
    879c:	4798      	blx	r3
    879e:	3501      	adds	r5, #1
    87a0:	e7f8      	b.n	8794 <__libc_init_array+0x2c>
    87a2:	bd70      	pop	{r4, r5, r6, pc}
    87a4:	00008b0c 	.word	0x00008b0c
    87a8:	00008b0c 	.word	0x00008b0c
    87ac:	00008b0c 	.word	0x00008b0c
    87b0:	00008b10 	.word	0x00008b10

000087b4 <memcpy>:
    87b4:	2300      	movs	r3, #0
    87b6:	b510      	push	{r4, lr}
    87b8:	4293      	cmp	r3, r2
    87ba:	d003      	beq.n	87c4 <memcpy+0x10>
    87bc:	5ccc      	ldrb	r4, [r1, r3]
    87be:	54c4      	strb	r4, [r0, r3]
    87c0:	3301      	adds	r3, #1
    87c2:	e7f9      	b.n	87b8 <memcpy+0x4>
    87c4:	bd10      	pop	{r4, pc}

000087c6 <memset>:
    87c6:	1c03      	adds	r3, r0, #0
    87c8:	1882      	adds	r2, r0, r2
    87ca:	4293      	cmp	r3, r2
    87cc:	d002      	beq.n	87d4 <memset+0xe>
    87ce:	7019      	strb	r1, [r3, #0]
    87d0:	3301      	adds	r3, #1
    87d2:	e7fa      	b.n	87ca <memset+0x4>
    87d4:	4770      	bx	lr
    87d6:	0000      	movs	r0, r0
    87d8:	00000302 	.word	0x00000302
    87dc:	00000562 	.word	0x00000562
    87e0:	00000562 	.word	0x00000562
    87e4:	00000562 	.word	0x00000562
    87e8:	00000562 	.word	0x00000562
    87ec:	00000562 	.word	0x00000562
    87f0:	00000562 	.word	0x00000562
    87f4:	00000562 	.word	0x00000562
    87f8:	00000562 	.word	0x00000562
    87fc:	00000562 	.word	0x00000562
    8800:	00000562 	.word	0x00000562
    8804:	00000562 	.word	0x00000562
    8808:	00000562 	.word	0x00000562
    880c:	00000562 	.word	0x00000562
    8810:	00000562 	.word	0x00000562
    8814:	00000562 	.word	0x00000562
    8818:	000002ea 	.word	0x000002ea
    881c:	00000562 	.word	0x00000562
    8820:	00000562 	.word	0x00000562
    8824:	00000562 	.word	0x00000562
    8828:	00000562 	.word	0x00000562
    882c:	00000562 	.word	0x00000562
    8830:	00000562 	.word	0x00000562
    8834:	00000562 	.word	0x00000562
    8838:	00000562 	.word	0x00000562
    883c:	00000562 	.word	0x00000562
    8840:	00000562 	.word	0x00000562
    8844:	00000562 	.word	0x00000562
    8848:	00000562 	.word	0x00000562
    884c:	00000562 	.word	0x00000562
    8850:	00000562 	.word	0x00000562
    8854:	00000562 	.word	0x00000562
    8858:	000002fa 	.word	0x000002fa
    885c:	00000562 	.word	0x00000562
    8860:	00000562 	.word	0x00000562
    8864:	00000562 	.word	0x00000562
    8868:	00000562 	.word	0x00000562
    886c:	00000562 	.word	0x00000562
    8870:	00000562 	.word	0x00000562
    8874:	00000562 	.word	0x00000562
    8878:	00000562 	.word	0x00000562
    887c:	00000562 	.word	0x00000562
    8880:	00000562 	.word	0x00000562
    8884:	00000562 	.word	0x00000562
    8888:	00000562 	.word	0x00000562
    888c:	00000562 	.word	0x00000562
    8890:	00000562 	.word	0x00000562
    8894:	00000562 	.word	0x00000562
    8898:	000002f2 	.word	0x000002f2
    889c:	0000030a 	.word	0x0000030a
    88a0:	000002d2 	.word	0x000002d2
    88a4:	000002e2 	.word	0x000002e2
    88a8:	000002da 	.word	0x000002da
    88ac:	00000002 	.word	0x00000002
    88b0:	00000003 	.word	0x00000003
    88b4:	00000028 	.word	0x00000028
    88b8:	00000029 	.word	0x00000029
    88bc:	00000004 	.word	0x00000004
    88c0:	00000005 	.word	0x00000005
    88c4:	00000006 	.word	0x00000006
    88c8:	00000007 	.word	0x00000007
    88cc:	00000020 	.word	0x00000020
    88d0:	00000021 	.word	0x00000021
    88d4:	00000022 	.word	0x00000022
    88d8:	00000023 	.word	0x00000023
    88dc:	00000024 	.word	0x00000024
    88e0:	00000025 	.word	0x00000025
    88e4:	00000026 	.word	0x00000026
    88e8:	00000027 	.word	0x00000027
    88ec:	00000008 	.word	0x00000008
    88f0:	00000009 	.word	0x00000009
    88f4:	0000000a 	.word	0x0000000a
    88f8:	0000000b 	.word	0x0000000b
    88fc:	42000800 	.word	0x42000800
    8900:	42000c00 	.word	0x42000c00
    8904:	42001000 	.word	0x42001000
    8908:	42001400 	.word	0x42001400
    890c:	42001800 	.word	0x42001800
    8910:	42001c00 	.word	0x42001c00
    8914:	0c0b0a09 	.word	0x0c0b0a09
    8918:	00000e0d 	.word	0x00000e0d
    891c:	0000268a 	.word	0x0000268a
    8920:	00002686 	.word	0x00002686
    8924:	00002686 	.word	0x00002686
    8928:	000026e6 	.word	0x000026e6
    892c:	000026e6 	.word	0x000026e6
    8930:	000026a0 	.word	0x000026a0
    8934:	00002690 	.word	0x00002690
    8938:	000026a6 	.word	0x000026a6
    893c:	000026d4 	.word	0x000026d4
    8940:	0000287c 	.word	0x0000287c
    8944:	0000285c 	.word	0x0000285c
    8948:	0000285c 	.word	0x0000285c
    894c:	000028e8 	.word	0x000028e8
    8950:	0000286e 	.word	0x0000286e
    8954:	0000288a 	.word	0x0000288a
    8958:	00002860 	.word	0x00002860
    895c:	00002898 	.word	0x00002898
    8960:	000028d8 	.word	0x000028d8

00008964 <_tcc_gclk_ids>:
    8964:	001b1a1a                                ....

00008968 <_tcc_apbcmasks>:
    8968:	00000100 00000200 00000400              ............

00008974 <_tcc_maxs>:
    8974:	00ffffff 00ffffff 0000ffff              ............

00008980 <_tcc_cc_nums>:
    8980:	00020204                                ....

00008984 <_tcc_ow_nums>:
    8984:	00020408                                ....

00008988 <tcc_interrupt_vectors.12391>:
    8988:	0011100f                                ....

0000898c <_tcc_intflag>:
    898c:	00000001 00000002 00000004 00000008     ................
    899c:	00001000 00002000 00004000 00008000     ..... ...@......
    89ac:	00010000 00020000 00040000 00080000     ................
    89bc:	01020300 000045a6 000045b4 00004652     .....E...E..RF..
    89cc:	000046ba 0000471e                       .F...G..

000089d4 <_usb_device_irq_bits>:
    89d4:	00080004 00800070 01000001 00000200     ....p...........

000089e4 <_usb_endpoint_irq_bits>:
    89e4:	60100c03 61766e49 2064696c 61746164     ...`Invalid data
    89f4:	6e656c20 21687467 00000000 00006b42      length!....Bk..
    8a04:	00006b0a 00006b26 00006afe 00006b26     .k..&k...j..&k..
    8a14:	00006a6a 00006b26 00006afe 00006b0a     jj..&k...j...k..
    8a24:	00006b0a 00006a6a 00006afe 00006ba8     .k..jj...j...k..
    8a34:	00006ba8 00006ba8 00006b2c 00006b0a     .k...k..,k...k..
    8a44:	00006b0a 00006bf2 00006afc 00006bf2     .k...k...j...k..
    8a54:	00006a6a 00006bf2 00006afc 00006b0a     jj...k...j...k..
    8a64:	00006b0a 00006a6a 00006afc 00006ba8     .k..jj...j...k..
    8a74:	00006ba8 00006ba8 00006bd6 00006d96     .k...k...k...m..
    8a84:	00006d8e 00006d8e 00006d86 00006cd8     .m...m...m...l..
    8a94:	00006cd8 00006d7c 00006d86 00006cd8     .l..|m...m...l..
    8aa4:	00006d7c 00006cd8 00006d86 00006cda     |m...l...m...l..
    8ab4:	00006cda 00006cda 00006e20 000074f0     .l...l.. n...t..
    8ac4:	000073de 000074c4 000073ca 000074c4     .s...t...s...t..
    8ad4:	000074ce 000074c4 000073ca 000073de     .t...t...s...s..
    8ae4:	000073de 000074ce 000073ca 000073d4     .s...t...s...s..
    8af4:	000073d4 000073d4 00007736              .s...s..6w..

00008b00 <_init>:
    8b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b02:	46c0      	nop			; (mov r8, r8)
    8b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8b06:	bc08      	pop	{r3}
    8b08:	469e      	mov	lr, r3
    8b0a:	4770      	bx	lr

00008b0c <__init_array_start>:
    8b0c:	000000dd 	.word	0x000000dd

00008b10 <_fini>:
    8b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b12:	46c0      	nop			; (mov r8, r8)
    8b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8b16:	bc08      	pop	{r3}
    8b18:	469e      	mov	lr, r3
    8b1a:	4770      	bx	lr

00008b1c <__fini_array_start>:
    8b1c:	000000b5 	.word	0x000000b5
