
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Wed Dec  4 17:12:28 2024
Host:		ee30 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7773X 64-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading Pegasus 21.21 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
RC_Corner
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/viewDefinition.tcl
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
*** End library_loading (cpu=0.01min, real=0.02min, mem=19.5M, fe_cpu=0.28min, fe_real=0.73min, fe_mem=950.6M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading preference file /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/gui.pref.tcl ...
**WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading place ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Delay_Corner_min Delay_Corner_max
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.15-s105_1. They will be removed in the next release. 
timing_enable_default_delay_arc
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 0.990696095076 0.005127 1000 1000 1000 1000
Adjusting Core to Bottom to: 1000.6000.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> zoomBox 298.54100 1053.74900 5057.68700 3446.20000
<CMD> zoomBox -679.71300 659.15000 5907.34000 3970.50100
<CMD> zoomBox -2033.69900 112.99100 7083.33000 4696.17600
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 0.986717267552 0.7 10000.06 10000.6 10000.06 10000.16
Adjusting Core to Bottom to: 10001.4800.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> zoomBox 654.80100 4632.89800 20562.04300 14640.38700
<CMD> zoomBox 5426.87300 7104.76200 15818.58000 12328.73500
<CMD> zoomBox 7917.92400 8395.09100 13342.46100 11122.03800
<CMD> zoomBox 8672.84000 8786.12700 12592.06900 10756.34700
<CMD> zoomBox 5426.86700 7104.75900 15818.58000 12328.73500
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 150 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2190.4M)
Ring generation is complete.
vias are now being generated.
addRing created 1200 wires.
ViaGen created 177250 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal2 |       600      |       NA       |
|  via2  |     177250     |        0       |
| metal3 |       600      |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -7887.57700 743.26800 30248.44000 19914.47100
<CMD> zoomBox -4282.65800 2215.50600 28132.95800 18511.02900
<CMD> zoomBox 2807.64800 5054.80700 22714.88900 15062.29600
<CMD> zoomBox 1185.26700 4256.29200 24605.55300 16029.80900
<CMD> fit
<CMD> undo
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 450 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2227.9M)
Ring generation is complete.
vias are now being generated.
addRing created 3600 wires.
ViaGen created 1176466 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal2 |      1800      |       NA       |
|  via2  |     1176466    |        0       |
| metal3 |      1800      |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -8980.22200 540.92600 29155.79500 19712.12900
<CMD> zoomBox -6476.04100 2116.35900 25939.57300 18411.88100
<CMD> zoomBox -4441.05000 3452.55300 23112.22200 17303.74700
<CMD> zoomBox -33.68800 6677.49100 16887.46600 15183.85600
<CMD> zoomBox 1900.46700 8216.34400 14126.00100 14362.19300
<CMD> zoomBox 2655.83200 8817.32800 13047.53700 14041.30000
<CMD> zoomBox 3796.82700 9680.87700 11304.83300 13455.19600
<CMD> zoomBox 4253.26600 10017.45000 10635.07200 13225.62200
<CMD> zoomBox 4989.17800 10542.88300 9600.03400 12860.78800
<CMD> fit
<CMD> setSrouteMode -viaConnectToShape { ring blockring }
<CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Wed Dec  4 17:19:45 2024 ***
SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3458.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
**WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 98 macros, 98 used
Read in 215 components
  91 core components: 91 unplaced, 0 placed, 0 fixed
  124 pad components: 0 unplaced, 120 placed, 4 fixed
Read in 88 logical pins
Read in 88 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
  Number of IO ports routed: 48
  Number of Block ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:01:16, real: 0:01:17, peak: 3671.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Wed Dec  4 17:21:03 2024
The viaGen is rebuilding shadow vias for net GND.
sroute post-processing ends at Wed Dec  4 17:21:04 2024

sroute post-processing starts at Wed Dec  4 17:21:04 2024
The viaGen is rebuilding shadow vias for net VCC.
sroute post-processing ends at Wed Dec  4 17:21:05 2024
sroute created 165 wires.
ViaGen created 12930 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       45       |       NA       |
|   via  |      6760      |        0       |
| metal2 |       24       |       NA       |
|  via2  |       951      |        0       |
| metal3 |       12       |       NA       |
|  via3  |      4503      |        0       |
| metal4 |       54       |       NA       |
|  via4  |       716      |        0       |
| metal5 |       30       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 5394.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5394.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5394.7M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5394.7M)
Loading via instances (cpu: 0:00:01.5, real: 0:00:01.0, peak mem: 5394.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10202.719727 10141.599609 10202.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10207.000000 10141.599609 10207.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10302.719727 10141.599609 10302.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10307.000000 10141.599609 10307.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
<CMD> zoomBox -3369.95500 286.52200 24183.31900 14137.71700
<CMD> zoomBox -1267.42400 599.66500 22152.86000 12373.18100
<CMD> zoomBox 4154.06800 5340.47000 16379.60400 11486.32000
<CMD> zoomBox 6986.32500 7810.79000 13368.13200 11018.96200
<CMD> zoomBox 9309.97300 9663.38400 11048.95800 10537.58200
<CMD> fit
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 5380.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
Loading wires (cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 5380.7M)
Loading via instances (cpu: 0:00:01.6, real: 0:00:01.0, peak mem: 5380.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10202.719727 10141.599609 10202.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10207.000000 10141.599609 10207.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10302.719727 10141.599609 10302.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10307.000000 10141.599609 10307.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
<CMD> zoomBox -1562.51700 4324.26900 21857.76700 16097.78500
<CMD> zoomBox 2975.15300 6612.12400 17358.13500 13842.53500
<CMD> zoomBox 6427.10800 8352.57100 13935.11700 12126.89200
<CMD> zoomBox 7473.22900 8880.01700 12897.76600 11606.96400
<CMD> zoomBox 5760.37300 8017.94900 14593.32600 12458.32700
<CMD> zoomBox 4054.89900 7161.13100 16280.43900 13306.98300
<CMD> zoomBox 6992.57600 8636.99800 13374.38700 11845.17200
<CMD> zoomBox 6131.84100 8480.56200 13639.85400 12254.88500
<CMD> zoomBox 8351.23400 8882.41800 12962.09200 11200.32400
<CMD> zoomBox 9816.97300 9106.02400 12648.61700 10529.50800
<CMD> zoomBox 10946.73900 9339.17100 12203.15700 9970.78000
<CMD> zoomBox 11290.74300 9409.93100 12062.34200 9797.81800
<CMD> zoomBox 10664.81700 9230.18000 12403.80800 10104.38100
<CMD> zoomBox 10130.47700 8985.84000 12962.13400 10409.33100
<CMD> zoomBox 9275.33400 8575.00200 13886.21800 10892.92100
<CMD> zoomBox 7348.25800 7589.92400 16181.26700 12030.33000
<CMD> zoomBox 3671.33400 5673.64200 20592.60500 14180.06600
<CMD> zoomBox 7056.24000 8362.32300 14564.29900 12136.66900
<CMD> zoomBox 8515.06900 9275.17000 12434.32300 11245.40200
<CMD> zoomBox 9482.61500 9814.00700 11221.61000 10688.21000
<CMD> zoomBox 9851.49400 10019.44000 10759.26100 10475.78000
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 10 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 5380.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5380.7M)
Loading via instances (cpu: 0:00:01.6, real: 0:00:02.0, peak mem: 5380.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10202.719727 10141.599609 10202.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10207.000000 10141.599609 10207.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10212.719727 10141.599609 10212.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10217.000000 10141.599609 10217.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 10% stripe generation(cpu: 0:00:01.3, real: 0:00:01.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10222.719727 10141.599609 10222.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10227.000000 10141.599609 10227.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10232.719727 10141.599609 10232.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10237.000000 10141.599609 10237.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10242.719727 10141.599609 10242.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10247.000000 10141.599609 10247.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10252.719727 10141.599609 10252.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10257.000000 10141.599609 10257.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10262.719727 10141.599609 10262.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10267.000000 10141.599609 10267.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10272.719727 10141.599609 10272.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10277.000000 10141.599609 10277.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10282.719727 10141.599609 10282.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10287.000000 10141.599609 10287.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10292.719727 10141.599609 10292.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10297.000000 10141.599609 10297.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
<CMD> zoomBox 9638.06400 9769.81200 11377.06100 10644.01600
<CMD> zoomBox 9078.24800 9116.91200 12997.51100 11087.14900
<CMD> zoomBox 8686.35100 8672.00100 14110.93700 11398.97300
<CMD> uiSetTool ruler
<CMD> zoomBox 4312.94700 7508.36900 14704.75400 12732.39200
<CMD> zoomBox -3964.52300 5343.07700 15942.92000 15350.66700
<CMD> zoomBox -14916.04500 2676.62600 17499.90100 18972.31500
<CMD> zoomBox -25816.70900 33.81400 19049.65200 22588.40100
<CMD> fit
<CMD> zoomBox 5809.52900 1696.97400 25716.76900 11704.46200
<CMD> zoomBox 14517.71200 3104.33700 22025.72000 6878.65700
<CMD> zoomBox 16771.08000 3641.85500 20690.30900 5612.07500
<CMD> zoomBox 17847.65900 3962.28000 19893.52100 4990.74700
<CMD> zoomBox 18538.72900 4193.76700 19310.32700 4581.65400
<CMD> zoomBox 18729.45800 4263.62700 19132.23900 4466.10700
<CMD> zoomBox 18807.59000 4297.92600 19054.94800 4422.27400
<CMD> zoomBox 18536.52300 4202.76400 19094.01000 4483.01600
<CMD> zoomBox 17728.79000 3928.16800 19206.94800 4671.24700
<CMD> zoomBox 16913.94400 3651.15300 19320.88200 4861.13500
<CMD> fit
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 10 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 5380.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5380.7M)
Loading via instances (cpu: 0:00:01.5, real: 0:00:02.0, peak mem: 5380.7M)
**WARN: (IMPPP-136):	The currently specified  spacing 0.280000 in -spacing option is less than the required spacing 1.000000 for widths specified as 4.000000 and 4.000000.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10203.599609 10370.740234 10203.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10207.879883 10370.740234 10207.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10213.599609 10370.740234 10213.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10217.879883 10370.740234 10217.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.9, real: 0:00:01.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10223.599609 10370.740234 10223.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10227.879883 10370.740234 10227.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10233.599609 10370.740234 10233.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10237.879883 10370.740234 10237.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10243.599609 10370.740234 10243.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10247.879883 10370.740234 10247.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10253.599609 10370.740234 10253.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10257.879883 10370.740234 10257.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10263.599609 10370.740234 10263.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10267.879883 10370.740234 10267.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10273.599609 10370.740234 10273.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10277.879883 10370.740234 10277.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10283.599609 10370.740234 10283.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10287.879883 10370.740234 10287.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10293.599609 10370.740234 10293.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10297.879883 10370.740234 10297.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
**WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
<CMD> zoomBox -5230.28500 3670.65600 22322.98900 17521.85100
<CMD> zoomBox 246.97700 6266.67900 17168.13300 14773.04500
<CMD> zoomBox 3186.32800 7297.28800 15411.86300 13443.13700
<CMD> zoomBox -1612.50900 5632.05500 18294.73300 15639.54400
<CMD> zoomBox -6384.95900 3981.46800 21168.31800 17832.66400
<CMD> zoomBox -22132.94200 -1465.09000 30650.48500 25069.45300
<CMD> zoomBox -7879.25200 7344.81000 19674.02900 21196.00800
<CMD> zoomBox -625.94500 8594.97100 16295.21500 17101.33900
<CMD> zoomBox 4773.51800 9196.09100 13606.47100 13636.46900
<CMD> zoomBox 7017.78300 9456.38500 12442.32200 12183.33300
<CMD> zoomBox 9418.54200 9950.12400 10896.68000 10693.19300
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 1 -start_from bottom -start_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 5339.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5339.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5339.7M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
Loading via instances (cpu: 0:00:01.5, real: 0:00:01.0, peak mem: 5339.7M)
**WARN: (IMPPP-136):	The currently specified  spacing 0.280000 in -spacing option is less than the required spacing 1.000000 for widths specified as 4.000000 and 4.000000.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-385):	The set width(GND width+spacing(4+0.28) + VCC width(4)=8.28) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 1. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10148.599609 10370.740234 10148.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10152.879883 10370.740234 10152.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10149.599609 10370.740234 10149.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10153.879883 10370.740234 10153.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10150.599609 10370.740234 10150.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10154.879883 10370.740234 10154.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10151.599609 10370.740234 10151.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10155.879883 10370.740234 10155.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10152.599609 10370.740234 10152.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10156.879883 10370.740234 10156.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10153.599609 10370.740234 10153.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10157.879883 10370.740234 10157.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10154.599609 10370.740234 10154.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10158.879883 10370.740234 10158.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10155.599609 10370.740234 10155.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10159.879883 10370.740234 10159.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10156.599609 10370.740234 10156.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10160.879883 10370.740234 10160.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10157.599609 10370.740234 10157.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10161.879883 10370.740234 10161.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completing 10% stripe generation(cpu: 0:00:01.0, real: 0:00:01.0, peak mem: 5339.7M)
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 5339.7M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
<CMD> zoomBox 8935.08400 9750.71800 11766.73700 11174.20700
<CMD> zoomBox 8008.93500 9367.16100 13433.49400 12094.11900
<CMD> zoomBox 2835.88900 7224.78800 22743.22800 17232.32600
<CMD> zoomBox -1631.94900 5374.47100 30783.83000 21670.07600
<CMD> zoomBox -3675.20600 4528.27400 34461.00500 23699.57400
<CMD> fit
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Dec  4 17:25:23 2024 ***
SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3812.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
**WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 99 used
Read in 215 components
  91 core components: 91 unplaced, 0 placed, 0 fixed
  124 pad components: 0 unplaced, 120 placed, 4 fixed
Read in 88 logical pins
Read in 88 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 90
  Number of Followpin connections: 45
End power routing: cpu: 0:00:06, real: 0:00:06, peak: 3814.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 135 wires.
ViaGen created 40500 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       135      |       NA       |
|   via  |      40500     |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -8834.53600 767.54900 29301.48100 19938.75200
<CMD> zoomBox -5955.41700 2174.43100 26460.19900 18469.95400
<CMD> zoomBox 5159.78500 7423.92400 15551.49200 12647.89700
<CMD> zoomBox 5948.06800 7788.54000 14781.01900 12228.91700
<CMD> zoomBox 7190.59000 8270.51500 13572.39700 11478.68700
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2707.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:02:45  ELAPSED TIME: 165.00  MEM: 4.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> fit
<CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  4 17:28:59 2024

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (20511.4600, 20503.9600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Dec  4 17:29:01 2024
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.9  MEM: 142.711M)

<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> zoomBox -3401.18700 3534.59200 24152.08700 17385.78700
<CMD> zoomBox 4285.72300 7341.17900 16511.26000 13487.02900
<CMD> zoomBox 5931.26300 8119.53600 14764.21400 12559.91300
<CMD> zoomBox 7581.15600 8900.41700 13005.69300 11627.36400
<CMD> zoomBox 8594.39700 9379.97500 11925.74200 11054.66200
<CMD> zoomBox 9216.65300 9674.48400 11262.51700 10702.95200
<CMD> zoomBox 9690.02400 9898.52600 10757.98000 10435.39400
<CMD> zoomBox 9355.51600 9725.82400 11094.50500 10600.02400
<CMD> zoomBox 9022.56200 9553.92400 11429.46800 10763.89000
<CMD> zoomBox 8561.72500 9316.00100 11893.08400 10990.69500
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 0.28 -number_of_sets 50 -start_from bottom -start_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2689.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2689.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2689.3M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2689.3M)
Loading via instances (cpu: 0:00:01.6, real: 0:00:02.0, peak mem: 2924.3M)
**WARN: (IMPPP-136):	The currently specified  spacing 0.280000 in -spacing option is less than the required spacing 1.000000 for widths specified as 4.000000 and 4.000000.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10148.599609 10370.740234 10148.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10152.879883 10370.740234 10152.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10152.849609 10370.740234 10152.849609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10157.129883 10370.740234 10157.129883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10157.099609 10370.740234 10157.099609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10161.379883 10370.740234 10161.379883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10161.349609 10370.740234 10161.349609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10165.629883 10370.740234 10165.629883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10165.599609 10370.740234 10165.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10169.879883 10370.740234 10169.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10169.849609 10370.740234 10169.849609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10174.129883 10370.740234 10174.129883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 10% stripe generation(cpu: 0:00:01.0, real: 0:00:01.0, peak mem: 2927.3M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10174.099609 10370.740234 10174.099609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10178.379883 10370.740234 10178.379883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10178.349609 10370.740234 10178.349609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10182.629883 10370.740234 10182.629883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10182.599609 10370.740234 10182.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10186.879883 10370.740234 10186.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10186.849609 10370.740234 10186.849609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10191.129883 10370.740234 10191.129883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
<CMD> zoomBox 4763.84200 8942.16800 13596.83700 13382.56700
<CMD> zoomBox -819.62900 8392.57500 16101.61700 16898.98600
<CMD> zoomBox -11515.80300 7339.72800 20899.98800 23635.33900
<CMD> fit
<CMD> zoomBox -1646.33200 4721.71100 21773.95000 16495.22600
<CMD> zoomBox 3934.21200 7353.78800 16159.74800 13499.63800
<CMD> zoomBox 2840.56800 6862.10200 17223.55300 14092.51400
<CMD> zoomBox -3835.65700 3884.33100 23717.62600 17735.53000
<CMD> zoomBox -1740.58000 4818.79000 21679.71000 16592.30900
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 1 -start_from bottom -start_offset 10060 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2932.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2932.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2932.6M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.6M)
Loading via instances (cpu: 0:00:01.6, real: 0:00:01.0, peak mem: 2932.6M)
**WARN: (IMPPP-136):	The currently specified  spacing 0.280000 in -spacing option is less than the required spacing 1.000000 for widths specified as 4.000000 and 4.000000.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-385):	The set width(GND width+spacing(4+0.28) + VCC width(4)=8.28) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 1. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
<CMD> zoomBox 3759.18600 7378.93300 15984.72500 13524.78400
<CMD> zoomBox 7282.96900 8937.11600 12707.50600 11664.06300
<CMD> zoomBox 8384.31900 9426.74500 11715.66200 11101.43100
<CMD> zoomBox 9012.71700 9649.10200 11419.61200 10859.06200
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 1 -start_from bottom -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2937.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2937.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2937.9M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2937.9M)
Loading via instances (cpu: 0:00:01.7, real: 0:00:01.0, peak mem: 2937.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-385):	The set width(GND width+spacing(4+0.28) + VCC width(4)=8.28) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 1. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10243.599609 10370.740234 10243.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10247.879883 10370.740234 10247.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10244.599609 10370.740234 10244.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10248.879883 10370.740234 10248.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10245.599609 10370.740234 10245.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10249.879883 10370.740234 10249.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10246.599609 10370.740234 10246.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10250.879883 10370.740234 10250.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10247.599609 10370.740234 10247.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10251.879883 10370.740234 10251.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10248.599609 10370.740234 10248.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10252.879883 10370.740234 10252.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10249.599609 10370.740234 10249.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10253.879883 10370.740234 10253.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10250.599609 10370.740234 10250.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10254.879883 10370.740234 10254.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10251.599609 10370.740234 10251.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10255.879883 10370.740234 10255.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10252.599609 10370.740234 10252.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10256.879883 10370.740234 10256.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completing 10% stripe generation(cpu: 0:00:01.0, real: 0:00:01.0, peak mem: 2932.9M)
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2932.9M)
Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 15 -spacing 0.32 -set_to_set_distance 1 -start_from bottom -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2938.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2938.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2938.2M)
Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2938.2M)
Loading via instances (cpu: 0:00:01.6, real: 0:00:01.0, peak mem: 2938.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-385):	The set width(GND width+spacing(15+0.32) + VCC width(15)=30.32) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 1. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10249.099609 10370.740234 10249.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10264.419922 10370.740234 10264.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10250.099609 10370.740234 10250.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10265.419922 10370.740234 10265.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10251.099609 10370.740234 10251.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10266.419922 10370.740234 10266.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10252.099609 10370.740234 10252.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10267.419922 10370.740234 10267.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10253.099609 10370.740234 10253.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10268.419922 10370.740234 10268.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10254.099609 10370.740234 10254.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10269.419922 10370.740234 10269.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10255.099609 10370.740234 10255.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10270.419922 10370.740234 10270.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10256.099609 10370.740234 10256.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10271.419922 10370.740234 10271.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10257.099609 10370.740234 10257.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10272.419922 10370.740234 10272.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10258.099609 10370.740234 10258.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10273.419922 10370.740234 10273.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 10% stripe generation(cpu: 0:00:01.0, real: 0:00:01.0, peak mem: 2933.2M)
**WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2933.2M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2933.2M)
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
<CMD> zoomBox 8136.05400 9569.07300 12055.28200 11539.29200
<CMD> zoomBox 6702.63400 9429.87700 13084.44200 12638.05000
<CMD> zoomBox 5275.87100 9291.32800 14108.82200 13731.70500
<CMD> fit
<CMD> setPlaceMode -prerouteAsObs {2 3}
<CMD> setPlaceMode -fp false
<CMD> place_design -noPrePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.92509 path_group
AAE DB initialization (MEM=2805.56 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2817.08)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1612
End delay calculation. (MEM=2874.31 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2837.69 CPU=0:00:00.5 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2828.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.4 mem=2836.2M) ***
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.6 mem=2836.2M) ***
No user-set net weight.
Net fanout histogram:
2		: 1004 (62.9%) nets
3		: 157 (9.8%) nets
4     -	14	: 415 (26.0%) nets
15    -	39	: 14 (0.9%) nets
40    -	79	: 4 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1494 (0 fixed + 1494 movable) #buf cell=30 #inv cell=228 #block=0 (0 floating + 0 preplaced)
#ioInst=124 #net=1595 #term=5705 #term/net=3.58, #fixedIo=128, #floatIo=0, #fixedPin=87, #floatPin=0
stdCell: 1494 single + 0 double + 0 multi
Total standard cell length = 7.0798 (mm), area = 0.0357 (mm^2)
Estimated cell power/ground rail width = 0.866 um
Average module density = 0.708.
Density for the design = 0.708.
       = stdcell_area 11419 sites (35682 um^2) / alloc_area 16136 sites (50421 um^2).
Pin Density = 0.3495.
            = total # of pins 5705 / total area 16324.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.443e+06 (6.89e+05 7.54e+05)
              Est.  stn bbox = 1.561e+06 (7.40e+05 8.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2784.8M
Iteration  2: Total net bbox = 1.443e+06 (6.89e+05 7.54e+05)
              Est.  stn bbox = 1.561e+06 (7.40e+05 8.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2784.8M
Iteration  3: Total net bbox = 1.221e+06 (6.09e+05 6.12e+05)
              Est.  stn bbox = 1.285e+06 (6.36e+05 6.50e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2787.0M
Active setup views:
    av_func_mode_max
Iteration  4: Total net bbox = 1.244e+06 (6.25e+05 6.19e+05)
              Est.  stn bbox = 1.311e+06 (6.54e+05 6.58e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2787.0M
Iteration  5: Total net bbox = 1.247e+06 (6.24e+05 6.23e+05)
              Est.  stn bbox = 1.315e+06 (6.54e+05 6.62e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2787.0M
Iteration  6: Total net bbox = 1.247e+06 (6.25e+05 6.22e+05)
              Est.  stn bbox = 1.315e+06 (6.54e+05 6.61e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2787.0M
Iteration  7: Total net bbox = 1.248e+06 (6.25e+05 6.22e+05)
              Est.  stn bbox = 1.317e+06 (6.55e+05 6.62e+05)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 3015.8M
Iteration  8: Total net bbox = 1.248e+06 (6.25e+05 6.22e+05)
              Est.  stn bbox = 1.317e+06 (6.55e+05 6.62e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 3015.8M
Iteration  9: Total net bbox = 1.251e+06 (6.27e+05 6.24e+05)
              Est.  stn bbox = 1.320e+06 (6.56e+05 6.64e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2786.8M
Iteration 10: Total net bbox = 1.252e+06 (6.27e+05 6.24e+05)
              Est.  stn bbox = 1.321e+06 (6.57e+05 6.64e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2786.8M
Iteration 11: Total net bbox = 1.252e+06 (6.27e+05 6.24e+05)
              Est.  stn bbox = 1.321e+06 (6.57e+05 6.64e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2786.8M
*** cost = 1.252e+06 (6.27e+05 6.24e+05) (cpu for global=0:00:04.2) real=0:00:05.0***
Info: 1 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:01.5 real: 0:00:01.5
Core Placement runtime cpu: 0:00:01.6 real: 0:00:03.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:09:36 mem=2786.8M) ***
Total net bbox length = 1.252e+06 (6.273e+05 6.245e+05) (ext = 1.193e+06)
Move report: Detail placement moves 1494 insts, mean move: 3.38 um, max move: 35.57 um 
	Max move on inst (CORE/U1989): (10279.64, 10189.57) --> (10292.62, 10212.16)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2794.8MB
Summary Report:
Instances move: 1494 (out of 1494 movable)
Instances flipped: 0
Mean displacement: 3.38 um
Max displacement: 35.57 um (Instance: CORE/U1989) (10279.6, 10189.6) -> (10292.6, 10212.2)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
Total net bbox length = 1.249e+06 (6.247e+05 6.247e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2794.8MB
*** Finished refinePlace (0:09:36 mem=2794.8M) ***
*** End of Placement (cpu=0:00:06.4, real=0:00:07.0, mem=2794.8M) ***
default core: bins with density > 0.750 = 16.00 % ( 4 / 25 )
Density distribution unevenness ratio = 2.725%
*** Free Virtual Timing Model ...(mem=2794.8M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.92509 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2796.78)
Total number of fetched objects 1612
End delay calculation. (MEM=2836.47 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2836.47 CPU=0:00:00.2 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260262e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         5( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                9( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 12.26 seconds, mem = 4414.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 3806.00 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 3806.00 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3806.00 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 3806.00 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3806.00 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3806.00 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[NR-eGR] metal2  (2V) length: 2.099635e+05um, number of vias: 7924
[NR-eGR] metal3  (3H) length: 3.087225e+05um, number of vias: 1016
[NR-eGR] metal4  (4V) length: 4.111666e+05um, number of vias: 333
[NR-eGR] metal5  (5H) length: 3.220376e+05um, number of vias: 19
[NR-eGR] metal6  (6V) length: 1.139040e+04um, number of vias: 0
[NR-eGR] Total length: 1.263281e+06um, number of vias: 14823
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.988741e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 2.99 seconds, mem = 3779.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:15.5, real=0:00:15.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:24, real = 0: 0:25, mem = 3433.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 9 warning(s), 0 error(s)

<CMD> zoomBox -6084.30800 2305.75000 26331.30700 18601.27300
<CMD> zoomBox 1714.16400 5958.08200 18635.32000 14464.44800
<CMD> zoomBox 6451.87000 8239.19900 13959.87800 12013.51900
<CMD> zoomBox 8253.16900 9192.52600 12172.39700 11162.74500
<CMD> zoomBox 9010.69700 9599.02700 11417.59500 10808.98900
<CMD> zoomBox 9345.25600 9778.55600 11084.24000 10652.75400
<CMD> zoomBox 9475.91400 9848.67000 10954.05100 10591.73800
<CMD> zoomBox 9586.97400 9908.26600 10843.39100 10539.87400
<CMD> zoomBox 9681.37500 9958.92300 10749.33000 10495.79000
<CMD> zoomBox 9829.82100 10038.58100 10601.41900 10426.46800
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
AAE DB initialization (MEM=3449.63 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:09:54.5/0:21:17.7 (0.5), mem = 3449.6M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 87 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=3437.6M)
Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 3437.633M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3455.18)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1612
End delay calculation. (MEM=3553.96 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3517.34 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:09:57 mem=3517.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -16.722 | -0.218  | -16.722 |
|           TNS (ns):| -1934.4 | -6.822  | -1927.5 |
|    Violating Paths:|   437   |   72    |   365   |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     89 (89)      |   -1.959   |     90 (90)      |
|   max_tran     |     86 (200)     |  -30.823   |     86 (200)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.952%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.02 sec
Total Real time: 4.0 sec
Total Memory Usage: 3479.597656 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:03.0/0:00:04.5 (0.7), totSession cpu/real = 0:09:57.4/0:21:22.2 (0.5), mem = 3479.6M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2368.2M, totSessionCpu=0:09:58 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -fixCap                          true
setOptMode -fixFanoutLoad                   true
setOptMode -fixTran                         true
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {2 3}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           forcedIdeal
setAnalysisMode -virtualIPO                 false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:09:58.0/0:21:28.9 (0.5), mem = 3480.2M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:09:58.1/0:21:29.1 (0.5), mem = 3480.2M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:58.1/0:21:29.1 (0.5), mem = 3480.2M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2372.8M, totSessionCpu=0:09:58 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:09:58.2/0:21:29.1 (0.5), mem = 3480.2M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2379.2M, totSessionCpu=0:10:01 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3502.23 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260937e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)        17( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               20( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3958.87 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 3958.87 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3958.87 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 3958.87 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3958.87 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3958.87 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[NR-eGR] metal2  (2V) length: 2.267775e+05um, number of vias: 7947
[NR-eGR] metal3  (3H) length: 2.332367e+05um, number of vias: 1017
[NR-eGR] metal4  (4V) length: 3.812357e+05um, number of vias: 357
[NR-eGR] metal5  (5H) length: 3.977814e+05um, number of vias: 32
[NR-eGR] metal6  (6V) length: 2.508996e+04um, number of vias: 0
[NR-eGR] Total length: 1.264121e+06um, number of vias: 14884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.010091e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 20.27 sec, Real: 20.27 sec, Curr Mem: 3876.35 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:01.0  MEM: 3570.352M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3585.89)
Total number of fetched objects 1612
End delay calculation. (MEM=3602.32 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3602.32 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:10:27 mem=3602.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -16.784 |
|           TNS (ns):| -1929.6 |
|    Violating Paths:|   437   |
|          All Paths:|   594   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     89 (89)      |   -1.970   |     90 (90)      |
|   max_tran     |     87 (237)     |  -31.052   |     87 (237)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.952%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 2384.1M, totSessionCpu=0:10:27 **
*** InitOpt #1 [finish] : cpu/real = 0:00:28.9/0:00:28.8 (1.0), totSession cpu/real = 0:10:27.0/0:21:57.9 (0.5), mem = 3570.6M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3570.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3570.6M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:10:27.1/0:21:58.0 (0.5), mem = 3570.6M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 2 instances
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:04.5/0:00:04.4 (1.0), totSession cpu/real = 0:10:31.6/0:22:02.4 (0.5), mem = 3780.4M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:10:31.6/0:22:02.5 (0.5), mem = 3780.4M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:10:35.5/0:22:06.4 (0.5), mem = 3780.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:10:35.5/0:22:06.4 (0.5), mem = 3780.4M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    92|   459|   -31.67|    92|    92|    -2.01|     0|     0|     0|     0|   -16.78| -1923.89|       0|       0|       0| 69.82%|          |         |
|    86|   172|   -11.90|    86|    86|    -1.52|     0|     0|     0|     0|    -7.27| -1086.99|      19|     236|       6| 76.16%| 0:00:02.0|  3847.7M|
|    86|   172|   -16.06|    86|    86|    -1.71|     0|     0|     0|     0|   -10.63| -1144.13|      15|     164|      39| 80.97%| 0:00:01.0|  3847.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 86 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=3847.7M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:10:40.3/0:22:11.2 (0.5), mem = 3788.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 2604.1M, totSessionCpu=0:10:40 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:10:40.3/0:22:11.2 (0.5), mem = 3788.6M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -10.629  TNS Slack -1144.131 
+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
| -10.629|-1144.131|   80.97%|   0:00:00.0| 3807.7M|av_func_mode_max|  default| tetris[43]                          |
|  -5.090| -938.697|   86.53%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.090| -793.540|   86.87%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.090| -793.540|   86.87%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -651.569|   85.62%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -624.527|   85.73%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -622.872|   85.76%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -622.872|   85.76%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -603.963|   85.60%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -604.027|   85.41%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -603.121|   85.51%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -603.121|   85.51%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -602.155|   85.56%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -601.968|   85.38%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -601.968|   85.38%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -601.968|   85.38%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -600.425|   85.35%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -600.425|   85.36%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -600.425|   85.36%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -600.425|   85.36%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -600.402|   85.38%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
|  -5.019| -578.762|   85.22%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=3845.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=3845.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -5.019  TNS Slack -578.762 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 0:10:51.0/0:22:21.9 (0.5), mem = 3785.7M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -5.019
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:10:51.2/0:22:22.0 (0.5), mem = 3804.8M
Reclaim Optimization WNS Slack -5.019  TNS Slack -578.762 Density 85.22
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   85.22%|        -|  -5.019|-578.762|   0:00:00.0| 3806.8M|
|   85.22%|        0|  -5.019|-578.762|   0:00:00.0| 3825.9M|
|   85.22%|        0|  -5.019|-578.762|   0:00:00.0| 3825.9M|
|   83.30%|       40|  -5.019|-577.062|   0:00:00.0| 3845.0M|
|   80.73%|      148|  -4.988|-570.457|   0:00:01.0| 3845.0M|
|   80.43%|       16|  -4.988|-570.455|   0:00:00.0| 3845.0M|
|   80.37%|        3|  -4.988|-570.455|   0:00:00.0| 3845.0M|
|   80.36%|        1|  -4.988|-570.455|   0:00:00.0| 3845.0M|
|   80.36%|        0|  -4.988|-570.455|   0:00:00.0| 3845.0M|
|   80.36%|        0|  -4.988|-570.455|   0:00:00.0| 3845.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -4.988  TNS Slack -570.455 Density 80.36
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:10:56.5/0:22:27.3 (0.5), mem = 3845.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=3785.91M, totSessionCpu=0:10:56).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:10:56.5/0:22:27.3 (0.5), mem = 3785.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1776  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
**WARN: (IMPPSP-2001):	There are 48 pins inside GCell located around position 10140.72 10141.60. This can make Early Global Router work slower, please verify if those pins are correctly placed.
**WARN: (IMPPSP-2001):	There are 68 pins inside GCell located around position 10140.72 10358.32. This can make Early Global Router work slower, please verify if those pins are correctly placed.
**WARN: (IMPPSP-2001):	There are 42 pins inside GCell located around position 10357.44 10141.60. This can make Early Global Router work slower, please verify if those pins are correctly placed.
**WARN: (IMPPSP-2001):	There are 51 pins inside GCell located around position 10357.44 10358.32. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1689 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1689 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260010e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer             (1-12)           (13-24)           (25-36)           (37-48)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)         0( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         7( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               14( 0.00%)         0( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 13.02 seconds, mem = 4768.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.69 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  5: Total net bbox = 1.241e+06 (6.20e+05 6.21e+05)
              Est.  stn bbox = 1.289e+06 (6.41e+05 6.48e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 4294.8M
Iteration  6: Total net bbox = 1.242e+06 (6.20e+05 6.21e+05)
              Est.  stn bbox = 1.291e+06 (6.42e+05 6.48e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 4294.8M
Iteration  7: Total net bbox = 1.243e+06 (6.21e+05 6.22e+05)
              Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 4292.8M
Iteration  8: Total net bbox = 1.245e+06 (6.22e+05 6.23e+05)
              Est.  stn bbox = 1.294e+06 (6.44e+05 6.50e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 4292.8M
Iteration  9: Total net bbox = 1.246e+06 (6.23e+05 6.23e+05)
              Est.  stn bbox = 1.296e+06 (6.45e+05 6.51e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 4292.8M
Move report: Timing Driven Placement moves 1674 insts, mean move: 22.67 um, max move: 156.40 um 
	Max move on inst (CORE/FE_OFC685_C_rst_n): (10144.44, 10302.88) --> (10193.34, 10195.38)

Finished Incremental Placement (cpu=0:00:02.0, real=0:00:02.0, mem=4292.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:11:12 mem=4292.8M) ***
Total net bbox length = 1.247e+06 (6.239e+05 6.234e+05) (ext = 1.194e+06)
Move report: Detail placement moves 1674 insts, mean move: 2.74 um, max move: 16.81 um 
	Max move on inst (CORE/map_f_reg_2__0_): (10311.42, 10191.73) --> (10327.96, 10192.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4292.8MB
Summary Report:
Instances move: 1674 (out of 1674 movable)
Instances flipped: 0
Mean displacement: 2.74 um
Max displacement: 16.81 um (Instance: CORE/map_f_reg_2__0_) (10311.4, 10191.7) -> (10328, 10192)
	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBS
Total net bbox length = 1.245e+06 (6.212e+05 6.237e+05) (ext = 1.194e+06)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4292.8MB
*** Finished refinePlace (0:11:12 mem=4292.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1776  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1689 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1689 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.253327e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 12.23 seconds, mem = 4852.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 4310.46 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 4310.46 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4310.46 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 4310.46 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4310.46 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4310.46 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5889
[NR-eGR] metal2  (2V) length: 2.151404e+05um, number of vias: 8081
[NR-eGR] metal3  (3H) length: 3.004832e+05um, number of vias: 1168
[NR-eGR] metal4  (4V) length: 4.131114e+05um, number of vias: 394
[NR-eGR] metal5  (5H) length: 3.253813e+05um, number of vias: 35
[NR-eGR] metal6  (6V) length: 2.412200e+03um, number of vias: 0
[NR-eGR] Total length: 1.256528e+06um, number of vias: 15567
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.982639e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 3.07 seconds, mem = 4237.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:31.4, real=0:00:32.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3870.5M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1798 and nets=1781 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3872.477M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:35, real = 0:01:35, mem = 2576.7M, totSessionCpu=0:11:33 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3880.02)
Total number of fetched objects 1792
End delay calculation. (MEM=3888.44 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3888.44 CPU=0:00:00.3 REAL=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:37.2/0:00:37.1 (1.0), totSession cpu/real = 0:11:33.7/0:23:04.5 (0.5), mem = 3888.4M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:11:33.8/0:23:04.6 (0.5), mem = 3904.4M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    77|    85|    -5.81|     8|     8|    -0.61|     0|     0|     0|     0|    -5.10|  -653.90|       0|       0|       0| 80.36%|          |         |
|    74|    82|    -5.12|     8|     8|    -0.46|     0|     0|     0|     0|    -5.03|  -620.96|      27|       6|       1| 83.55%| 0:00:03.0|  3947.5M|
|    74|    82|    -5.12|     8|     8|    -0.46|     0|     0|     0|     0|    -5.03|  -620.24|       4|       0|       0| 84.04%| 0:00:02.0|  3947.5M|
|    74|    82|    -5.12|     8|     8|    -0.46|     0|     0|     0|     0|    -5.03|  -620.24|       0|       0|       0| 84.04%| 0:00:03.0|  3947.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 74 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    74 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:07.7 real=0:00:08.0 mem=3947.5M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:12.0/0:00:12.0 (1.0), totSession cpu/real = 0:11:45.8/0:23:16.6 (0.5), mem = 3877.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:48, real = 0:01:48, mem = 2623.5M, totSessionCpu=0:11:46 **
*** Timing NOT met, worst failing slack is -5.031
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:11:45.9/0:23:16.7 (0.5), mem = 3877.4M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.031 TNS Slack -620.241 Density 84.04
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-5.031|-620.228|
|reg2reg   |-0.008|  -0.013|
|HEPG      |-0.008|  -0.013|
|All Paths |-5.031|-620.241|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.008|   -5.031|  -0.013| -620.241|   84.04%|   0:00:00.0| 3896.5M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.000|   -5.031|   0.000| -620.228|   84.07%|   0:00:00.0| 3934.7M|av_func_mode_max|       NA| NA                                  |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3934.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3934.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-5.031|-620.228|
|reg2reg   | 0.007|   0.000|
|HEPG      | 0.007|   0.000|
|All Paths |-5.031|-620.228|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -5.031 TNS Slack -620.228 Density 84.07
** GigaOpt Optimizer WNS Slack -5.031 TNS Slack -620.228 Density 84.07
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-5.031|-620.228|
|reg2reg   | 0.007|   0.000|
|HEPG      | 0.007|   0.000|
|All Paths |-5.031|-620.228|
+----------+------+--------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3934.7M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:11:50.4/0:23:21.2 (0.5), mem = 3870.6M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] : totSession cpu/real = 0:11:50.5/0:23:21.3 (0.5), mem = 3870.6M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1813  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1726 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1726 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.253428e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 13.08 seconds, mem = 4802.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  5: Total net bbox = 1.242e+06 (6.20e+05 6.21e+05)
              Est.  stn bbox = 1.291e+06 (6.42e+05 6.48e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 4386.7M
Iteration  6: Total net bbox = 1.242e+06 (6.21e+05 6.22e+05)
              Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 4383.7M
Iteration  7: Total net bbox = 1.243e+06 (6.21e+05 6.22e+05)
              Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 4381.7M
Iteration  8: Total net bbox = 1.246e+06 (6.23e+05 6.23e+05)
              Est.  stn bbox = 1.295e+06 (6.45e+05 6.50e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 4381.7M
Iteration  9: Total net bbox = 1.247e+06 (6.23e+05 6.24e+05)
              Est.  stn bbox = 1.296e+06 (6.45e+05 6.51e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 4381.7M
Move report: Timing Driven Placement moves 1711 insts, mean move: 12.29 um, max move: 60.05 um 
	Max move on inst (CORE/tetrominoes_map_f_reg_3__2_): (10226.90, 10333.12) --> (10261.93, 10358.13)

Finished Incremental Placement (cpu=0:00:03.1, real=0:00:03.0, mem=4381.7M)
*** Starting refinePlace (0:12:07 mem=4381.7M) ***
Total net bbox length = 1.248e+06 (6.242e+05 6.236e+05) (ext = 1.193e+06)
Move report: Detail placement moves 1711 insts, mean move: 2.77 um, max move: 26.96 um 
	Max move on inst (CORE/FE_OFC689_C_rst_n): (10233.70, 10269.15) --> (10208.30, 10267.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4381.7MB
Summary Report:
Instances move: 1711 (out of 1711 movable)
Instances flipped: 0
Mean displacement: 2.77 um
Max displacement: 26.96 um (Instance: CORE/FE_OFC689_C_rst_n) (10233.7, 10269.2) -> (10208.3, 10267.6)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
Total net bbox length = 1.245e+06 (6.213e+05 6.239e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4381.7MB
*** Finished refinePlace (0:12:07 mem=4381.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1813  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1726 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1726 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.253871e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         5( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                9( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 12.84 seconds, mem = 4859.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 4310.66 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 4310.66 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4310.66 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 4310.66 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4310.66 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4310.66 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5963
[NR-eGR] metal2  (2V) length: 2.418378e+05um, number of vias: 8180
[NR-eGR] metal3  (3H) length: 3.126881e+05um, number of vias: 1165
[NR-eGR] metal4  (4V) length: 3.817296e+05um, number of vias: 387
[NR-eGR] metal5  (5H) length: 3.133910e+05um, number of vias: 36
[NR-eGR] metal6  (6V) length: 7.207200e+03um, number of vias: 0
[NR-eGR] Total length: 1.256854e+06um, number of vias: 15731
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.984419e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 3.15 seconds, mem = 4277.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:33.1, real=0:00:33.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3917.7M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1835 and nets=1818 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3917.672M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:31, real = 0:02:31, mem = 2585.5M, totSessionCpu=0:12:29 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3925.21)
Total number of fetched objects 1829
End delay calculation. (MEM=3940.9 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3940.9 CPU=0:00:00.3 REAL=0:00:00.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:39.0/0:00:39.0 (1.0), totSession cpu/real = 0:12:29.5/0:24:00.2 (0.5), mem = 3940.9M
Begin: GigaOpt DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:12:29.5/0:24:00.3 (0.5), mem = 3956.9M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    82|    90|    -6.25|     8|     8|    -0.90|     0|     0|     0|     0|    -5.05|  -729.28|       0|       0|       0| 84.07%|          |         |
|    82|    90|    -5.71|     8|     8|    -0.74|     0|     0|     0|     0|    -5.02|  -638.74|      14|      30|      10| 86.51%| 0:00:04.0|  3992.0M|
|    82|    90|    -5.71|     8|     8|    -0.74|     0|     0|     0|     0|    -5.02|  -637.45|       3|       4|       8| 87.26%| 0:00:04.0|  3992.0M|
|    82|    90|    -5.71|     8|     8|    -0.74|     0|     0|     0|     0|    -5.02|  -637.45|       0|       0|       0| 87.26%| 0:00:04.0|  3992.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 82 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    82 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:11.1 real=0:00:12.0 mem=3992.0M) ***

*** Starting refinePlace (0:12:45 mem=3983.0M) ***
Total net bbox length = 1.245e+06 (6.214e+05 6.239e+05) (ext = 1.193e+06)
Move report: Detail placement moves 486 insts, mean move: 7.38 um, max move: 37.28 um 
	Max move on inst (FE_OFC735_C_tetris_53): (10140.72, 10146.64) --> (10172.96, 10151.68)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3983.0MB
Summary Report:
Instances move: 486 (out of 1762 movable)
Instances flipped: 0
Mean displacement: 7.38 um
Max displacement: 37.28 um (Instance: FE_OFC735_C_tetris_53) (10140.7, 10146.6) -> (10173, 10151.7)
	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: BUF12CK
Total net bbox length = 1.247e+06 (6.229e+05 6.243e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3983.0MB
*** Finished refinePlace (0:12:45 mem=3983.0M) ***
*** maximum move = 37.28 um ***
*** Finished re-routing un-routed nets (3983.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3983.0M) ***
*** DrvOpt #4 [finish] : cpu/real = 0:00:15.6/0:00:15.5 (1.0), totSession cpu/real = 0:12:45.1/0:24:15.8 (0.5), mem = 3920.9M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.26min real=0.27min mem=3920.9M)
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.017  |  0.000  | -5.017  |
|           TNS (ns):|-637.461 |  0.000  |-637.461 |
|    Violating Paths:|   364   |    0    |   364   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.474   |      8 (8)       |
|   max_tran     |     74 (81)      |   -5.098   |     74 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 87.264%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:47, real = 0:02:47, mem = 2632.1M, totSessionCpu=0:12:45 **
*** Timing NOT met, worst failing slack is -5.017
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:12:45.2/0:24:15.9 (0.5), mem = 3919.9M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.017 TNS Slack -637.461 Density 87.26
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-5.017|-637.461|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-5.017|-637.461|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|   0.000|   -5.017|   0.000| -637.461|   87.26%|   0:00:00.0| 3939.0M|av_func_mode_max|  reg2reg| CORE/map_f_reg_2__2_/D              |
|   0.036|   -5.017|   0.000| -637.461|   87.59%|   0:00:01.0| 3985.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.053|   -5.017|   0.000| -637.461|   87.72%|   0:00:00.0| 3985.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.060|   -5.017|   0.000| -637.461|   87.83%|   0:00:02.0| 3985.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.060|   -5.017|   0.000| -637.461|   87.83%|   0:00:00.0| 3985.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:03.0 mem=3985.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -5.017|   -5.017|-637.461| -637.461|   87.83%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[27]                          |
|  -4.920|   -4.920|-637.300| -637.300|   87.81%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[6]                           |
|  -4.858|   -4.858|-637.238| -637.238|   87.75%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[6]                           |
|  -4.836|   -4.836|-637.177| -637.177|   87.61%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[6]                           |
|  -4.790|   -4.790|-634.469| -634.469|   87.61%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[27]                          |
|  -4.757|   -4.757|-631.969| -631.969|   87.61%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[7]                           |
|  -4.695|   -4.695|-631.749| -631.749|   87.53%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -4.672|   -4.672|-631.617| -631.617|   87.51%|   0:00:01.0| 3985.1M|av_func_mode_max|  default| tetris[26]                          |
|  -4.609|   -4.609|-629.071| -629.071|   87.51%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[8]                           |
|  -4.562|   -4.562|-628.879| -628.879|   87.26%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -4.534|   -4.534|-628.752| -628.752|   87.25%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[7]                           |
|  -4.499|   -4.499|-626.440| -626.440|   87.25%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[51]                          |
|  -4.462|   -4.462|-626.107| -626.107|   87.22%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[51]                          |
|  -4.416|   -4.416|-626.037| -626.037|   87.16%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -4.396|   -4.396|-626.005| -626.005|   87.15%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -4.366|   -4.366|-625.945| -625.945|   87.15%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[51]                          |
|  -4.338|   -4.338|-625.426| -625.426|   86.73%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[25]                          |
|  -4.302|   -4.302|-625.229| -625.229|   86.35%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[8]                           |
|  -4.274|   -4.274|-624.927| -624.927|   86.21%|   0:00:01.0| 3985.1M|av_func_mode_max|  default| tetris[25]                          |
|  -4.256|   -4.256|-622.801| -622.801|   86.22%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[8]                           |
|  -4.209|   -4.209|-620.620| -620.620|   86.11%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[9]                           |
|  -4.194|   -4.194|-620.422| -620.422|   86.12%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -4.163|   -4.163|-620.250| -620.250|   85.83%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[5]                           |
|  -4.132|   -4.132|-619.756| -619.756|   85.63%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[28]                          |
|  -4.107|   -4.107|-619.103| -619.103|   85.51%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -4.066|   -4.066|-618.322| -618.322|   85.34%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[9]                           |
|  -4.045|   -4.045|-617.928| -617.928|   84.95%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[24]                          |
|  -4.039|   -4.039|-617.816| -617.816|   84.81%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[24]                          |
|  -4.002|   -4.002|-615.786| -615.786|   84.83%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[9]                           |
|  -3.972|   -3.972|-613.066| -613.066|   84.54%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[49]                          |
|  -3.943|   -3.943|-610.378| -610.378|   84.51%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[69]                          |
|  -3.929|   -3.929|-609.929| -609.929|   84.29%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[51]                          |
|  -3.912|   -3.912|-609.315| -609.315|   84.22%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[29]                          |
|  -3.885|   -3.885|-608.596| -608.596|   84.17%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[53]                          |
|  -3.827|   -3.827|-608.517| -608.517|   84.12%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[69]                          |
|  -3.804|   -3.804|-607.806| -607.806|   83.99%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[10]                          |
|  -3.789|   -3.789|-603.988| -603.988|   83.90%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[5]                           |
|  -3.750|   -3.750|-602.099| -602.099|   83.90%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[3]                           |
|  -3.714|   -3.714|-601.827| -601.827|   83.89%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[68]                          |
|  -3.683|   -3.683|-601.581| -601.581|   83.67%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[52]                          |
|  -3.652|   -3.652|-601.106| -601.106|   83.63%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[30]                          |
|  -3.642|   -3.642|-600.454| -600.454|   83.63%|   0:00:01.0| 3985.1M|av_func_mode_max|  default| tetris[28]                          |
|  -3.603|   -3.603|-600.066| -600.066|   83.65%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[68]                          |
|  -3.578|   -3.578|-598.343| -598.343|   83.53%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[68]                          |
|  -3.556|   -3.556|-598.029| -598.029|   83.36%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[4]                           |
|  -3.542|   -3.542|-594.420| -594.420|   83.32%|   0:00:01.0| 3985.1M|av_func_mode_max|  default| tetris[22]                          |
|  -3.497|   -3.497|-592.858| -592.858|   83.32%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[68]                          |
|  -3.465|   -3.465|-592.269| -592.269|   83.15%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[54]                          |
|  -3.456|   -3.456|-591.784| -591.784|   83.02%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -3.450|   -3.450|-591.777| -591.777|   83.02%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:04.0 mem=3985.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.8 real=0:00:07.0 mem=3985.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -591.648 Density 82.98
*** Starting refinePlace (0:12:56 mem=3985.1M) ***
Total net bbox length = 1.247e+06 (6.225e+05 6.242e+05) (ext = 1.193e+06)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3985.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 209 insts, mean move: 1.40 um, max move: 9.38 um 
	Max move on inst (CORE/U1386): (10207.06, 10333.12) --> (10202.72, 10338.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3985.1MB
Summary Report:
Instances move: 209 (out of 1703 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 9.38 um (Instance: CORE/U1386) (10207.1, 10333.1) -> (10202.7, 10338.2)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: INV4
Total net bbox length = 1.247e+06 (6.227e+05 6.242e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3985.1MB
*** Finished refinePlace (0:12:57 mem=3985.1M) ***
*** maximum move = 9.38 um ***
*** Finished re-routing un-routed nets (3985.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3985.1M) ***
** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -591.648 Density 82.98
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
|  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=3985.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=3985.1M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         27 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.9 real=0:00:08.0 mem=3985.1M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:12.2/0:00:12.2 (1.0), totSession cpu/real = 0:12:57.4/0:24:28.1 (0.5), mem = 3924.1M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -3.450
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] : totSession cpu/real = 0:12:57.5/0:24:28.2 (0.5), mem = 3924.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -591.648 Density 82.98
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3945.2M|av_func_mode_max|  default| tetris[50]                          |
|  -3.450|   -3.450|-587.598| -587.598|   82.58%|   0:00:02.0| 3983.3M|av_func_mode_max|  default| tetris[70]                          |
|  -3.450|   -3.450|-586.030| -586.030|   82.30%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[70]                          |
|  -3.450|   -3.450|-583.631| -583.631|   82.44%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[52]                          |
|  -3.450|   -3.450|-581.706| -581.706|   82.06%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[67]                          |
|  -3.450|   -3.450|-581.082| -581.082|   82.04%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[31]                          |
|  -3.450|   -3.450|-580.582| -580.582|   81.98%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[2]                           |
|  -3.450|   -3.450|-578.300| -578.300|   81.86%|   0:00:02.0| 3983.3M|av_func_mode_max|  default| tetris[47]                          |
|  -3.450|   -3.450|-576.700| -576.700|   81.74%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[69]                          |
|  -3.450|   -3.450|-576.677| -576.677|   81.76%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[69]                          |
|  -3.450|   -3.450|-576.222| -576.222|   81.85%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[53]                          |
|  -3.450|   -3.450|-575.816| -575.816|   81.80%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[68]                          |
|  -3.450|   -3.450|-575.619| -575.619|   81.65%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[1]                           |
|  -3.450|   -3.450|-573.980| -573.980|   81.64%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -3.450|   -3.450|-564.553| -564.553|   81.66%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[66]                          |
|  -3.450|   -3.450|-563.034| -563.034|   81.66%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[20]                          |
|  -3.450|   -3.450|-561.441| -561.441|   81.72%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[55]                          |
|  -3.450|   -3.450|-561.077| -561.077|   81.68%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[68]                          |
|  -3.450|   -3.450|-561.019| -561.019|   81.62%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[68]                          |
|  -3.450|   -3.450|-558.334| -558.334|   81.54%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[29]                          |
|  -3.450|   -3.450|-558.094| -558.094|   81.46%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[29]                          |
|  -3.450|   -3.450|-556.725| -556.725|   81.27%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[0]                           |
|  -3.450|   -3.450|-555.343| -555.343|   81.20%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[19]                          |
|  -3.450|   -3.450|-552.356| -552.356|   80.95%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[56]                          |
|  -3.450|   -3.450|-551.709| -551.709|   80.64%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[30]                          |
|  -3.450|   -3.450|-550.939| -550.939|   80.59%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[30]                          |
|  -3.450|   -3.450|-550.211| -550.211|   80.54%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[30]                          |
|  -3.450|   -3.450|-549.882| -549.882|   80.56%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[30]                          |
|  -3.450|   -3.450|-548.880| -548.880|   80.32%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[32]                          |
|  -3.450|   -3.450|-548.333| -548.333|   80.14%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -3.450|   -3.450|-546.447| -546.447|   80.14%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[15]                          |
|  -3.450|   -3.450|-545.728| -545.728|   80.15%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
|  -3.450|   -3.450|-537.589| -537.589|   80.16%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[44]                          |
|  -3.450|   -3.450|-536.528| -536.528|   80.16%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[43]                          |
|  -3.450|   -3.450|-535.401| -535.401|   80.15%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[63]                          |
|  -3.450|   -3.450|-535.295| -535.295|   80.15%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[18]                          |
|  -3.450|   -3.450|-534.968| -534.968|   79.80%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[31]                          |
|  -3.450|   -3.450|-534.907| -534.907|   79.79%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[31]                          |
|  -3.450|   -3.450|-533.488| -533.488|   79.59%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[42]                          |
|  -3.450|   -3.450|-532.470| -532.470|   79.59%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[35]                          |
|  -3.450|   -3.450|-530.760| -530.760|   79.59%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[27]                          |
|  -3.450|   -3.450|-530.689| -530.689|   79.53%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| score[0]                            |
|  -3.450|   -3.450|-530.488| -530.488|   79.47%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[27]                          |
|  -3.450|   -3.450|-530.402| -530.402|   79.49%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[41]                          |
|  -3.450|   -3.450|-529.420| -529.420|   79.49%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[62]                          |
|  -3.450|   -3.450|-527.886| -527.886|   79.54%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[32]                          |
|  -3.450|   -3.450|-527.844| -527.844|   79.53%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[27]                          |
|  -3.450|   -3.450|-527.784| -527.784|   79.43%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[27]                          |
|  -3.450|   -3.450|-526.863| -526.863|   79.43%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[61]                          |
|  -3.450|   -3.450|-526.383| -526.383|   79.44%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -3.450|   -3.450|-526.252| -526.252|   79.45%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[7]                           |
|  -3.450|   -3.450|-526.200| -526.200|   79.44%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[7]                           |
|  -3.450|   -3.450|-525.829| -525.829|   79.31%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[8]                           |
|  -3.450|   -3.450|-525.735| -525.735|   79.25%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[8]                           |
|  -3.450|   -3.450|-525.475| -525.475|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_3__0_/D  |
|  -3.450|   -3.450|-525.457| -525.457|   79.34%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[21]                          |
|  -3.450|   -3.450|-525.366| -525.366|   79.30%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[21]                          |
|  -3.450|   -3.450|-524.880| -524.880|   79.19%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
|  -3.450|   -3.450|-524.756| -524.756|   79.18%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[14]                          |
|  -3.450|   -3.450|-524.590| -524.590|   79.24%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[20]                          |
|  -3.450|   -3.450|-524.477| -524.477|   79.26%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
|  -3.450|   -3.450|-523.877| -523.877|   79.28%|   0:00:02.0| 3983.3M|av_func_mode_max|  default| tetris[13]                          |
|  -3.450|   -3.450|-523.844| -523.844|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[13]                          |
|  -3.450|   -3.450|-523.523| -523.523|   79.34%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_0__0_/D           |
|  -3.450|   -3.450|-523.394| -523.394|   79.33%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_0__0_/D           |
|  -3.450|   -3.450|-522.843| -522.843|   79.33%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[38]                          |
|  -3.450|   -3.450|-522.774| -522.774|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_1__0_/D           |
|  -3.450|   -3.450|-522.341| -522.341|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_1__0_/D           |
|  -3.450|   -3.450|-521.799| -521.799|   79.34%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[47]                          |
|  -3.450|   -3.450|-521.788| -521.788|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[3]                           |
|  -3.450|   -3.450|-521.692| -521.692|   79.36%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[2]                           |
|  -3.450|   -3.450|-521.538| -521.538|   79.39%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_0__2_/D           |
|  -3.450|   -3.450|-521.424| -521.424|   79.45%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| score[3]                            |
|  -3.450|   -3.450|-521.378| -521.378|   79.46%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[0]                           |
|  -3.450|   -3.450|-521.242| -521.242|   79.45%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| score[3]                            |
|  -3.450|   -3.450|-520.661| -520.661|   79.49%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[42]                          |
|  -3.450|   -3.450|-519.848| -519.848|   79.50%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[42]                          |
|  -3.450|   -3.450|-270.931| -270.931|   79.50%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[41]                          |
|  -3.450|   -3.450|-262.587| -262.587|   79.53%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/map_f_reg_3__4_/RB             |
|  -3.450|   -3.450|-240.085| -240.085|   79.48%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/map_f_reg_3__4_/RB             |
|  -3.450|   -3.450|-223.916| -223.916|   79.43%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/map_f_reg_3__4_/RB             |
|  -3.450|   -3.450|-220.566| -220.566|   79.51%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/score_reg_1_/RB                |
|  -3.450|   -3.450|-220.433| -220.433|   79.60%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/col_top_f_reg_3__1_/RB         |
|  -3.450|   -3.450|-220.433| -220.433|   79.85%|   0:00:04.0| 3983.3M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.5 real=0:00:31.0 mem=3983.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.5 real=0:00:31.0 mem=3983.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-220.433|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-220.433|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -220.433 Density 79.85
*** Starting refinePlace (0:13:32 mem=3983.3M) ***
Total net bbox length = 1.248e+06 (6.230e+05 6.247e+05) (ext = 1.193e+06)

Starting Small incrNP...

Move report: incrNP moves 427 insts, mean move: 8.72 um, max move: 38.76 um 
	Max move on inst (CORE/FE_RC_43_0): (10268.44, 10318.00) --> (10249.84, 10338.16)
Finished incrNP (cpu=0:00:00.3, real=0:00:00.0, mem=3983.3M)
End of Small incrNP (cpu=0:00:00.3, real=0:00:00.0)
Move report: Detail placement moves 586 insts, mean move: 3.35 um, max move: 21.08 um 
	Max move on inst (FE_OCPC741_FE_OFN153_C_tetris_29): (10140.72, 10141.60) --> (10161.80, 10141.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3983.3MB
Summary Report:
Instances move: 795 (out of 1640 movable)
Instances flipped: 65
Mean displacement: 6.48 um
Max displacement: 38.76 um (Instance: CORE/FE_RC_43_0) (10268.4, 10318) -> (10249.8, 10338.2)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 1.247e+06 (6.224e+05 6.248e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3983.3MB
*** Finished refinePlace (0:13:32 mem=3983.3M) ***
*** maximum move = 38.76 um ***
*** Finished re-routing un-routed nets (3983.3M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=3983.3M) ***
** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -220.424 Density 79.85
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-220.424|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-220.424|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         68 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:31.2 real=0:00:31.0 mem=3983.3M) ***

*** TnsOpt #2 [finish] : cpu/real = 0:00:35.3/0:00:35.2 (1.0), totSession cpu/real = 0:13:32.7/0:25:03.3 (0.5), mem = 3922.2M
End: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:13:32.8/0:25:03.4 (0.5), mem = 3939.3M
Reclaim Optimization WNS Slack -3.450  TNS Slack -220.424 Density 79.85
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.85%|        -|  -3.450|-220.424|   0:00:00.0| 3939.3M|
|   79.85%|        0|  -3.450|-220.424|   0:00:00.0| 3977.5M|
|   79.60%|        8|  -3.450|-220.424|   0:00:01.0| 3977.5M|
|   78.58%|       64|  -3.450|-220.495|   0:00:00.0| 3977.5M|
|   78.55%|        3|  -3.450|-220.495|   0:00:00.0| 3977.5M|
|   78.55%|        0|  -3.450|-220.495|   0:00:00.0| 3977.5M|
|   78.55%|        0|  -3.450|-220.495|   0:00:00.0| 3977.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.450  TNS Slack -220.495 Density 78.55
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         68 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
*** Starting refinePlace (0:13:36 mem=3977.5M) ***
Total net bbox length = 1.247e+06 (6.225e+05 6.247e+05) (ext = 1.193e+06)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3977.5MB
Summary Report:
Instances move: 0 (out of 1630 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.247e+06 (6.225e+05 6.247e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3977.5MB
*** Finished refinePlace (0:13:36 mem=3977.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3977.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3977.5M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:13:35.7/0:25:06.3 (0.5), mem = 3977.5M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3920.39M, totSessionCpu=0:13:36).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:13:35.8/0:25:06.4 (0.5), mem = 3920.4M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    62|    70|    -4.25|     8|     8|    -0.54|     0|     0|     0|     0|    -3.45|  -220.49|       0|       0|       0| 78.55%|          |         |
|    62|    70|    -4.12|     8|     8|    -0.54|     0|     0|     0|     0|    -3.57|  -222.23|       1|       0|      12| 78.87%| 0:00:05.0|  3977.6M|
|    62|    70|    -4.12|     8|     8|    -0.54|     0|     0|     0|     0|    -3.57|  -222.23|       0|       0|       0| 78.87%| 0:00:00.0|  3977.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 62 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    62 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=3977.6M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:13:42.9/0:25:13.5 (0.5), mem = 3920.5M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.345 -> -0.357 (bump = 0.012)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -220.495 -> -222.230
Begin: GigaOpt TNS non-legal recovery
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] : totSession cpu/real = 0:13:42.9/0:25:13.5 (0.5), mem = 3920.5M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.567 TNS Slack -222.230 Density 78.87
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.567|-222.229|
|reg2reg   |-0.001|  -0.001|
|HEPG      |-0.001|  -0.001|
|All Paths |-3.567|-222.230|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.001|   -3.567|  -0.001| -222.230|   78.87%|   0:00:00.0| 3941.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.000|   -3.567|   0.000| -222.229|   78.88%|   0:00:00.0| 3979.8M|av_func_mode_max|       NA| NA                                  |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3979.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -3.567|   -3.567|-222.229| -222.229|   78.88%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[50]                          |
|  -3.450|   -3.450|-221.978| -221.978|   78.84%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[69]                          |
|  -3.450|   -3.450|-221.864| -221.864|   78.82%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[68]                          |
|  -3.450|   -3.450|-221.849| -221.849|   78.82%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[68]                          |
|  -3.450|   -3.450|-221.833| -221.833|   78.83%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[29]                          |
|  -3.450|   -3.450|-221.600| -221.600|   78.78%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[30]                          |
|  -3.450|   -3.450|-221.414| -221.414|   78.73%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[18]                          |
|  -3.450|   -3.450|-221.398| -221.398|   78.74%|   0:00:01.0| 3979.8M|av_func_mode_max|  default| tetris[31]                          |
|  -3.450|   -3.450|-221.277| -221.277|   78.71%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[33]                          |
|  -3.450|   -3.450|-221.179| -221.179|   78.69%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[32]                          |
|  -3.450|   -3.450|-221.093| -221.093|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[32]                          |
|  -3.450|   -3.450|-220.565| -220.565|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[27]                          |
|  -3.450|   -3.450|-220.452| -220.452|   78.65%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[7]                           |
|  -3.450|   -3.450|-220.294| -220.294|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[8]                           |
|  -3.450|   -3.450|-220.279| -220.279|   78.68%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[8]                           |
|  -3.450|   -3.450|-220.247| -220.247|   78.65%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_3__0_/D  |
|  -3.450|   -3.450|-220.198| -220.198|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[11]                          |
|  -3.450|   -3.450|-220.147| -220.147|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[61]                          |
|  -3.450|   -3.450|-220.081| -220.081|   78.69%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| CORE/bottom_f_reg_1__3_/D           |
|  -3.450|   -3.450|-220.019| -220.019|   78.74%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| CORE/bottom_f_reg_1__0_/D           |
|  -3.450|   -3.450|-219.953| -219.953|   78.79%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| CORE/bottom_f_reg_0__1_/D           |
|  -3.450|   -3.450|-219.885| -219.885|   78.79%|   0:00:01.0| 3979.8M|av_func_mode_max|  default| CORE/state_reg_0_/D                 |
|  -3.450|   -3.450|-219.846| -219.846|   78.80%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[44]                          |
|  -3.450|   -3.450|-219.798| -219.798|   78.80%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| score[3]                            |
|  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[42]                          |
|  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=3979.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=3979.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -219.748 Density 78.81
*** Starting refinePlace (0:13:47 mem=3979.8M) ***
Total net bbox length = 1.247e+06 (6.225e+05 6.248e+05) (ext = 1.193e+06)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3979.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 48 insts, mean move: 7.94 um, max move: 22.40 um 
	Max move on inst (CORE/U1900): (10352.76, 10257.52) --> (10335.40, 10252.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3982.8MB
Summary Report:
Instances move: 48 (out of 1632 movable)
Instances flipped: 0
Mean displacement: 7.94 um
Max displacement: 22.40 um (Instance: CORE/U1900) (10352.8, 10257.5) -> (10335.4, 10252.5)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 1.247e+06 (6.226e+05 6.249e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3982.8MB
*** Finished refinePlace (0:13:47 mem=3982.8M) ***
*** maximum move = 22.40 um ***
*** Finished re-routing un-routed nets (3979.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3979.8M) ***
** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -219.748 Density 78.81
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=3979.8M) ***

*** TnsOpt #3 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:13:47.4/0:25:18.0 (0.5), mem = 3918.8M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #4 [begin] : totSession cpu/real = 0:13:47.4/0:25:18.0 (0.5), mem = 3918.8M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -219.748 Density 78.81
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3939.9M|av_func_mode_max|  default| tetris[50]                          |
|  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3958.9M|av_func_mode_max|  default| tetris[32]                          |
|  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3958.9M|av_func_mode_max|  default| CORE/position_f_reg_2_/D            |
|  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3958.9M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3958.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3958.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3958.9M) ***

*** TnsOpt #4 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:13:49.6/0:25:20.2 (0.5), mem = 3916.9M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1756 and nets=1739 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3886.336M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3893.88)
Total number of fetched objects 1750
End delay calculation. (MEM=3909.56 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3909.56 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:13:52 mem=3909.6M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1734  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1647 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 69 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.201730e+05um
[NR-eGR] Layer group 2: route 1578 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.256018e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 14.47 sec, Real: 14.40 sec, Curr Mem: 4819.61 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:08, real = 0:04:08, mem = 2662.3M, totSessionCpu=0:14:07 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.450  |  0.001  | -3.450  |
|           TNS (ns):|-219.744 |  0.000  |-219.744 |
|    Violating Paths:|   107   |    0    |   107   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.277   |      9 (9)       |
|   max_tran     |     38 (46)      |   -3.630   |     38 (46)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.810%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:09, real = 0:04:10, mem = 2657.4M, totSessionCpu=0:14:07 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:04:09, real = 0:04:10, mem = 3726.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
WARNING   IMPPSP-2001          4  There are %d pins inside GCell located a...
*** Message Summary: 11 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:04:08.9/0:04:09.8 (1.0), totSession cpu/real = 0:14:06.9/0:25:38.7 (0.6), mem = 3726.9M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2464.5M, totSessionCpu=0:14:08 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -activeHoldViews                 { av_func_mode_min }
setOptMode -activeSetupViews                { av_func_mode_max }
setOptMode -autoSetupViews                  { av_func_mode_max}
setOptMode -autoTDGRSetupViews              { av_func_mode_max}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -fixTran                         true
setOptMode -optimizeFF                      true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {2 3}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           forcedIdeal
setAnalysisMode -usefulSkew                 true
setAnalysisMode -virtualIPO                 false

*** place_opt_design #2 [begin] : totSession cpu/real = 0:14:08.0/0:25:54.2 (0.5), mem = 3727.5M
*** Starting GigaPlace ***
*** GlobalPlace #2 [begin] : totSession cpu/real = 0:14:08.1/0:25:54.4 (0.5), mem = 3727.5M
*** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:08.1/0:25:54.4 (0.5), mem = 3727.5M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2464.5M, totSessionCpu=0:14:08 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #2 [begin] : totSession cpu/real = 0:14:08.1/0:25:54.4 (0.5), mem = 3727.5M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2469.2M, totSessionCpu=0:14:11 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3749.51 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1734  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1647 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 69 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.201730e+05um
[NR-eGR] Layer group 2: route 1578 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.256487e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         1( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 4120.55 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 4120.55 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4120.55 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 4120.55 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4120.55 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4120.55 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5804
[NR-eGR] metal2  (2V) length: 4.769313e+04um, number of vias: 8033
[NR-eGR] metal3  (3H) length: 9.335224e+04um, number of vias: 1318
[NR-eGR] metal4  (4V) length: 1.157301e+05um, number of vias: 524
[NR-eGR] metal5  (5H) length: 5.347914e+05um, number of vias: 225
[NR-eGR] metal6  (6V) length: 4.680508e+05um, number of vias: 0
[NR-eGR] Total length: 1.259618e+06um, number of vias: 15904
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.999477e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 21.71 sec, Real: 21.65 sec, Curr Mem: 4058.03 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1756 and nets=1739 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 3783.031M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3798.57)
Total number of fetched objects 1750
End delay calculation. (MEM=3806.99 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3806.99 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:14:38 mem=3807.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.107  |
|           TNS (ns):|-288.421 |
|    Violating Paths:|   369   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.424   |      8 (8)       |
|   max_tran     |     47 (55)      |   -4.787   |     47 (55)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.810%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 2438.9M, totSessionCpu=0:14:38 **
*** InitOpt #2 [finish] : cpu/real = 0:00:30.2/0:00:30.1 (1.0), totSession cpu/real = 0:14:38.3/0:26:24.5 (0.6), mem = 3775.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3775.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3775.3M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #2 [begin] : totSession cpu/real = 0:14:38.4/0:26:24.6 (0.6), mem = 3775.3M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #2 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:14:42.9/0:26:29.1 (0.6), mem = 3980.1M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:14:42.9/0:26:29.1 (0.6), mem = 3980.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #6 [finish] : cpu/real = 0:00:04.3/0:00:04.2 (1.0), totSession cpu/real = 0:14:47.2/0:26:33.3 (0.6), mem = 3978.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:14:47.2/0:26:33.3 (0.6), mem = 3978.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    72|    80|    -5.40|     8|     8|    -0.69|     0|     0|     0|     0|    -4.11|  -288.42|       0|       0|       0| 78.81%|          |         |
|    72|   144|   -11.25|    72|    72|    -1.42|     0|     0|     0|     0|    -6.93|  -683.93|      11|     122|      62| 77.69%| 0:00:01.0|  4037.3M|
|    72|   144|   -11.25|    72|    72|    -1.42|     0|     0|     0|     0|    -6.93|  -683.93|       0|       0|       0| 77.69%| 0:00:00.0|  4037.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         13 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 72 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4037.3M) ***

*** DrvOpt #7 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:14:50.1/0:26:36.3 (0.6), mem = 3978.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 2655.1M, totSessionCpu=0:14:50 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:14:50.1/0:26:36.3 (0.6), mem = 3978.3M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.925  TNS Slack -683.926 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -6.925|-683.926|   77.69%|   0:00:00.0| 3997.3M|av_func_mode_max|  default| tetris[28]                          |
|  -4.311|-567.039|   81.80%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.311|-566.555|   81.87%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.311|-566.555|   81.87%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-542.986|   81.63%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-542.776|   81.50%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-540.758|   81.67%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-540.758|   81.67%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-540.443|   81.64%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-540.443|   81.64%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-540.443|   81.64%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-540.443|   81.64%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-540.443|   81.66%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-530.949|   81.31%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-530.949|   81.31%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-530.949|   81.31%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-524.925|   81.32%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-524.925|   81.32%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-524.925|   81.32%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-524.925|   81.32%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-524.826|   81.34%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
|  -4.295|-524.826|   81.34%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:05.4 real=0:00:06.0 mem=4035.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:06.0 mem=4035.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         13 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -4.295  TNS Slack -524.827 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 0:14:59.6/0:26:45.8 (0.6), mem = 3970.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -4.295
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:14:59.8/0:26:45.9 (0.6), mem = 3989.5M
Reclaim Optimization WNS Slack -4.295  TNS Slack -524.827 Density 81.34
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   81.34%|        -|  -4.295|-524.827|   0:00:00.0| 3991.5M|
|   81.34%|        0|  -4.295|-524.826|   0:00:00.0| 4010.6M|
|   81.34%|        0|  -4.295|-524.826|   0:00:00.0| 4029.7M|
|   80.91%|        7|  -4.295|-524.055|   0:00:00.0| 4029.7M|
|   80.48%|       28|  -4.295|-523.672|   0:00:00.0| 4029.7M|
|   80.46%|        3|  -4.295|-523.669|   0:00:00.0| 4029.7M|
|   80.46%|        0|  -4.295|-523.669|   0:00:00.0| 4029.7M|
|   80.46%|        0|  -4.295|-523.669|   0:00:00.0| 4029.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -4.295  TNS Slack -523.669 Density 80.46
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         12 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:04.0) **
*** AreaOpt #3 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:15:04.2/0:26:50.4 (0.6), mem = 4029.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3970.58M, totSessionCpu=0:15:04).
*** IncrReplace #3 [begin] : totSession cpu/real = 0:15:04.3/0:26:50.4 (0.6), mem = 3970.6M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1763  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
**WARN: (IMPPSP-2001):	There are 53 pins inside GCell located around position 10140.72 10141.60. This can make Early Global Router work slower, please verify if those pins are correctly placed.
**WARN: (IMPPSP-2001):	There are 61 pins inside GCell located around position 10140.72 10358.32. This can make Early Global Router work slower, please verify if those pins are correctly placed.
**WARN: (IMPPSP-2001):	There are 39 pins inside GCell located around position 10357.44 10141.60. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1676 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.428689e+05um
[NR-eGR] Layer group 2: route 1664 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.255978e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer             (1-10)           (11-21)           (22-31)           (32-42)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         6( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               11( 0.00%)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 13.68 seconds, mem = 4836.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.69 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  5: Total net bbox = 1.241e+06 (6.20e+05 6.21e+05)
              Est.  stn bbox = 1.290e+06 (6.42e+05 6.48e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 4493.8M
Iteration  6: Total net bbox = 1.242e+06 (6.21e+05 6.21e+05)
              Est.  stn bbox = 1.291e+06 (6.43e+05 6.49e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 4493.8M
Iteration  7: Total net bbox = 1.243e+06 (6.22e+05 6.22e+05)
              Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 4491.8M
Iteration  8: Total net bbox = 1.246e+06 (6.23e+05 6.23e+05)
              Est.  stn bbox = 1.295e+06 (6.45e+05 6.50e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 4491.8M
Iteration  9: Total net bbox = 1.247e+06 (6.24e+05 6.24e+05)
              Est.  stn bbox = 1.297e+06 (6.45e+05 6.51e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 4491.8M
Move report: Timing Driven Placement moves 1661 insts, mean move: 15.82 um, max move: 134.90 um 
	Max move on inst (CORE/FE_OCPC769_FE_OFN772_C_rst_n): (10161.18, 10272.64) --> (10293.20, 10275.52)

Finished Incremental Placement (cpu=0:00:02.5, real=0:00:02.0, mem=4491.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:15:21 mem=4491.8M) ***
Total net bbox length = 1.248e+06 (6.244e+05 6.238e+05) (ext = 1.193e+06)
Move report: Detail placement moves 1661 insts, mean move: 2.79 um, max move: 25.51 um 
	Max move on inst (CORE/U1441): (10339.45, 10200.46) --> (10315.56, 10202.08)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4491.8MB
Summary Report:
Instances move: 1661 (out of 1661 movable)
Instances flipped: 0
Mean displacement: 2.79 um
Max displacement: 25.51 um (Instance: CORE/U1441) (10339.4, 10200.5) -> (10315.6, 10202.1)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 1.246e+06 (6.216e+05 6.242e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4491.8MB
*** Finished refinePlace (0:15:21 mem=4491.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1763  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1676 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.429495e+05um
[NR-eGR] Layer group 2: route 1664 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.254103e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        10( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 13.13 seconds, mem = 4899.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 4368.12 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 4368.12 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4368.12 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 4368.12 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4368.12 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4368.12 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5862
[NR-eGR] metal2  (2V) length: 1.715026e+05um, number of vias: 8037
[NR-eGR] metal3  (3H) length: 2.751589e+05um, number of vias: 1222
[NR-eGR] metal4  (4V) length: 3.294767e+05um, number of vias: 455
[NR-eGR] metal5  (5H) length: 3.510671e+05um, number of vias: 64
[NR-eGR] metal6  (6V) length: 1.301012e+05um, number of vias: 0
[NR-eGR] Total length: 1.257306e+06um, number of vias: 15640
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.980551e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 3.43 seconds, mem = 4354.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:33.8, real=0:00:34.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3997.1M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1785 and nets=1768 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 4001.137M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 2611.8M, totSessionCpu=0:15:44 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4016.68)
Total number of fetched objects 1779
End delay calculation. (MEM=4033.1 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4033.1 CPU=0:00:00.4 REAL=0:00:00.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:39.8/0:00:39.7 (1.0), totSession cpu/real = 0:15:44.1/0:27:30.2 (0.6), mem = 4033.1M
Begin: GigaOpt DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 0:15:44.1/0:27:30.2 (0.6), mem = 4049.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    68|    76|    -5.42|     8|     8|    -0.62|     0|     0|     0|     0|    -4.97|  -630.57|       0|       0|       0| 80.46%|          |         |
|    67|    75|    -5.15|     8|     8|    -0.48|     0|     0|     0|     0|    -4.97|  -582.82|      14|      30|      12| 83.09%| 0:00:02.0|  4084.2M|
|    67|    75|    -5.15|     8|     8|    -0.48|     0|     0|     0|     0|    -4.97|  -580.94|       3|       0|      10| 83.70%| 0:00:04.0|  4084.2M|
|    67|    75|    -5.15|     8|     8|    -0.48|     0|     0|     0|     0|    -4.97|  -580.94|       0|       0|       0| 83.70%| 0:00:03.0|  4084.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         12 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 67 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    67 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:09.1 real=0:00:09.0 mem=4084.2M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:13.5/0:00:13.5 (1.0), totSession cpu/real = 0:15:57.6/0:27:43.7 (0.6), mem = 4014.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:50, real = 0:01:50, mem = 2659.9M, totSessionCpu=0:15:58 **
*** Timing NOT met, worst failing slack is -4.974
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #5 [begin] : totSession cpu/real = 0:15:57.8/0:27:43.8 (0.6), mem = 4014.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.974 TNS Slack -580.944 Density 83.70
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.974|-580.901|
|reg2reg   |-0.022|  -0.043|
|HEPG      |-0.022|  -0.043|
|All Paths |-4.974|-580.944|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.022|   -4.974|  -0.043| -580.944|   83.70%|   0:00:00.0| 4033.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|  -0.005|   -4.974|  -0.005| -580.907|   83.87%|   0:00:01.0| 4071.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4071.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=4071.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.974|-580.902|
|reg2reg   |-0.005|  -0.005|
|HEPG      |-0.005|  -0.005|
|All Paths |-4.974|-580.907|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -4.974 TNS Slack -580.907 Density 83.87
** GigaOpt Optimizer WNS Slack -4.974 TNS Slack -580.907 Density 83.87
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.974|-580.902|
|reg2reg   |-0.005|  -0.005|
|HEPG      |-0.005|  -0.005|
|All Paths |-4.974|-580.907|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         12 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=4071.3M) ***

*** TnsOpt #5 [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:16:02.6/0:27:48.6 (0.6), mem = 4006.3M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #4 [begin] : totSession cpu/real = 0:16:02.6/0:27:48.7 (0.6), mem = 4006.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1813  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1726 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.429495e+05um
[NR-eGR] Layer group 2: route 1714 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.254290e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        10( 0.00%)         0( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               12( 0.00%)         0( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 13.15 seconds, mem = 4877.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Iteration  5: Total net bbox = 1.242e+06 (6.21e+05 6.21e+05)
              Est.  stn bbox = 1.291e+06 (6.42e+05 6.48e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 4564.6M
Iteration  6: Total net bbox = 1.243e+06 (6.21e+05 6.22e+05)
              Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 4564.6M
Iteration  7: Total net bbox = 1.243e+06 (6.22e+05 6.22e+05)
              Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 4562.6M
Iteration  8: Total net bbox = 1.246e+06 (6.23e+05 6.23e+05)
              Est.  stn bbox = 1.296e+06 (6.45e+05 6.51e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 4562.6M
Iteration  9: Total net bbox = 1.248e+06 (6.24e+05 6.24e+05)
              Est.  stn bbox = 1.297e+06 (6.46e+05 6.51e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 4562.6M
Move report: Timing Driven Placement moves 1711 insts, mean move: 10.51 um, max move: 54.92 um 
	Max move on inst (FE_OFC992_C_tetris_61): (10145.06, 10348.24) --> (10141.43, 10296.95)

Finished Incremental Placement (cpu=0:00:02.5, real=0:00:03.0, mem=4562.6M)
*** Starting refinePlace (0:16:19 mem=4562.6M) ***
Total net bbox length = 1.249e+06 (6.246e+05 6.240e+05) (ext = 1.193e+06)
Move report: Detail placement moves 1711 insts, mean move: 2.57 um, max move: 26.24 um 
	Max move on inst (CORE/FE_OCPC764_FE_OFN420_C_rst_n): (10213.48, 10167.41) --> (10187.84, 10166.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4562.6MB
Summary Report:
Instances move: 1711 (out of 1711 movable)
Instances flipped: 0
Mean displacement: 2.57 um
Max displacement: 26.24 um (Instance: CORE/FE_OCPC764_FE_OFN420_C_rst_n) (10213.5, 10167.4) -> (10187.8, 10166.8)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: INV4CK
Total net bbox length = 1.246e+06 (6.217e+05 6.245e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4562.6MB
*** Finished refinePlace (0:16:19 mem=4562.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1813  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1726 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.429596e+05um
[NR-eGR] Layer group 2: route 1714 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.254259e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 12.65 seconds, mem = 4926.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 4479.88 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 4479.88 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4479.88 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 4479.88 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4479.88 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4479.88 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5962
[NR-eGR] metal2  (2V) length: 1.816898e+05um, number of vias: 8141
[NR-eGR] metal3  (3H) length: 2.820578e+05um, number of vias: 1167
[NR-eGR] metal4  (4V) length: 3.267604e+05um, number of vias: 387
[NR-eGR] metal5  (5H) length: 3.441192e+05um, number of vias: 55
[NR-eGR] metal6  (6V) length: 1.227201e+05um, number of vias: 0
[NR-eGR] Total length: 1.257347e+06um, number of vias: 15712
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.983567e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 3.50 seconds, mem = 4439.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:32.6, real=0:00:32.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4075.9M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1835 and nets=1818 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:02.0  MEM: 4073.891M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:33, real = 0:02:33, mem = 2619.9M, totSessionCpu=0:16:41 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4089.43)
Total number of fetched objects 1829
End delay calculation. (MEM=4105.12 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4105.12 CPU=0:00:00.3 REAL=0:00:01.0)
*** IncrReplace #4 [finish] : cpu/real = 0:00:38.8/0:00:38.8 (1.0), totSession cpu/real = 0:16:41.4/0:28:27.5 (0.6), mem = 4105.1M
Begin: GigaOpt DRV Optimization
*** DrvOpt #9 [begin] : totSession cpu/real = 0:16:41.5/0:28:27.6 (0.6), mem = 4121.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    74|    82|    -5.99|     8|     8|    -0.93|     0|     0|     0|     0|    -4.90|  -691.31|       0|       0|       0| 83.87%|          |         |
|    74|    82|    -5.62|     8|     8|    -0.85|     0|     0|     0|     0|    -4.90|  -615.61|       9|      26|       8| 85.67%| 0:00:03.0|  4156.2M|
|    74|    82|    -5.62|     8|     8|    -0.85|     0|     0|     0|     0|    -4.90|  -614.17|       1|       0|       8| 86.03%| 0:00:04.0|  4156.2M|
|    74|    82|    -5.62|     8|     8|    -0.85|     0|     0|     0|     0|    -4.90|  -614.17|       0|       0|       0| 86.03%| 0:00:03.0|  4156.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         12 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 74 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    74 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:10.5 real=0:00:10.0 mem=4156.2M) ***

*** Starting refinePlace (0:16:56 mem=4145.2M) ***
Total net bbox length = 1.246e+06 (6.217e+05 6.245e+05) (ext = 1.193e+06)
Move report: Detail placement moves 254 insts, mean move: 5.93 um, max move: 26.90 um 
	Max move on inst (FE_OFC1102_FE_OFN381_n): (10141.34, 10146.64) --> (10153.12, 10161.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 4145.2MB
Summary Report:
Instances move: 254 (out of 1747 movable)
Instances flipped: 0
Mean displacement: 5.93 um
Max displacement: 26.90 um (Instance: FE_OFC1102_FE_OFN381_n) (10141.3, 10146.6) -> (10153.1, 10161.8)
	Length: 11 sites, height: 1 rows, site name: core_5040, cell type: INV8CK
Total net bbox length = 1.247e+06 (6.223e+05 6.248e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4145.2MB
*** Finished refinePlace (0:16:56 mem=4145.2M) ***
*** maximum move = 26.90 um ***
*** Finished re-routing un-routed nets (4145.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=4145.2M) ***
*** DrvOpt #9 [finish] : cpu/real = 0:00:15.2/0:00:15.2 (1.0), totSession cpu/real = 0:16:56.7/0:28:42.7 (0.6), mem = 4082.1M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.25min real=0.25min mem=4082.1M)
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.900  | -0.005  | -4.900  |
|           TNS (ns):|-614.167 | -0.005  |-614.162 |
|    Violating Paths:|   365   |    1    |   364   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.583   |      8 (8)       |
|   max_tran     |     69 (76)      |   -5.000   |     69 (76)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.033%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:49, real = 0:02:49, mem = 2665.6M, totSessionCpu=0:16:57 **
*** Timing NOT met, worst failing slack is -4.900
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:16:56.8/0:28:42.8 (0.6), mem = 4081.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.900 TNS Slack -614.167 Density 86.03
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.900|-614.162|
|reg2reg   |-0.005|  -0.005|
|HEPG      |-0.005|  -0.005|
|All Paths |-4.900|-614.167|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.005|   -4.900|  -0.005| -614.167|   86.03%|   0:00:00.0| 4100.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.030|   -4.900|   0.000| -614.159|   86.25%|   0:00:00.0| 4138.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.043|   -4.900|   0.000| -614.159|   86.56%|   0:00:01.0| 4165.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.047|   -4.900|   0.000| -614.159|   86.75%|   0:00:01.0| 4165.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.061|   -4.900|   0.000| -614.159|   86.94%|   0:00:00.0| 4165.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.061|   -4.900|   0.000| -614.159|   86.94%|   0:00:00.0| 4165.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=4165.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -4.900|   -4.900|-614.159| -614.159|   86.94%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[6]                           |
|  -4.725|   -4.725|-611.407| -611.407|   86.88%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[6]                           |
|  -4.684|   -4.684|-608.925| -608.925|   86.88%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[26]                          |
|  -4.530|   -4.530|-608.616| -608.616|   86.84%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[7]                           |
|  -4.514|   -4.514|-608.462| -608.462|   86.64%|   0:00:01.0| 4165.4M|av_func_mode_max|  default| tetris[7]                           |
|  -4.504|   -4.504|-606.149| -606.149|   86.64%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[26]                          |
|  -4.475|   -4.475|-603.884| -603.884|   86.64%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
|  -4.406|   -4.406|-603.751| -603.751|   86.61%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
|  -4.360|   -4.360|-603.337| -603.337|   86.41%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[69]                          |
|  -4.287|   -4.287|-602.955| -602.955|   86.28%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
|  -4.254|   -4.254|-602.846| -602.846|   86.16%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[8]                           |
|  -4.237|   -4.237|-600.696| -600.696|   86.04%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
|  -4.227|   -4.227|-600.654| -600.654|   86.05%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[25]                          |
|  -4.203|   -4.203|-598.473| -598.473|   86.02%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
|  -4.178|   -4.178|-598.327| -598.327|   85.87%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
|  -4.140|   -4.140|-598.191| -598.191|   85.67%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[70]                          |
|  -4.126|   -4.126|-598.098| -598.098|   85.60%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[9]                           |
|  -4.076|   -4.076|-595.171| -595.171|   85.51%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[52]                          |
|  -4.049|   -4.049|-594.659| -594.659|   85.12%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[70]                          |
|  -3.986|   -3.986|-594.438| -594.438|   84.90%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[69]                          |
|  -3.967|   -3.967|-593.022| -593.022|   84.69%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[70]                          |
|  -3.958|   -3.958|-590.650| -590.650|   84.69%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
|  -3.909|   -3.909|-590.213| -590.213|   84.69%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[5]                           |
|  -3.870|   -3.870|-589.992| -589.992|   84.58%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[10]                          |
|  -3.839|   -3.839|-589.625| -589.625|   84.41%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[4]                           |
|  -3.772|   -3.772|-589.355| -589.355|   84.32%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[52]                          |
|  -3.733|   -3.733|-588.229| -588.229|   84.03%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[10]                          |
|  -3.708|   -3.708|-586.331| -586.331|   83.74%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[23]                          |
|  -3.693|   -3.693|-583.808| -583.808|   83.61%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[5]                           |
|  -3.661|   -3.661|-582.083| -582.083|   83.61%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[52]                          |
|  -3.626|   -3.626|-576.272| -576.272|   83.42%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[53]                          |
|  -3.599|   -3.599|-576.042| -576.042|   83.31%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[68]                          |
|  -3.552|   -3.552|-575.687| -575.687|   83.10%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[3]                           |
|  -3.521|   -3.521|-573.793| -573.793|   82.99%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
|  -3.492|   -3.492|-573.742| -573.742|   83.12%|   0:00:01.0| 4165.4M|av_func_mode_max|  default| tetris[68]                          |
|  -3.476|   -3.476|-573.040| -573.040|   82.97%|   0:00:01.0| 4165.4M|av_func_mode_max|  default| tetris[4]                           |
|  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
|  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:03.0 mem=4165.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:05.0 mem=4165.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -569.995 Density 82.97
*** Starting refinePlace (0:17:06 mem=4146.4M) ***
Total net bbox length = 1.247e+06 (6.221e+05 6.248e+05) (ext = 1.193e+06)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4146.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 169 insts, mean move: 1.73 um, max move: 7.52 um 
	Max move on inst (CORE/FE_RC_64_0): (10182.88, 10287.76) --> (10180.40, 10282.72)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4146.4MB
Summary Report:
Instances move: 169 (out of 1700 movable)
Instances flipped: 0
Mean displacement: 1.73 um
Max displacement: 7.52 um (Instance: CORE/FE_RC_64_0) (10182.9, 10287.8) -> (10180.4, 10282.7)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 1.247e+06 (6.223e+05 6.248e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4146.4MB
*** Finished refinePlace (0:17:06 mem=4146.4M) ***
*** maximum move = 7.52 um ***
*** Finished re-routing un-routed nets (4146.4M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=4146.4M) ***
** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -569.995 Density 82.97
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4146.4M|av_func_mode_max|  default| tetris[50]                          |
|  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4146.4M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=4146.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=4146.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         32 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=4146.4M) ***

*** WnsOpt #2 [finish] : cpu/real = 0:00:10.5/0:00:10.5 (1.0), totSession cpu/real = 0:17:07.3/0:28:53.4 (0.6), mem = 4085.4M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -3.470
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #6 [begin] : totSession cpu/real = 0:17:07.4/0:28:53.4 (0.6), mem = 4085.4M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -569.995 Density 82.97
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4106.5M|av_func_mode_max|  default| tetris[50]                          |
|  -3.470|   -3.470|-568.749| -568.749|   82.82%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[50]                          |
|  -3.470|   -3.470|-568.328| -568.328|   82.74%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -3.470|   -3.470|-567.251| -567.251|   82.72%|   0:00:02.0| 4144.6M|av_func_mode_max|  default| tetris[51]                          |
|  -3.470|   -3.470|-565.787| -565.787|   82.53%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[51]                          |
|  -3.470|   -3.470|-565.735| -565.735|   82.49%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[29]                          |
|  -3.470|   -3.470|-565.098| -565.098|   82.48%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[12]                          |
|  -3.470|   -3.470|-563.807| -563.807|   82.54%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -3.470|   -3.470|-546.970| -546.970|   82.53%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[21]                          |
|  -3.470|   -3.470|-545.773| -545.773|   82.31%|   0:00:03.0| 4144.6M|av_func_mode_max|  default| tetris[30]                          |
|  -3.470|   -3.470|-545.410| -545.410|   82.31%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[55]                          |
|  -3.470|   -3.470|-544.860| -544.860|   82.31%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[68]                          |
|  -3.470|   -3.470|-543.321| -543.321|   82.31%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[68]                          |
|  -3.470|   -3.470|-541.892| -541.892|   82.16%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[13]                          |
|  -3.470|   -3.470|-540.805| -540.805|   82.13%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[54]                          |
|  -3.470|   -3.470|-538.746| -538.746|   81.61%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[56]                          |
|  -3.470|   -3.470|-538.351| -538.351|   81.65%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[48]                          |
|  -3.470|   -3.470|-537.210| -537.210|   81.61%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[29]                          |
|  -3.470|   -3.470|-537.106| -537.106|   81.54%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[29]                          |
|  -3.470|   -3.470|-536.236| -536.236|   81.31%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[54]                          |
|  -3.470|   -3.470|-533.984| -533.984|   81.16%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[19]                          |
|  -3.470|   -3.470|-533.150| -533.150|   81.16%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
|  -3.470|   -3.470|-532.781| -532.781|   81.16%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[14]                          |
|  -3.470|   -3.470|-529.482| -529.482|   81.16%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[47]                          |
|  -3.470|   -3.470|-528.337| -528.337|   81.05%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[30]                          |
|  -3.470|   -3.470|-526.154| -526.154|   81.01%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[66]                          |
|  -3.470|   -3.470|-525.811| -525.811|   81.06%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[66]                          |
|  -3.470|   -3.470|-525.070| -525.070|   81.06%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[18]                          |
|  -3.470|   -3.470|-524.389| -524.389|   81.06%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[46]                          |
|  -3.470|   -3.470|-523.430| -523.430|   81.09%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -3.470|   -3.470|-522.067| -522.067|   81.09%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[2]                           |
|  -3.470|   -3.470|-516.916| -516.916|   81.05%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[63]                          |
|  -3.470|   -3.470|-516.888| -516.888|   81.00%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[63]                          |
|  -3.470|   -3.470|-516.840| -516.840|   81.04%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[59]                          |
|  -3.470|   -3.470|-516.594| -516.594|   81.04%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[63]                          |
|  -3.470|   -3.470|-516.273| -516.273|   80.97%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
|  -3.470|   -3.470|-516.186| -516.186|   80.90%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
|  -3.470|   -3.470|-515.524| -515.524|   80.89%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[44]                          |
|  -3.470|   -3.470|-514.731| -514.731|   80.89%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
|  -3.470|   -3.470|-513.423| -513.423|   80.82%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
|  -3.470|   -3.470|-513.102| -513.102|   80.79%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[59]                          |
|  -3.470|   -3.470|-512.822| -512.822|   80.85%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -3.470|   -3.470|-512.729| -512.729|   80.84%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -3.470|   -3.470|-512.496| -512.496|   80.81%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[26]                          |
|  -3.470|   -3.470|-512.139| -512.139|   80.79%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[7]                           |
|  -3.470|   -3.470|-512.067| -512.067|   80.88%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[7]                           |
|  -3.470|   -3.470|-512.006| -512.006|   80.92%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[7]                           |
|  -3.470|   -3.470|-511.731| -511.731|   80.99%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
|  -3.470|   -3.470|-511.538| -511.538|   80.98%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_0__0_/D           |
|  -3.470|   -3.470|-511.517| -511.517|   80.98%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_0__0_/D           |
|  -3.470|   -3.470|-511.219| -511.219|   80.99%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[12]                          |
|  -3.470|   -3.470|-511.075| -511.075|   80.98%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_3__3_/D           |
|  -3.470|   -3.470|-510.710| -510.710|   81.03%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[15]                          |
|  -3.470|   -3.470|-510.410| -510.410|   81.09%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_0__2_/D           |
|  -3.470|   -3.470|-510.045| -510.045|   81.08%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_0__2_/D           |
|  -3.470|   -3.470|-509.931| -509.931|   81.02%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[35]                          |
|  -3.470|   -3.470|-509.807| -509.807|   81.05%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[1]                           |
|  -3.470|   -3.470|-509.776| -509.776|   81.02%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[1]                           |
|  -3.470|   -3.470|-475.587| -475.587|   81.02%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[38]                          |
|  -3.470|   -3.470|-229.453| -229.453|   81.02%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/RB     |
|  -3.470|   -3.470|-224.831| -224.831|   80.91%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/RB     |
|  -3.470|   -3.470|-224.130| -224.130|   80.92%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/RB     |
|  -3.470|   -3.470|-224.092| -224.092|   80.95%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/RB     |
|  -3.470|   -3.470|-224.093| -224.093|   81.29%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.9 real=0:00:20.0 mem=4144.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.9 real=0:00:20.0 mem=4144.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-224.093|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-224.093|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -224.093 Density 81.29
*** Starting refinePlace (0:17:32 mem=4144.6M) ***
Total net bbox length = 1.247e+06 (6.225e+05 6.246e+05) (ext = 1.193e+06)

Starting Small incrNP...

Move report: incrNP moves 968 insts, mean move: 10.37 um, max move: 60.30 um 
	Max move on inst (CORE/FE_RC_105_0): (10216.36, 10353.28) --> (10266.58, 10343.20)
Finished incrNP (cpu=0:00:00.4, real=0:00:00.0, mem=4144.6M)
End of Small incrNP (cpu=0:00:00.4, real=0:00:00.0)
Move report: Detail placement moves 562 insts, mean move: 3.47 um, max move: 23.56 um 
	Max move on inst (FE_OCPC1143_FE_OFN946_FE_OFN47_C_tetris_65): (10164.90, 10358.32) --> (10141.34, 10358.32)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4144.6MB
Summary Report:
Instances move: 1087 (out of 1658 movable)
Instances flipped: 36
Mean displacement: 9.88 um
Max displacement: 60.30 um (Instance: CORE/FE_RC_105_0) (10216.4, 10353.3) -> (10266.6, 10343.2)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: INV2CK
Total net bbox length = 1.247e+06 (6.225e+05 6.243e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4144.6MB
*** Finished refinePlace (0:17:32 mem=4144.6M) ***
*** maximum move = 60.30 um ***
*** Finished re-routing un-routed nets (4144.6M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=4144.6M) ***
** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -224.071 Density 81.29
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-224.071|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-224.071|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         64 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:20.8 real=0:00:21.0 mem=4144.6M) ***

*** TnsOpt #6 [finish] : cpu/real = 0:00:25.2/0:00:25.1 (1.0), totSession cpu/real = 0:17:32.5/0:29:18.5 (0.6), mem = 4077.5M
End: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:17:32.7/0:29:18.6 (0.6), mem = 4096.6M
Reclaim Optimization WNS Slack -3.470  TNS Slack -224.071 Density 81.29
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   81.29%|        -|  -3.470|-224.071|   0:00:00.0| 4096.6M|
|   81.29%|        0|  -3.470|-224.071|   0:00:00.0| 4115.7M|
|   80.95%|        9|  -3.470|-224.020|   0:00:00.0| 4134.8M|
|   79.64%|       81|  -3.470|-224.030|   0:00:00.0| 4134.8M|
|   79.45%|       14|  -3.470|-224.030|   0:00:01.0| 4134.8M|
|   79.40%|        3|  -3.470|-224.030|   0:00:00.0| 4134.8M|
|   79.38%|        2|  -3.470|-224.030|   0:00:00.0| 4134.8M|
|   79.38%|        0|  -3.470|-224.030|   0:00:00.0| 4134.8M|
|   79.38%|        0|  -3.470|-224.030|   0:00:00.0| 4134.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -3.470  TNS Slack -224.030 Density 79.38
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         64 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
*** Starting refinePlace (0:17:36 mem=4134.8M) ***
Total net bbox length = 1.247e+06 (6.226e+05 6.242e+05) (ext = 1.193e+06)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4134.8MB
Summary Report:
Instances move: 0 (out of 1649 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.247e+06 (6.226e+05 6.242e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4134.8MB
*** Finished refinePlace (0:17:36 mem=4134.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4134.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4134.8M) ***
*** AreaOpt #4 [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:17:35.8/0:29:21.8 (0.6), mem = 4134.8M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4067.69M, totSessionCpu=0:17:36).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #10 [begin] : totSession cpu/real = 0:17:35.8/0:29:21.8 (0.6), mem = 4067.7M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    61|    69|    -4.31|     8|     8|    -0.65|     0|     0|     0|     0|    -3.47|  -224.03|       0|       0|       0| 79.38%|          |         |
|    61|    69|    -4.18|     8|     8|    -0.65|     0|     0|     0|     0|    -3.59|  -226.41|       2|       0|      16| 79.93%| 0:00:04.0|  4124.9M|
|    61|    69|    -4.18|     8|     8|    -0.65|     0|     0|     0|     0|    -3.59|  -226.41|       0|       0|       0| 79.93%| 0:00:00.0|  4124.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         66 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 60 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    60 net(s): Could not be fixed because the gain is not enough.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:04.3 real=0:00:04.0 mem=4124.9M) ***

*** DrvOpt #10 [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:17:42.1/0:29:28.1 (0.6), mem = 4064.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.347 -> -0.359 (bump = 0.012)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -224.030 -> -226.406
Begin: GigaOpt TNS non-legal recovery
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #7 [begin] : totSession cpu/real = 0:17:42.1/0:29:28.1 (0.6), mem = 4064.8M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.589 TNS Slack -226.406 Density 79.93
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.589|-226.406|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.589|-226.406|
+----------+------+--------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -3.589|   -3.589|-226.406| -226.406|   79.93%|   0:00:00.0| 4085.9M|av_func_mode_max|  default| tetris[50]                          |
|  -3.470|   -3.470|-225.673| -225.673|   79.78%|   0:00:01.0| 4124.1M|av_func_mode_max|  default| tetris[52]                          |
|  -3.470|   -3.470|-225.551| -225.551|   79.75%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[52]                          |
|  -3.470|   -3.470|-225.331| -225.331|   79.70%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[68]                          |
|  -3.470|   -3.470|-225.108| -225.108|   79.66%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[29]                          |
|  -3.470|   -3.470|-224.768| -224.768|   79.58%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[30]                          |
|  -3.470|   -3.470|-224.672| -224.672|   79.56%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[57]                          |
|  -3.470|   -3.470|-224.559| -224.559|   79.53%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[57]                          |
|  -3.470|   -3.470|-224.312| -224.312|   79.53%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[27]                          |
|  -3.470|   -3.470|-224.300| -224.300|   79.53%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[26]                          |
|  -3.470|   -3.470|-224.170| -224.170|   79.61%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
|  -3.470|   -3.470|-224.154| -224.154|   79.64%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
|  -3.470|   -3.470|-224.071| -224.071|   79.70%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[17]                          |
|  -3.470|   -3.470|-223.981| -223.981|   79.66%|   0:00:01.0| 4124.1M|av_func_mode_max|  default| tetris[23]                          |
|  -3.470|   -3.470|-223.954| -223.954|   79.66%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[23]                          |
|  -3.470|   -3.470|-223.926| -223.926|   79.68%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[23]                          |
|  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[13]                          |
|  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| score[2]                            |
|  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=4124.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=4124.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -223.823 Density 79.56
*** Starting refinePlace (0:17:46 mem=4124.1M) ***
Total net bbox length = 1.247e+06 (6.226e+05 6.242e+05) (ext = 1.193e+06)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4124.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 24 insts, mean move: 5.73 um, max move: 15.12 um 
	Max move on inst (FE_OFC999_C_tetris_22): (10357.72, 10323.04) --> (10357.72, 10307.92)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4127.1MB
Summary Report:
Instances move: 24 (out of 1649 movable)
Instances flipped: 0
Mean displacement: 5.73 um
Max displacement: 15.12 um (Instance: FE_OFC999_C_tetris_22) (10357.7, 10323) -> (10357.7, 10307.9)
	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: INV6CK
Total net bbox length = 1.247e+06 (6.226e+05 6.243e+05) (ext = 1.193e+06)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4127.1MB
*** Finished refinePlace (0:17:46 mem=4127.1M) ***
*** maximum move = 15.12 um ***
*** Finished re-routing un-routed nets (4124.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4124.1M) ***
** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -223.823 Density 79.56
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         65 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=4124.1M) ***

*** TnsOpt #7 [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:17:46.4/0:29:32.3 (0.6), mem = 4065.1M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #8 [begin] : totSession cpu/real = 0:17:46.4/0:29:32.3 (0.6), mem = 4065.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -223.823 Density 79.56
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4086.1M|av_func_mode_max|  default| tetris[50]                          |
|  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4105.2M|av_func_mode_max|  default| tetris[26]                          |
|  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4105.2M|av_func_mode_max|  default| tetris[46]                          |
|  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4105.2M|av_func_mode_max|  default| tetris[50]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4105.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=4105.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |         65 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4105.2M) ***

*** TnsOpt #8 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:17:48.5/0:29:34.5 (0.6), mem = 4065.1M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1773 and nets=1756 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:01.0  MEM: 4036.633M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4044.17)
Total number of fetched objects 1767
End delay calculation. (MEM=4059.86 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4059.86 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:17:51 mem=4059.9M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 2416210 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 2416210
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1751  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1664 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 65 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.032234e+05um
[NR-eGR] Layer group 2: route 1599 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.255131e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 14.45 sec, Real: 14.46 sec, Curr Mem: 4882.90 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:57, real = 0:03:57, mem = 2695.2M, totSessionCpu=0:18:05 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.470  |  0.003  | -3.470  |
|           TNS (ns):|-223.816 |  0.000  |-223.816 |
|    Violating Paths:|   107   |    0    |   107   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.384   |      8 (8)       |
|   max_tran     |     35 (42)      |   -3.693   |     35 (42)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.558%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:58, real = 0:03:59, mem = 2695.9M, totSessionCpu=0:18:06 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:58, real = 0:03:59, mem = 3895.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
WARNING   IMPPSP-2001          3  There are %d pins inside GCell located a...
*** Message Summary: 10 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:03:57.9/0:03:58.8 (1.0), totSession cpu/real = 0:18:05.8/0:29:53.0 (0.6), mem = 3895.2M

--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec  4 17:43:04 2024
  Total CPU time:     0:18:14
  Total real time:    0:30:37
  Peak memory (main): 4901.24MB


*** Memory Usage v#1 (Current mem = 3906.090M, initial mem = 284.375M) ***
*** Message Summary: 2271 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:18:08, real=0:30:36, mem=3906.1M) ---
