# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -Mdir /tmp/finn_dev_root/verilator_fifosim_bs7f6hxi -y /tmp/finn_dev_root/vivado_stitch_proj_wlkx21xb -y /tmp/finn_dev_root/vivado_stitch_proj_wlkx21xb/pyverilator_vh --CFLAGS --std=c++11 -O3 --x-assign fast --x-initial fast --noassert --cc /media/clr/XIlinx/finn/finn-rtllib/swg/swg_pkg.sv finn_design_wrapper.v /media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv /media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv /media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv --top-module finn_design_wrapper --exe verilator_fifosim.cpp --threads 4 -DDISABLE_XPM_ASSERTIONS -DOBSOLETE -DONESPIN --bbox-unsup"
S     63345  2360138  1729903503   955113696  1665756230           0 "/media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv"
S    228627 21759033  1729902833   957976794  1665756229           0 "/media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv"
S    489876  3016288  1729903591   538385128  1665756230           0 "/media/clr/XIlinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv"
S      1932 20447415  1729857603   998343718  1729857603   998343718 "/media/clr/XIlinx/finn/finn-rtllib/swg/swg_pkg.sv"
T      3183  1064746  1731079556   125400977  1731079556   125400977 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper.cpp"
T      2890  1064745  1731079556   125400977  1731079556   125400977 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper.h"
T      1961  1064767  1731079556   637398115  1731079556   637398115 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper.mk"
T    304684  1064743  1731079556   121400999  1731079556   121400999 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper__ConstPool_0.cpp"
T     10953  1064744  1731079556   121400999  1731079556   121400999 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper__ConstPool_1.cpp"
T     20154  1064741  1731079556   109401066  1731079556   109401066 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper__Syms.cpp"
T     10041  1064742  1731079556   113401044  1731079556   113401044 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper__Syms.h"
T   1903749  1064747  1731079556   165400754  1731079556   165400754 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root.h"
T     29451  1064754  1731079556   345399748  1731079556   345399748 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp"
T    499246  1064749  1731079556   189400619  1731079556   189400619 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.cpp"
T   1516982  1064755  1731079556   377399569  1731079556   377399569 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp"
T    999883  1064750  1731079556   209400508  1731079556   209400508 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp"
T   1452918  1064756  1731079556   401399434  1731079556   401399434 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp"
T   1230321  1064765  1731079556   637398115  1731079556   637398115 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__10.cpp"
T   1570875  1064751  1731079556   237400351  1731079556   237400351 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp"
T   1258869  1064757  1731079556   425399300  1731079556   425399300 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp"
T   1344036  1064752  1731079556   261400217  1731079556   261400217 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.cpp"
T   1243798  1064758  1731079556   453399144  1731079556   453399144 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp"
T   2839981  1064753  1731079556   313399927  1731079556   313399927 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3__Slow.cpp"
T   2041164  1064759  1731079556   489398942  1731079556   489398942 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp"
T   1144297  1064760  1731079556   513398809  1731079556   513398809 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.cpp"
T   1121240  1064761  1731079556   537398674  1731079556   537398674 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__6.cpp"
T   1096728  1064762  1731079556   561398540  1731079556   561398540 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__7.cpp"
T   1172328  1064763  1731079556   585398406  1731079556   585398406 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__8.cpp"
T   1750033  1064764  1731079556   617398228  1731079556   617398228 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__DepSet_h47b9eb99__9.cpp"
T      1557  1064748  1731079556   165400754  1731079556   165400754 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper___024root__Slow.cpp"
T      3095  1064768  1731079556   637398115  1731079556   637398115 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper__ver.d"
T         0        0  1731079556   637398115  1731079556   637398115 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper__verFiles.dat"
T      2799  1064766  1731079556   637398115  1731079556   637398115 "/tmp/finn_dev_root/verilator_fifosim_bs7f6hxi/Vfinn_design_wrapper_classes.mk"
S   6716002  1064735  1731079543   997465104  1731079543   997465104 "/tmp/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_design_wrapper.v"
S     12309  1064376  1731079543   909465542  1731079543   909465542 "/tmp/finn_dev_root/vivado_stitch_proj_wlkx21xb/pyverilator_vh/axis_infrastructure_v1_1_0.vh"
S  10183200  2752763  1729874347   659050386  1729874347   659050386 "/usr/local/bin/verilator_bin"
