#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\IVerilog\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\va_math.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\v2009.vpi";
S_000001ddd9ae7560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ddd9ae76f0 .scope module, "RegisterFile_tb" "RegisterFile_tb" 3 3;
 .timescale -9 -12;
P_000001ddd9ab3310 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000000101>;
P_000001ddd9ab3348 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v000001ddd9b48710_0 .net "a0zero", 0 0, L_000001ddd9b47d10;  1 drivers
v000001ddd9b487b0_0 .var "clk", 0 0;
v000001ddd9b480d0_0 .var "mismatch_flag", 0 0;
v000001ddd9b482b0_0 .var "ra0", 4 0;
v000001ddd9b47950_0 .var "ra1", 4 0;
v000001ddd9b48490_0 .net "rd0", 31 0, L_000001ddd9af4890;  1 drivers
v000001ddd9b48530_0 .net "rd1", 31 0, L_000001ddd9af3d30;  1 drivers
v000001ddd9b478b0_0 .var "wa", 4 0;
v000001ddd9b479f0_0 .var "wd", 31 0;
v000001ddd9b47a90_0 .var "wen", 0 0;
S_000001ddd9ab2d20 .scope function.vec4.s32, "random_data" "random_data" 3 33, 3 33 0, S_000001ddd9ae76f0;
 .timescale -9 -12;
; Variable random_data is vec4 return value of scope S_000001ddd9ab2d20
TD_RegisterFile_tb.random_data ;
    %vpi_func 3 34 "$random" 32 {0 0 0};
    %ret/vec4 0, 0, 32;  Assign to random_data (store_vec4_to_lval)
    %disable/flow S_000001ddd9ab2d20;
    %end;
S_000001ddd9addc80 .scope module, "uut" "RegisterFile" 3 21, 4 1 0, S_000001ddd9ae76f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "ra0";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /OUTPUT 32 "rd0";
    .port_info 4 /OUTPUT 32 "rd1";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /INPUT 5 "wa";
    .port_info 7 /INPUT 1 "wen";
    .port_info 8 /OUTPUT 1 "a0zero";
P_000001ddd9ab3660 .param/l "ADDR_WIDTH" 0 4 2, +C4<00000000000000000000000000000101>;
P_000001ddd9ab3698 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
L_000001ddd9af4890 .functor BUFZ 32, L_000001ddd9b47ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ddd9af3d30 .functor BUFZ 32, L_000001ddd9b47b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ddd9ae7920_0 .net *"_ivl_0", 31 0, L_000001ddd9b47ef0;  1 drivers
v000001ddd9adc010_0 .net *"_ivl_10", 6 0, L_000001ddd9b47bd0;  1 drivers
L_000001ddd9b488c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ddd9adc0b0_0 .net *"_ivl_13", 1 0, L_000001ddd9b488c0;  1 drivers
v000001ddd9ae48c0_0 .net *"_ivl_2", 6 0, L_000001ddd9b48350;  1 drivers
L_000001ddd9b48878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ddd9ae4960_0 .net *"_ivl_5", 1 0, L_000001ddd9b48878;  1 drivers
v000001ddd9ae4a00_0 .net *"_ivl_8", 31 0, L_000001ddd9b47b30;  1 drivers
v000001ddd9ab2eb0_0 .net "a0zero", 0 0, L_000001ddd9b47d10;  alias, 1 drivers
v000001ddd9b483f0_0 .net "clk", 0 0, v000001ddd9b487b0_0;  1 drivers
v000001ddd9b47e50_0 .net "ra0", 4 0, v000001ddd9b482b0_0;  1 drivers
v000001ddd9b485d0_0 .net "ra1", 4 0, v000001ddd9b47950_0;  1 drivers
v000001ddd9b48030_0 .net "rd0", 31 0, L_000001ddd9af4890;  alias, 1 drivers
v000001ddd9b48210_0 .net "rd1", 31 0, L_000001ddd9af3d30;  alias, 1 drivers
v000001ddd9b48670 .array "rf", 31 0, 31 0;
v000001ddd9b47f90_0 .net "wa", 4 0, v000001ddd9b478b0_0;  1 drivers
v000001ddd9b48170_0 .net "wd", 31 0, v000001ddd9b479f0_0;  1 drivers
v000001ddd9b47c70_0 .net "wen", 0 0, v000001ddd9b47a90_0;  1 drivers
E_000001ddd9adec60 .event posedge, v000001ddd9b483f0_0;
L_000001ddd9b47ef0 .array/port v000001ddd9b48670, L_000001ddd9b48350;
L_000001ddd9b48350 .concat [ 5 2 0 0], v000001ddd9b482b0_0, L_000001ddd9b48878;
L_000001ddd9b47b30 .array/port v000001ddd9b48670, L_000001ddd9b47bd0;
L_000001ddd9b47bd0 .concat [ 5 2 0 0], v000001ddd9b47950_0, L_000001ddd9b488c0;
v000001ddd9b48670_10 .array/port v000001ddd9b48670, 10;
L_000001ddd9b47d10 .reduce/nor v000001ddd9b48670_10;
    .scope S_000001ddd9addc80;
T_1 ;
    %wait E_000001ddd9adec60;
    %load/vec4 v000001ddd9b47c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001ddd9b47f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001ddd9b48170_0;
    %load/vec4 v000001ddd9b47f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ddd9b48670, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ddd9ae76f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddd9b480d0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000001ddd9ae76f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddd9b487b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ddd9b482b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ddd9b47950_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ddd9b479f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ddd9b478b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddd9b47a90_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 30, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ddd9b480d0_0, 0, 1;
    %vpi_func 3 49 "$random" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %pad/s 5;
    %store/vec4 v000001ddd9b482b0_0, 0, 5;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %pad/s 5;
    %store/vec4 v000001ddd9b47950_0, 0, 5;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %pad/s 5;
    %store/vec4 v000001ddd9b478b0_0, 0, 5;
    %callf/vec4 TD_RegisterFile_tb.random_data, S_000001ddd9ab2d20;
    %store/vec4 v000001ddd9b479f0_0, 0, 32;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v000001ddd9b47a90_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001ddd9b47a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001ddd9b478b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %delay 10000, 0;
    %load/vec4 v000001ddd9b478b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ddd9b48670, 4;
    %load/vec4 v000001ddd9b479f0_0;
    %cmp/ne;
    %jmp/0xz  T_3.5, 6;
    %vpi_call/w 3 62 "$display", "Write data mismatch at address %d", v000001ddd9b478b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ddd9b480d0_0, 0, 1;
T_3.5 ;
T_3.2 ;
    %delay 10000, 0;
    %load/vec4 v000001ddd9b482b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ddd9b48670, 4;
    %load/vec4 v000001ddd9b48490_0;
    %cmp/ne;
    %jmp/0xz  T_3.7, 6;
    %load/vec4 v000001ddd9b482b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ddd9b48670, 4;
    %vpi_call/w 3 68 "$display", "ra0 mismatch at address %d, expected %h, got %h", v000001ddd9b482b0_0, S<0,vec4,u32>, v000001ddd9b48490_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ddd9b480d0_0, 0, 1;
T_3.7 ;
    %load/vec4 v000001ddd9b47950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ddd9b48670, 4;
    %load/vec4 v000001ddd9b48530_0;
    %cmp/ne;
    %jmp/0xz  T_3.9, 6;
    %load/vec4 v000001ddd9b47950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ddd9b48670, 4;
    %vpi_call/w 3 72 "$display", "ra1 mismatch at address %d, expected %h, got %h", v000001ddd9b47950_0, S<0,vec4,u32>, v000001ddd9b48530_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ddd9b480d0_0, 0, 1;
T_3.9 ;
    %load/vec4 v000001ddd9b482b0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.15, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ddd9b48670, 4;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v000001ddd9b48710_0;
    %nor/r;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/1 T_3.13, 8;
    %load/vec4 v000001ddd9b482b0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.17, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ddd9b48670, 4;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_3.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.16, 10;
    %load/vec4 v000001ddd9b48710_0;
    %and;
T_3.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.13;
    %jmp/0xz  T_3.11, 8;
    %vpi_call/w 3 76 "$display", "a0zero is not asserted when register 10 is zero" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ddd9b480d0_0, 0, 1;
T_3.11 ;
    %load/vec4 v000001ddd9b480d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %vpi_call/w 3 80 "$display", "Test passed" {0 0 0};
T_3.18 ;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001ddd9ae76f0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001ddd9b487b0_0;
    %inv;
    %store/vec4 v000001ddd9b487b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "Result\RegisterFile\RegisterFile_test.sv";
    "Result\RegisterFile\RegisterFile_solve.v";
