

================================================================
== Vitis HLS Report for 'mul_body_1_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Tue Feb  8 11:02:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      17|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|     100|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     100|      58|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U668  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_111_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln21_fu_105_p2  |      icmp|   0|  0|   8|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  17|           4|           3|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    2|          4|
    |i_19_fu_42          |   9|          2|    2|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    5|         10|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |agg_result_num12_0_fu_50  |  32|   0|   32|          0|
    |agg_result_num2_0_fu_46   |  32|   0|   32|          0|
    |agg_result_num_0_fu_54    |  32|   0|   32|          0|
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |i_19_fu_42                |   2|   0|    2|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 100|   0|  100|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  mul_body.1_Pipeline_VITIS_LOOP_21_1|  return value|
|num_res_0_01_reload            |   in|   32|     ap_none|                  num_res_0_01_reload|        scalar|
|num_res_1_02_reload            |   in|   32|     ap_none|                  num_res_1_02_reload|        scalar|
|num_res_2_03_reload            |   in|   32|     ap_none|                  num_res_2_03_reload|        scalar|
|agg_result_num_0_out           |  out|   32|      ap_vld|                 agg_result_num_0_out|       pointer|
|agg_result_num_0_out_ap_vld    |  out|    1|      ap_vld|                 agg_result_num_0_out|       pointer|
|agg_result_num12_0_out         |  out|   32|      ap_vld|               agg_result_num12_0_out|       pointer|
|agg_result_num12_0_out_ap_vld  |  out|    1|      ap_vld|               agg_result_num12_0_out|       pointer|
|agg_result_num2_0_out          |  out|   32|      ap_vld|                agg_result_num2_0_out|       pointer|
|agg_result_num2_0_out_ap_vld   |  out|    1|      ap_vld|                agg_result_num2_0_out|       pointer|
+-------------------------------+-----+-----+------------+-------------------------------------+--------------+

