Warning (10268): Verilog HDL information at uart_com.sv(95): always construct contains both blocking and non-blocking assignments File: C:/Users/MonkPC/workspaces/FPGA/Altera/CycloneIV/DE0-NANO/terasic-de0-nano-lushay-labs/ex2/uart_led_btn/hdl/uart_com.sv Line: 95
