
---------- Begin Simulation Statistics ----------
final_tick                               13366141626500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 592482                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694588                       # Number of bytes of host memory used
host_op_rate                                   944897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11315.23                       # Real time elapsed on the host
host_tick_rate                             1181252686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6704063355                       # Number of instructions simulated
sim_ops                                   10691722174                       # Number of ops (including micro ops) simulated
sim_seconds                                 13.366142                       # Number of seconds simulated
sim_ticks                                13366141626500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                         724138701                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                  6704063355                       # Number of instructions committed
system.cpu.committedOps                   10691722174                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 15141.674085                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 15141.674085                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 2236825502227                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 2236825502227                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher    147726433                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total    147726433                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data   1863624305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1863624305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14540.158562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14540.158562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13482.715715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13482.715715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data   1728060152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1728060152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 1971124280000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1971124280000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data    135564153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     135564153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       142034                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       142034                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 1825857932000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1825857932000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.072666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data    135422119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    135422119                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data    430609923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    430609923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16453.568550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16453.568550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15452.317222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15452.317222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    418667748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      418667748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 196491395000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 196491395000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027733                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027733                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data     11942175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11942175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 184341431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 184341431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027704                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027704                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     11929695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     11929695                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.004994                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             15417                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       262166                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data   2294234228                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2294234228                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14695.069048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14695.069048                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13642.175885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13642.175885                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data   2146727900                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2146727900                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 2167615675000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2167615675000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064294                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data    147506328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      147506328                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       154514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       154514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2010199363500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2010199363500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.064227                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064227                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data    147351814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    147351814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data   2294234228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2294234228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14695.069048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14695.069048                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13642.175885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 15141.674085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14392.876835                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data   2146727900                       # number of overall hits
system.cpu.dcache.overall_hits::total      2146727900                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 2167615675000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2167615675000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064294                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data    147506328                       # number of overall misses
system.cpu.dcache.overall_misses::total     147506328                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       154514                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       154514                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2010199363500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 2236825502227                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4247024865727                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.064227                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.128617                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data    147351814                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher    147726433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    295078247                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued   2385400537                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit   1994279037                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified   4412178173                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull        40085                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage    1113776333                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements              295077223                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          603                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              8.275114                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses       4883546703                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   339.069255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   684.923867                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.331122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.668871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          833                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.813477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.186523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs         295078247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses        4883546703                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.993122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2441806147                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches          94742586                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks    158621913                       # number of writebacks
system.cpu.dcache.writebacks::total         158621913                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  1863624305                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       2252218                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                   430609923                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        110177                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst   9104119398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   9104119398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17436.900218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17436.900218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16436.900218                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16436.900218                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst   9104036347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      9104036347                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1448152000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1448152000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        83051                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         83051                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1365101000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1365101000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        83051                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        83051                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst   9104119398                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   9104119398                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17436.900218                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17436.900218                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16436.900218                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16436.900218                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst   9104036347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       9104036347                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   1448152000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1448152000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        83051                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          83051                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1365101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1365101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        83051                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        83051                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst   9104119398                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   9104119398                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17436.900218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17436.900218                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16436.900218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16436.900218                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst   9104036347                       # number of overall hits
system.cpu.icache.overall_hits::total      9104036347                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   1448152000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1448152000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        83051                       # number of overall misses
system.cpu.icache.overall_misses::total         83051                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1365101000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1365101000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        83051                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        83051                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  82539                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          109620.828142                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses      18208321847                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.662625                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999341                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999341                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             83051                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses       18208321847                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.662625                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          9104119398                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        82539                       # number of writebacks
system.cpu.icache.writebacks::total             82539                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                  9104119398                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           172                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                      26732283253                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               26732283252.998001                       # Number of busy cycles
system.cpu.num_cc_register_reads           5249175220                       # number of times the CC registers were read
system.cpu.num_cc_register_writes          5636615703                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    706569557                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               59785119                       # Number of float alu accesses
system.cpu.num_fp_insts                      59785119                       # number of float instructions
system.cpu.num_fp_register_reads            125922870                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            57511675                       # number of times the floating registers were written
system.cpu.num_func_calls                      240184                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses           10612595790                       # Number of integer alu accesses
system.cpu.num_int_insts                  10612595790                       # number of integer instructions
system.cpu.num_int_register_reads         23225557400                       # number of times the integer registers were read
system.cpu.num_int_register_writes         9613418117                       # number of times the integer registers were written
system.cpu.num_load_insts                  1818282054                       # Number of load instructions
system.cpu.num_mem_refs                    2242201616                       # number of memory refs
system.cpu.num_store_insts                  423919562                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass              22791481      0.21%      0.21% # Class of executed instruction
system.cpu.op_class::IntAlu                8250858521     77.17%     77.38% # Class of executed instruction
system.cpu.op_class::IntMult                139893883      1.31%     78.69% # Class of executed instruction
system.cpu.op_class::IntDiv                    279734      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                    9487      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                     208      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                 10486782      0.10%     78.79% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.79% # Class of executed instruction
system.cpu.op_class::SimdAlu                  3428024      0.03%     78.82% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.82% # Class of executed instruction
system.cpu.op_class::SimdCvt                   138878      0.00%     78.83% # Class of executed instruction
system.cpu.op_class::SimdMisc                20729845      0.19%     79.02% # Class of executed instruction
system.cpu.op_class::SimdMult                  437760      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdShift                 465703      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   6      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 158      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  19      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 69      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.03% # Class of executed instruction
system.cpu.op_class::MemRead               1817077521     17.00%     96.02% # Class of executed instruction
system.cpu.op_class::MemWrite               421654389      3.94%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1204533      0.01%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2265173      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                10691722174                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    13366141626500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                   136                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst        83051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          83051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102301.929341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102301.929341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92301.929341                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92301.929341                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          79060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              79060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    408287000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    408287000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.048055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.048055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    368377000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    368377000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.048055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.048055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3991                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3991                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data      11929695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11929695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 146072.379951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 146072.379951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 136072.379951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136072.379951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data          11869782                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              11869782                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   8751634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8751634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.005022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           59913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59913                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8152504500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8152504500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.005022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        59913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59913                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data    135422119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher    147726433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     283148552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 136979.291131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 105732.957773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106831.483446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 126979.291131                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 95732.957773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96831.483446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data     135195984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher    141520411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         276716395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  30975812000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 656181062065                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 687156874065                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.042010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.022717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       226135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher      6206022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6432157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  28714462000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 594120842065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 622835304065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001670                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.042010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       226135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher      6206022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6432157                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        82538                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        82538                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        82538                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            82538                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks    158621913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total    158621913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks    158621913                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total        158621913                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            83051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data        147351814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher    147726433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            295161298                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102301.929341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 138883.846417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 105732.957773                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107190.618371                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92301.929341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 128883.846417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 95732.957773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97190.618371                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                79060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data            147065766                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher    141520411                       # number of demand (read+write) hits
system.l2.demand_hits::total                288665237                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    408287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  39727446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher 656181062065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     696316795565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.048055                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.001941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.042010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022009                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3991                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher      6206022                       # number of demand (read+write) misses
system.l2.demand_misses::total                6496061                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    368377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  36866966500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher 594120842065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 631356185565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.048055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.001941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.042010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher      6206022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6496061                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           83051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data       147351814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher    147726433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           295161298                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 102301.929341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 138883.846417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 105732.957773                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107190.618371                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92301.929341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 128883.846417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 95732.957773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97190.618371                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               79060                       # number of overall hits
system.l2.overall_hits::.cpu.data           147065766                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher    141520411                       # number of overall hits
system.l2.overall_hits::total               288665237                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    408287000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  39727446500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher 656181062065                       # number of overall miss cycles
system.l2.overall_miss_latency::total    696316795565                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.048055                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.001941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.042010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022009                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3991                       # number of overall misses
system.l2.overall_misses::.cpu.data            286048                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher      6206022                       # number of overall misses
system.l2.overall_misses::total               6496061                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    368377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  36866966500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher 594120842065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 631356185565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.048055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.001941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.042010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher      6206022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6496061                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        6466841                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         3781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        26269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1421                       # Occupied blocks per task id
system.l2.tags.avg_refs                     90.824086                       # Average number of references to valid blocks.
system.l2.tags.data_accesses               4729067993                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      14.695785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.963591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1635.759891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 31041.894643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.049919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.947323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999125                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         30534                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2234                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.931824                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.068176                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   6499609                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                4729067993                       # Number of tag accesses
system.l2.tags.tagsinuse                 32739.313909                       # Cycle average of tags in use
system.l2.tags.total_refs                   590321048                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             1786000                       # number of writebacks
system.l2.writebacks::total                   1786000                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    1613866.79                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                55435.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   1785999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    286045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples   6206016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     36685.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        31.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         8.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        19110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             19110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1369660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher     29715786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31104556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8551753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1369660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher     29715786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39656309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8551753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8551753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1500947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.142297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   264.520669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.340349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       158699     10.57%     10.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       436789     29.10%     39.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       384842     25.64%     65.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       159523     10.63%     75.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       111707      7.44%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63307      4.22%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        46083      3.07%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34016      2.27%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       105981      7.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1500947                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              415747328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               415747904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               114301888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            114303936                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       255424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        255424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         255424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18307072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher    397185408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          415747904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    114303936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114303936                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher      6206022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     51419.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     87463.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     53962.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       255424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18306880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher    397185024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19109.778059929493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1369645.819381741807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 29715757.553588423878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    205215172                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  25018644371                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher 334889362903                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      1785999                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 177211444.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    114301888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 8551599.346619417891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 316499461985608                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       103375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            16154384                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1688089                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       103375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher      6206022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6496061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1785999                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1785999                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    81.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            409544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            407272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            403311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            404162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            404249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            406076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            404429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            405392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           404672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           404413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           404529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           406521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           410239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           411306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            112276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            110351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            109572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            111516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            111625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            111657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            111596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           111374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           111477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           113852                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.022662722500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       103375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.839497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.185274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.120483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       102388     99.05%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          979      0.95%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        103375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 5331761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1156986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   6496061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6496061                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     6496061                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 79.82                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  5185078                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                32480260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  13366141611500                       # Total gap between requests
system.mem_ctrls.totMemAccLat            360113222446                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 238312247446                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       103375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.276585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.245079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.036462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39866     38.56%     38.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              361      0.35%     38.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57845     55.96%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5296      5.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        103375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  62699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  63465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 103274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 103522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 103541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 103794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 108174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 103843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 112898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  1785999                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1785999                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    1785999                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                89.36                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 1595988                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         149570335290                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               5317379340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1609382284440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            365.188459                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  43559361496                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  190781500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 7612802583749                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 1832925608384                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  156730409816                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 3529342163055                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          24070778400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               2826242760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    703842680640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             23165265900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         451007466000.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1907161580640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           4881160667010                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         12975070311438                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             4646718720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         153901295610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               5399425080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    1620922813950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            366.497166                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  43344313266                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  193086400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 7544069432500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 1866824186452                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  164165807341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 3554651486941                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          24057330720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               2869851105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    716860362720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             23216545380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         456456249600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     1890095144040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           4898653032525                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         12965544871143                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             4676029020                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19455163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19455163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19455163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    530051840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    530051840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               530051840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         21336022403                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34161587104                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6496061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6496061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6496061                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6463041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12959102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            6436148                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1785999                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4677042                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59913                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6436148                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       248641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    885233717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             885482358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10597760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  29036810240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            29047408000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 13366141626500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       464132779704                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         124606440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      442617400440                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                 114304000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        301628139                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000013                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              301624328    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3811      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          301628139                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    295159762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    590321060                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3799                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         6466841                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp         283231603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    160407913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82539                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       141136151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11929695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11929695                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         83051                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    283148552                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
