Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 18 16:00:03 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.520        0.000                      0                 1835        0.042        0.000                      0                 1835        3.225        0.000                       0                   829  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.520        0.000                      0                 1835        0.042        0.000                      0                 1835        3.225        0.000                       0                   829  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.584ns (17.207%)  route 2.810ns (82.793%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.474     2.618    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.766 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.663     3.429    div_pipe0/out_reg[31]_1
    SLICE_X43Y16         FDRE                                         r  div_pipe0/out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y16         FDRE                                         r  div_pipe0/out_reg[17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y16         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     6.949    div_pipe0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.584ns (17.212%)  route 2.809ns (82.788%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.474     2.618    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.766 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.662     3.428    div_pipe0/out_reg[31]_1
    SLICE_X43Y16         FDRE                                         r  div_pipe0/out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X43Y16         FDRE                                         r  div_pipe0/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y16         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     6.948    div_pipe0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.536ns (16.072%)  route 2.799ns (83.928%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.409     2.553    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.653 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.717     3.370    div_pipe0/out_reg[31]_0
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y18         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.536ns (16.072%)  route 2.799ns (83.928%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.409     2.553    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.653 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.717     3.370    div_pipe0/out_reg[31]_0
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y18         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.536ns (16.072%)  route 2.799ns (83.928%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.409     2.553    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.653 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.717     3.370    div_pipe0/out_reg[31]_0
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y18         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.536ns (16.072%)  route 2.799ns (83.928%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.409     2.553    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.653 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.717     3.370    div_pipe0/out_reg[31]_0
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y18         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.536ns (16.072%)  route 2.799ns (83.928%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.409     2.553    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.653 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.717     3.370    div_pipe0/out_reg[31]_0
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y18         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.536ns (16.072%)  route 2.799ns (83.928%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.409     2.553    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     2.653 r  A_i_j_1/out[31]_i_1/O
                         net (fo=32, routed)          0.717     3.370    div_pipe0/out_reg[31]_0
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.026     7.026    div_pipe0/clk
    SLICE_X45Y18         FDRE                                         r  div_pipe0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y18         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072     6.919    div_pipe0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.584ns (17.516%)  route 2.750ns (82.483%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.474     2.618    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.766 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.603     3.369    div_pipe0/out_reg[31]_1
    SLICE_X44Y18         FDRE                                         r  div_pipe0/out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.024     7.024    div_pipe0/clk
    SLICE_X44Y18         FDRE                                         r  div_pipe0/out_reg[19]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X44Y18         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     6.947    div_pipe0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.584ns (17.522%)  route 2.749ns (82.478%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.035     0.035    cond_computed4/clk
    SLICE_X46Y23         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.307     0.438    fsm5/cond_computed4_out
    SLICE_X46Y22         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     0.585 r  fsm5/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=27, routed)          0.377     0.962    fsm4/done_reg_1
    SLICE_X43Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.000 r  fsm4/running_i_2/O
                         net (fo=77, routed)          0.883     1.883    A_i_j_1/out_reg[31]_1
    SLICE_X37Y24         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.924 f  A_i_j_1/out[31]_i_11/O
                         net (fo=1, routed)           0.106     2.030    A_i_j_1/out[31]_i_11_n_0
    SLICE_X37Y24         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.144 f  A_i_j_1/out[31]_i_5/O
                         net (fo=3, routed)           0.474     2.618    A_i_j_1/out[31]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.766 r  A_i_j_1/out[31]_i_2/O
                         net (fo=32, routed)          0.602     3.368    div_pipe0/out_reg[31]_1
    SLICE_X44Y18         FDRE                                         r  div_pipe0/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=860, unset)          0.024     7.024    div_pipe0/clk
    SLICE_X44Y18         FDRE                                         r  div_pipe0/out_reg[18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X44Y18         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042     6.947    div_pipe0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  3.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X41Y16         FDRE                                         r  div_pipe0/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[5]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[5]
    SLICE_X41Y16         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[5]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[5]_i_1_n_0
    SLICE_X41Y16         FDRE                                         r  div_pipe0/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X41Y16         FDRE                                         r  div_pipe0/quotient_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y16         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X41Y17         FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[10]
    SLICE_X41Y17         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[10]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[10]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X41Y17         FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y17         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X41Y17         FDRE                                         r  div_pipe0/quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[11]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[11]
    SLICE_X41Y17         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[11]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[11]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  div_pipe0/quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X41Y17         FDRE                                         r  div_pipe0/quotient_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y17         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X41Y17         FDRE                                         r  div_pipe0/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[12]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[12]
    SLICE_X41Y17         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[12]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[12]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  div_pipe0/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X41Y17         FDRE                                         r  div_pipe0/quotient_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y17         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X41Y20         FDRE                                         r  div_pipe0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[13]
    SLICE_X41Y20         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[13]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[13]_i_1_n_0
    SLICE_X41Y20         FDRE                                         r  div_pipe0/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X41Y20         FDRE                                         r  div_pipe0/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y20         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X41Y16         FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[14]
    SLICE_X41Y16         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X41Y16         FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X41Y16         FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y16         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X41Y19         FDRE                                         r  div_pipe0/quotient_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[30]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[30]
    SLICE_X41Y19         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[30]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[30]_i_1_n_0
    SLICE_X41Y19         FDRE                                         r  div_pipe0/quotient_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X41Y19         FDRE                                         r  div_pipe0/quotient_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y19         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X43Y11         FDRE                                         r  mult_pipe0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[27]/Q
                         net (fo=1, routed)           0.058     0.110    bin_read0_0/out[27]
    SLICE_X44Y11         FDRE                                         r  bin_read0_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.018     0.018    bin_read0_0/clk
    SLICE_X44Y11         FDRE                                         r  bin_read0_0/out_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y11         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X41Y16         FDRE                                         r  div_pipe0/quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[4]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe0/quotient[4]
    SLICE_X41Y16         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  div_pipe0/quotient[4]_i_1/O
                         net (fo=1, routed)           0.017     0.110    div_pipe0/quotient[4]_i_1_n_0
    SLICE_X41Y16         FDRE                                         r  div_pipe0/quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X41Y16         FDRE                                         r  div_pipe0/quotient_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y16         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.013     0.013    cond_stored2/clk
    SLICE_X44Y25         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_stored2/out_reg[0]/Q
                         net (fo=11, routed)          0.029     0.081    j_0/cond_stored2_out
    SLICE_X44Y25         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.096 r  j_0/out[0]_i_1__12/O
                         net (fo=1, routed)           0.017     0.113    cond_stored2/out_reg[0]_2
    SLICE_X44Y25         FDRE                                         r  cond_stored2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.019     0.019    cond_stored2/clk
    SLICE_X44Y25         FDRE                                         r  cond_stored2/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y25         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_stored2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y3  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y5  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y9  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y8  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X43Y26  done_reg1/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X44Y26  done_reg2/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X44Y22  done_reg3/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X45Y22  done_reg4/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X43Y21  mult_pipe1/out_reg[28]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X43Y21  mult_pipe1/out_reg[29]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y26  done_reg1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y26  done_reg2/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y22  done_reg3/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y22  done_reg3/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X45Y22  done_reg4/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y21  mult_pipe1/out_reg[28]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y21  mult_pipe1/out_reg[29]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X45Y16  mult_pipe1/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y21  mult_pipe1/out_reg[30]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y21  mult_pipe1/out_reg[31]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y26  done_reg1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y26  done_reg1/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y26  done_reg2/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y26  done_reg2/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y22  done_reg3/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y22  done_reg3/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X45Y22  done_reg4/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X45Y22  done_reg4/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y21  mult_pipe1/out_reg[28]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y21  mult_pipe1/out_reg[28]/C



