

================================================================
== Vivado HLS Report for 'dog_func'
================================================================
* Date:           Wed Dec  4 23:12:30 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sift_starter
* Solution:       solution1
* Product family: qzynq
* Target device:  xq7z020cl400-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.10|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: line_buffer_delay_outs_V_addr_1 [1/1] 0.00ns
.preheader.preheader:14  %line_buffer_delay_outs_V_addr_1 = getelementptr [3 x i8]* %line_buffer_delay_outs_V, i64 0, i64 1

ST_1: line_buffer_delay_outs_V_load_1 [2/2] 2.39ns
.preheader.preheader:15  %line_buffer_delay_outs_V_load_1 = load i8* %line_buffer_delay_outs_V_addr_1, align 1


 <State 2>: 5.10ns
ST_2: line_buffer_delays_2_rp_V_rea [1/1] 0.00ns
.preheader.preheader:2  %line_buffer_delays_2_rp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_2_rp_V_read)

ST_2: line_buffer_delays_2_wp_V_rea [1/1] 0.00ns
.preheader.preheader:5  %line_buffer_delays_2_wp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_2_wp_V_read)

ST_2: line_buffer_delay_outs_V_addr [1/1] 0.00ns
.preheader.preheader:12  %line_buffer_delay_outs_V_addr = getelementptr [3 x i8]* %line_buffer_delay_outs_V, i64 0, i64 0

ST_2: line_buffer_delay_outs_V_load_1 [1/2] 2.39ns
.preheader.preheader:15  %line_buffer_delay_outs_V_load_1 = load i8* %line_buffer_delay_outs_V_addr_1, align 1

ST_2: line_buffer_delay_outs_V_addr_2 [1/1] 0.00ns
.preheader.preheader:16  %line_buffer_delay_outs_V_addr_2 = getelementptr [3 x i8]* %line_buffer_delay_outs_V, i64 0, i64 2

ST_2: line_buffer_delay_outs_V_load_2 [2/2] 2.39ns
.preheader.preheader:17  %line_buffer_delay_outs_V_load_2 = load i8* %line_buffer_delay_outs_V_addr_2, align 1

ST_2: tmp_s [2/2] 2.71ns
.preheader.preheader:20  %tmp_s = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_2_wp_V_rea, i10 %line_buffer_delays_2_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 2, i8 %line_buffer_delay_outs_V_load_1)

ST_2: line_buffer_delay_outs_V_load_3 [2/2] 2.39ns
.preheader.preheader:27  %line_buffer_delay_outs_V_load_3 = load i8* %line_buffer_delay_outs_V_addr, align 1


 <State 3>: 5.10ns
ST_3: line_buffer_delay_outs_V_load [2/2] 2.39ns
.preheader.preheader:13  %line_buffer_delay_outs_V_load = load i8* %line_buffer_delay_outs_V_addr, align 1

ST_3: line_buffer_delay_outs_V_load_2 [1/2] 2.39ns
.preheader.preheader:17  %line_buffer_delay_outs_V_load_2 = load i8* %line_buffer_delay_outs_V_addr_2, align 1

ST_3: tmp_s [1/2] 2.71ns
.preheader.preheader:20  %tmp_s = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_2_wp_V_rea, i10 %line_buffer_delays_2_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 2, i8 %line_buffer_delay_outs_V_load_1)

ST_3: call_ret5 [1/1] 0.00ns
.preheader.preheader:21  %call_ret5 = extractvalue { i8, i10, i10 } %tmp_s, 0

ST_3: line_buffer_delays_2_wp_V_wri [1/1] 0.00ns
.preheader.preheader:22  %line_buffer_delays_2_wp_V_wri = extractvalue { i8, i10, i10 } %tmp_s, 1

ST_3: line_buffer_delays_2_rp_V_wri [1/1] 0.00ns
.preheader.preheader:23  %line_buffer_delays_2_rp_V_wri = extractvalue { i8, i10, i10 } %tmp_s, 2

ST_3: stg_24 [1/1] 2.39ns
.preheader.preheader:24  store i8 %call_ret5, i8* %line_buffer_delay_outs_V_addr_2, align 1

ST_3: line_buffer_delay_outs_V_load_3 [1/2] 2.39ns
.preheader.preheader:27  %line_buffer_delay_outs_V_load_3 = load i8* %line_buffer_delay_outs_V_addr, align 1


 <State 4>: 2.71ns
ST_4: line_buffer_delays_1_rp_V_rea [1/1] 0.00ns
.preheader.preheader:3  %line_buffer_delays_1_rp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_1_rp_V_read)

ST_4: line_buffer_delays_1_wp_V_rea [1/1] 0.00ns
.preheader.preheader:6  %line_buffer_delays_1_wp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_1_wp_V_read)

ST_4: line_buffer_delay_outs_V_load [1/2] 2.39ns
.preheader.preheader:13  %line_buffer_delay_outs_V_load = load i8* %line_buffer_delay_outs_V_addr, align 1

ST_4: tmp_2 [2/2] 2.71ns
.preheader.preheader:28  %tmp_2 = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_1_wp_V_rea, i10 %line_buffer_delays_1_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 1, i8 %line_buffer_delay_outs_V_load_3)


 <State 5>: 5.10ns
ST_5: tmp_2 [1/2] 2.71ns
.preheader.preheader:28  %tmp_2 = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_1_wp_V_rea, i10 %line_buffer_delays_1_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 1, i8 %line_buffer_delay_outs_V_load_3)

ST_5: call_ret5_1 [1/1] 0.00ns
.preheader.preheader:29  %call_ret5_1 = extractvalue { i8, i10, i10 } %tmp_2, 0

ST_5: line_buffer_delays_1_wp_V_wri [1/1] 0.00ns
.preheader.preheader:30  %line_buffer_delays_1_wp_V_wri = extractvalue { i8, i10, i10 } %tmp_2, 1

ST_5: line_buffer_delays_1_rp_V_wri [1/1] 0.00ns
.preheader.preheader:31  %line_buffer_delays_1_rp_V_wri = extractvalue { i8, i10, i10 } %tmp_2, 2

ST_5: stg_34 [1/1] 2.39ns
.preheader.preheader:32  store i8 %call_ret5_1, i8* %line_buffer_delay_outs_V_addr_1, align 1


 <State 6>: 2.71ns
ST_6: in_V_read [1/1] 0.00ns
.preheader.preheader:1  %in_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %in_V)

ST_6: line_buffer_delays_0_rp_V_rea [1/1] 0.00ns
.preheader.preheader:4  %line_buffer_delays_0_rp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_0_rp_V_read)

ST_6: line_buffer_delays_0_wp_V_rea [1/1] 0.00ns
.preheader.preheader:7  %line_buffer_delays_0_wp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_0_wp_V_read)

ST_6: tmp_4 [2/2] 2.71ns
.preheader.preheader:34  %tmp_4 = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_0_wp_V_rea, i10 %line_buffer_delays_0_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 0, i8 %in_V_read)


 <State 7>: 5.10ns
ST_7: stg_39 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecMemCore([3072 x i8]* %line_buffer_delays_buffer_V, [1 x i8]* @p_str2072, [12 x i8]* @p_str2074, [1 x i8]* @p_str2072, i32 -1, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072)

ST_7: stg_40 [1/1] 0.00ns
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i8 %in_V, [7 x i8]* @p_str2071, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072) nounwind

ST_7: stg_41 [1/1] 0.00ns
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [7 x i8]* @p_str2071, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072)

ST_7: stg_42 [1/1] 0.00ns
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2073, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072) nounwind

ST_7: stg_43 [1/1] 0.00ns
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2072) nounwind

ST_7: out_data_V_write_assign [1/1] 0.00ns
.preheader.preheader:18  %out_data_V_write_assign = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %line_buffer_delay_outs_V_load_2, i8 %line_buffer_delay_outs_V_load_1, i8 %line_buffer_delay_outs_V_load)

ST_7: tmp_1 [1/1] 0.00ns
.preheader.preheader:19  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2075)

ST_7: empty [1/1] 0.00ns
.preheader.preheader:25  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2075, i32 %tmp_1)

ST_7: tmp_3 [1/1] 0.00ns
.preheader.preheader:26  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2075)

ST_7: empty_3 [1/1] 0.00ns
.preheader.preheader:33  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2075, i32 %tmp_3)

ST_7: tmp_4 [1/2] 2.71ns
.preheader.preheader:34  %tmp_4 = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_0_wp_V_rea, i10 %line_buffer_delays_0_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 0, i8 %in_V_read)

ST_7: call_ret [1/1] 0.00ns
.preheader.preheader:35  %call_ret = extractvalue { i8, i10, i10 } %tmp_4, 0

ST_7: line_buffer_delays_0_wp_V_wri [1/1] 0.00ns
.preheader.preheader:36  %line_buffer_delays_0_wp_V_wri = extractvalue { i8, i10, i10 } %tmp_4, 1

ST_7: line_buffer_delays_0_rp_V_wri [1/1] 0.00ns
.preheader.preheader:37  %line_buffer_delays_0_rp_V_wri = extractvalue { i8, i10, i10 } %tmp_4, 2

ST_7: stg_53 [1/1] 2.39ns
.preheader.preheader:38  store i8 %call_ret, i8* %line_buffer_delay_outs_V_addr, align 1

ST_7: mrv [1/1] 0.00ns
.preheader.preheader:39  %mrv = insertvalue { i10, i10, i10, i10, i10, i10, i24 } undef, i10 %line_buffer_delays_0_wp_V_wri, 0

ST_7: mrv_s [1/1] 0.00ns
.preheader.preheader:40  %mrv_s = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv, i10 %line_buffer_delays_1_wp_V_wri, 1

ST_7: mrv_1 [1/1] 0.00ns
.preheader.preheader:41  %mrv_1 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_s, i10 %line_buffer_delays_2_wp_V_wri, 2

ST_7: mrv_2 [1/1] 0.00ns
.preheader.preheader:42  %mrv_2 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_1, i10 %line_buffer_delays_0_rp_V_wri, 3

ST_7: mrv_3 [1/1] 0.00ns
.preheader.preheader:43  %mrv_3 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_2, i10 %line_buffer_delays_1_rp_V_wri, 4

ST_7: mrv_4 [1/1] 0.00ns
.preheader.preheader:44  %mrv_4 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_3, i10 %line_buffer_delays_2_rp_V_wri, 5

ST_7: mrv_6 [1/1] 0.00ns
.preheader.preheader:45  %mrv_6 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_4, i24 %out_data_V_write_assign, 6

ST_7: stg_61 [1/1] 0.00ns
.preheader.preheader:46  ret { i10, i10, i10, i10, i10, i10, i24 } %mrv_6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ line_buffer_delays_0_wp_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_delays_1_wp_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_delays_2_wp_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_delays_0_rp_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_delays_1_rp_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_delays_2_rp_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_delays_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ line_buffer_delay_outs_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
line_buffer_delay_outs_V_addr_1 (getelementptr  ) [ 00111100]
line_buffer_delays_2_rp_V_rea   (read           ) [ 00000000]
line_buffer_delays_2_wp_V_rea   (read           ) [ 00000000]
line_buffer_delay_outs_V_addr   (getelementptr  ) [ 01011111]
line_buffer_delay_outs_V_load_1 (load           ) [ 01011111]
line_buffer_delay_outs_V_addr_2 (getelementptr  ) [ 00010000]
line_buffer_delay_outs_V_load_2 (load           ) [ 01001111]
tmp_s                           (call           ) [ 00000000]
call_ret5                       (extractvalue   ) [ 00000000]
line_buffer_delays_2_wp_V_wri   (extractvalue   ) [ 01001111]
line_buffer_delays_2_rp_V_wri   (extractvalue   ) [ 01001111]
stg_24                          (store          ) [ 00000000]
line_buffer_delay_outs_V_load_3 (load           ) [ 00001000]
line_buffer_delays_1_rp_V_rea   (read           ) [ 00000000]
line_buffer_delays_1_wp_V_rea   (read           ) [ 00000000]
line_buffer_delay_outs_V_load   (load           ) [ 01000111]
tmp_2                           (call           ) [ 00000000]
call_ret5_1                     (extractvalue   ) [ 00000000]
line_buffer_delays_1_wp_V_wri   (extractvalue   ) [ 01000011]
line_buffer_delays_1_rp_V_wri   (extractvalue   ) [ 01000011]
stg_34                          (store          ) [ 00000000]
in_V_read                       (read           ) [ 00000000]
line_buffer_delays_0_rp_V_rea   (read           ) [ 00000000]
line_buffer_delays_0_wp_V_rea   (read           ) [ 00000000]
stg_39                          (specmemcore    ) [ 00000000]
stg_40                          (specinterface  ) [ 00000000]
stg_41                          (specinterface  ) [ 00000000]
stg_42                          (specinterface  ) [ 00000000]
stg_43                          (specpipeline   ) [ 00000000]
out_data_V_write_assign         (bitconcatenate ) [ 00000000]
tmp_1                           (specregionbegin) [ 00000000]
empty                           (specregionend  ) [ 00000000]
tmp_3                           (specregionbegin) [ 00000000]
empty_3                         (specregionend  ) [ 00000000]
tmp_4                           (call           ) [ 00000000]
call_ret                        (extractvalue   ) [ 00000000]
line_buffer_delays_0_wp_V_wri   (extractvalue   ) [ 00000000]
line_buffer_delays_0_rp_V_wri   (extractvalue   ) [ 00000000]
stg_53                          (store          ) [ 00000000]
mrv                             (insertvalue    ) [ 00000000]
mrv_s                           (insertvalue    ) [ 00000000]
mrv_1                           (insertvalue    ) [ 00000000]
mrv_2                           (insertvalue    ) [ 00000000]
mrv_3                           (insertvalue    ) [ 00000000]
mrv_4                           (insertvalue    ) [ 00000000]
mrv_6                           (insertvalue    ) [ 00000000]
stg_61                          (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="line_buffer_delays_0_wp_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_delays_0_wp_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buffer_delays_1_wp_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_delays_1_wp_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buffer_delays_2_wp_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_delays_2_wp_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="line_buffer_delays_0_rp_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_delays_0_rp_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buffer_delays_1_rp_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_delays_1_rp_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer_delays_2_rp_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_delays_2_rp_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buffer_delays_buffer_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_delays_buffer_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="line_buffer_delay_outs_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_delay_outs_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dog_func.1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2072"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2074"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2071"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2073"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2075"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="line_buffer_delays_2_rp_V_rea_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_delays_2_rp_V_rea/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="line_buffer_delays_2_wp_V_rea_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="0"/>
<pin id="75" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_delays_2_wp_V_rea/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="line_buffer_delays_1_rp_V_rea_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_delays_1_rp_V_rea/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="line_buffer_delays_1_wp_V_rea_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_delays_1_wp_V_rea/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="in_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="line_buffer_delays_0_rp_V_rea_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_delays_0_rp_V_rea/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="line_buffer_delays_0_wp_V_rea_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="10" slack="0"/>
<pin id="105" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_delays_0_wp_V_rea/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="line_buffer_delay_outs_V_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_delay_outs_V_addr_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="3" bw="2" slack="0"/>
<pin id="139" dir="0" index="4" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_delay_outs_V_load_1/1 line_buffer_delay_outs_V_load_2/2 line_buffer_delay_outs_V_load_3/2 line_buffer_delay_outs_V_load/3 stg_24/3 stg_34/5 stg_53/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="line_buffer_delay_outs_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_delay_outs_V_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="line_buffer_delay_outs_V_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_delay_outs_V_addr_2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_dog_func_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="28" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="0" index="3" bw="8" slack="0"/>
<pin id="147" dir="0" index="4" bw="3" slack="0"/>
<pin id="148" dir="0" index="5" bw="8" slack="0"/>
<pin id="149" dir="1" index="6" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/2 tmp_2/4 tmp_4/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="28" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="call_ret5/3 call_ret5_1/5 call_ret/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="28" slack="0"/>
<pin id="171" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="line_buffer_delays_2_wp_V_wri/3 line_buffer_delays_1_wp_V_wri/5 line_buffer_delays_0_wp_V_wri/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="28" slack="0"/>
<pin id="175" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="line_buffer_delays_2_rp_V_wri/3 line_buffer_delays_1_rp_V_wri/5 line_buffer_delays_0_rp_V_wri/7 "/>
</bind>
</comp>

<comp id="177" class="1005" name="reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_delay_outs_V_load_3 line_buffer_delay_outs_V_load "/>
</bind>
</comp>

<comp id="183" class="1004" name="out_data_V_write_assign_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="24" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="4"/>
<pin id="186" dir="0" index="2" bw="8" slack="5"/>
<pin id="187" dir="0" index="3" bw="8" slack="3"/>
<pin id="188" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_data_V_write_assign/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="mrv_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="84" slack="0"/>
<pin id="193" dir="0" index="1" bw="10" slack="0"/>
<pin id="194" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="mrv_s_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="84" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="2"/>
<pin id="200" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mrv_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="84" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="4"/>
<pin id="205" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mrv_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="84" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="mrv_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="84" slack="0"/>
<pin id="215" dir="0" index="1" bw="10" slack="2"/>
<pin id="216" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mrv_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="84" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="4"/>
<pin id="221" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="mrv_6_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="84" slack="0"/>
<pin id="225" dir="0" index="1" bw="24" slack="0"/>
<pin id="226" dir="1" index="2" bw="84" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/7 "/>
</bind>
</comp>

<comp id="229" class="1005" name="line_buffer_delay_outs_V_addr_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_delay_outs_V_addr_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="line_buffer_delay_outs_V_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="1"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_delay_outs_V_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="line_buffer_delay_outs_V_load_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_delay_outs_V_load_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="line_buffer_delay_outs_V_addr_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="1"/>
<pin id="248" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_delay_outs_V_addr_2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="line_buffer_delay_outs_V_load_2_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="4"/>
<pin id="254" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_delay_outs_V_load_2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="line_buffer_delays_2_wp_V_wri_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="4"/>
<pin id="259" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_delays_2_wp_V_wri "/>
</bind>
</comp>

<comp id="262" class="1005" name="line_buffer_delays_2_rp_V_wri_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="4"/>
<pin id="264" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_delays_2_rp_V_wri "/>
</bind>
</comp>

<comp id="267" class="1005" name="line_buffer_delays_1_wp_V_wri_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="2"/>
<pin id="269" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_delays_1_wp_V_wri "/>
</bind>
</comp>

<comp id="272" class="1005" name="line_buffer_delays_1_rp_V_wri_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="2"/>
<pin id="274" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_delays_1_rp_V_wri "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="129" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="141"><net_src comp="121" pin="3"/><net_sink comp="116" pin=3"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="72" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="66" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="155"><net_src comp="116" pin="2"/><net_sink comp="142" pin=5"/></net>

<net id="156"><net_src comp="84" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="157"><net_src comp="78" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="159"><net_src comp="102" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="160"><net_src comp="96" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="162"><net_src comp="90" pin="2"/><net_sink comp="142" pin=5"/></net>

<net id="166"><net_src comp="142" pin="6"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="172"><net_src comp="142" pin="6"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="142" pin="6"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="116" pin="5"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="182"><net_src comp="116" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="177" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="195"><net_src comp="64" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="169" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="173" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="183" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="108" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="237"><net_src comp="121" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="243"><net_src comp="116" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="249"><net_src comp="129" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="255"><net_src comp="116" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="260"><net_src comp="169" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="265"><net_src comp="173" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="270"><net_src comp="169" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="275"><net_src comp="173" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="213" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_delays_buffer_V | {2 4 6 }
	Port: line_buffer_delay_outs_V | {3 5 7 }
 - Input state : 
	Port: dog_func : line_buffer_delays_0_wp_V_read | {6 }
	Port: dog_func : line_buffer_delays_1_wp_V_read | {4 }
	Port: dog_func : line_buffer_delays_2_wp_V_read | {2 }
	Port: dog_func : line_buffer_delays_0_rp_V_read | {6 }
	Port: dog_func : line_buffer_delays_1_rp_V_read | {4 }
	Port: dog_func : line_buffer_delays_2_rp_V_read | {2 }
	Port: dog_func : line_buffer_delays_buffer_V | {2 3 4 5 6 7 }
	Port: dog_func : line_buffer_delay_outs_V | {1 2 3 4 }
	Port: dog_func : in_V | {6 }
  - Chain level:
	State 1
		line_buffer_delay_outs_V_load_1 : 1
	State 2
		line_buffer_delay_outs_V_load_2 : 1
		tmp_s : 1
		line_buffer_delay_outs_V_load_3 : 1
	State 3
		call_ret5 : 1
		line_buffer_delays_2_wp_V_wri : 1
		line_buffer_delays_2_rp_V_wri : 1
		stg_24 : 2
	State 4
	State 5
		call_ret5_1 : 1
		line_buffer_delays_1_wp_V_wri : 1
		line_buffer_delays_1_rp_V_wri : 1
		stg_34 : 2
	State 6
	State 7
		empty : 1
		empty_3 : 1
		call_ret : 1
		line_buffer_delays_0_wp_V_wri : 1
		line_buffer_delays_0_rp_V_wri : 1
		stg_53 : 2
		mrv : 2
		mrv_s : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_6 : 8
		stg_61 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|   call   |           grp_dog_func_1_fu_142           |  1.571  |    32   |    32   |
|----------|-------------------------------------------|---------|---------|---------|
|          |  line_buffer_delays_2_rp_V_rea_read_fu_66 |    0    |    0    |    0    |
|          |  line_buffer_delays_2_wp_V_rea_read_fu_72 |    0    |    0    |    0    |
|          |  line_buffer_delays_1_rp_V_rea_read_fu_78 |    0    |    0    |    0    |
|   read   |  line_buffer_delays_1_wp_V_rea_read_fu_84 |    0    |    0    |    0    |
|          |            in_V_read_read_fu_90           |    0    |    0    |    0    |
|          |  line_buffer_delays_0_rp_V_rea_read_fu_96 |    0    |    0    |    0    |
|          | line_buffer_delays_0_wp_V_rea_read_fu_102 |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                 grp_fu_163                |    0    |    0    |    0    |
|extractvalue|                 grp_fu_169                |    0    |    0    |    0    |
|          |                 grp_fu_173                |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|bitconcatenate|       out_data_V_write_assign_fu_183      |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                 mrv_fu_191                |    0    |    0    |    0    |
|          |                mrv_s_fu_197               |    0    |    0    |    0    |
|          |                mrv_1_fu_202               |    0    |    0    |    0    |
|insertvalue|                mrv_2_fu_207               |    0    |    0    |    0    |
|          |                mrv_3_fu_213               |    0    |    0    |    0    |
|          |                mrv_4_fu_218               |    0    |    0    |    0    |
|          |                mrv_6_fu_223               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |  1.571  |    32   |    32   |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|line_buffer_delay_outs_V_addr_1_reg_229|    2   |
|line_buffer_delay_outs_V_addr_2_reg_246|    2   |
| line_buffer_delay_outs_V_addr_reg_234 |    2   |
|line_buffer_delay_outs_V_load_1_reg_240|    8   |
|line_buffer_delay_outs_V_load_2_reg_252|    8   |
| line_buffer_delays_1_rp_V_wri_reg_272 |   10   |
| line_buffer_delays_1_wp_V_wri_reg_267 |   10   |
| line_buffer_delays_2_rp_V_wri_reg_262 |   10   |
| line_buffer_delays_2_wp_V_wri_reg_257 |   10   |
|                reg_177                |    8   |
+---------------------------------------+--------+
|                 Total                 |   70   |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_116   |  p0  |   5  |   2  |   10   ||    2    |
|   grp_access_fu_116   |  p3  |   3  |   2  |    6   ||    2    |
| grp_dog_func_1_fu_142 |  p1  |   3  |  10  |   30   ||    10   |
| grp_dog_func_1_fu_142 |  p2  |   3  |  10  |   30   ||    10   |
| grp_dog_func_1_fu_142 |  p4  |   3  |   3  |    9   |
| grp_dog_func_1_fu_142 |  p5  |   4  |   8  |   32   ||    8    |
|        reg_177        |  p0  |   2  |   8  |   16   ||    8    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   133  ||  11.365 ||    40   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   32   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   40   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   102  |   72   |
+-----------+--------+--------+--------+
