{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563636870848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563636870853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 23:34:30 2019 " "Processing started: Sat Jul 20 23:34:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563636870853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636870853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i8080 -c i8080 " "Command: quartus_map --read_settings_files=on --write_settings_files=off i8080 -c i8080" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636870853 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1563636871193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i8080.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i8080.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i8080-MAIN " "Found design unit 1: i8080-MAIN" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881933 ""} { "Info" "ISGN_ENTITY_NAME" "1 i8080 " "Found entity 1: i8080" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-MAIN " "Found design unit 1: ALU-MAIN" {  } { { "ALU.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881935 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu components/sub_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu components/sub_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub_Sum-MAIN " "Found design unit 1: Sub_Sum-MAIN" {  } { { "ALU Components/Sub_Sum.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/Sub_Sum.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881937 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub_Sum " "Found entity 1: Sub_Sum" {  } { { "ALU Components/Sub_Sum.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/Sub_Sum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu components/or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu components/or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_Gate-MAIN " "Found design unit 1: OR_Gate-MAIN" {  } { { "ALU Components/OR_Gate.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/OR_Gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881939 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_Gate " "Found entity 1: OR_Gate" {  } { { "ALU Components/OR_Gate.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/OR_Gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu components/not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu components/not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not_Gate-MAIN " "Found design unit 1: Not_Gate-MAIN" {  } { { "ALU Components/Not_Gate.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/Not_Gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881941 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not_Gate " "Found entity 1: Not_Gate" {  } { { "ALU Components/Not_Gate.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/Not_Gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu components/and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu components/and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_Gate-MAIN " "Found design unit 1: And_Gate-MAIN" {  } { { "ALU Components/And_Gate.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/And_Gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881943 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_Gate " "Found entity 1: And_Gate" {  } { { "ALU Components/And_Gate.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/And_Gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu components/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu components/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-MAIN " "Found design unit 1: Mux2_1-MAIN" {  } { { "ALU Components/Mux2_1.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/Mux2_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "ALU Components/Mux2_1.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/Mux2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu components/mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu components/mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_1-MAIN " "Found design unit 1: Mux4_1-MAIN" {  } { { "ALU Components/Mux4_1.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/Mux4_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "ALU Components/Mux4_1.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU Components/Mux4_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator-MAIN " "Found design unit 1: Accumulator-MAIN" {  } { { "Accumulator.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/Accumulator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881949 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/Accumulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulatorlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulatorlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccumulatorLatch-MAIN " "Found design unit 1: AccumulatorLatch-MAIN" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881951 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccumulatorLatch " "Found entity 1: AccumulatorLatch" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bufferregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferRegister-MAIN " "Found design unit 1: BufferRegister-MAIN" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881953 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferRegister " "Found entity 1: BufferRegister" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagflipflops.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flagflipflops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlagFlipFlops-MAIN " "Found design unit 1: FlagFlipFlops-MAIN" {  } { { "FlagFlipFlops.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/FlagFlipFlops.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881954 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlagFlipFlops " "Found entity 1: FlagFlipFlops" {  } { { "FlagFlipFlops.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/FlagFlipFlops.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-MAIN " "Found design unit 1: InstructionRegister-MAIN" {  } { { "InstructionRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/InstructionRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881956 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/InstructionRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructiondecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecoder-MAIN " "Found design unit 1: InstructionDecoder-MAIN" {  } { { "InstructionDecoder.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/InstructionDecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881958 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/InstructionDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timingandcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timingandcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimingAndControlUnit-MAIN " "Found design unit 1: TimingAndControlUnit-MAIN" {  } { { "TimingAndControlUnit.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/TimingAndControlUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881960 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimingAndControlUnit " "Found entity 1: TimingAndControlUnit" {  } { { "TimingAndControlUnit.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/TimingAndControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimaladjust.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decimaladjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecimalAdjust-MAIN " "Found design unit 1: DecimalAdjust-MAIN" {  } { { "DecimalAdjust.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/DecimalAdjust.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881962 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecimalAdjust " "Found entity 1: DecimalAdjust" {  } { { "DecimalAdjust.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/DecimalAdjust.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file commonregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CommonRegisters-MAIN " "Found design unit 1: CommonRegisters-MAIN" {  } { { "CommonRegisters.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/CommonRegisters.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881964 ""} { "Info" "ISGN_ENTITY_NAME" "1 CommonRegisters " "Found entity 1: CommonRegisters" {  } { { "CommonRegisters.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/CommonRegisters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563636881964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636881964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i8080 " "Elaborating entity \"i8080\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563636882003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ToAdressBus i8080.vhd(31) " "Verilog HDL or VHDL warning at i8080.vhd(31): object \"ToAdressBus\" assigned a value but never read" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563636882004 "|i8080"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:U0\"" {  } { { "i8080.vhd" "U0" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882015 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ToFlags ALU.vhd(12) " "VHDL Signal Declaration warning at ALU.vhd(12): used implicit default value for signal \"ToFlags\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563636882016 "|i8080|ALU:U0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ToDecimalAdjust ALU.vhd(14) " "VHDL Signal Declaration warning at ALU.vhd(14): used implicit default value for signal \"ToDecimalAdjust\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563636882016 "|i8080|ALU:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Carry_flag ALU.vhd(30) " "Verilog HDL or VHDL warning at ALU.vhd(30): object \"Carry_flag\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563636882016 "|i8080|ALU:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub_Sum ALU:U0\|Sub_Sum:U0 " "Elaborating entity \"Sub_Sum\" for hierarchy \"ALU:U0\|Sub_Sum:U0\"" {  } { { "ALU.vhd" "U0" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_Gate ALU:U0\|OR_Gate:U1 " "Elaborating entity \"OR_Gate\" for hierarchy \"ALU:U0\|OR_Gate:U1\"" {  } { { "ALU.vhd" "U1" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_Gate ALU:U0\|And_Gate:U2 " "Elaborating entity \"And_Gate\" for hierarchy \"ALU:U0\|And_Gate:U2\"" {  } { { "ALU.vhd" "U2" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_Gate ALU:U0\|Not_Gate:U3 " "Elaborating entity \"Not_Gate\" for hierarchy \"ALU:U0\|Not_Gate:U3\"" {  } { { "ALU.vhd" "U3" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 ALU:U0\|Mux2_1:U4 " "Elaborating entity \"Mux2_1\" for hierarchy \"ALU:U0\|Mux2_1:U4\"" {  } { { "ALU.vhd" "U4" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_1 ALU:U0\|Mux4_1:U5 " "Elaborating entity \"Mux4_1\" for hierarchy \"ALU:U0\|Mux4_1:U5\"" {  } { { "ALU.vhd" "U5" { Text "D:/Program Files/Quartus/projects/i8080/ALU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:U1 " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:U1\"" {  } { { "i8080.vhd" "U1" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccumulatorLatch AccumulatorLatch:U2 " "Elaborating entity \"AccumulatorLatch\" for hierarchy \"AccumulatorLatch:U2\"" {  } { { "i8080.vhd" "U2" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferRegister BufferRegister:U3 " "Elaborating entity \"BufferRegister\" for hierarchy \"BufferRegister:U3\"" {  } { { "i8080.vhd" "U3" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagFlipFlops FlagFlipFlops:U4 " "Elaborating entity \"FlagFlipFlops\" for hierarchy \"FlagFlipFlops:U4\"" {  } { { "i8080.vhd" "U4" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecimalAdjust DecimalAdjust:U5 " "Elaborating entity \"DecimalAdjust\" for hierarchy \"DecimalAdjust:U5\"" {  } { { "i8080.vhd" "U5" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882032 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ToALUFromDA DecimalAdjust.vhd(9) " "VHDL Signal Declaration warning at DecimalAdjust.vhd(9): used implicit default value for signal \"ToALUFromDA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DecimalAdjust.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/DecimalAdjust.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563636882033 "|i8080|DecimalAdjust:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:U6 " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:U6\"" {  } { { "i8080.vhd" "U6" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882033 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ToDecoder InstructionRegister.vhd(10) " "VHDL Signal Declaration warning at InstructionRegister.vhd(10): used implicit default value for signal \"ToDecoder\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstructionRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/InstructionRegister.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563636882034 "|i8080|InstructionRegister:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:U7 " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:U7\"" {  } { { "i8080.vhd" "U7" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimingAndControlUnit TimingAndControlUnit:U8 " "Elaborating entity \"TimingAndControlUnit\" for hierarchy \"TimingAndControlUnit:U8\"" {  } { { "i8080.vhd" "U8" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882040 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F1_command TimingAndControlUnit.vhd(13) " "VHDL Signal Declaration warning at TimingAndControlUnit.vhd(13): used implicit default value for signal \"F1_command\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TimingAndControlUnit.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/TimingAndControlUnit.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563636882040 "|i8080|TimingAndControlUnit:U8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F2_command TimingAndControlUnit.vhd(14) " "VHDL Signal Declaration warning at TimingAndControlUnit.vhd(14): used implicit default value for signal \"F2_command\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TimingAndControlUnit.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/TimingAndControlUnit.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563636882040 "|i8080|TimingAndControlUnit:U8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ControlBus TimingAndControlUnit.vhd(15) " "VHDL Signal Declaration warning at TimingAndControlUnit.vhd(15): used implicit default value for signal \"ControlBus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TimingAndControlUnit.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/TimingAndControlUnit.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563636882041 "|i8080|TimingAndControlUnit:U8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CommonRegisters CommonRegisters:U9 " "Elaborating entity \"CommonRegisters\" for hierarchy \"CommonRegisters:U9\"" {  } { { "i8080.vhd" "U9" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882044 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ToAdressBus CommonRegisters.vhd(10) " "VHDL Signal Declaration warning at CommonRegisters.vhd(10): used implicit default value for signal \"ToAdressBus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CommonRegisters.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/CommonRegisters.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563636882045 "|i8080|CommonRegisters:U9"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BufferRegister:U3\|BufferOutput\[0\] " "Converted tri-state buffer \"BufferRegister:U3\|BufferOutput\[0\]\" feeding internal logic into a wire" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BufferRegister:U3\|BufferOutput\[1\] " "Converted tri-state buffer \"BufferRegister:U3\|BufferOutput\[1\]\" feeding internal logic into a wire" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BufferRegister:U3\|BufferOutput\[2\] " "Converted tri-state buffer \"BufferRegister:U3\|BufferOutput\[2\]\" feeding internal logic into a wire" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BufferRegister:U3\|BufferOutput\[3\] " "Converted tri-state buffer \"BufferRegister:U3\|BufferOutput\[3\]\" feeding internal logic into a wire" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BufferRegister:U3\|BufferOutput\[4\] " "Converted tri-state buffer \"BufferRegister:U3\|BufferOutput\[4\]\" feeding internal logic into a wire" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BufferRegister:U3\|BufferOutput\[5\] " "Converted tri-state buffer \"BufferRegister:U3\|BufferOutput\[5\]\" feeding internal logic into a wire" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BufferRegister:U3\|BufferOutput\[6\] " "Converted tri-state buffer \"BufferRegister:U3\|BufferOutput\[6\]\" feeding internal logic into a wire" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BufferRegister:U3\|BufferOutput\[7\] " "Converted tri-state buffer \"BufferRegister:U3\|BufferOutput\[7\]\" feeding internal logic into a wire" {  } { { "BufferRegister.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/BufferRegister.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AccumulatorLatch:U2\|LatchOutput\[0\] " "Converted tri-state buffer \"AccumulatorLatch:U2\|LatchOutput\[0\]\" feeding internal logic into a wire" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AccumulatorLatch:U2\|LatchOutput\[1\] " "Converted tri-state buffer \"AccumulatorLatch:U2\|LatchOutput\[1\]\" feeding internal logic into a wire" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AccumulatorLatch:U2\|LatchOutput\[2\] " "Converted tri-state buffer \"AccumulatorLatch:U2\|LatchOutput\[2\]\" feeding internal logic into a wire" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AccumulatorLatch:U2\|LatchOutput\[3\] " "Converted tri-state buffer \"AccumulatorLatch:U2\|LatchOutput\[3\]\" feeding internal logic into a wire" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AccumulatorLatch:U2\|LatchOutput\[4\] " "Converted tri-state buffer \"AccumulatorLatch:U2\|LatchOutput\[4\]\" feeding internal logic into a wire" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AccumulatorLatch:U2\|LatchOutput\[5\] " "Converted tri-state buffer \"AccumulatorLatch:U2\|LatchOutput\[5\]\" feeding internal logic into a wire" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AccumulatorLatch:U2\|LatchOutput\[6\] " "Converted tri-state buffer \"AccumulatorLatch:U2\|LatchOutput\[6\]\" feeding internal logic into a wire" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AccumulatorLatch:U2\|LatchOutput\[7\] " "Converted tri-state buffer \"AccumulatorLatch:U2\|LatchOutput\[7\]\" feeding internal logic into a wire" {  } { { "AccumulatorLatch.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/AccumulatorLatch.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1563636882214 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1563636882214 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563636882498 "|i8080|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563636882498 "|i8080|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563636882498 "|i8080|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563636882498 "|i8080|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563636882498 "|i8080|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563636882498 "|i8080|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563636882498 "|i8080|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563636882498 "|i8080|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563636882498 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563636882502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563636882588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563636882588 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563636882610 "|i8080|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "i8080.vhd" "" { Text "D:/Program Files/Quartus/projects/i8080/i8080.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1563636882610 "|i8080|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1563636882610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563636882610 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563636882610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563636882610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563636882621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 23:34:42 2019 " "Processing ended: Sat Jul 20 23:34:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563636882621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563636882621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563636882621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563636882621 ""}
