module jhoncoun(clk,state);
    input clk;
    output [3:0]state;
    reg [3:0]state;
    initial state<=0;
    always @ (posedge clk)
    begin
       case(state)
       4'b0000:state<=4'b 1000;
       4'b1000:state<=4'b 1100;
       4'b1100:state<=4'b 1110;
       4'b1110:state<=4'b 1111;
       4'b1111:state<=4'b 0111;
       4'b0111:state<=4'b 0011;
       4'b0011:state<=4'b 0001;
       4'b0001:state<=4'b 0000;
     endcase
  end
endmodule 