module i_fpu_sub(
input		clk,
input   subtra_fraction_enable ,
input   small_is_nonzero,
input   diffshift_et_55, // when the difference ,
input   [51:0] mantissa_small,
input   diffshift_gt_exponent,
input   [54:0] subtra_shift_2 ,
input		rst,
input   [54:0] subtra_shift,
input   [54:0] diff,
input   [10:0] exponent_small,
input   small_is_denorm,
input   subtra_shift_nonzero ,
input		enable,
input   [10:0] exponent,
input   mana_gtet_manb,
input [6:0] 	diff_shift_2,
input   [10:0] exponent_large,
input   large_norm_small_denorm,
input   [10:0] exponent_a,
input   [10:0] exponent_b,
input	[63:0]	opa, opb,	  
input   in_norm_out_denorm ,
input   [54:0] subtra_shift_3,
input   large_is_denorm,
input [6:0] 	diff_shift,
input   [51:0] mantissa_b,
input   [10:0] exponent_diff,
input   [51:0] mantissa_a,
input   [55:0] diff_2,
input   [54:0] minuend,
input   [10:0] exponent_2,
input	[2:0]	fpu_op,
input   [51:0] mantissa_large,
input   expa_et_expb,
input   [54:0] diff_1,
input   expa_gt_expb,
input   a_gtet_b,
input   sign,
input   [54:0] subtrahend
);

assert property(@(posedge clk) (diff == 0) |-> (diff_2 == 0));assert property(@(posedge clk) (diff != 0) |-> (diff_2 != 0));assert property(@(posedge clk) (diff == 0) |-> (exponent_2 == 0));assert property(@(posedge clk) (diff != 0) |-> (exponent_2 != 0));assert property(@(posedge clk) (diff_shift_2 > exponent_large) |-> (diff_shift == 0));assert property(@(posedge clk) (diff_shift_2 == 55) |-> (diff_shift == 0));assert property(@(posedge clk) (diff_shift_2 == 54) |-> (diff_shift == 1));assert property(@(posedge clk) (diff_shift_2 == 53) |-> (diff_shift == 2));assert property(@(posedge clk) (diff_shift_2 == 52) |-> (diff_shift == 3));assert property(@(posedge clk) (diff_shift_2 == 51) |-> (diff_shift == 4));assert property(@(posedge clk) (diff_shift_2 == 50) |-> (diff_shift == 5));assert property(@(posedge clk) (diff_shift_2 == 49) |-> (diff_shift == 6));assert property(@(posedge clk) (diff_shift_2 == 48) |-> (diff_shift == 7));assert property(@(posedge clk) (diff_shift_2 == 47) |-> (diff_shift == 8));assert property(@(posedge clk) (diff_shift_2 == 46) |-> (diff_shift == 9));assert property(@(posedge clk) (diff_shift_2 == 45) |-> (diff_shift == 10));assert property(@(posedge clk) (diff_shift_2 == 44) |-> (diff_shift == 11));assert property(@(posedge clk) (diff_shift_2 == 43) |-> (diff_shift == 12));assert property(@(posedge clk) (diff_shift_2 == 42) |-> (diff_shift == 13));assert property(@(posedge clk) (diff_shift_2 == 41) |-> (diff_shift == 14));assert property(@(posedge clk) (diff_shift_2 == 40) |-> (diff_shift == 15));assert property(@(posedge clk) (diff_shift_2 == 39) |-> (diff_shift == 16));assert property(@(posedge clk) (diff_shift_2 == 38) |-> (diff_shift == 17));assert property(@(posedge clk) (diff_shift_2 == 37) |-> (diff_shift == 18));assert property(@(posedge clk) (diff_shift_2 == 36) |-> (diff_shift == 19));assert property(@(posedge clk) (diff_shift_2 == 35) |-> (diff_shift == 20));assert property(@(posedge clk) (diff_shift_2 == 34) |-> (diff_shift == 21));assert property(@(posedge clk) (diff_shift_2 == 33) |-> (diff_shift == 22));assert property(@(posedge clk) (diff_shift_2 == 32) |-> (diff_shift == 23));assert property(@(posedge clk) (diff_shift_2 == 31) |-> (diff_shift == 24));assert property(@(posedge clk) (diff_shift_2 == 30) |-> (diff_shift == 25));assert property(@(posedge clk) (diff_shift_2 == 29) |-> (diff_shift == 26));assert property(@(posedge clk) (diff_shift_2 == 28) |-> (diff_shift == 27));assert property(@(posedge clk) (diff_shift_2 == 27) |-> (diff_shift == 28));assert property(@(posedge clk) (diff_shift_2 == 26) |-> (diff_shift == 29));assert property(@(posedge clk) (diff_shift_2 == 25) |-> (diff_shift == 30));assert property(@(posedge clk) (diff_shift_2 == 24) |-> (diff_shift == 31));assert property(@(posedge clk) (diff_shift_2 == 23) |-> (diff_shift == 32));assert property(@(posedge clk) (diff_shift_2 == 22) |-> (diff_shift == 33));assert property(@(posedge clk) (diff_shift_2 == 21) |-> (diff_shift == 34));assert property(@(posedge clk) (diff_shift_2 == 20) |-> (diff_shift == 35));assert property(@(posedge clk) (diff_shift_2 == 19) |-> (diff_shift == 36));assert property(@(posedge clk) (diff_shift_2 == 18) |-> (diff_shift == 37));assert property(@(posedge clk) (diff_shift_2 == 17) |-> (diff_shift == 38));assert property(@(posedge clk) (diff_shift_2 == 16) |-> (diff_shift == 39));assert property(@(posedge clk) (diff_shift_2 == 15) |-> (diff_shift == 40));assert property(@(posedge clk) (diff_shift_2 == 14) |-> (diff_shift == 41));assert property(@(posedge clk) (diff_shift_2 == 13) |-> (diff_shift == 42));assert property(@(posedge clk) (diff_shift_2 == 12) |-> (diff_shift == 43));assert property(@(posedge clk) (diff_shift_2 == 11) |-> (diff_shift == 44));assert property(@(posedge clk) (diff_shift_2 == 10) |-> (diff_shift == 45));assert property(@(posedge clk) (diff_shift_2 == 9) |-> (diff_shift == 46));assert property(@(posedge clk) (diff_shift_2 == 8) |-> (diff_shift == 47));assert property(@(posedge clk) (diff_shift_2 == 7) |-> (diff_shift == 48));assert property(@(posedge clk) (diff_shift_2 == 6) |-> (diff_shift == 49));assert property(@(posedge clk) (diff_shift_2 == 5) |-> (diff_shift == 50));assert property(@(posedge clk) (diff_shift_2 == 4) |-> (diff_shift == 51));assert property(@(posedge clk) (diff_shift_2);
endmodule