Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: mips_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips_top"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-fbg676

---- Source Options
Top Module Name                    : mips_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\regfile.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <regfile>.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\alu.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <alu>.
Parsing verilog file "mips_define.vh" included at line 14.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\datapath.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <datapath>.
Parsing verilog file "mips_define.vh" included at line 41.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\controller.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <controller>.
Parsing verilog file "mips_define.vh" included at line 34.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\parallel2serial.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <parallel2serial>.
Parsing verilog file "function.vh" included at line 20.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\mips_core.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <mips_core>.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\inst_rom.v" into library work
Parsing module <inst_rom>.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\data_ram.v" into library work
Parsing module <data_ram>.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\vga_debug.v" into library work
Parsing module <vga_debug>.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\vga.v" into library work
Parsing module <vga>.
WARNING:HDLCompiler:751 - "\\mac\home\Desktop\Code\Arch\Framework\vga.v" Line 11: Redeclaration of ansi port h_count is not allowed
WARNING:HDLCompiler:751 - "\\mac\home\Desktop\Code\Arch\Framework\vga.v" Line 22: Redeclaration of ansi port v_count is not allowed
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" into library work
Parsing module <my_clk_gen>.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\mips.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <mips>.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\display.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <display>.
Parsing verilog file "function.vh" included at line 27.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\clk_diff.v" into library work
Parsing module <clk_diff>.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\btn_scan.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <btn_scan>.
Parsing verilog file "function.vh" included at line 17.
Analyzing Verilog file "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <mips_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v" Line 82: Port led_clr_n is not connected to this instance

Elaborating module <mips_top>.

Elaborating module <clk_diff>.

Elaborating module <IBUFGDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT")>.

Elaborating module <my_clk_gen>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=5.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=10.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=40,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKIN1_PERIOD=5.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 134: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 136: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 138: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 140: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 142: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 143: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 144: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 145: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 157: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 158: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 164: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 166: Assignment to locked_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 167: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v" Line 168: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <btn_scan(CLK_FREQ=25)>.

Elaborating module <display>.

Elaborating module <parallel2serial(P_CLK_FREQ=25,S_CLK_FREQ=20,DATA_BITS=16,CODE_ENDIAN=1)>.

Elaborating module <parallel2serial(P_CLK_FREQ=25,S_CLK_FREQ=20,DATA_BITS=64,CODE_ENDIAN=1)>.

Elaborating module <mips>.

Elaborating module <mips_core>.

Elaborating module <controller>.

Elaborating module <datapath>.

Elaborating module <regfile>.

Elaborating module <alu>.
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\mips.v" Line 41: Assignment to inst_ren ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\mips.v" Line 44: Assignment to mem_ren ignored, since the identifier is never used

Elaborating module <inst_rom>.
Reading initialization file \"inst_mem.hex\".

Elaborating module <data_ram>.
Reading initialization file \"data_mem.hex\".

Elaborating module <vga>.
WARNING:HDLCompiler:189 - "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v" Line 118: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v" Line 122: Assignment to vga_rdn ignored, since the identifier is never used

Elaborating module <vga_debug>.
WARNING:HDLCompiler:1499 - "\\mac\home\Desktop\Code\Arch\Framework\vga_debug.v" Line 21: Empty module <vga_debug> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips_top>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v".
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v" line 38: Output port <CLK_OUT1> of the instance <CLK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v" line 38: Output port <CLK_OUT2> of the instance <CLK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v" line 82: Output port <led_clr_n> of the instance <DISPLAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v" line 82: Output port <seg_clr_n> of the instance <DISPLAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\mips_top.v" line 116: Output port <rdn> of the instance <VGA> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <rst_count>.
    Found 1-bit register for signal <rst_all>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <mips_top> synthesized.

Synthesizing Unit <clk_diff>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\clk_diff.v".
    Summary:
	no macro.
Unit <clk_diff> synthesized.

Synthesizing Unit <my_clk_gen>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\my_clk_gen.v".
    Summary:
	no macro.
Unit <my_clk_gen> synthesized.

Synthesizing Unit <btn_scan>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\btn_scan.v".
        CLK_FREQ = 25
    Found 5-bit register for signal <btn_x>.
    Found 20-bit register for signal <result>.
    Found 18-bit register for signal <clk_count>.
    Found 18-bit adder for signal <clk_count[17]_GND_7_o_add_1_OUT> created at line 33.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <btn_x> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
Unit <btn_scan> synthesized.

Synthesizing Unit <display>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\display.v".
        CLK_FREQ = 25
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\display.v" line 86: Output port <busy> of the instance <P2S_LED> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\display.v" line 86: Output port <finish> of the instance <P2S_LED> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\display.v" line 103: Output port <busy> of the instance <P2S_SEG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\display.v" line 103: Output port <finish> of the instance <P2S_SEG> is unconnected or connected to loadless signal.
    Found 22-bit register for signal <clk_count>.
    Found 22-bit adder for signal <clk_count[21]_GND_8_o_add_19_OUT> created at line 121.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <display> synthesized.

Synthesizing Unit <parallel2serial_1>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\parallel2serial.v".
        P_CLK_FREQ = 25
        S_CLK_FREQ = 20
        DATA_BITS = 16
        CODE_ENDIAN = 1
    Found 4-bit register for signal <data_count>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <s_clr>.
    Found 17-bit register for signal <buff>.
    Found 1-bit register for signal <cycle_count>.
    Found 1-bit register for signal <s_clk>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <data_count[3]_GND_9_o_add_2_OUT> created at line 68.
    Found 1-bit adder for signal <cycle_count[0]_PWR_9_o_add_36_OUT<0>> created at line 140.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <parallel2serial_1> synthesized.

Synthesizing Unit <parallel2serial_2>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\parallel2serial.v".
        P_CLK_FREQ = 25
        S_CLK_FREQ = 20
        DATA_BITS = 64
        CODE_ENDIAN = 1
    Found 6-bit register for signal <data_count>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <s_clr>.
    Found 65-bit register for signal <buff>.
    Found 1-bit register for signal <cycle_count>.
    Found 1-bit register for signal <s_clk>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <data_count[5]_GND_10_o_add_2_OUT> created at line 68.
    Found 1-bit adder for signal <cycle_count[0]_PWR_10_o_add_36_OUT<0>> created at line 140.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <parallel2serial_2> synthesized.

Synthesizing Unit <mips>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\mips.v".
WARNING:Xst:647 - Input <interrupter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\mips.v" line 32: Output port <inst_ren> of the instance <MIPS_CORE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\mips.v" line 32: Output port <mem_ren> of the instance <MIPS_CORE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <mips_core>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\mips_core.v".
WARNING:Xst:647 - Input <debug_addr<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\mac\home\Desktop\Code\Arch\Framework\mips_core.v" line 46: Output port <unrecognized> of the instance <CONTROLLER> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mips_core> synthesized.

Synthesizing Unit <controller>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\controller.v".
WARNING:Xst:647 - Input <inst<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <debug_step_prev>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <controller> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\datapath.v".
WARNING:Xst:653 - Signal <inst_ren> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <inst_addr>.
    Found 32-bit register for signal <debug_data_signal>.
    Found 32-bit adder for signal <inst_addr_next> created at line 93.
    Found 5-bit 4-to-1 multiplexer for signal <regw_addr> created at line 119.
    Found 32-bit 4-to-1 multiplexer for signal <opb> created at line 152.
    Found 32-bit comparator equal for signal <rs_rt_equal> created at line 142
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <datapath> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\regfile.v".
    Found 32x32-bit dual-port RAM <Mram_regfile> for signal <regfile>.
    Summary:
	inferred   3 RAM(s).
	inferred   3 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <alu>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\alu.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_2_OUT> created at line 23.
    Found 32-bit adder for signal <a[31]_b[31]_add_0_OUT> created at line 20.
    Found 32-bit 7-to-1 multiplexer for signal <_n0037> created at line 11.
    Found 32-bit comparator greater for signal <b[31]_a[31]_LessThan_3_o> created at line 26
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <inst_rom>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\inst_rom.v".
        ADDR_WIDTH = 6
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'data', unconnected in block 'inst_rom', is tied to its initial value.
    Found 64x32-bit single-port Read Only RAM <Mram_data> for signal <data>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <inst_rom> synthesized.

Synthesizing Unit <data_ram>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\data_ram.v".
        ADDR_WIDTH = 5
    Found 32x32-bit single-port RAM <Mram_data> for signal <data>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <data_ram> synthesized.

Synthesizing Unit <vga>.
    Related source file is "\\mac\home\Desktop\Code\Arch\Framework\vga.v".
    Found 10-bit register for signal <v_count>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 4-bit register for signal <R>.
    Found 4-bit register for signal <G>.
    Found 4-bit register for signal <B>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit adder for signal <h_count[9]_GND_19_o_add_2_OUT> created at line 18.
    Found 10-bit adder for signal <v_count[9]_GND_19_o_add_8_OUT> created at line 30.
    Found 10-bit comparator greater for signal <n0000> created at line 15
    Found 10-bit comparator lessequal for signal <n0007> created at line 27
    Found 10-bit comparator greater for signal <h_sync> created at line 37
    Found 10-bit comparator greater for signal <v_sync> created at line 38
    Found 10-bit comparator greater for signal <GND_19_o_h_count[9]_LessThan_15_o> created at line 39
    Found 10-bit comparator greater for signal <h_count[9]_PWR_20_o_LessThan_16_o> created at line 40
    Found 10-bit comparator greater for signal <GND_19_o_v_count[9]_LessThan_17_o> created at line 41
    Found 10-bit comparator greater for signal <v_count[9]_PWR_20_o_LessThan_18_o> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x32-bit dual-port RAM                               : 3
 32x32-bit single-port RAM                             : 1
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 10
 1-bit adder                                           : 2
 10-bit adder                                          : 2
 18-bit adder                                          : 1
 22-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 32
 1-bit register                                        : 15
 10-bit register                                       : 2
 16-bit register                                       : 1
 17-bit register                                       : 1
 18-bit register                                       : 1
 20-bit register                                       : 1
 22-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 4
 5-bit register                                        : 1
 6-bit register                                        : 1
 65-bit register                                       : 1
# Comparators                                          : 10
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 5
 17-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 65-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <vga_debug.ngc>.
Loading core <vga_debug> for timing and area information for instance <VGA_DEBUG>.
INFO:Xst:1901 - Instance FONT_8X16/BRAM_PC_VGA_0 in unit FONT_8X16/BRAM_PC_VGA_0 of type RAMB16_S1 has been replaced by RAMB18E1
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_2> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_3> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_4> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_5> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_6> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_7> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_8> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_9> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_10> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_11> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_12> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_13> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_14> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_15> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_17> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_18> of sequential type is unconnected in block <BTN_SCAN>.

Synthesizing (advanced) Unit <btn_scan>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <btn_scan> synthesized (advanced).

Synthesizing (advanced) Unit <data_ram>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr<4:0>>     |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <data_ram> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <inst_rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr<5:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <inst_rom> synthesized (advanced).

Synthesizing (advanced) Unit <parallel2serial_1>.
The following registers are absorbed into counter <cycle_count_0>: 1 register on signal <cycle_count_0>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <parallel2serial_1> synthesized (advanced).

Synthesizing (advanced) Unit <parallel2serial_2>.
The following registers are absorbed into counter <cycle_count_0>: 1 register on signal <cycle_count_0>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <parallel2serial_2> synthesized (advanced).

Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regfile2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_w>        |          |
    |     diA            | connected to signal <data_w>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <debug_addr>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regfile> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_w>        |          |
    |     diA            | connected to signal <data_w>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <addr_a>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regfile1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr_w>        |          |
    |     diA            | connected to signal <data_w>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <addr_b>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x32-bit dual-port distributed RAM                   : 3
 32x32-bit single-port block RAM                       : 1
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Counters                                             : 8
 1-bit up counter                                      : 2
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
 22-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 212
 Flip-Flops                                            : 212
# Comparators                                          : 10
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 42
 1-bit 2-to-1 multiplexer                              : 1
 17-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
 65-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DISPLAY/P2S_LED/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DISPLAY/P2S_SEG/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
WARNING:Xst:1293 - FF/Latch <cycle_count_0> has a constant value of 0 in block <parallel2serial_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cycle_count_0> has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <clk_diff> ...

Optimizing unit <mips> ...

Optimizing unit <mips_core> ...

Optimizing unit <my_clk_gen> ...

Optimizing unit <mips_top> ...

Optimizing unit <btn_scan> ...

Optimizing unit <datapath> ...

Optimizing unit <alu> ...

Optimizing unit <regfile> ...

Optimizing unit <controller> ...

Optimizing unit <inst_rom> ...

Optimizing unit <data_ram> ...

Optimizing unit <display> ...

Optimizing unit <parallel2serial_1> ...
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd2> in Unit <parallel2serial_1> is equivalent to the following FF/Latch, which will be removed : <busy> 

Optimizing unit <parallel2serial_2> ...
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd2> in Unit <parallel2serial_2> is equivalent to the following FF/Latch, which will be removed : <busy> 

Optimizing unit <vga> ...
WARNING:Xst:1710 - FF/Latch <buff_0> (without init value) has a constant value of 0 in block <P2S_SEG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <buff_1> (without init value) has a constant value of 0 in block <P2S_SEG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <buff_2> (without init value) has a constant value of 0 in block <P2S_SEG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <buff_3> (without init value) has a constant value of 0 in block <P2S_SEG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <buff_4> (without init value) has a constant value of 0 in block <P2S_SEG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <buff_5> (without init value) has a constant value of 0 in block <P2S_SEG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_2> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_3> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_4> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_5> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_6> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_7> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_8> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_9> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_10> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_11> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_12> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_13> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_14> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_15> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_17> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_18> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <s_clr> of sequential type is unconnected in block <P2S_LED>.
WARNING:Xst:2677 - Node <finish> of sequential type is unconnected in block <P2S_LED>.
WARNING:Xst:2677 - Node <s_clr> of sequential type is unconnected in block <P2S_SEG>.
WARNING:Xst:2677 - Node <finish> of sequential type is unconnected in block <P2S_SEG>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 256
 Flip-Flops                                            : 256

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1441
#      GND                         : 10
#      INV                         : 31
#      LUT1                        : 85
#      LUT2                        : 48
#      LUT3                        : 194
#      LUT4                        : 113
#      LUT5                        : 181
#      LUT6                        : 492
#      MUXCY                       : 142
#      MUXF7                       : 11
#      VCC                         : 12
#      XORCY                       : 122
# FlipFlops/Latches                : 308
#      FD                          : 96
#      FDE                         : 90
#      FDR                         : 68
#      FDRE                        : 54
# RAMS                             : 30
#      RAM32M                      : 20
#      RAM32X1D                    : 8
#      RAMB18E1                    : 2
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 37
#      IBUF                        : 11
#      IBUFGDS                     : 1
#      OBUF                        : 25
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tfbg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             308  out of  407600     0%  
 Number of Slice LUTs:                 1240  out of  203800     0%  
    Number used as Logic:              1144  out of  203800     0%  
    Number used as Memory:               96  out of  64000     0%  
       Number used as RAM:               96

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1297
   Number with an unused Flip Flop:     989  out of   1297    76%  
   Number with an unused LUT:            57  out of   1297     4%  
   Number of fully used LUT-FF pairs:   251  out of   1297    19%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  36  out of    400     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+----------------------------------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)                                          | Load  |
------------------------------------+----------------------------------------------------------------+-------+
CLK_GEN/clkout3                     | BUFG                                                           | 104   |
CLK_GEN/clkout2                     | BUFG                                                           | 234   |
VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/N0| NONE(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/FONT_8X16/BRAM_PC_VGA_0)| 1     |
------------------------------------+----------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
Control Signal                                                                   | Buffer(FF name)                                                | Load  |
---------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/N0(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/XST_GND:G)| NONE(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/FONT_8X16/BRAM_PC_VGA_0)| 12    |
VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/N1(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/XST_VCC:P)| NONE(VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/FONT_8X16/BRAM_PC_VGA_0)| 8     |
MIPS/DATA_RAM/we_GND_18_o_AND_69_o(MIPS/DATA_RAM/we_GND_18_o_AND_69_o1:O)        | NONE(MIPS/DATA_RAM/Mram_data1)                                 | 2     |
---------------------------------------------------------------------------------+----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.593ns (Maximum Frequency: 79.409MHz)
   Minimum input arrival time before clock: 2.665ns
   Maximum output required time after clock: 0.711ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_GEN/clkout3'
  Clock period: 12.593ns (frequency: 79.409MHz)
  Total number of paths / destination ports: 172199161 / 432
-------------------------------------------------------------------------
Delay:               6.297ns (Levels of Logic = 28)
  Source:            MIPS/MIPS_CORE/DATAPATH/inst_addr_19 (FF)
  Destination:       MIPS/DATA_RAM/Mram_data1 (RAM)
  Source Clock:      CLK_GEN/clkout3 rising
  Destination Clock: CLK_GEN/clkout3 falling

  Data Path: MIPS/MIPS_CORE/DATAPATH/inst_addr_19 to MIPS/DATA_RAM/Mram_data1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.236   0.636  inst_addr_19 (inst_addr_19)
     end scope: 'MIPS/MIPS_CORE/DATAPATH:inst_addr<19>'
     end scope: 'MIPS/MIPS_CORE:inst_addr<19>'
     begin scope: 'MIPS/INST_ROM:addr<17>'
     LUT6:I0->O            5   0.043   0.626  GND_17_o_GND_17_o_not_equal_0_o4_1 (GND_17_o_GND_17_o_not_equal_0_o41)
     LUT5:I0->O           52   0.043   0.473  Mmux_dout181 (dout<25>)
     end scope: 'MIPS/INST_ROM:dout<25>'
     begin scope: 'MIPS/MIPS_CORE:inst_data<25>'
     begin scope: 'MIPS/MIPS_CORE/DATAPATH:inst_data<25>'
     begin scope: 'MIPS/MIPS_CORE/DATAPATH/REGFILE:addr_a<4>'
     RAM32M:ADDRA4->DOA0    1   0.299   0.350  Mram_regfile1 (addr_a[4]_read_port_4_OUT<0>)
     LUT6:I5->O            4   0.043   0.367  Mmux_data_a11 (data_a<0>)
     end scope: 'MIPS/MIPS_CORE/DATAPATH/REGFILE:data_a<0>'
     LUT3:I2->O            5   0.043   0.428  Mmux_opa11 (opa<0>)
     begin scope: 'MIPS/MIPS_CORE/DATAPATH/ALU:a<0>'
     LUT3:I1->O            1   0.043   0.000  Mmux__n00371_rs_lut<0> (Mmux__n00371_rs_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mmux__n00371_rs_cy<0> (Mmux__n00371_rs_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<1> (Mmux__n00371_rs_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<2> (Mmux__n00371_rs_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<3> (Mmux__n00371_rs_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<4> (Mmux__n00371_rs_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<5> (Mmux__n00371_rs_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<6> (Mmux__n00371_rs_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<7> (Mmux__n00371_rs_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<8> (Mmux__n00371_rs_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<9> (Mmux__n00371_rs_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<10> (Mmux__n00371_rs_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<11> (Mmux__n00371_rs_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<12> (Mmux__n00371_rs_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<13> (Mmux__n00371_rs_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<14> (Mmux__n00371_rs_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<15> (Mmux__n00371_rs_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<16> (Mmux__n00371_rs_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<17> (Mmux__n00371_rs_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  Mmux__n00371_rs_cy<18> (Mmux__n00371_rs_cy<18>)
     XORCY:CI->O           1   0.262   0.350  Mmux__n00371_rs_xor<19> (Mmux__n00371_split<13>)
     LUT6:I5->O            5   0.043   0.518  Mmux_result121 (result<19>)
     end scope: 'MIPS/MIPS_CORE/DATAPATH/ALU:result<19>'
     end scope: 'MIPS/MIPS_CORE/DATAPATH:mem_addr<19>'
     end scope: 'MIPS/MIPS_CORE:mem_addr<19>'
     begin scope: 'MIPS/DATA_RAM:addr<17>'
     LUT6:I3->O            1   0.043   0.522  GND_18_o_GND_18_o_equal_2_o<31>5_SW0 (N2)
     LUT6:I2->O            0   0.043   0.000  we_GND_18_o_AND_69_o1 (we_GND_18_o_AND_69_o)
     RAMB18E1:WEA0             0.404          Mram_data1
    ----------------------------------------
    Total                      6.297ns (2.026ns logic, 4.271ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_GEN/clkout2'
  Clock period: 4.793ns (frequency: 208.634MHz)
  Total number of paths / destination ports: 28495 / 477
-------------------------------------------------------------------------
Delay:               4.793ns (Levels of Logic = 9)
  Source:            VGA/h_count_4 (FF)
  Destination:       VGA_DEBUG/ascii_code_5 (FF)
  Source Clock:      CLK_GEN/clkout2 rising
  Destination Clock: CLK_GEN/clkout2 rising

  Data Path: VGA/h_count_4 to VGA_DEBUG/ascii_code_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            150   0.236   0.765  h_count_4 (h_count_4)
     end scope: 'VGA:h_count<4>'
     begin scope: 'VGA_DEBUG:h_count<4>'
     LUT6:I0->O            9   0.043   0.450  Msub_col_addr_cy<5>11 (Msub_col_addr_cy<5>)
     LUT5:I3->O           56   0.043   0.656  n0069<1>1 (n0069<1>)
     LUT6:I2->O            2   0.043   0.618  char_index_col[6]_PWR_1_o_mod_8/Mmux_o51 (char_index_in_page<4>)
     LUT6:I0->O           10   0.043   0.663  GND_1_o_char_index_in_page[4]_AND_4_o (GND_1_o_char_index_in_page[4]_AND_4_o)
     LUT6:I0->O            1   0.043   0.000  Mmux_GND_1_o_GND_1_o_mux_37_OUT62_F (N35)
     MUXF7:I0->O           1   0.176   0.405  Mmux_GND_1_o_GND_1_o_mux_37_OUT62 (Mmux_GND_1_o_GND_1_o_mux_37_OUT61)
     LUT2:I0->O            1   0.043   0.522  Mmux_GND_1_o_GND_1_o_mux_37_OUT63_SW0 (N25)
     LUT6:I2->O            1   0.043   0.000  Mmux_GND_1_o_GND_1_o_mux_37_OUT63 (GND_1_o_GND_1_o_mux_37_OUT<5>)
     FDE:D                    -0.000          ascii_code_5
    ----------------------------------------
    Total                      4.793ns (0.713ns logic, 4.080ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_GEN/clkout3'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              2.665ns (Levels of Logic = 9)
  Source:            SW<0> (PAD)
  Destination:       MIPS/DATA_RAM/Mram_data1 (RAM)
  Destination Clock: CLK_GEN/clkout3 falling

  Data Path: SW<0> to MIPS/DATA_RAM/Mram_data1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.355  SW_0_IBUF (SW_0_IBUF)
     begin scope: 'MIPS:debug_en'
     begin scope: 'MIPS/MIPS_CORE:debug_en'
     begin scope: 'MIPS/MIPS_CORE/CONTROLLER:debug_en'
     LUT4:I3->O           36   0.043   0.626  Mmux_cpu_en11 (cpu_en)
     end scope: 'MIPS/MIPS_CORE/CONTROLLER:cpu_en'
     begin scope: 'MIPS/MIPS_CORE/DATAPATH:cpu_en'
     LUT3:I0->O            1   0.043   0.613  mem_wen1 (mem_wen)
     end scope: 'MIPS/MIPS_CORE/DATAPATH:mem_wen'
     end scope: 'MIPS/MIPS_CORE:mem_wen'
     begin scope: 'MIPS/DATA_RAM:we'
     LUT6:I0->O            1   0.043   0.495  we_GND_18_o_AND_69_o1_SW0 (N4)
     LUT6:I3->O            0   0.043   0.000  we_GND_18_o_AND_69_o1 (we_GND_18_o_AND_69_o)
     RAMB18E1:WEA0             0.404          Mram_data1
    ----------------------------------------
    Total                      2.665ns (0.576ns logic, 2.089ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_GEN/clkout2'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.438ns (Levels of Logic = 5)
  Source:            SW<0> (PAD)
  Destination:       DISPLAY/P2S_LED/buff_0 (FF)
  Destination Clock: CLK_GEN/clkout2 rising

  Data Path: SW<0> to DISPLAY/P2S_LED/buff_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.344  SW_0_IBUF (SW_0_IBUF)
     INV:I->O              1   0.054   0.339  btn_step_inv_3_OUT<0>1_INV_0 (btn_step_inv_3_OUT<0>)
     begin scope: 'DISPLAY:led<0>'
     INV:I->O              1   0.054   0.603  led[15]_inv_16_OUT<0>1_INV_0 (led[15]_inv_16_OUT<0>)
     begin scope: 'DISPLAY/P2S_LED:data<0>'
     LUT5:I0->O            1   0.043   0.000  Mmux__n011018 (_n0110<0>)
     FDE:D                    -0.000          buff_0
    ----------------------------------------
    Total                      1.438ns (0.151ns logic, 1.287ns route)
                                       (10.5% logic, 89.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_GEN/clkout2'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              0.711ns (Levels of Logic = 2)
  Source:            DISPLAY/P2S_SEG/s_clk (FF)
  Destination:       SEGLED_CLK (PAD)
  Source Clock:      CLK_GEN/clkout2 rising

  Data Path: DISPLAY/P2S_SEG/s_clk to SEGLED_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            65   0.236   0.475  s_clk (s_clk)
     end scope: 'DISPLAY/P2S_SEG:s_clk'
     end scope: 'DISPLAY:seg_clk'
     OBUF:I->O                 0.000          SEGLED_CLK_OBUF (SEGLED_CLK)
    ----------------------------------------
    Total                      0.711ns (0.236ns logic, 0.475ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 3)
  Source:            CLK_200M_P (PAD)
  Destination:       CLK_GEN/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: CLK_200M_P to CLK_GEN/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'CLK_DIFF:clk200P'
     IBUFGDS:I->O          0   0.000   0.000  IBUFGDS_inst (clk200MHz)
     end scope: 'CLK_DIFF:clk200MHz'
     begin scope: 'CLK_GEN:clkin1'
    MMCME2_ADV:CLKIN1          0.000          mmcm_adv_inst
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_GEN/clkout2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_GEN/clkout2|    4.793|         |         |         |
CLK_GEN/clkout3|    3.072|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_GEN/clkout3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_GEN/clkout2|    3.743|         |    3.058|         |
CLK_GEN/clkout3|    8.478|    3.703|    6.297|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.83 secs
 
--> 

Total memory usage is 427600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   76 (   0 filtered)
Number of infos    :   22 (   0 filtered)

