DECL|BIT0|macro|BIT0
DECL|BIT1|macro|BIT1
DECL|BIT2|macro|BIT2
DECL|BIT3|macro|BIT3
DECL|I2C_MAP_CTRL|macro|I2C_MAP_CTRL
DECL|PM1_LR_GPIO_A|macro|PM1_LR_GPIO_A
DECL|PM1_LR_SPI_S|macro|PM1_LR_SPI_S
DECL|PM1_MASK|macro|PM1_MASK
DECL|PM1_OFFSET|macro|PM1_OFFSET
DECL|PM1_UR_GPIO_C|macro|PM1_UR_GPIO_C
DECL|PM1_UR_UART_0|macro|PM1_UR_UART_0
DECL|PM2_GPIO_AC|macro|PM2_GPIO_AC
DECL|PM2_I2C_HRI|macro|PM2_I2C_HRI
DECL|PM2_MASK|macro|PM2_MASK
DECL|PM2_OFFSET|macro|PM2_OFFSET
DECL|PM3_GPIO_AC|macro|PM3_GPIO_AC
DECL|PM3_I2C_GPIO_D|macro|PM3_I2C_GPIO_D
DECL|PM3_MASK|macro|PM3_MASK
DECL|PM3_OFFSET|macro|PM3_OFFSET
DECL|PM4_GPIO_AC|macro|PM4_GPIO_AC
DECL|PM4_I2C_GPIO_D|macro|PM4_I2C_GPIO_D
DECL|PM4_MASK|macro|PM4_MASK
DECL|PM4_OFFSET|macro|PM4_OFFSET
DECL|PM5_LR_GPIO_A|macro|PM5_LR_GPIO_A
DECL|PM5_LR_SPI_M2|macro|PM5_LR_SPI_M2
DECL|PM5_MASK|macro|PM5_MASK
DECL|PM5_OFFSET|macro|PM5_OFFSET
DECL|PM5_UR_GPIO_C|macro|PM5_UR_GPIO_C
DECL|PM5_UR_SPI_M1|macro|PM5_UR_SPI_M1
DECL|PM6_LR_CSS_STAT|macro|PM6_LR_CSS_STAT
DECL|PM6_LR_GPIO_A|macro|PM6_LR_GPIO_A
DECL|PM6_MASK|macro|PM6_MASK
DECL|PM6_OFFSET|macro|PM6_OFFSET
DECL|PM6_UR_GPIO_C|macro|PM6_UR_GPIO_C
DECL|PM6_UR_SPI_M0|macro|PM6_UR_SPI_M0
DECL|PM7_MASK|macro|PM7_MASK
DECL|PM7_OFFSET|macro|PM7_OFFSET
DECL|PMODMUX_BASE_ADDR|macro|PMODMUX_BASE_ADDR
DECL|PMOD_MUX_CTRL_DEFAULT|macro|PMOD_MUX_CTRL_DEFAULT
DECL|PMOD_MUX_CTRL|macro|PMOD_MUX_CTRL
DECL|SPI_MAP_CTRL_DEFAULT|macro|SPI_MAP_CTRL_DEFAULT
DECL|SPI_MAP_CTRL|macro|SPI_MAP_CTRL
DECL|SPI_MAP_LOOPBACK|macro|SPI_MAP_LOOPBACK
DECL|SPI_MAP_NORMAL|macro|SPI_MAP_NORMAL
DECL|UART_MAP_CTRL_DEFAULT|macro|UART_MAP_CTRL_DEFAULT
DECL|UART_MAP_CTRL|macro|UART_MAP_CTRL
DECL|UART_MAP_TYPE3|macro|UART_MAP_TYPE3
DECL|UART_MAP_TYPE4|macro|UART_MAP_TYPE4
DECL|pmod_mux_init|function|static int pmod_mux_init(struct device *device)
