// Seed: 3248410951
module module_0 (
    input tri id_0,
    output wand id_1,
    input wand id_2,
    input wor id_3,
    output wor id_4,
    output tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wire id_8,
    output uwire id_9,
    output tri0 id_10,
    output supply1 id_11,
    input wand id_12,
    output wand id_13,
    output supply0 id_14,
    input tri1 id_15,
    output wire id_16,
    input wor id_17,
    input tri0 id_18,
    input wand id_19,
    input tri1 id_20,
    input tri id_21,
    output uwire id_22,
    input wand id_23,
    output uwire id_24
);
  wire id_26;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  logic [7:0] id_3 = id_3[1 : 1];
  module_0(
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
