# INF4170-TP2

This project reproduces the behaviour of a MIPS processor cache. It takes a series of operations as input and print the resulting cache state as output. It support fully-mapped cache and associative cache.
