Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 13 11:05:47 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file impl_top_control_sets_placed.rpt
| Design       : impl_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    93 |
|    Minimum number of control sets                        |    93 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    93 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |            1599 |          522 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             813 |          300 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                          Enable Signal                         |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | clear__1                                                       |                                                     |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG | output_controller/fill[4]_i_1_n_0                              |                                                     |                2 |              5 |         2.50 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[27].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/do_push[31]_31                                        |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[18].buff_port/E[0]                           |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[17].buff_port/E[0]                           |                                                     |                4 |              8 |         2.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[16].buff_port/E[0]                           |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[28].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[29].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[30].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[5].buff_port/E[0]                            |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[4].buff_port/E[0]                            |                                                     |                4 |              8 |         2.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[6].buff_port/E[0]                            |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[7].buff_port/E[0]                            |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[8].buff_port/E[0]                            |                                                     |                4 |              8 |         2.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[9].buff_port/E[0]                            |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[10].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[3].buff_port/E[0]                            |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[0].buff_port/E[0]                            |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[1].buff_port/E[0]                            |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[2].buff_port/E[0]                            |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[15].buff_port/E[0]                           |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[14].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[13].buff_port/E[0]                           |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[12].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[21].buff_port/E[0]                           |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[22].buff_port/E[0]                           |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[23].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[24].buff_port/E[0]                           |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[25].buff_port/E[0]                           |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[26].buff_port/E[0]                           |                                                     |                3 |              8 |         2.67 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[19].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[20].buff_port/E[0]                           |                                                     |                1 |              8 |         8.00 |
|  i_clk_IBUF_BUFG | out_buff/port_gen[11].buff_port/E[0]                           |                                                     |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG |                                                                | uart/baude                                          |                3 |             10 |         3.33 |
|  i_clk_IBUF_BUFG | uart/baude                                                     |                                                     |                4 |             15 |         3.75 |
|  i_clk_IBUF_BUFG |                                                                | clear__1                                            |                7 |             27 |         3.86 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[3].mult/o_result[val][31]_i_2_n_0            | mult_core/mul_gen[3].mult/o_result[val][31]_i_1_n_0 |                6 |             32 |         5.33 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[3].mult/x[31]_i_1_n_0                        | mult_core/mul_gen[3].mult/y[31]_i_1__1_n_0          |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[3].mult/y[31]_i_2__0_n_0                     | mult_core/mul_gen[3].mult/y[31]_i_1__1_n_0          |               16 |             32 |         2.00 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[2].mult/y[31]_i_2__1_n_0                     | mult_core/mul_gen[2].mult/y[31]_i_1__0_n_0          |               15 |             32 |         2.13 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[2].mult/z                                    |                                                     |               15 |             32 |         2.13 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[2].mult/o_result[val][31]_i_2__0_n_0         | mult_core/mul_gen[2].mult/o_result[val][31]_i_1_n_0 |                6 |             32 |         5.33 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[2].mult/x[31]_i_1__0_n_0                     | mult_core/mul_gen[2].mult/y[31]_i_1__0_n_0          |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[1].mult/y[31]_i_2__2_n_0                     | mult_core/mul_gen[1].mult/y[31]_i_1_n_0             |               18 |             32 |         1.78 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[1].mult/z                                    |                                                     |               18 |             32 |         1.78 |
|  i_clk_IBUF_BUFG | output_controller/page[2][31]_i_1_n_0                          |                                                     |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[0].mult/CEA2                                 | mult_core/mul_gen[0].mult/RSTA                      |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[1].mult/x[31]_i_1__1_n_0                     | mult_core/mul_gen[1].mult/y[31]_i_1_n_0             |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[3].mult/z                                    |                                                     |               16 |             32 |         2.00 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[1].mult/o_result[val][31]_i_2__1_n_0         | mult_core/mul_gen[1].mult/o_result[val][31]_i_1_n_0 |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | output_controller/page[14][31]_i_1_n_0                         |                                                     |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | output_controller/page[3][31]_i_1_n_0                          |                                                     |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | output_controller/page[16][31]_i_1_n_0                         |                                                     |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | output_controller/page[15][31]_i_1_n_0                         |                                                     |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | output_controller/page[5][31]_i_1_n_0                          |                                                     |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | output_controller/page                                         |                                                     |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | output_controller/page[0][31]_i_1_n_0                          |                                                     |                7 |             32 |         4.57 |
|  i_clk_IBUF_BUFG | output_controller/page[4][31]_i_1_n_0                          |                                                     |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | output_controller/page[8][31]_i_1_n_0                          |                                                     |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | output_controller/page[9][31]_i_1_n_0                          |                                                     |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | output_controller/page[28][31]_i_1_n_0                         |                                                     |               14 |             32 |         2.29 |
|  i_clk_IBUF_BUFG | output_controller/page[21][31]_i_1_n_0                         |                                                     |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[0].mult/z                                    | mult_core/mul_gen[0].mult/RSTA                      |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | output_controller/page[6][31]_i_1_n_0                          |                                                     |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | output_controller/page[1][31]_i_1_n_0                          |                                                     |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | output_controller/page[20][31]_i_1_n_0                         |                                                     |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | output_controller/page[10][31]_i_1_n_0                         |                                                     |               12 |             32 |         2.67 |
|  i_clk_IBUF_BUFG | output_controller/page[13][31]_i_1_n_0                         |                                                     |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | output_controller/page[17][31]_i_1_n_0                         |                                                     |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | output_controller/page[18][31]_i_1_n_0                         |                                                     |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | output_controller/page[22][31]_i_1_n_0                         |                                                     |               12 |             32 |         2.67 |
|  i_clk_IBUF_BUFG | output_controller/page[26][31]_i_1_n_0                         |                                                     |               13 |             32 |         2.46 |
|  i_clk_IBUF_BUFG | output_controller/page[24][31]_i_1_n_0                         |                                                     |               12 |             32 |         2.67 |
|  i_clk_IBUF_BUFG | output_controller/page[12][31]_i_1_n_0                         |                                                     |               16 |             32 |         2.00 |
|  i_clk_IBUF_BUFG | output_controller/page[11][31]_i_1_n_0                         |                                                     |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | output_controller/page[7][31]_i_1_n_0                          |                                                     |               12 |             32 |         2.67 |
|  i_clk_IBUF_BUFG | output_controller/page[25][31]_i_1_n_0                         |                                                     |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG | output_controller/page[19][31]_i_1_n_0                         |                                                     |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | output_controller/page[23][31]_i_1_n_0                         |                                                     |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | output_controller/page[27][31]_i_1_n_0                         |                                                     |               11 |             32 |         2.91 |
|  i_clk_IBUF_BUFG | output_controller/page[30][31]_i_1_n_0                         |                                                     |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[0].mult/o_res_ready                          | mult_core/mul_gen[0].mult/o_result[val][31]_i_1_n_0 |                6 |             32 |         5.33 |
|  i_clk_IBUF_BUFG | mult_core/mul_gen[0].mult/CEC                                  | mult_core/mul_gen[0].mult/RSTA                      |               13 |             32 |         2.46 |
|  i_clk_IBUF_BUFG | output_controller/page[29][31]_i_1_n_0                         |                                                     |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG | acc_buff/add_core/add_gen[2].add_unit/o_res[is_end]_i_1__0_n_0 |                                                     |               10 |             37 |         3.70 |
|  i_clk_IBUF_BUFG | acc_buff/add_core/add_gen[0].add_unit/o_mismatch               |                                                     |               11 |             37 |         3.36 |
|  i_clk_IBUF_BUFG | mult_core/idxr/gamma_z[31]_i_1_n_0                             | mult_core/idxr/gamma_x0                             |               16 |             64 |         4.00 |
|  i_clk_IBUF_BUFG | mult_core/idxr/vals                                            | mult_core/idxr/gamma_x0                             |               16 |             64 |         4.00 |
|  i_clk_IBUF_BUFG | mult_core/idxr/gamma_y[31]_i_1_n_0                             | mult_core/idxr/gamma_x0                             |               24 |             96 |         4.00 |
|  i_clk_IBUF_BUFG |                                                                |                                                     |               51 |            107 |         2.10 |
|  i_clk_IBUF_BUFG | mult_core/idxr/o_vals                                          |                                                     |               35 |            128 |         3.66 |
|  i_clk_IBUF_BUFG | acc_buff/add_core/add_gen[0].add_unit/count_reg[1]             | acc_buff/seg_gen[3].acc_seg/SR[0]                   |              114 |            173 |         1.52 |
+------------------+----------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


