

================================================================
== Vivado HLS Report for 'queue'
================================================================
* Date:           Mon Nov 30 20:00:47 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_Midterm_PriorityQueue
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+-----+-----+-----+-----+---------+
        |                |       |  Latency  |  Interval | Pipeline|
        |    Instance    | Module| min | max | min | max |   Type  |
        +----------------+-------+-----+-----+-----+-----+---------+
        |grp_push_fu_87  |push   |    ?|    ?|    ?|    ?|   none  |
        |grp_pop_fu_104  |pop    |    ?|    ?|    ?|    ?|   none  |
        +----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     83|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|   27000|  32264|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    552|
|Register         |        -|      -|     214|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|   27214|  32899|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|      25|     61|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------+-------+---------+-------+-------+-------+
    |    Instance    | Module| BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------+-------+---------+-------+-------+-------+
    |grp_pop_fu_104  |pop    |        0|      0|  13491|  13976|
    |grp_push_fu_87  |push   |        0|      0|  13509|  18288|
    +----------------+-------+---------+-------+-------+-------+
    |Total           |       |        0|      0|  27000|  32264|
    +----------------+-------+---------+-------+-------+-------+

    * Memory: 
    +----------------------+--------------------------+---------+------+-----+------+-------------+
    |        Memory        |          Module          | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------+---------+------+-----+------+-------------+
    |queueData_priority_U  |queue_queueData_priority  |        1|   400|   32|     1|        12800|
    |queueData_data_U      |queue_queueData_priority  |        1|   400|   32|     1|        12800|
    |tempData_priority_U   |queue_queueData_priority  |        1|   400|   32|     1|        12800|
    |tempData_data_U       |queue_queueData_priority  |        1|   400|   32|     1|        12800|
    +----------------------+--------------------------+---------+------+-----+------+-------------+
    |Total                 |                          |        4|  1600|  128|     4|        51200|
    +----------------------+--------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_212   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_214   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_221   |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_137_p2    |   icmp   |      0|  0|  40|          32|           8|
    |tmp_s_fu_131_p2  |   icmp   |      0|  0|  40|          32|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  83|          67|          12|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_return_0                      |  32|          2|   32|         64|
    |ap_return_1                      |  32|          2|   32|         64|
    |outData_data_2_phi_fu_74_p8      |  32|          3|   32|         96|
    |outData_data_2_reg_70            |  32|          3|   32|         96|
    |outData_priority_2_phi_fu_58_p8  |  32|          3|   32|         96|
    |outData_priority_2_reg_54        |  32|          3|   32|         96|
    |queueData_data_address0          |   9|          3|    9|         27|
    |queueData_data_address1          |   9|          3|    9|         27|
    |queueData_data_d0                |  32|          3|   32|         96|
    |queueData_data_d1                |  32|          3|   32|         96|
    |queueData_priority_address0      |   9|          3|    9|         27|
    |queueData_priority_address1      |   9|          3|    9|         27|
    |queueData_priority_d0            |  32|          3|   32|         96|
    |queueData_priority_d1            |  32|          3|   32|         96|
    |size                             |  32|          2|   32|         64|
    |tempData_data_address0           |   9|          3|    9|         27|
    |tempData_data_address1           |   9|          3|    9|         27|
    |tempData_data_d0                 |  32|          3|   32|         96|
    |tempData_data_d1                 |  32|          3|   32|         96|
    |tempData_priority_address0       |   9|          3|    9|         27|
    |tempData_priority_address1       |   9|          3|    9|         27|
    |tempData_priority_d0             |  32|          3|   32|         96|
    |tempData_priority_d1             |  32|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 552|         66|  552|       1560|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_return_0_preg                      |  32|   0|   32|          0|
    |ap_return_1_preg                      |  32|   0|   32|          0|
    |grp_pop_fu_104_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_push_fu_87_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |inData_data_cast_reg_195              |   8|   0|   32|         24|
    |inData_priority_cast_reg_200          |   9|   0|   32|         23|
    |outData_data_2_reg_70                 |  32|   0|   32|          0|
    |outData_priority_2_reg_54             |  32|   0|   32|          0|
    |size                                  |  32|   0|   32|          0|
    |size_load_reg_205                     |  32|   0|   32|          0|
    |tmp_reg_215                           |   1|   0|    1|          0|
    |tmp_s_reg_211                         |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 214|   0|  261|         47|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      queue      | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      queue      | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      queue      | return value |
|ap_done          | out |    1| ap_ctrl_hs |      queue      | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      queue      | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      queue      | return value |
|ap_return_0      | out |   32| ap_ctrl_hs |      queue      | return value |
|ap_return_1      | out |   32| ap_ctrl_hs |      queue      | return value |
|isPush           |  in |    1|   ap_none  |      isPush     |    scalar    |
|inData_priority  |  in |    9|   ap_none  | inData_priority |    scalar    |
|inData_data      |  in |    8|   ap_none  |   inData_data   |    scalar    |
+-----------------+-----+-----+------------+-----------------+--------------+

