s1(09Jul2018:09:26:23):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+../src/ +incdir+../include/ +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s2(09Jul2018:09:27:19):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+../ +incdir+../include/ +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s3(09Jul2018:09:30:12):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+~/research/lpAccel/src +incdir+~/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s4(09Jul2018:09:32:25):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s5(09Jul2018:09:36:01):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s6(09Jul2018:09:51:47):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s7(09Jul2018:09:51:58):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s8(09Jul2018:09:58:03):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s9(09Jul2018:09:59:15):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s10(09Jul2018:10:27:10):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s11(09Jul2018:10:27:13):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s12(09Jul2018:10:27:44):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s13(09Jul2018:10:29:34):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s14(09Jul2018:10:31:31):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
s15(09Jul2018:10:33:09):  irun +access+rw -loadvpi /opt/nicotb/lib/cpp/nicotb.so:VpiBoot -y /opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver +libext+.v +incdir+/home/enhoshen/research/lpAccel/src +incdir+/home/enhoshen/research/lpAccel/include +incdir+/opt/CAD/synopsys/synthesis/2017.09/dw/sim_ver /opt/nicotb/lib/verilog/Utils.sv FIFORAM_test.sv 
