{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621089812030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621089812046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 00:43:31 2021 " "Processing started: Sun May 16 00:43:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621089812046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089812046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S11 -c S11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off S11 -c S11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089812046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621089812491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621089812491 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(41) " "Verilog HDL Declaration warning at ROM.v(41): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/ROM.v" 41 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621089820187 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(56) " "Verilog HDL Declaration warning at ROM.v(56): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/ROM.v" 56 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621089820203 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(62) " "Verilog HDL Declaration warning at ROM.v(62): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/ROM.v" 62 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621089820203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncROM " "Found entity 1: AsyncROM" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/ROM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089820203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer " "Found entity 1: MyComputer" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089820203 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.v(92) " "Verilog HDL information at CPU.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/CPU.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621089820219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/CPU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089820219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmod.v 7 7 " "Found 7 design units, including 7 entities, in source file auxmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synchroniser " "Found entity 1: Synchroniser" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820234 ""} { "Info" "ISGN_ENTITY_NAME" "2 Debounce " "Found entity 2: Debounce" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820234 ""} { "Info" "ISGN_ENTITY_NAME" "3 Disp2cNum " "Found entity 3: Disp2cNum" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820234 ""} { "Info" "ISGN_ENTITY_NAME" "4 DispDec " "Found entity 4: DispDec" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820234 ""} { "Info" "ISGN_ENTITY_NAME" "5 DispHex " "Found entity 5: DispHex" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820234 ""} { "Info" "ISGN_ENTITY_NAME" "6 SSeg " "Found entity 6: SSeg" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820234 ""} { "Info" "ISGN_ENTITY_NAME" "7 DetectFallingEdge " "Found entity 7: DetectFallingEdge" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089820234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089820234 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset MyComputer.v(52) " "Verilog HDL Implicit Net warning at MyComputer.v(52): created implicit net for \"Reset\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089820234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer " "Elaborating entity \"MyComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621089820312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:db " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:db\"" {  } { { "MyComputer.v" "db" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089820312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser Debounce:db\|Synchroniser:sync " "Elaborating entity \"Synchroniser\" for hierarchy \"Debounce:db\|Synchroniser:sync\"" {  } { { "AuxMod.v" "sync" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089820328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "MyComputer.v" "cpu" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089820328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CPU.v(31) " "Verilog HDL assignment warning at CPU.v(31): truncated value with size 32 to match size of target (24)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/CPU.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621089820328 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(177) " "Verilog HDL Case Statement information at CPU.v(177): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/CPU.v" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621089820328 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(99) " "Verilog HDL Case Statement information at CPU.v(99): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/CPU.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621089820328 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(189) " "Verilog HDL Case Statement information at CPU.v(189): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/CPU.v" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621089820328 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(96) " "Verilog HDL Case Statement information at CPU.v(96): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/CPU.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621089820328 "|MyComputer|CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncROM CPU:cpu\|AsyncROM:Pmem " "Elaborating entity \"AsyncROM\" for hierarchy \"CPU:cpu\|AsyncROM:Pmem\"" {  } { { "CPU.v" "Pmem" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/CPU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089820422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp2cNum Disp2cNum:dnum " "Elaborating entity \"Disp2cNum\" for hierarchy \"Disp2cNum:dnum\"" {  } { { "MyComputer.v" "dnum" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089820437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispDec Disp2cNum:dnum\|DispDec:dd0 " "Elaborating entity \"DispDec\" for hierarchy \"Disp2cNum:dnum\|DispDec:dd0\"" {  } { { "AuxMod.v" "dd0" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089820437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AuxMod.v(53) " "Verilog HDL assignment warning at AuxMod.v(53): truncated value with size 32 to match size of target (4)" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621089820437 "|MyComputer|Disp2cNum:dnum|DispDec:dd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AuxMod.v(57) " "Verilog HDL assignment warning at AuxMod.v(57): truncated value with size 32 to match size of target (8)" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621089820437 "|MyComputer|Disp2cNum:dnum|DispDec:dd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSeg Disp2cNum:dnum\|DispDec:dd0\|SSeg:converter " "Elaborating entity \"SSeg\" for hierarchy \"Disp2cNum:dnum\|DispDec:dd0\|SSeg:converter\"" {  } { { "AuxMod.v" "converter" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089820437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispHex DispHex:dh " "Elaborating entity \"DispHex\" for hierarchy \"DispHex:dh\"" {  } { { "MyComputer.v" "dh" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089820453 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd0\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089821001 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd0\|Div0\"" {  } { { "AuxMod.v" "Div0" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089821001 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd1\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089821001 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd1\|Div0\"" {  } { { "AuxMod.v" "Div0" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089821001 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd2\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089821001 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621089821001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0\"" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089821072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0 " "Instantiated megafunction \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621089821072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621089821072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621089821072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621089821072 ""}  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621089821072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089821135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089821135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089821166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089821166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089821197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089821197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0\"" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089821213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0 " "Instantiated megafunction \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621089821213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621089821213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621089821213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621089821213 ""}  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/AuxMod.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621089821213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621089821260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089821260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621089821706 "|MyComputer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621089821706 "|MyComputer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621089821706 "|MyComputer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621089821706 "|MyComputer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621089821706 "|MyComputer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621089821706 "|MyComputer|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621089821706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621089821769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621089822120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/output_files/S11.map.smsg " "Generated suppressed messages file C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/output_files/S11.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089822151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621089822276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621089822276 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/MyTestComputer/Stage11/MyComputer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621089822339 "|MyComputer|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621089822339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "629 " "Implemented 629 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621089822339 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621089822339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "562 " "Implemented 562 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621089822339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621089822339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621089822354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 00:43:42 2021 " "Processing ended: Sun May 16 00:43:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621089822354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621089822354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621089822354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621089822354 ""}
