###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi11.engin.umich.edu)
#  Generated on:      Sun Apr  2 18:51:16 2023
#  Design:            Main_controller
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin clk_r_REG26_S1/CK 
Endpoint:   clk_r_REG26_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG26_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.274
  Slack Time                    0.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG26_S1 | CK ^        |           |       |   0.004 |   -0.173 | 
     | clk_r_REG26_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.160 |   0.165 |   -0.013 | 
     | U472           | A1 ^ -> Y ^ | AO22X1TR  | 0.110 |   0.274 |    0.097 | 
     | clk_r_REG26_S1 | D ^         | DFFHQX4TR | 0.000 |   0.274 |    0.097 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[5] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG30_S2/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.185
  Slack Time                    0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                |                     |           |       |  Time   |   Time   | 
     |----------------+---------------------+-----------+-------+---------+----------| 
     | clk_r_REG30_S2 | CK ^                |           |       |   0.006 |   -0.179 | 
     | clk_r_REG30_S2 | CK ^ -> Q v         | DFFHQX4TR | 0.177 |   0.184 |   -0.001 | 
     |                | SRAM_in_A_addr[5] v |           | 0.001 |   0.185 |    0.000 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin clk_r_REG70_S2/CK 
Endpoint:   clk_r_REG70_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG70_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.298
  Slack Time                    0.206
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG70_S2 | CK ^        |           |       |  -0.000 |   -0.206 | 
     | clk_r_REG70_S2 | CK ^ -> Q ^ | DFFHQX4TR | 0.170 |   0.170 |   -0.036 | 
     | U475           | B1 ^ -> Y ^ | AO22X1TR  | 0.127 |   0.298 |    0.092 | 
     | clk_r_REG70_S2 | D ^         | DFFHQX4TR | 0.000 |   0.298 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[0] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S5/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.209
  Slack Time                    0.209
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                |                     |           |       |  Time   |   Time   | 
     |----------------+---------------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S5 | CK ^                |           |       |   0.007 |   -0.202 | 
     | clk_r_REG54_S5 | CK ^ -> Q v         | DFFHQX2TR | 0.201 |   0.208 |   -0.001 | 
     |                | SRAM_in_B_addr[0] v |           | 0.001 |   0.209 |    0.000 | 
     +-------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin clk_r_REG72_S1/CK 
Endpoint:   clk_r_REG72_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG72_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.315
  Slack Time                    0.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG72_S1 | CK ^        |           |       |   0.004 |   -0.213 | 
     | clk_r_REG72_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.186 |   0.190 |   -0.027 | 
     | U442           | B1 ^ -> Y ^ | AO22X1TR  | 0.125 |   0.315 |    0.098 | 
     | clk_r_REG72_S1 | D ^         | DFFHQX4TR | 0.000 |   0.315 |    0.098 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin clk_r_REG0_S1/CK 
Endpoint:   clk_r_REG0_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.298
  Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.182
     +--------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell   | Delay | Arrival | Required | 
     |               |            |          |       |  Time   |   Time   | 
     |---------------+------------+----------+-------+---------+----------| 
     |               | reset v    |          |       |   0.182 |   -0.040 | 
     | U806          | B v -> Y ^ | NOR2X1TR | 0.116 |   0.298 |    0.076 | 
     | clk_r_REG0_S1 | D ^        | DFFQX1TR | 0.000 |   0.298 |    0.076 | 
     +--------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin clk_r_REG30_S2/CK 
Endpoint:   clk_r_REG30_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG30_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.341
  Slack Time                    0.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG30_S2 | CK ^        |           |       |   0.006 |   -0.235 | 
     | clk_r_REG30_S2 | CK ^ -> Q ^ | DFFHQX4TR | 0.212 |   0.218 |   -0.024 | 
     | U736           | A1 ^ -> Y ^ | AO21X1TR  | 0.123 |   0.341 |    0.100 | 
     | clk_r_REG30_S2 | D ^         | DFFHQX4TR | 0.000 |   0.341 |    0.100 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin clk_r_REG63_S1/CK 
Endpoint:   clk_r_REG63_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.018
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.324
  Slack Time                    0.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG63_S1 | CK ^        |           |       |   0.000 |   -0.242 | 
     | clk_r_REG63_S1 | CK ^ -> Q ^ | DFFHQX2TR | 0.221 |   0.221 |   -0.021 | 
     | U769           | A1 ^ -> Y ^ | AO22X2TR  | 0.103 |   0.324 |    0.082 | 
     | clk_r_REG63_S1 | D ^         | DFFHQX2TR | 0.000 |   0.324 |    0.082 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin clk_r_REG33_S1/CK 
Endpoint:   clk_r_REG33_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG33_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.001
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.324
  Slack Time                    0.246
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG33_S1 | CK ^        |           |       |  -0.001 |   -0.247 | 
     | clk_r_REG33_S1 | CK ^ -> Q ^ | DFFHQX2TR | 0.213 |   0.212 |   -0.034 | 
     | U732           | A0 ^ -> Y v | AOI21X1TR | 0.060 |   0.272 |    0.026 | 
     | U733           | B0 v -> Y ^ | OAI21X1TR | 0.052 |   0.324 |    0.078 | 
     | clk_r_REG33_S1 | D ^         | DFFHQX2TR | 0.000 |   0.324 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin clk_r_REG32_S1/CK 
Endpoint:   clk_r_REG32_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG32_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.330
  Slack Time                    0.247
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG32_S1 | CK ^        |           |       |   0.003 |   -0.243 | 
     | clk_r_REG32_S1 | CK ^ -> Q ^ | DFFHQX2TR | 0.212 |   0.215 |   -0.031 | 
     | U444           | A0 ^ -> Y v | AOI21X1TR | 0.060 |   0.276 |    0.029 | 
     | U366           | B0 v -> Y ^ | OAI21X1TR | 0.054 |   0.330 |    0.083 | 
     | clk_r_REG32_S1 | D ^         | DFFHQX2TR | 0.000 |   0.330 |    0.083 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin clk_r_REG21_S1/CK 
Endpoint:   clk_r_REG21_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG21_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.330
  Slack Time                    0.250
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG21_S1 | CK ^        |           |       |   0.000 |   -0.250 | 
     | clk_r_REG21_S1 | CK ^ -> Q ^ | DFFHQX2TR | 0.212 |   0.213 |   -0.038 | 
     | U458           | A1 ^ -> Y ^ | AO22X1TR  | 0.117 |   0.330 |    0.080 | 
     | clk_r_REG21_S1 | D ^         | DFFHQX2TR | 0.000 |   0.330 |    0.080 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin clk_r_REG69_S2/CK 
Endpoint:   clk_r_REG69_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG69_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.335
  Slack Time                    0.255
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG69_S2 | CK ^        |           |       |   0.000 |   -0.255 | 
     | clk_r_REG69_S2 | CK ^ -> Q ^ | DFFHQX2TR | 0.203 |   0.203 |   -0.052 | 
     | U834           | B0 ^ -> Y ^ | AO22X1TR  | 0.132 |   0.335 |    0.080 | 
     | clk_r_REG69_S2 | D ^         | DFFHQX2TR | 0.000 |   0.335 |    0.080 | 
     +-----------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin clk_r_REG75_S6/CK 
Endpoint:   clk_r_REG75_S6/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG74_S5/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.360
  Slack Time                    0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG74_S5 | CK ^        |          |       |   0.004 |   -0.275 | 
     | clk_r_REG74_S5 | CK ^ -> Q v | DFFQX4TR | 0.354 |   0.358 |    0.079 | 
     | clk_r_REG75_S6 | D v         | DFFQX1TR | 0.001 |   0.360 |    0.080 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin clk_r_REG67_S2/CK 
Endpoint:   clk_r_REG67_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG67_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.069
  Arrival Time                  0.353
  Slack Time                    0.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG67_S2 | CK ^        |           |       |  -0.000 |   -0.285 | 
     | clk_r_REG67_S2 | CK ^ -> Q ^ | DFFHQX1TR | 0.224 |   0.224 |   -0.061 | 
     | U287           | B0 ^ -> Y ^ | AO22X1TR  | 0.130 |   0.353 |    0.069 | 
     | clk_r_REG67_S2 | D ^         | DFFHQX1TR | 0.000 |   0.353 |    0.069 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin clk_r_REG6_S1/CK 
Endpoint:   clk_r_REG6_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.368
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.182
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |               |             |           |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+---------+----------| 
     |               | reset v     |           |       |   0.182 |   -0.108 | 
     | U867          | B v -> Y ^  | NOR2BX1TR | 0.089 |   0.271 |   -0.019 | 
     | U868          | A1 ^ -> Y ^ | AO22X1TR  | 0.096 |   0.368 |    0.078 | 
     | clk_r_REG6_S1 | D ^         | DFFQX1TR  | 0.000 |   0.368 |    0.078 | 
     +----------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin clk_r_REG18_S1/CK 
Endpoint:   clk_r_REG18_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.367
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.182
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     |                | reset v     |           |       |   0.182 |   -0.108 | 
     | U861           | B v -> Y ^  | NOR2BX1TR | 0.088 |   0.270 |   -0.020 | 
     | U862           | A1 ^ -> Y ^ | AO22X1TR  | 0.097 |   0.367 |    0.077 | 
     | clk_r_REG18_S1 | D ^         | DFFQX1TR  | 0.000 |   0.367 |    0.077 | 
     +-----------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin clk_r_REG60_S2/CK 
Endpoint:   clk_r_REG60_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG60_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.378
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG60_S2 | CK ^        |          |       |   0.004 |   -0.292 | 
     | clk_r_REG60_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.278 |   -0.018 | 
     | U367           | A1 ^ -> Y ^ | AO21X1TR | 0.100 |   0.378 |    0.082 | 
     | clk_r_REG60_S2 | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin clk_r_REG17_S1/CK 
Endpoint:   clk_r_REG17_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.373
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.182
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     |                | reset v     |           |       |   0.182 |   -0.114 | 
     | U864           | B v -> Y ^  | NOR2BX1TR | 0.090 |   0.272 |   -0.023 | 
     | U865           | A1 ^ -> Y ^ | AO22X1TR  | 0.100 |   0.373 |    0.077 | 
     | clk_r_REG17_S1 | D ^         | DFFQX1TR  | 0.000 |   0.373 |    0.077 | 
     +-----------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin clk_r_REG54_S5/CK 
Endpoint:   clk_r_REG54_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.383
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S5 | CK ^        |           |       |   0.007 |   -0.290 | 
     | clk_r_REG54_S5 | CK ^ -> Q ^ | DFFHQX2TR | 0.240 |   0.246 |   -0.050 | 
     | U855           | B1 ^ -> Y ^ | AO22X1TR  | 0.137 |   0.383 |    0.087 | 
     | clk_r_REG54_S5 | D ^         | DFFHQX2TR | 0.000 |   0.383 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[3] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.298
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^                |          |       |   0.001 |   -0.297 | 
     | clk_r_REG23_S3 | CK ^ -> Q ^         | DFFQX4TR | 0.297 |   0.298 |   -0.000 | 
     |                | SRAM_in_A_addr[3] ^ |          | 0.000 |   0.298 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin clk_r_REG43_S3/CK 
Endpoint:   clk_r_REG43_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG43_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.378
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG43_S3 | CK ^        |          |       |   0.001 |   -0.300 | 
     | clk_r_REG43_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.268 |   -0.032 | 
     | U292           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.378 |    0.078 | 
     | clk_r_REG43_S3 | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.078 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin clk_r_REG42_S2/CK 
Endpoint:   clk_r_REG42_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG42_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.383
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG42_S2 | CK ^        |          |       |   0.001 |   -0.304 | 
     | clk_r_REG42_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.269 |   -0.036 | 
     | U842           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.383 |    0.078 | 
     | clk_r_REG42_S2 | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.078 | 
     +----------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin clk_r_REG61_S2/CK 
Endpoint:   clk_r_REG61_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG61_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.390
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG61_S2 | CK ^        |          |       |  -0.001 |   -0.314 | 
     | clk_r_REG61_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.286 |   0.285 |   -0.028 | 
     | U365           | A1 ^ -> Y ^ | AO21X1TR | 0.105 |   0.390 |    0.077 | 
     | clk_r_REG61_S2 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.077 | 
     +----------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin clk_r_REG31_S1/CK 
Endpoint:   clk_r_REG31_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG34_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.414
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG34_S2 | CK ^        |            |       |   0.004 |   -0.309 | 
     | clk_r_REG34_S2 | CK ^ -> Q v | DFFQX1TR   | 0.315 |   0.319 |    0.005 | 
     | U400           | A v -> Y ^  | CLKINVX2TR | 0.055 |   0.374 |    0.061 | 
     | U625           | A1 ^ -> Y v | OAI21X1TR  | 0.039 |   0.414 |    0.100 | 
     | clk_r_REG31_S1 | D v         | DFFQX2TR   | 0.000 |   0.414 |    0.100 | 
     +------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin clk_r_REG74_S5/CK 
Endpoint:   clk_r_REG74_S5/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG74_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.416
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG74_S5 | CK ^        |          |       |   0.004 |   -0.315 | 
     | clk_r_REG74_S5 | CK ^ -> Q ^ | DFFQX4TR | 0.366 |   0.371 |    0.051 | 
     | U841           | S0 ^ -> Y v | MXI2X1TR | 0.045 |   0.416 |    0.096 | 
     | clk_r_REG74_S5 | D v         | DFFQX4TR | 0.000 |   0.416 |    0.096 | 
     +----------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   mem_addr[12]    (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG8_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.320
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG8_S2 | CK ^           |          |       |   0.001 |   -0.319 | 
     | clk_r_REG8_S2 | CK ^ -> Q v    | DFFQX1TR | 0.319 |   0.320 |    0.000 | 
     |               | mem_addr[12] v |          | 0.000 |   0.320 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   mem_addr[11]    (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG9_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.320
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                |          |       |  Time   |   Time   | 
     |---------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG9_S2 | CK ^           |          |       |   0.001 |   -0.320 | 
     | clk_r_REG9_S2 | CK ^ -> Q v    | DFFQX1TR | 0.320 |   0.320 |    0.000 | 
     |               | mem_addr[11] v |          | 0.000 |   0.320 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[0] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG76_S2/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.321
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG76_S2 | CK ^                |          |       |   0.001 |   -0.320 | 
     | clk_r_REG76_S2 | CK ^ -> Q ^         | DFFQX4TR | 0.318 |   0.319 |   -0.002 | 
     |                | SRAM_in_A_addr[0] ^ |          | 0.002 |   0.321 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[1] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S2/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.323
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG64_S2 | CK ^                |          |       |   0.001 |   -0.322 | 
     | clk_r_REG64_S2 | CK ^ -> Q ^         | DFFQX4TR | 0.321 |   0.322 |   -0.001 | 
     |                | SRAM_in_A_addr[1] ^ |          | 0.001 |   0.323 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[2] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG22_S2/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.323
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG22_S2 | CK ^                |          |       |   0.001 |   -0.322 | 
     | clk_r_REG22_S2 | CK ^ -> Q ^         | DFFQX4TR | 0.321 |   0.322 |   -0.000 | 
     |                | SRAM_in_A_addr[2] ^ |          | 0.000 |   0.323 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin clk_r_REG73_S5/CK 
Endpoint:   clk_r_REG73_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG73_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.398
  Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG73_S5 | CK ^        |          |       |   0.000 |   -0.324 | 
     | clk_r_REG73_S5 | CK ^ -> Q ^ | DFFQX1TR | 0.285 |   0.285 |   -0.039 | 
     | U451           | A1 ^ -> Y ^ | AO22XLTR | 0.113 |   0.398 |    0.074 | 
     | clk_r_REG73_S5 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.074 | 
     +----------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin clk_r_REG23_S3/CK 
Endpoint:   clk_r_REG23_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG23_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.402
  Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG23_S3 | CK ^        |          |       |   0.001 |   -0.325 | 
     | clk_r_REG23_S3 | CK ^ -> Q ^ | DFFQX4TR | 0.297 |   0.298 |   -0.028 | 
     | U646           | A1 ^ -> Y ^ | AO21X1TR | 0.104 |   0.402 |    0.075 | 
     | clk_r_REG23_S3 | D ^         | DFFQX4TR | 0.000 |   0.402 |    0.075 | 
     +----------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin clk_r_REG68_S1/CK 
Endpoint:   clk_r_REG68_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG68_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.400
  Slack Time                    0.327
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG68_S1 | CK ^         |             |       |  -0.001 |   -0.328 | 
     | clk_r_REG68_S1 | CK ^ -> Q ^  | DFFQX1TR    | 0.292 |   0.291 |   -0.036 | 
     | U839           | A0N ^ -> Y ^ | OAI2BB2XLTR | 0.109 |   0.400 |    0.073 | 
     | clk_r_REG68_S1 | D ^          | DFFQX1TR    | 0.000 |   0.400 |    0.073 | 
     +--------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   mem_addr[10]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG10_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.328
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |   Cell   | Delay | Arrival | Required | 
     |                |                |          |       |  Time   |   Time   | 
     |----------------+----------------+----------+-------+---------+----------| 
     | clk_r_REG10_S2 | CK ^           |          |       |   0.001 |   -0.327 | 
     | clk_r_REG10_S2 | CK ^ -> Q v    | DFFQX1TR | 0.327 |   0.328 |    0.000 | 
     |                | mem_addr[10] v |          | 0.000 |   0.328 |    0.000 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin clk_r_REG1_S1/CK 
Endpoint:   clk_r_REG1_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.407
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.182
     +--------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell   | Delay | Arrival | Required | 
     |               |            |          |       |  Time   |   Time   | 
     |---------------+------------+----------+-------+---------+----------| 
     |               | reset v    |          |       |   0.182 |   -0.146 | 
     | U806          | B v -> Y ^ | NOR2X1TR | 0.116 |   0.298 |   -0.029 | 
     | U404          | A ^ -> Y v | INVX1TR  | 0.037 |   0.336 |    0.008 | 
     | U808          | B v -> Y ^ | MXI2X1TR | 0.071 |   0.407 |    0.079 | 
     | clk_r_REG1_S1 | D ^        | DFFQX1TR | 0.000 |   0.407 |    0.079 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   mem_addr[3]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.328
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |               |               |          |       |  Time   |   Time   | 
     |---------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG7_S2 | CK ^          |          |       |   0.000 |   -0.328 | 
     | clk_r_REG7_S2 | CK ^ -> Q v   | DFFQX1TR | 0.328 |   0.328 |    0.000 | 
     |               | mem_addr[3] v |          | 0.000 |   0.328 |    0.000 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   mem_addr[1]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG17_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.329
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG17_S1 | CK ^          |          |       |   0.000 |   -0.328 | 
     | clk_r_REG17_S1 | CK ^ -> Q v   | DFFQX1TR | 0.328 |   0.329 |    0.000 | 
     |                | mem_addr[1] v |          | 0.000 |   0.329 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[6] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG29_S2/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.330
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG29_S2 | CK ^                |          |       |   0.001 |   -0.329 | 
     | clk_r_REG29_S2 | CK ^ -> Q ^         | DFFQX4TR | 0.328 |   0.329 |   -0.001 | 
     |                | SRAM_in_A_addr[6] ^ |          | 0.001 |   0.330 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[7] (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG28_S4/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.330
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG28_S4 | CK ^                |          |       |   0.006 |   -0.323 | 
     | clk_r_REG28_S4 | CK ^ -> Q ^         | DFFQX4TR | 0.322 |   0.328 |   -0.001 | 
     |                | SRAM_in_A_addr[7] ^ |          | 0.001 |   0.330 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   mem_addr[7]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.330
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG14_S2 | CK ^          |          |       |   0.001 |   -0.330 | 
     | clk_r_REG14_S2 | CK ^ -> Q v   | DFFQX1TR | 0.330 |   0.330 |    0.000 | 
     |                | mem_addr[7] v |          | 0.000 |   0.330 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   mem_addr[9]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG11_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.331
  Slack Time                    0.331
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG11_S2 | CK ^          |          |       |   0.001 |   -0.330 | 
     | clk_r_REG11_S2 | CK ^ -> Q v   | DFFQX1TR | 0.330 |   0.331 |    0.000 | 
     |                | mem_addr[9] v |          | 0.000 |   0.331 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   mem_addr[5]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.333
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG13_S2 | CK ^          |          |       |   0.000 |   -0.333 | 
     | clk_r_REG13_S2 | CK ^ -> Q v   | DFFQX1TR | 0.333 |   0.333 |    0.000 | 
     |                | mem_addr[5] v |          | 0.000 |   0.333 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   mem_addr[4]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG16_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.336
  Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG16_S2 | CK ^          |          |       |   0.000 |   -0.335 | 
     | clk_r_REG16_S2 | CK ^ -> Q v   | DFFQX1TR | 0.335 |   0.336 |    0.000 | 
     |                | mem_addr[4] v |          | 0.000 |   0.336 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   wrb_addr[1]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.336
  Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG56_S1 | CK ^          |          |       |   0.005 |   -0.331 | 
     | clk_r_REG56_S1 | CK ^ -> Q v   | DFFQX1TR | 0.331 |   0.336 |    0.000 | 
     |                | wrb_addr[1] v |          | 0.000 |   0.336 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin clk_r_REG22_S2/CK 
Endpoint:   clk_r_REG22_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG70_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.412
  Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG70_S2 | CK ^        |           |       |  -0.000 |   -0.336 | 
     | clk_r_REG70_S2 | CK ^ -> Q ^ | DFFHQX4TR | 0.170 |   0.170 |   -0.166 | 
     | U847           | A0 ^ -> Y v | AOI21X1TR | 0.056 |   0.226 |   -0.110 | 
     | U849           | A1 v -> Y ^ | OAI22X1TR | 0.092 |   0.319 |   -0.018 | 
     | U850           | B0 ^ -> Y ^ | AO21X1TR  | 0.093 |   0.412 |    0.075 | 
     | clk_r_REG22_S2 | D ^         | DFFQX4TR  | 0.000 |   0.412 |    0.075 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   mem_addr[2]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG6_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.337
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |               |               |          |       |  Time   |   Time   | 
     |---------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG6_S1 | CK ^          |          |       |   0.000 |   -0.336 | 
     | clk_r_REG6_S1 | CK ^ -> Q v   | DFFQX1TR | 0.336 |   0.337 |    0.000 | 
     |               | mem_addr[2] v |          | 0.000 |   0.337 |    0.000 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   wrb_addr[2]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG55_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.337
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG55_S1 | CK ^          |          |       |   0.005 |   -0.332 | 
     | clk_r_REG55_S1 | CK ^ -> Q v   | DFFQX1TR | 0.332 |   0.337 |    0.000 | 
     |                | wrb_addr[2] v |          | 0.000 |   0.337 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   mem_addr[8]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG12_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.337
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG12_S2 | CK ^          |          |       |   0.001 |   -0.337 | 
     | clk_r_REG12_S2 | CK ^ -> Q v   | DFFQX1TR | 0.337 |   0.337 |    0.000 | 
     |                | mem_addr[8] v |          | 0.000 |   0.337 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   wrb_addr[6]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG38_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.338
  Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG38_S1 | CK ^          |          |       |   0.005 |   -0.332 | 
     | clk_r_REG38_S1 | CK ^ -> Q v   | DFFQX1TR | 0.332 |   0.338 |    0.000 | 
     |                | wrb_addr[6] v |          | 0.000 |   0.338 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin clk_r_REG62_S2/CK 
Endpoint:   clk_r_REG62_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG62_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.436
  Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG62_S2 | CK ^        |            |       |   0.003 |   -0.335 | 
     | clk_r_REG62_S2 | CK ^ -> Q v | DFFQX1TR   | 0.334 |   0.337 |   -0.001 | 
     | U401           | S0 v -> Y v | CLKMX2X2TR | 0.099 |   0.436 |    0.098 | 
     | clk_r_REG62_S2 | D v         | DFFQX1TR   | 0.000 |   0.436 |    0.098 | 
     +------------------------------------------------------------------------+ 
Path 51: MET Early External Delay Assertion 
Endpoint:   wrb_addr[5]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG59_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.338
  Slack Time                    0.338
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG59_S1 | CK ^          |          |       |   0.005 |   -0.333 | 
     | clk_r_REG59_S1 | CK ^ -> Q v   | DFFQX1TR | 0.333 |   0.338 |    0.000 | 
     |                | wrb_addr[5] v |          | 0.000 |   0.338 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 52: MET Early External Delay Assertion 
Endpoint:   mem_addr[6]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG15_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.341
  Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG15_S2 | CK ^          |          |       |   0.001 |   -0.340 | 
     | clk_r_REG15_S2 | CK ^ -> Q v   | DFFQX1TR | 0.340 |   0.341 |    0.000 | 
     |                | mem_addr[6] v |          | 0.000 |   0.341 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin clk_r_REG41_S1/CK 
Endpoint:   clk_r_REG41_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.419
  Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG41_S1 | CK ^        |          |       |   0.001 |   -0.340 | 
     | clk_r_REG41_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.295 |   0.296 |   -0.045 | 
     | U286           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.419 |    0.077 | 
     | clk_r_REG41_S1 | D ^         | DFFQX1TR | 0.000 |   0.419 |    0.077 | 
     +----------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin clk_r_REG71_S1/CK 
Endpoint:   clk_r_REG71_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG71_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.419
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG71_S1 | CK ^        |          |       |   0.000 |   -0.342 | 
     | clk_r_REG71_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.296 |   0.296 |   -0.047 | 
     | U449           | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.419 |    0.077 | 
     | clk_r_REG71_S1 | D ^         | DFFQX1TR | 0.000 |   0.419 |    0.077 | 
     +----------------------------------------------------------------------+ 
Path 55: MET Early External Delay Assertion 
Endpoint:   mem_addr[0]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG18_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.343
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG18_S1 | CK ^          |          |       |   0.000 |   -0.343 | 
     | clk_r_REG18_S1 | CK ^ -> Q v   | DFFQX1TR | 0.342 |   0.342 |   -0.000 | 
     |                | mem_addr[0] v |          | 0.000 |   0.343 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 56: MET Early External Delay Assertion 
Endpoint:   wrb_addr[7]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG39_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.345
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG39_S1 | CK ^          |          |       |   0.005 |   -0.340 | 
     | clk_r_REG39_S1 | CK ^ -> Q v   | DFFQX1TR | 0.340 |   0.345 |    0.000 | 
     |                | wrb_addr[7] v |          | 0.000 |   0.345 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 57: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[3] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG50_S5/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.345
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG50_S5 | CK ^                |          |       |   0.007 |   -0.339 | 
     | clk_r_REG50_S5 | CK ^ -> Q v         | DFFQX1TR | 0.339 |   0.345 |    0.000 | 
     |                | SRAM_in_B_addr[3] v |          | 0.000 |   0.345 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 58: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[4] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG51_S6/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.346
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG51_S6 | CK ^                |          |       |   0.007 |   -0.339 | 
     | clk_r_REG51_S6 | CK ^ -> Q v         | DFFQX1TR | 0.339 |   0.346 |    0.000 | 
     |                | SRAM_in_B_addr[4] v |          | 0.000 |   0.346 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 59: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[4] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG65_S3/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.351
  Slack Time                    0.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG65_S3 | CK ^                |          |       |   0.001 |   -0.350 | 
     | clk_r_REG65_S3 | CK ^ -> Q v         | DFFQX1TR | 0.350 |   0.351 |   -0.000 | 
     |                | SRAM_in_A_addr[4] v |          | 0.000 |   0.351 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin clk_r_REG20_S1/CK 
Endpoint:   clk_r_REG20_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.429
  Slack Time                    0.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG20_S1 | CK ^        |          |       |   0.000 |   -0.351 | 
     | clk_r_REG20_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.307 |   0.307 |   -0.044 | 
     | U530           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.429 |    0.078 | 
     | clk_r_REG20_S1 | D ^         | DFFQX1TR | 0.000 |   0.429 |    0.078 | 
     +----------------------------------------------------------------------+ 
Path 61: MET Early External Delay Assertion 
Endpoint:   wrb_addr[4]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.352
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^          |          |       |   0.005 |   -0.346 | 
     | clk_r_REG58_S1 | CK ^ -> Q v   | DFFQX1TR | 0.345 |   0.351 |   -0.001 | 
     |                | wrb_addr[4] v |          | 0.001 |   0.352 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin clk_r_REG76_S2/CK 
Endpoint:   clk_r_REG76_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG76_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.428
  Slack Time                    0.354
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG76_S2 | CK ^        |          |       |   0.001 |   -0.353 | 
     | clk_r_REG76_S2 | CK ^ -> Q ^ | DFFQX4TR | 0.318 |   0.319 |   -0.034 | 
     | U846           | A1 ^ -> Y ^ | AO21X1TR | 0.109 |   0.428 |    0.075 | 
     | clk_r_REG76_S2 | D ^         | DFFQX4TR | 0.000 |   0.428 |    0.075 | 
     +----------------------------------------------------------------------+ 
Path 63: MET Early External Delay Assertion 
Endpoint:   SRAM_WENB3       (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG43_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.354
  Slack Time                    0.354
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                |              |            |       |  Time   |   Time   | 
     |----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG43_S3 | CK ^         |            |       |   0.001 |   -0.353 | 
     | clk_r_REG43_S3 | CK ^ -> Q ^  | DFFQX1TR   | 0.267 |   0.268 |   -0.086 | 
     | U393           | A ^ -> Y v   | CLKINVX2TR | 0.086 |   0.354 |    0.000 | 
     |                | SRAM_WENB3 v |            | 0.000 |   0.354 |    0.000 | 
     +-------------------------------------------------------------------------+ 
Path 64: MET Early External Delay Assertion 
Endpoint:   wrb_addr[3]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG40_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.354
  Slack Time                    0.354
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG40_S2 | CK ^          |          |       |   0.005 |   -0.348 | 
     | clk_r_REG40_S2 | CK ^ -> Q v   | DFFQX1TR | 0.348 |   0.353 |   -0.000 | 
     |                | wrb_addr[3] v |          | 0.000 |   0.354 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 65: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[8] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG27_S2/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.354
  Slack Time                    0.354
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG27_S2 | CK ^                |          |       |   0.001 |   -0.353 | 
     | clk_r_REG27_S2 | CK ^ -> Q v         | DFFQX1TR | 0.353 |   0.354 |   -0.000 | 
     |                | SRAM_in_A_addr[8] v |          | 0.000 |   0.354 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 66: MET Early External Delay Assertion 
Endpoint:   SRAM_WENB2       (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG42_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.355
  Slack Time                    0.355
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                |              |            |       |  Time   |   Time   | 
     |----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG42_S2 | CK ^         |            |       |   0.001 |   -0.355 | 
     | clk_r_REG42_S2 | CK ^ -> Q ^  | DFFQX1TR   | 0.269 |   0.269 |   -0.086 | 
     | U391           | A ^ -> Y v   | CLKINVX2TR | 0.086 |   0.355 |    0.000 | 
     |                | SRAM_WENB2 v |            | 0.000 |   0.355 |    0.000 | 
     +-------------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin clk_r_REG64_S2/CK 
Endpoint:   clk_r_REG64_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.431
  Slack Time                    0.356
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG64_S2 | CK ^        |          |       |   0.001 |   -0.355 | 
     | clk_r_REG64_S2 | CK ^ -> Q ^ | DFFQX4TR | 0.321 |   0.322 |   -0.034 | 
     | U853           | A1 ^ -> Y ^ | AO21X1TR | 0.109 |   0.431 |    0.075 | 
     | clk_r_REG64_S2 | D ^         | DFFQX4TR | 0.000 |   0.431 |    0.075 | 
     +----------------------------------------------------------------------+ 
Path 68: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[8] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG47_S5/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.356
  Slack Time                    0.356
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG47_S5 | CK ^                |          |       |   0.001 |   -0.355 | 
     | clk_r_REG47_S5 | CK ^ -> Q v         | DFFQX1TR | 0.355 |   0.356 |   -0.001 | 
     |                | SRAM_in_B_addr[8] v |          | 0.001 |   0.356 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 69: MET Early External Delay Assertion 
Endpoint:   SRAM_in_A_addr[9] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG24_S4/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.357
  Slack Time                    0.357
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG24_S4 | CK ^                |          |       |   0.001 |   -0.356 | 
     | clk_r_REG24_S4 | CK ^ -> Q v         | DFFQX1TR | 0.355 |   0.356 |   -0.000 | 
     |                | SRAM_in_A_addr[9] v |          | 0.000 |   0.357 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin clk_r_REG65_S3/CK 
Endpoint:   clk_r_REG65_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG69_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.436
  Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                |             |             |       |  Time   |   Time   | 
     |----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG69_S2 | CK ^        |             |       |   0.000 |   -0.357 | 
     | clk_r_REG69_S2 | CK ^ -> Q ^ | DFFHQX2TR   | 0.203 |   0.203 |   -0.154 | 
     | U718           | B0 ^ -> Y v | OAI2BB1X1TR | 0.058 |   0.261 |   -0.096 | 
     | U720           | A1 v -> Y ^ | OAI22X1TR   | 0.085 |   0.347 |   -0.011 | 
     | U460           | B0 ^ -> Y ^ | AO21X1TR    | 0.089 |   0.436 |    0.078 | 
     | clk_r_REG65_S3 | D ^         | DFFQX1TR    | 0.000 |   0.436 |    0.078 | 
     +-------------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin clk_r_REG28_S4/CK 
Endpoint:   clk_r_REG28_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG28_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.439
  Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG28_S4 | CK ^        |          |       |   0.006 |   -0.352 | 
     | clk_r_REG28_S4 | CK ^ -> Q ^ | DFFQX4TR | 0.322 |   0.328 |   -0.030 | 
     | U679           | A1 ^ -> Y ^ | AO21X1TR | 0.111 |   0.439 |    0.081 | 
     | clk_r_REG28_S4 | D ^         | DFFQX4TR | 0.000 |   0.439 |    0.081 | 
     +----------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin clk_r_REG25_S1/CK 
Endpoint:   clk_r_REG25_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG25_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.001
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.433
  Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG25_S1 | CK ^        |          |       |  -0.001 |   -0.359 | 
     | clk_r_REG25_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.316 |   0.315 |   -0.043 | 
     | U614           | A1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.433 |    0.075 | 
     | clk_r_REG25_S1 | D ^         | DFFQX1TR | 0.000 |   0.433 |    0.075 | 
     +----------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin clk_r_REG3_S3/CK 
Endpoint:   clk_r_REG3_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG4_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.459
  Slack Time                    0.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |               |             |           |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG4_S2 | CK ^        |           |       |   0.006 |   -0.353 | 
     | clk_r_REG4_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.249 |   0.255 |   -0.105 | 
     | U784          | A ^ -> Y v  | NOR2X1TR  | 0.034 |   0.289 |   -0.070 | 
     | U423          | A v -> Y v  | AND2X2TR  | 0.085 |   0.374 |    0.014 | 
     | U786          | B v -> Y v  | XNOR2X1TR | 0.086 |   0.459 |    0.100 | 
     | clk_r_REG3_S3 | D v         | DFFQX1TR  | 0.000 |   0.459 |    0.100 | 
     +----------------------------------------------------------------------+ 
Path 74: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[9] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S5/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.359
  Slack Time                    0.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG45_S5 | CK ^                |          |       |   0.001 |   -0.358 | 
     | clk_r_REG45_S5 | CK ^ -> Q v         | DFFQX1TR | 0.357 |   0.359 |   -0.001 | 
     |                | SRAM_in_B_addr[9] v |          | 0.001 |   0.359 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 75: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[5] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG49_S5/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.361
  Slack Time                    0.361
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG49_S5 | CK ^                |          |       |   0.006 |   -0.355 | 
     | clk_r_REG49_S5 | CK ^ -> Q v         | DFFQX1TR | 0.354 |   0.361 |   -0.001 | 
     |                | SRAM_in_B_addr[5] v |          | 0.001 |   0.361 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 76: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[7] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG46_S5/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.364
  Slack Time                    0.364
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG46_S5 | CK ^                |          |       |   0.007 |   -0.357 | 
     | clk_r_REG46_S5 | CK ^ -> Q v         | DFFQX1TR | 0.356 |   0.363 |   -0.000 | 
     |                | SRAM_in_B_addr[7] v |          | 0.000 |   0.364 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 77: MET Early External Delay Assertion 
Endpoint:   wrb_addr[0]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG57_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.364
  Slack Time                    0.364
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG57_S1 | CK ^          |          |       |   0.006 |   -0.359 | 
     | clk_r_REG57_S1 | CK ^ -> Q v   | DFFQX1TR | 0.358 |   0.364 |   -0.000 | 
     |                | wrb_addr[0] v |          | 0.000 |   0.364 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 78: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[6] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG48_S5/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.366
  Slack Time                    0.366
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG48_S5 | CK ^                |          |       |   0.006 |   -0.359 | 
     | clk_r_REG48_S5 | CK ^ -> Q v         | DFFQX1TR | 0.359 |   0.365 |   -0.000 | 
     |                | SRAM_in_B_addr[6] v |          | 0.000 |   0.366 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin clk_r_REG37_S1/CK 
Endpoint:   clk_r_REG37_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG37_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.451
  Slack Time                    0.367
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG37_S1 | CK ^        |          |       |   0.005 |   -0.362 | 
     | clk_r_REG37_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.331 |   0.336 |   -0.031 | 
     | U482           | A1 ^ -> Y ^ | AO21X1TR | 0.115 |   0.451 |    0.084 | 
     | clk_r_REG37_S1 | D ^         | DFFQX1TR | 0.000 |   0.451 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin clk_r_REG29_S2/CK 
Endpoint:   clk_r_REG29_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG29_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.443
  Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG29_S2 | CK ^        |          |       |   0.001 |   -0.367 | 
     | clk_r_REG29_S2 | CK ^ -> Q ^ | DFFQX4TR | 0.328 |   0.329 |   -0.039 | 
     | U468           | A1 ^ -> Y ^ | AO21X1TR | 0.114 |   0.443 |    0.075 | 
     | clk_r_REG29_S2 | D ^         | DFFQX4TR | 0.000 |   0.443 |    0.075 | 
     +----------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin clk_r_REG34_S2/CK 
Endpoint:   clk_r_REG34_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG34_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.450
  Slack Time                    0.368
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG34_S2 | CK ^        |          |       |   0.004 |   -0.364 | 
     | clk_r_REG34_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.319 |   0.323 |   -0.045 | 
     | U290           | B1 ^ -> Y ^ | AO22X1TR | 0.127 |   0.450 |    0.082 | 
     | clk_r_REG34_S2 | D ^         | DFFQX1TR | 0.000 |   0.450 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 82: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[2] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S5/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.369
  Slack Time                    0.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG52_S5 | CK ^                |          |       |   0.007 |   -0.363 | 
     | clk_r_REG52_S5 | CK ^ -> Q v         | DFFQX1TR | 0.362 |   0.369 |   -0.000 | 
     |                | SRAM_in_B_addr[2] v |          | 0.000 |   0.369 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 83: MET Early External Delay Assertion 
Endpoint:   wrb              (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG36_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.372
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG36_S2 | CK ^        |          |       |   0.006 |   -0.366 | 
     | clk_r_REG36_S2 | CK ^ -> Q v | DFFQX1TR | 0.364 |   0.370 |   -0.002 | 
     |                | wrb v       |          | 0.002 |   0.372 |    0.000 | 
     +----------------------------------------------------------------------+ 
Path 84: MET Early External Delay Assertion 
Endpoint:   SRAM_in_B_addr[1] (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S5/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.375
  Slack Time                    0.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +------------------------------------------------------------------------------+ 
     |    Instance    |         Arc         |   Cell   | Delay | Arrival | Required | 
     |                |                     |          |       |  Time   |   Time   | 
     |----------------+---------------------+----------+-------+---------+----------| 
     | clk_r_REG53_S5 | CK ^                |          |       |   0.007 |   -0.368 | 
     | clk_r_REG53_S5 | CK ^ -> Q v         | DFFQX1TR | 0.368 |   0.375 |   -0.000 | 
     |                | SRAM_in_B_addr[1] v |          | 0.000 |   0.375 |    0.000 | 
     +------------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin clk_r_REG66_S1/CK 
Endpoint:   clk_r_REG66_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG66_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.454
  Slack Time                    0.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG66_S1 | CK ^        |          |       |  -0.000 |   -0.378 | 
     | clk_r_REG66_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.338 |   0.337 |   -0.040 | 
     | U480           | A1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.454 |    0.077 | 
     | clk_r_REG66_S1 | D ^         | DFFQX1TR | 0.000 |   0.454 |    0.077 | 
     +----------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin clk_r_REG9_S2/CK 
Endpoint:   clk_r_REG9_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG9_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.456
  Slack Time                    0.378
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG9_S2 | CK ^        |          |       |   0.001 |   -0.378 | 
     | clk_r_REG9_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.330 |   0.331 |   -0.048 | 
     | U364          | B1 ^ -> Y ^ | AO22X1TR | 0.126 |   0.456 |    0.078 | 
     | clk_r_REG9_S2 | D ^         | DFFQX1TR | 0.000 |   0.456 |    0.078 | 
     +---------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin clk_r_REG8_S2/CK 
Endpoint:   clk_r_REG8_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG8_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.457
  Slack Time                    0.379
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG8_S2 | CK ^        |          |       |   0.001 |   -0.379 | 
     | clk_r_REG8_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.328 |   0.329 |   -0.050 | 
     | U531          | B1 ^ -> Y ^ | AO22X1TR | 0.128 |   0.457 |    0.078 | 
     | clk_r_REG8_S2 | D ^         | DFFQX1TR | 0.000 |   0.457 |    0.078 | 
     +---------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin clk_r_REG4_S2/CK 
Endpoint:   clk_r_REG4_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: reset           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.483
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.182
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |               |             |           |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+---------+----------| 
     |               | reset v     |           |       |   0.182 |   -0.200 | 
     | U385          | A v -> Y ^  | INVX2TR   | 0.243 |   0.425 |    0.043 | 
     | U830          | B0 ^ -> Y v | OAI21X1TR | 0.058 |   0.483 |    0.101 | 
     | clk_r_REG4_S2 | D v         | DFFQX1TR  | 0.000 |   0.483 |    0.101 | 
     +----------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin clk_r_REG53_S5/CK 
Endpoint:   clk_r_REG53_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.468
  Slack Time                    0.384
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S5 | CK ^        |           |       |   0.007 |   -0.377 | 
     | clk_r_REG54_S5 | CK ^ -> Q ^ | DFFHQX2TR | 0.240 |   0.246 |   -0.138 | 
     | U716           | B ^ -> Y v  | NAND2X1TR | 0.051 |   0.297 |   -0.087 | 
     | U717           | A v -> Y ^  | MXI2X1TR  | 0.073 |   0.370 |   -0.014 | 
     | U535           | A1 ^ -> Y ^ | AO22X1TR  | 0.098 |   0.468 |    0.084 | 
     | clk_r_REG53_S5 | D ^         | DFFQX1TR  | 0.000 |   0.468 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin clk_r_REG45_S5/CK 
Endpoint:   clk_r_REG45_S5/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S5/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.095
  Arrival Time                  0.480
  Slack Time                    0.385
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                |             |             |       |  Time   |   Time   | 
     |----------------+-------------+-------------+-------+---------+----------| 
     | clk_r_REG45_S5 | CK ^        |             |       |   0.001 |   -0.384 | 
     | clk_r_REG45_S5 | CK ^ -> Q v | DFFQX1TR    | 0.357 |   0.359 |   -0.027 | 
     | U655           | B v -> Y ^  | NAND2X1TR   | 0.087 |   0.445 |    0.060 | 
     | U656           | B0 ^ -> Y v | OAI2BB1X1TR | 0.035 |   0.480 |    0.095 | 
     | clk_r_REG45_S5 | D v         | DFFQX1TR    | 0.000 |   0.480 |    0.095 | 
     +-------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin clk_r_REG27_S2/CK 
Endpoint:   clk_r_REG27_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG32_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.466
  Slack Time                    0.388
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG32_S1 | CK ^        |           |       |   0.003 |   -0.385 | 
     | clk_r_REG32_S1 | CK ^ -> Q ^ | DFFHQX2TR | 0.212 |   0.215 |   -0.173 | 
     | U787           | A0 ^ -> Y v | AOI21X1TR | 0.061 |   0.276 |   -0.112 | 
     | U792           | A0 v -> Y ^ | OAI21X1TR | 0.104 |   0.380 |   -0.009 | 
     | U793           | B0 ^ -> Y ^ | AO21X1TR  | 0.087 |   0.466 |    0.078 | 
     | clk_r_REG27_S2 | D ^         | DFFQX1TR  | 0.000 |   0.466 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 92: MET Early External Delay Assertion 
Endpoint:   SRAM_WENB1       (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.389
  Slack Time                    0.389
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                |              |            |       |  Time   |   Time   | 
     |----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG41_S1 | CK ^         |            |       |   0.001 |   -0.388 | 
     | clk_r_REG41_S1 | CK ^ -> Q v  | DFFQX1TR   | 0.303 |   0.303 |   -0.086 | 
     | U388           | A v -> Y ^   | CLKINVX2TR | 0.086 |   0.389 |   -0.000 | 
     |                | SRAM_WENB1 ^ |            | 0.000 |   0.389 |    0.000 | 
     +-------------------------------------------------------------------------+ 
Path 93: MET Early External Delay Assertion 
Endpoint:   rdB_addr[1]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG1_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.391
  Slack Time                    0.391
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |    Cell     | Delay | Arrival | Required | 
     |               |               |             |       |  Time   |   Time   | 
     |---------------+---------------+-------------+-------+---------+----------| 
     | clk_r_REG1_S1 | CK ^          |             |       |   0.005 |   -0.386 | 
     | clk_r_REG1_S1 | CK ^ -> Q v   | DFFQX1TR    | 0.278 |   0.283 |   -0.108 | 
     | U387          | A v -> Y ^    | CLKINVX2TR  | 0.051 |   0.334 |   -0.057 | 
     | U710          | B0 ^ -> Y v   | AOI2BB2X4TR | 0.057 |   0.390 |   -0.000 | 
     |               | rdB_addr[1] v |             | 0.000 |   0.391 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin clk_r_REG5_S1/CK 
Endpoint:   clk_r_REG5_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.491
  Slack Time                    0.391
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |               |             |           |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG5_S1 | CK ^        |           |       |   0.005 |   -0.386 | 
     | clk_r_REG5_S1 | CK ^ -> Q v | DFFQX1TR  | 0.287 |   0.292 |   -0.098 | 
     | U516          | A v -> Y ^  | INVX1TR   | 0.051 |   0.344 |   -0.047 | 
     | U759          | C ^ -> Y v  | NAND3X1TR | 0.046 |   0.390 |   -0.001 | 
     | U760          | C v -> Y ^  | NAND3X1TR | 0.069 |   0.459 |    0.068 | 
     | U761          | B0 ^ -> Y v | AOI21X1TR | 0.032 |   0.491 |    0.100 | 
     | clk_r_REG5_S1 | D v         | DFFQX1TR  | 0.000 |   0.491 |    0.100 | 
     +----------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin clk_r_REG56_S1/CK 
Endpoint:   clk_r_REG56_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.476
  Slack Time                    0.393
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG56_S1 | CK ^        |          |       |   0.005 |   -0.388 | 
     | clk_r_REG56_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.352 |   0.357 |   -0.036 | 
     | U727           | A1 ^ -> Y ^ | AO21X1TR | 0.119 |   0.476 |    0.083 | 
     | clk_r_REG56_S1 | D ^         | DFFQX1TR | 0.000 |   0.476 |    0.083 | 
     +----------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG55_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.476
  Slack Time                    0.393
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG55_S1 | CK ^        |          |       |   0.005 |   -0.388 | 
     | clk_r_REG55_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.354 |   0.359 |   -0.034 | 
     | U770           | A1 ^ -> Y ^ | AO21X1TR | 0.117 |   0.476 |    0.083 | 
     | clk_r_REG55_S1 | D ^         | DFFQX1TR | 0.000 |   0.476 |    0.083 | 
     +----------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin clk_r_REG38_S1/CK 
Endpoint:   clk_r_REG38_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG38_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.477
  Slack Time                    0.394
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG38_S1 | CK ^        |          |       |   0.005 |   -0.388 | 
     | clk_r_REG38_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.355 |   0.360 |   -0.033 | 
     | U880           | A1 ^ -> Y ^ | AO21X1TR | 0.117 |   0.477 |    0.084 | 
     | clk_r_REG38_S1 | D ^         | DFFQX1TR | 0.000 |   0.477 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG59_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.480
  Slack Time                    0.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG59_S1 | CK ^        |          |       |   0.005 |   -0.391 | 
     | clk_r_REG59_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.356 |   0.361 |   -0.036 | 
     | U661           | A1 ^ -> Y ^ | AO21X1TR | 0.119 |   0.480 |    0.083 | 
     | clk_r_REG59_S1 | D ^         | DFFQX1TR | 0.000 |   0.480 |    0.083 | 
     +----------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin clk_r_REG19_S1/CK 
Endpoint:   clk_r_REG19_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG19_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.490
  Slack Time                    0.398
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG19_S1 | CK ^         |             |       |   0.001 |   -0.397 | 
     | clk_r_REG19_S1 | CK ^ -> Q v  | DFFQX1TR    | 0.354 |   0.354 |   -0.043 | 
     | U876           | A1N v -> Y v | OAI2BB2XLTR | 0.136 |   0.490 |    0.092 | 
     | clk_r_REG19_S1 | D v          | DFFQX1TR    | 0.000 |   0.490 |    0.092 | 
     +--------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin clk_r_REG10_S2/CK 
Endpoint:   clk_r_REG10_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG10_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.479
  Slack Time                    0.401
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG10_S2 | CK ^        |          |       |   0.001 |   -0.401 | 
     | clk_r_REG10_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.345 |   0.346 |   -0.055 | 
     | U525           | B1 ^ -> Y ^ | AO22X1TR | 0.133 |   0.479 |    0.077 | 
     | clk_r_REG10_S2 | D ^         | DFFQX1TR | 0.000 |   0.479 |    0.077 | 
     +----------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin clk_r_REG7_S2/CK 
Endpoint:   clk_r_REG7_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.480
  Slack Time                    0.403
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG7_S2 | CK ^        |          |       |   0.000 |   -0.403 | 
     | clk_r_REG7_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.348 |   0.348 |   -0.054 | 
     | U871          | B1 ^ -> Y ^ | AO22X1TR | 0.132 |   0.480 |    0.077 | 
     | clk_r_REG7_S2 | D ^         | DFFQX1TR | 0.000 |   0.480 |    0.077 | 
     +---------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin clk_r_REG14_S2/CK 
Endpoint:   clk_r_REG14_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.483
  Slack Time                    0.406
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG14_S2 | CK ^        |          |       |   0.001 |   -0.405 | 
     | clk_r_REG14_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.351 |   0.352 |   -0.054 | 
     | U539           | B1 ^ -> Y ^ | AO22X1TR | 0.132 |   0.483 |    0.078 | 
     | clk_r_REG14_S2 | D ^         | DFFQX1TR | 0.000 |   0.483 |    0.078 | 
     +----------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin clk_r_REG47_S5/CK 
Endpoint:   clk_r_REG47_S5/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG47_S5/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.500
  Slack Time                    0.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG47_S5 | CK ^        |            |       |   0.001 |   -0.406 | 
     | clk_r_REG47_S5 | CK ^ -> Q v | DFFQX1TR   | 0.355 |   0.356 |   -0.051 | 
     | U658           | A v -> Y ^  | CLKINVX1TR | 0.090 |   0.446 |    0.039 | 
     | U373           | B0 ^ -> Y v | OAI22X1TR  | 0.054 |   0.500 |    0.093 | 
     | clk_r_REG47_S5 | D v         | DFFQX1TR   | 0.000 |   0.500 |    0.093 | 
     +------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin clk_r_REG11_S2/CK 
Endpoint:   clk_r_REG11_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG11_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.486
  Slack Time                    0.408
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG11_S2 | CK ^        |          |       |   0.001 |   -0.408 | 
     | clk_r_REG11_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.352 |   0.353 |   -0.055 | 
     | U527           | B1 ^ -> Y ^ | AO22X1TR | 0.133 |   0.486 |    0.078 | 
     | clk_r_REG11_S2 | D ^         | DFFQX1TR | 0.000 |   0.486 |    0.078 | 
     +----------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin clk_r_REG39_S1/CK 
Endpoint:   clk_r_REG39_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG39_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.497
  Slack Time                    0.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG39_S1 | CK ^        |          |       |   0.005 |   -0.407 | 
     | clk_r_REG39_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.371 |   0.377 |   -0.036 | 
     | U659           | A1 ^ -> Y ^ | AO21X1TR | 0.120 |   0.497 |    0.084 | 
     | clk_r_REG39_S1 | D ^         | DFFQX1TR | 0.000 |   0.497 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin clk_r_REG13_S2/CK 
Endpoint:   clk_r_REG13_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG13_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.497
  Slack Time                    0.420
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG13_S2 | CK ^        |          |       |   0.000 |   -0.420 | 
     | clk_r_REG13_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.359 |   0.359 |   -0.061 | 
     | U537           | B1 ^ -> Y ^ | AO22X1TR | 0.138 |   0.497 |    0.077 | 
     | clk_r_REG13_S2 | D ^         | DFFQX1TR | 0.000 |   0.497 |    0.077 | 
     +----------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin clk_r_REG52_S5/CK 
Endpoint:   clk_r_REG52_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S5/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.506
  Slack Time                    0.421
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S5 | CK ^        |           |       |   0.007 |   -0.415 | 
     | clk_r_REG54_S5 | CK ^ -> Q v | DFFHQX2TR | 0.201 |   0.208 |   -0.213 | 
     | U379           | A v -> Y ^  | INVX1TR   | 0.083 |   0.291 |   -0.130 | 
     | U453           | A1 ^ -> Y v | AOI21X2TR | 0.048 |   0.340 |   -0.082 | 
     | U780           | A0 v -> Y ^ | OAI22X1TR | 0.065 |   0.405 |   -0.016 | 
     | U289           | A1 ^ -> Y ^ | AO22X1TR  | 0.101 |   0.506 |    0.084 | 
     | clk_r_REG52_S5 | D ^         | DFFQX1TR  | 0.000 |   0.506 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin clk_r_REG51_S6/CK 
Endpoint:   clk_r_REG51_S6/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG51_S6/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.511
  Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG51_S6 | CK ^        |          |       |   0.007 |   -0.420 | 
     | clk_r_REG51_S6 | CK ^ -> Q ^ | DFFQX1TR | 0.370 |   0.376 |   -0.051 | 
     | U459           | B1 ^ -> Y ^ | AO22X1TR | 0.135 |   0.511 |    0.084 | 
     | clk_r_REG51_S6 | D ^         | DFFQX1TR | 0.000 |   0.511 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin clk_r_REG16_S2/CK 
Endpoint:   clk_r_REG16_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG16_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.504
  Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG16_S2 | CK ^        |          |       |   0.000 |   -0.427 | 
     | clk_r_REG16_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.364 |   0.364 |   -0.063 | 
     | U873           | B1 ^ -> Y ^ | AO22X1TR | 0.140 |   0.504 |    0.077 | 
     | clk_r_REG16_S2 | D ^         | DFFQX1TR | 0.000 |   0.504 |    0.077 | 
     +----------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin clk_r_REG12_S2/CK 
Endpoint:   clk_r_REG12_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG12_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.505
  Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG12_S2 | CK ^        |          |       |   0.001 |   -0.427 | 
     | clk_r_REG12_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.368 |   0.368 |   -0.059 | 
     | U285           | B1 ^ -> Y ^ | AO22X1TR | 0.137 |   0.505 |    0.077 | 
     | clk_r_REG12_S2 | D ^         | DFFQX1TR | 0.000 |   0.505 |    0.077 | 
     +----------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin clk_r_REG58_S1/CK 
Endpoint:   clk_r_REG58_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.511
  Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG58_S1 | CK ^        |          |       |   0.005 |   -0.422 | 
     | clk_r_REG58_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.384 |   0.389 |   -0.038 | 
     | U875           | A1 ^ -> Y ^ | AO21X1TR | 0.122 |   0.511 |    0.084 | 
     | clk_r_REG58_S1 | D ^         | DFFQX1TR | 0.000 |   0.511 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin clk_r_REG50_S5/CK 
Endpoint:   clk_r_REG50_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG50_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.512
  Slack Time                    0.428
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG50_S5 | CK ^        |          |       |   0.007 |   -0.422 | 
     | clk_r_REG50_S5 | CK ^ -> Q ^ | DFFQX1TR | 0.369 |   0.376 |   -0.053 | 
     | U858           | B1 ^ -> Y ^ | AO22X1TR | 0.137 |   0.512 |    0.084 | 
     | clk_r_REG50_S5 | D ^         | DFFQX1TR | 0.000 |   0.512 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin clk_r_REG40_S2/CK 
Endpoint:   clk_r_REG40_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG40_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.517
  Slack Time                    0.434
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG40_S2 | CK ^        |          |       |   0.005 |   -0.428 | 
     | clk_r_REG40_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.390 |   0.395 |   -0.038 | 
     | U797           | A1 ^ -> Y ^ | AO21X1TR | 0.122 |   0.517 |    0.084 | 
     | clk_r_REG40_S2 | D ^         | DFFQX1TR | 0.000 |   0.517 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin clk_r_REG15_S2/CK 
Endpoint:   clk_r_REG15_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG15_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.514
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG15_S2 | CK ^        |          |       |   0.001 |   -0.436 | 
     | clk_r_REG15_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.375 |   0.376 |   -0.061 | 
     | U538           | B1 ^ -> Y ^ | AO22X1TR | 0.138 |   0.514 |    0.077 | 
     | clk_r_REG15_S2 | D ^         | DFFQX1TR | 0.000 |   0.514 |    0.077 | 
     +----------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin clk_r_REG36_S2/CK 
Endpoint:   clk_r_REG36_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG36_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.553
  Slack Time                    0.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG36_S2 | CK ^        |          |       |   0.006 |   -0.448 | 
     | clk_r_REG36_S2 | CK ^ -> Q v | DFFQX1TR | 0.364 |   0.370 |   -0.083 | 
     | U483           | B1 v -> Y v | AO22X2TR | 0.182 |   0.553 |    0.099 | 
     | clk_r_REG36_S2 | D v         | DFFQX1TR | 0.000 |   0.553 |    0.099 | 
     +----------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin clk_r_REG24_S4/CK 
Endpoint:   clk_r_REG24_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG24_S4/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.547
  Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG24_S4 | CK ^        |          |       |   0.001 |   -0.455 | 
     | clk_r_REG24_S4 | CK ^ -> Q v | DFFQX1TR | 0.355 |   0.356 |   -0.100 | 
     | U291           | A1 v -> Y v | AO21X1TR | 0.191 |   0.547 |    0.091 | 
     | clk_r_REG24_S4 | D v         | DFFQX1TR | 0.000 |   0.547 |    0.091 | 
     +----------------------------------------------------------------------+ 
Path 117: MET Early External Delay Assertion 
Endpoint:   rdB_addr[2]     (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG5_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.465
  Slack Time                    0.465
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    | Delay | Arrival | Required | 
     |               |               |           |       |  Time   |   Time   | 
     |---------------+---------------+-----------+-------+---------+----------| 
     | clk_r_REG5_S1 | CK ^          |           |       |   0.005 |   -0.460 | 
     | clk_r_REG5_S1 | CK ^ -> Q ^   | DFFQX1TR  | 0.267 |   0.272 |   -0.193 | 
     | U757          | B ^ -> Y v    | NAND2X1TR | 0.053 |   0.325 |   -0.139 | 
     | U811          | B0 v -> Y ^   | OAI21X1TR | 0.139 |   0.464 |   -0.000 | 
     |               | rdB_addr[2] ^ |           | 0.000 |   0.465 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin clk_r_REG49_S5/CK 
Endpoint:   clk_r_REG49_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG49_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.551
  Slack Time                    0.467
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG49_S5 | CK ^        |          |       |   0.006 |   -0.461 | 
     | clk_r_REG49_S5 | CK ^ -> Q ^ | DFFQX1TR | 0.404 |   0.410 |   -0.057 | 
     | U860           | B1 ^ -> Y ^ | AO22X1TR | 0.141 |   0.551 |    0.084 | 
     | clk_r_REG49_S5 | D ^         | DFFQX1TR | 0.000 |   0.551 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin clk_r_REG48_S5/CK 
Endpoint:   clk_r_REG48_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG48_S5/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.553
  Slack Time                    0.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG48_S5 | CK ^        |          |       |   0.006 |   -0.462 | 
     | clk_r_REG48_S5 | CK ^ -> Q v | DFFQX1TR | 0.359 |   0.365 |   -0.103 | 
     | U805           | S0 v -> Y ^ | MXI2X1TR | 0.089 |   0.454 |   -0.015 | 
     | U288           | A1 ^ -> Y ^ | AO22X1TR | 0.099 |   0.553 |    0.084 | 
     | clk_r_REG48_S5 | D ^         | DFFQX1TR | 0.000 |   0.553 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin clk_r_REG46_S5/CK 
Endpoint:   clk_r_REG46_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG46_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.007
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.555
  Slack Time                    0.470
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG46_S5 | CK ^        |          |       |   0.007 |   -0.464 | 
     | clk_r_REG46_S5 | CK ^ -> Q ^ | DFFQX1TR | 0.409 |   0.416 |   -0.054 | 
     | U526           | B1 ^ -> Y ^ | AO22X1TR | 0.139 |   0.555 |    0.084 | 
     | clk_r_REG46_S5 | D ^         | DFFQX1TR | 0.000 |   0.555 |    0.084 | 
     +----------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin clk_r_REG44_S4/CK 
Endpoint:   clk_r_REG44_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG43_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.551
  Slack Time                    0.474
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG43_S3 | CK ^        |            |       |   0.001 |   -0.473 | 
     | clk_r_REG43_S3 | CK ^ -> Q ^ | DFFQX1TR   | 0.267 |   0.268 |   -0.206 | 
     | U393           | A ^ -> Y v  | CLKINVX2TR | 0.086 |   0.354 |   -0.120 | 
     | U299           | A1 v -> Y ^ | OAI22X1TR  | 0.093 |   0.447 |   -0.027 | 
     | U499           | A1 ^ -> Y ^ | AO22X1TR   | 0.105 |   0.551 |    0.078 | 
     | clk_r_REG44_S4 | D ^         | DFFQX1TR   | 0.000 |   0.551 |    0.078 | 
     +------------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin clk_r_REG57_S1/CK 
Endpoint:   clk_r_REG57_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG57_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.562
  Slack Time                    0.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG57_S1 | CK ^        |          |       |   0.006 |   -0.473 | 
     | clk_r_REG57_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.413 |   0.419 |   -0.060 | 
     | U878           | B1 ^ -> Y ^ | AO22X1TR | 0.143 |   0.562 |    0.083 | 
     | clk_r_REG57_S1 | D ^         | DFFQX1TR | 0.000 |   0.562 |    0.083 | 
     +----------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin clk_r_REG35_S1/CK 
Endpoint:   clk_r_REG35_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.581
  Slack Time                    0.482
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^        |           |       |   0.004 |   -0.477 | 
     | clk_r_REG35_S1 | CK ^ -> Q ^ | DFFQX4TR  | 0.269 |   0.273 |   -0.208 | 
     | U331           | B ^ -> Y v  | NOR2X1TR  | 0.054 |   0.327 |   -0.155 | 
     | U559           | A v -> Y ^  | NAND2X2TR | 0.093 |   0.420 |   -0.061 | 
     | U767           | A0 ^ -> Y v | OAI21X1TR | 0.050 |   0.471 |   -0.011 | 
     | U402           | B v -> Y v  | OR2X2TR   | 0.110 |   0.581 |    0.099 | 
     | clk_r_REG35_S1 | D v         | DFFQX4TR  | 0.000 |   0.581 |    0.099 | 
     +-----------------------------------------------------------------------+ 
Path 124: MET Early External Delay Assertion 
Endpoint:   rdB_addr[3]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG4_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.496
  Slack Time                    0.496
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +--------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |    Cell     | Delay | Arrival | Required | 
     |               |               |             |       |  Time   |   Time   | 
     |---------------+---------------+-------------+-------+---------+----------| 
     | clk_r_REG4_S2 | CK ^          |             |       |   0.006 |   -0.491 | 
     | clk_r_REG4_S2 | CK ^ -> Q ^   | DFFQX1TR    | 0.249 |   0.255 |   -0.242 | 
     | U784          | A ^ -> Y v    | NOR2X1TR    | 0.034 |   0.289 |   -0.207 | 
     | U423          | A v -> Y v    | AND2X2TR    | 0.085 |   0.374 |   -0.123 | 
     | U881          | A0N v -> Y v  | OAI2BB1X2TR | 0.123 |   0.496 |   -0.000 | 
     |               | rdB_addr[3] v |             | 0.000 |   0.496 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 125: MET Early External Delay Assertion 
Endpoint:   rdB_addr[0]     (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG0_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.497
  Slack Time                    0.497
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    | Delay | Arrival | Required | 
     |               |               |           |       |  Time   |   Time   | 
     |---------------+---------------+-----------+-------+---------+----------| 
     | clk_r_REG0_S1 | CK ^          |           |       |   0.005 |   -0.491 | 
     | clk_r_REG0_S1 | CK ^ -> Q v   | DFFQX1TR  | 0.276 |   0.281 |   -0.216 | 
     | U739          | B v -> Y ^    | NAND2X1TR | 0.057 |   0.338 |   -0.159 | 
     | U740          | B ^ -> Y v    | NAND2X1TR | 0.158 |   0.496 |   -0.001 | 
     |               | rdB_addr[0] v |           | 0.001 |   0.497 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 126: MET Early External Delay Assertion 
Endpoint:   SRAM_WENB4       (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG44_S4/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.499
  Slack Time                    0.499
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                |              |            |       |  Time   |   Time   | 
     |----------------+--------------+------------+-------+---------+----------| 
     | clk_r_REG44_S4 | CK ^         |            |       |   0.001 |   -0.498 | 
     | clk_r_REG44_S4 | CK ^ -> Q v  | DFFQX1TR   | 0.359 |   0.360 |   -0.139 | 
     | U368           | A v -> Y ^   | CLKINVX2TR | 0.138 |   0.498 |   -0.001 | 
     |                | SRAM_WENB4 ^ |            | 0.001 |   0.499 |    0.000 | 
     +-------------------------------------------------------------------------+ 
Path 127: MET Early External Delay Assertion 
Endpoint:   PE_state[0]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.510
  Slack Time                    0.510
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |    Cell    | Delay | Arrival | Required | 
     |                |               |            |       |  Time   |   Time   | 
     |----------------+---------------+------------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^          |            |       |   0.004 |   -0.505 | 
     | clk_r_REG35_S1 | CK ^ -> Q v   | DFFQX4TR   | 0.289 |   0.294 |   -0.216 | 
     | U334           | A v -> Y ^    | INVX2TR    | 0.096 |   0.390 |   -0.120 | 
     | U882           | B0 ^ -> Y v   | AOI211X1TR | 0.119 |   0.509 |   -0.001 | 
     |                | PE_state[0] v |            | 0.001 |   0.510 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 128: MET Early External Delay Assertion 
Endpoint:   PE_state[1]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.513
  Slack Time                    0.513
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                |               |          |       |  Time   |   Time   | 
     |----------------+---------------+----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^          |          |       |   0.004 |   -0.508 | 
     | clk_r_REG35_S1 | CK ^ -> Q v   | DFFQX4TR | 0.289 |   0.294 |   -0.219 | 
     | U334           | A v -> Y ^    | INVX2TR  | 0.096 |   0.390 |   -0.123 | 
     | U883           | B ^ -> Y v    | NOR3X1TR | 0.122 |   0.512 |   -0.001 | 
     |                | PE_state[1] v |          | 0.001 |   0.513 |    0.000 | 
     +------------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin clk_r_REG2_S2/CK 
Endpoint:   clk_r_REG2_S2/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG74_S5/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.006
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.617
  Slack Time                    0.516
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG74_S5 | CK ^        |          |       |   0.004 |   -0.512 | 
     | clk_r_REG74_S5 | CK ^ -> Q ^ | DFFQX4TR | 0.366 |   0.371 |   -0.145 | 
     | U464           | A ^ -> Y v  | INVX2TR  | 0.122 |   0.492 |   -0.024 | 
     | U831           | B v -> Y v  | AND3X2TR | 0.125 |   0.617 |    0.101 | 
     | clk_r_REG2_S2  | D v         | DFFQX1TR | 0.000 |   0.617 |    0.101 | 
     +----------------------------------------------------------------------+ 
Path 130: MET Early External Delay Assertion 
Endpoint:   PE_state[2]      (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG35_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.519
  Slack Time                    0.519
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |   Cell    | Delay | Arrival | Required | 
     |                |               |           |       |  Time   |   Time   | 
     |----------------+---------------+-----------+-------+---------+----------| 
     | clk_r_REG35_S1 | CK ^          |           |       |   0.004 |   -0.515 | 
     | clk_r_REG35_S1 | CK ^ -> Q ^   | DFFQX4TR  | 0.269 |   0.273 |   -0.246 | 
     | U334           | A ^ -> Y v    | INVX2TR   | 0.056 |   0.329 |   -0.190 | 
     | U809           | C v -> Y ^    | NAND4X1TR | 0.083 |   0.412 |   -0.107 | 
     | U810           | B ^ -> Y v    | NOR2X1TR  | 0.107 |   0.519 |   -0.000 | 
     |                | PE_state[2] v |           | 0.000 |   0.519 |    0.000 | 
     +-------------------------------------------------------------------------+ 

