# 5. Boot Modes

```
Last Version: 2025/11/18
```

## 5.1 Introduction

K1 supports booting from

- SPI NAND Flash
- SPI NOR Flash
- eMMC
- SD/TF Card

## 5.2 Boot Strapping Pins

The boot process of K1 is controlled by a set of boot strapping pins which can be configured to determine the boot mode and other operational parameters. The definitions of the boot strapping pins are tabled below.

<table>
<tbody>
<tr>
<td><strong>Pin</strong><strong> Name</strong></td>
<td><strong>Boot </strong><strong>Strapping </strong><strong>Pin</strong></td>
<td><strong>Default Value</strong></td>
</tr>
<tr>
<td>QSPI_DAT0</td>
<td>STRAP[0]</td>
<td>0</td>
</tr>
<tr>
<td>QSPI_DAT1</td>
<td>STRAP[1]</td>
<td>0</td>
</tr>
<tr>
<td>QSPI_DAT2</td>
<td>STRAP[2]</td>
<td>0</td>
</tr>
<tr>
<td>QSPI_DAT3</td>
<td>STRAP[3]</td>
<td>0</td>
</tr>
<tr>
<td>GPIO90</td>
<td>STRAP[4]</td>
<td>0</td>
</tr>
</tbody>
</table>

Details about the purpose of the different configurations of the boot strapping pins are provided in the following subsections.

### Boot Mode Selection

The boot mode is selected basing on the state of **STRAP[0]** and **STRAP[1]** pins as tabled below.

<table>
<tbody>
<tr>
<td><strong>No.</strong></td>
<td><strong>STRAP[1]</strong></td>
<td><strong>STRAP[0]</strong></td>
<td><strong>Boot Mode</strong></td>
</tr>
<tr>
<td>1</td>
<td>Down</td>
<td>Down</td>
<td>SD/TF Card -&gt; eMMC (default)</td>
</tr>
<tr>
<td>2</td>
<td>Up</td>
<td>Down</td>
<td>SD/TF Card -&gt; SPI NAND Flash</td>
</tr>
<tr>
<td>3</td>
<td>Down</td>
<td>Up</td>
<td>SD/TF Card -&gt; SPI NOR Flash</td>
</tr>
<tr>
<td>4</td>
<td>Up</td>
<td>Up</td>
<td>SD/TF Card</td>
</tr>
</tbody>
</table>

### Download Mode Selection

The download mode is selected basing on the state of the **STRAP[2]** pin as tabled below**.**

<table>
<tbody>
<tr>
<td><strong>No.</strong></td>
<td><strong>STRAP[2]</strong></td>
<td><strong>Download Mode</strong></td>
</tr>
<tr>
<td>1</td>
<td>Down</td>
<td>USB (default)</td>
</tr>
<tr>
<td>2</td>
<td>Up</td>
<td>UART</td>
</tr>
</tbody>
</table>

### Boot Download Mode Selection

The boot download mode is selected basing on the state of the **STRAP[3]** pin as tabled below**.**

<table>
<tbody>
<tr>
<td><strong>No.</strong></td>
<td><strong>STRAP[3]</strong></td>
<td><strong>Boot Download Mode</strong></td>
</tr>
<tr>
<td>1</td>
<td>Down</td>
<td>Boot Mode as per <strong>Section 6.2.1</strong> (default)</td>
</tr>
<tr>
<td>2</td>
<td>Up</td>
<td>Download Mode as per <strong>Section 6.2.2</strong></td>
</tr>
</tbody>
</table>

### SPI NAND/NOR Flash Boot Voltage Selection

The boot voltage of SPI NAND/NOR Flash is selected basing on the state of the **STRAP[4]** pin as tabled below.

<table>
<tbody>
<tr>
<td><strong>No.</strong></td>
<td><strong>STRAP[4]</strong></td>
<td><strong>SPI NAND/NOR Flash Boot Voltage</strong></td>
</tr>
<tr>
<td>1</td>
<td>Up</td>
<td>3.3V I/O</td>
</tr>
<tr>
<td>2</td>
<td>Down</td>
<td>1.8V I/O</td>
</tr>
</tbody>
</table>
