--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml doomsday.twx doomsday.ncd -o doomsday.twr doomsday.pcf
-ucf doomsday.ucf

Design file:              doomsday.ncd
Physical constraint file: doomsday.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
alarmcount  |    1.349(R)|      SLOW  |   -0.817(R)|      SLOW  |clk_BUFGP         |   0.000|
alarmset    |    4.958(R)|      SLOW  |   -1.493(R)|      FAST  |clk_BUFGP         |   0.000|
countdown   |    3.438(R)|      SLOW  |   -0.563(R)|      SLOW  |clk_BUFGP         |   0.000|
countup     |    2.621(R)|      SLOW  |   -0.622(R)|      SLOW  |clk_BUFGP         |   0.000|
increase    |    2.112(R)|      SLOW  |   -1.398(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    6.933(R)|      SLOW  |   -0.790(R)|      FAST  |clk_BUFGP         |   0.000|
timercount  |    1.022(R)|      FAST  |   -0.481(R)|      SLOW  |clk_BUFGP         |   0.000|
timerset    |    5.256(R)|      SLOW  |   -0.433(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |         6.897(R)|      SLOW  |         3.513(R)|      FAST  |clk_BUFGP         |   0.000|
AN<1>       |         6.972(R)|      SLOW  |         3.555(R)|      FAST  |clk_BUFGP         |   0.000|
AN<2>       |         6.548(R)|      SLOW  |         3.304(R)|      FAST  |clk_BUFGP         |   0.000|
AN<3>       |         6.783(R)|      SLOW  |         3.442(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |         7.933(R)|      SLOW  |         4.215(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |         7.776(R)|      SLOW  |         4.112(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |         7.758(R)|      SLOW  |         4.099(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |         7.764(R)|      SLOW  |         4.113(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |         7.920(R)|      SLOW  |         4.197(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |         7.730(R)|      SLOW  |         4.084(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |         7.687(R)|      SLOW  |         4.033(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.878|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 10 11:47:32 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



