# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
# Date created = 15:20:16  July 19, 2011
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		DE4_DDR2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Stratix IV"
set_global_assignment -name DEVICE EP4SGX230KF40C2
set_global_assignment -name TOP_LEVEL_ENTITY cmv4000design
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:20:16  JULY 19, 2011"
set_global_assignment -name LAST_QUARTUS_VERSION "12.1 SP1"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 1517
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 2
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256

#============================================================
# CLOCK
#============================================================
set_location_assignment PIN_AC35 -to OSC_50_Bank2
set_instance_assignment -name IO_STANDARD "2.5 V" -to OSC_50_Bank2
set_location_assignment PIN_AV22 -to OSC_50_Bank3
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank3
set_location_assignment PIN_AV19 -to OSC_50_Bank4
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank4
set_location_assignment PIN_AC6 -to OSC_50_Bank5
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to OSC_50_Bank5
set_location_assignment PIN_AB6 -to OSC_50_Bank6
set_instance_assignment -name IO_STANDARD "2.5 V" -to OSC_50_Bank6
set_location_assignment PIN_A19 -to OSC_50_Bank7
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank7
set_location_assignment PIN_AH19 -to GCLKOUT_FPGA
set_instance_assignment -name IO_STANDARD "1.8 V" -to GCLKOUT_FPGA
set_location_assignment PIN_A21 -to GCLKIN
set_instance_assignment -name IO_STANDARD "1.8 V" -to GCLKIN
set_location_assignment PIN_B22 -to PLL_CLKIN_p
set_instance_assignment -name IO_STANDARD LVDS -to PLL_CLKIN_p
set_location_assignment PIN_AP24 -to MAX_PLL_D[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_PLL_D[0]
set_location_assignment PIN_AN22 -to MAX_PLL_D[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_PLL_D[1]
set_location_assignment PIN_AG17 -to MAX_PLL_D[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_PLL_D[2]
set_location_assignment PIN_AV11 -to MAX_CONF_D[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_CONF_D[2]
set_location_assignment PIN_AG22 -to MAX_CONF_D[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_CONF_D[1]
set_location_assignment PIN_AW32 -to MAX_CONF_D[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to MAX_CONF_D[0]

#============================================================
# LED x 8
#============================================================
set_location_assignment PIN_V28 -to LED[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[0]
set_location_assignment PIN_W28 -to LED[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[1]
set_location_assignment PIN_R29 -to LED[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[2]
set_location_assignment PIN_P29 -to LED[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[3]
set_location_assignment PIN_N29 -to LED[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[4]
set_location_assignment PIN_M29 -to LED[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[5]
set_location_assignment PIN_M30 -to LED[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[6]
set_location_assignment PIN_N30 -to LED[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED[7]

#============================================================
# BUTTON x 4, EXT_IO and CPU_RESET_n
#============================================================
set_location_assignment PIN_AH5 -to BUTTON[0]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to BUTTON[0]
set_location_assignment PIN_AG5 -to BUTTON[1]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to BUTTON[1]
set_location_assignment PIN_AG7 -to BUTTON[2]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to BUTTON[2]
set_location_assignment PIN_AG8 -to BUTTON[3]
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to BUTTON[3]
set_location_assignment PIN_AC11 -to EXT_IO
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to EXT_IO
set_location_assignment PIN_V34 -to CPU_RESET_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to CPU_RESET_n

#============================================================
# DDR2 SODIMM, DDR2 SODIMM_0
#============================================================
set_location_assignment PIN_AW34 -to M1_DDR2_dq[4]
set_location_assignment PIN_AV32 -to M1_DDR2_dq[0]
set_location_assignment PIN_AW33 -to M1_DDR2_dq[5]
set_location_assignment PIN_AV31 -to M1_DDR2_dq[1]
set_location_assignment PIN_AW31 -to M1_DDR2_dm[0]
set_location_assignment PIN_AW30 -to M1_DDR2_dqsn[0]
set_location_assignment PIN_AV29 -to M1_DDR2_dqs[0]
set_location_assignment PIN_AW28 -to M1_DDR2_dq[6]
set_location_assignment PIN_AW27 -to M1_DDR2_dq[7]
set_location_assignment PIN_AW29 -to M1_DDR2_dq[2]
set_location_assignment PIN_AV28 -to M1_DDR2_dq[3]
set_location_assignment PIN_AM25 -to M1_DDR2_dq[12]
set_location_assignment PIN_AN25 -to M1_DDR2_dq[13]
set_location_assignment PIN_AP25 -to M1_DDR2_dq[8]
set_location_assignment PIN_AV26 -to M1_DDR2_dq[9]
set_location_assignment PIN_AW26 -to M1_DDR2_dm[1]
set_location_assignment PIN_AU26 -to M1_DDR2_dqsn[1]
set_location_assignment PIN_AP28 -to M1_DDR2_clk[0]
set_location_assignment PIN_AT26 -to M1_DDR2_dqs[1]
set_location_assignment PIN_AR28 -to M1_DDR2_clk_n[0]
set_location_assignment PIN_AU25 -to M1_DDR2_dq[10]
set_location_assignment PIN_AR25 -to M1_DDR2_dq[14]
set_location_assignment PIN_AT25 -to M1_DDR2_dq[11]
set_location_assignment PIN_AN24 -to M1_DDR2_dq[15]
set_location_assignment PIN_AN23 -to M1_DDR2_dq[16]
set_location_assignment PIN_AM23 -to M1_DDR2_dq[20]
set_location_assignment PIN_AP23 -to M1_DDR2_dq[17]
set_location_assignment PIN_AR23 -to M1_DDR2_dq[21]
set_location_assignment PIN_AU24 -to M1_DDR2_dqsn[2]
set_location_assignment PIN_AT24 -to M1_DDR2_dqs[2]
set_location_assignment PIN_AU23 -to M1_DDR2_dm[2]
set_location_assignment PIN_AL22 -to M1_DDR2_dq[18]
set_location_assignment PIN_AT23 -to M1_DDR2_dq[22]
set_location_assignment PIN_AM22 -to M1_DDR2_dq[19]
set_location_assignment PIN_AL21 -to M1_DDR2_dq[23]
set_location_assignment PIN_AJ22 -to M1_DDR2_dq[24]
set_location_assignment PIN_AK24 -to M1_DDR2_dq[28]
set_location_assignment PIN_AH23 -to M1_DDR2_dq[25]
set_location_assignment PIN_AJ23 -to M1_DDR2_dq[29]
set_location_assignment PIN_AH22 -to M1_DDR2_dm[3]
set_location_assignment PIN_AL23 -to M1_DDR2_dqsn[3]
set_location_assignment PIN_AK23 -to M1_DDR2_dqs[3]
set_location_assignment PIN_AF22 -to M1_DDR2_dq[26]
set_location_assignment PIN_AF23 -to M1_DDR2_dq[30]
set_location_assignment PIN_AE23 -to M1_DDR2_dq[27]
set_location_assignment PIN_AE22 -to M1_DDR2_dq[31]
set_location_assignment PIN_AT28 -to M1_DDR2_cke[0]
set_location_assignment PIN_AK27 -to M1_DDR2_cke[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke[1]
set_location_assignment PIN_AT29 -to M1_DDR2_addr[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[15]
set_location_assignment PIN_AP27 -to M1_DDR2_ba[2]
set_location_assignment PIN_AU29 -to M1_DDR2_addr[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[14]
set_location_assignment PIN_AP26 -to M1_DDR2_addr[12]
set_location_assignment PIN_AU28 -to M1_DDR2_addr[11]
set_location_assignment PIN_AN27 -to M1_DDR2_addr[9]
set_location_assignment PIN_AT27 -to M1_DDR2_addr[7]
set_location_assignment PIN_AL27 -to M1_DDR2_addr[8]
set_location_assignment PIN_AU27 -to M1_DDR2_addr[6]
set_location_assignment PIN_AK26 -to M1_DDR2_addr[5]
set_location_assignment PIN_AN26 -to M1_DDR2_addr[4]
set_location_assignment PIN_AM26 -to M1_DDR2_addr[3]
set_location_assignment PIN_AW23 -to M1_DDR2_addr[2]
set_location_assignment PIN_AL25 -to M1_DDR2_addr[1]
set_location_assignment PIN_AV23 -to M1_DDR2_addr[0]
set_location_assignment PIN_AJ26 -to M1_DDR2_addr[10]
set_location_assignment PIN_AD25 -to M1_DDR2_ba[1]
set_location_assignment PIN_AH26 -to M1_DDR2_ba[0]
set_location_assignment PIN_AE21 -to M1_DDR2_ras_n
set_location_assignment PIN_AK25 -to M1_DDR2_we_n
set_location_assignment PIN_AG21 -to M1_DDR2_cs_n[0]
set_location_assignment PIN_AJ25 -to M1_DDR2_cas_n
set_location_assignment PIN_AG20 -to M1_DDR2_odt[0]
set_location_assignment PIN_AE25 -to M1_DDR2_cs_n[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n[1]
set_location_assignment PIN_AD21 -to M1_DDR2_addr[13]
set_location_assignment PIN_AE24 -to M1_DDR2_odt[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt[1]
set_location_assignment PIN_AK17 -to M1_DDR2_dq[32]
set_location_assignment PIN_AG16 -to M1_DDR2_dq[36]
set_location_assignment PIN_AM17 -to M1_DDR2_dq[33]
set_location_assignment PIN_AH17 -to M1_DDR2_dq[37]
set_location_assignment PIN_AL16 -to M1_DDR2_dqsn[4]
set_location_assignment PIN_AL17 -to M1_DDR2_dm[4]
set_location_assignment PIN_AK16 -to M1_DDR2_dqs[4]
set_location_assignment PIN_AF17 -to M1_DDR2_dq[38]
set_location_assignment PIN_AH16 -to M1_DDR2_dq[34]
set_location_assignment PIN_AE17 -to M1_DDR2_dq[39]
set_location_assignment PIN_AJ16 -to M1_DDR2_dq[35]
set_location_assignment PIN_AN17 -to M1_DDR2_dq[44]
set_location_assignment PIN_AR17 -to M1_DDR2_dq[40]
set_location_assignment PIN_AP17 -to M1_DDR2_dq[45]
set_location_assignment PIN_AN16 -to M1_DDR2_dq[41]
set_location_assignment PIN_AR16 -to M1_DDR2_dqsn[5]
set_location_assignment PIN_AT16 -to M1_DDR2_dm[5]
set_location_assignment PIN_AP16 -to M1_DDR2_dqs[5]
set_location_assignment PIN_AU16 -to M1_DDR2_dq[42]
set_location_assignment PIN_AU15 -to M1_DDR2_dq[46]
set_location_assignment PIN_AW16 -to M1_DDR2_dq[43]
set_location_assignment PIN_AT15 -to M1_DDR2_dq[47]
set_location_assignment PIN_AW11 -to M1_DDR2_dq[48]
set_location_assignment PIN_AW14 -to M1_DDR2_dq[52]
set_location_assignment PIN_AW12 -to M1_DDR2_dq[49]
set_location_assignment PIN_AV14 -to M1_DDR2_dq[53]
set_location_assignment PIN_AE20 -to M1_DDR2_clk[1]
set_location_assignment PIN_AF20 -to M1_DDR2_clk_n[1]
set_location_assignment PIN_AW13 -to M1_DDR2_dqsn[6]
set_location_assignment PIN_AV13 -to M1_DDR2_dqs[6]
set_location_assignment PIN_AU14 -to M1_DDR2_dm[6]
set_location_assignment PIN_AT14 -to M1_DDR2_dq[50]
set_location_assignment PIN_AU11 -to M1_DDR2_dq[54]
set_location_assignment PIN_AU12 -to M1_DDR2_dq[51]
set_location_assignment PIN_AT12 -to M1_DDR2_dq[55]
set_location_assignment PIN_AP13 -to M1_DDR2_dq[56]
set_location_assignment PIN_AR14 -to M1_DDR2_dq[60]
set_location_assignment PIN_AN14 -to M1_DDR2_dq[57]
set_location_assignment PIN_AP14 -to M1_DDR2_dq[61]
set_location_assignment PIN_AN13 -to M1_DDR2_dm[7]
set_location_assignment PIN_AT13 -to M1_DDR2_dqsn[7]
set_location_assignment PIN_AR13 -to M1_DDR2_dqs[7]
set_location_assignment PIN_AL15 -to M1_DDR2_dq[58]
set_location_assignment PIN_AM14 -to M1_DDR2_dq[59]
set_location_assignment PIN_AL14 -to M1_DDR2_dq[62]
set_location_assignment PIN_AL13 -to M1_DDR2_dq[63]
set_location_assignment PIN_AG24 -to M1_DDR2_SDA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SDA
set_location_assignment PIN_AH24 -to M1_DDR2_SCL
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SCL
set_location_assignment PIN_AV25 -to M1_DDR2_SA[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SA[0]
set_location_assignment PIN_AW25 -to M1_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SA[1]

#============================================================
# DDR2 SODIMM, DDR2 SODIMM_1
#============================================================
set_location_assignment PIN_J12 -to M2_DDR2_dq[4]
set_location_assignment PIN_F12 -to M2_DDR2_dq[0]
set_location_assignment PIN_J13 -to M2_DDR2_dq[5]
set_location_assignment PIN_H13 -to M2_DDR2_dq[1]
set_location_assignment PIN_H14 -to M2_DDR2_dm[0]
set_location_assignment PIN_E13 -to M2_DDR2_dqsn[0]
set_location_assignment PIN_F13 -to M2_DDR2_dqs[0]
set_location_assignment PIN_G14 -to M2_DDR2_dq[6]
set_location_assignment PIN_D13 -to M2_DDR2_dq[7]
set_location_assignment PIN_E14 -to M2_DDR2_dq[2]
set_location_assignment PIN_F14 -to M2_DDR2_dq[3]
set_location_assignment PIN_P16 -to M2_DDR2_dq[12]
set_location_assignment PIN_N16 -to M2_DDR2_dq[13]
set_location_assignment PIN_P17 -to M2_DDR2_dq[8]
set_location_assignment PIN_N17 -to M2_DDR2_dq[9]
set_location_assignment PIN_M17 -to M2_DDR2_dm[1]
set_location_assignment PIN_J16 -to M2_DDR2_dqsn[1]
set_location_assignment PIN_L13 -to M2_DDR2_clk[0]
set_location_assignment PIN_K16 -to M2_DDR2_dqs[1]
set_location_assignment PIN_K13 -to M2_DDR2_clk_n[0]
set_location_assignment PIN_L16 -to M2_DDR2_dq[10]
set_location_assignment PIN_J17 -to M2_DDR2_dq[14]
set_location_assignment PIN_K17 -to M2_DDR2_dq[11]
set_location_assignment PIN_H17 -to M2_DDR2_dq[15]
set_location_assignment PIN_B16 -to M2_DDR2_dq[16]
set_location_assignment PIN_C16 -to M2_DDR2_dq[20]
set_location_assignment PIN_A16 -to M2_DDR2_dq[17]
set_location_assignment PIN_E16 -to M2_DDR2_dq[21]
set_location_assignment PIN_C15 -to M2_DDR2_dqsn[2]
set_location_assignment PIN_D15 -to M2_DDR2_dqs[2]
set_location_assignment PIN_G15 -to M2_DDR2_dm[2]
set_location_assignment PIN_F15 -to M2_DDR2_dq[18]
set_location_assignment PIN_G16 -to M2_DDR2_dq[22]
set_location_assignment PIN_D16 -to M2_DDR2_dq[19]
set_location_assignment PIN_G17 -to M2_DDR2_dq[23]
set_location_assignment PIN_C17 -to M2_DDR2_dq[24]
set_location_assignment PIN_C18 -to M2_DDR2_dq[28]
set_location_assignment PIN_E17 -to M2_DDR2_dq[25]
set_location_assignment PIN_D18 -to M2_DDR2_dq[29]
set_location_assignment PIN_F17 -to M2_DDR2_dm[3]
set_location_assignment PIN_F18 -to M2_DDR2_dqsn[3]
set_location_assignment PIN_G18 -to M2_DDR2_dqs[3]
set_location_assignment PIN_F19 -to M2_DDR2_dq[26]
set_location_assignment PIN_F20 -to M2_DDR2_dq[30]
set_location_assignment PIN_G19 -to M2_DDR2_dq[27]
set_location_assignment PIN_G20 -to M2_DDR2_dq[31]
set_location_assignment PIN_D11 -to M2_DDR2_cke[0]
set_location_assignment PIN_K12 -to M2_DDR2_cke[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cke[1]
set_location_assignment PIN_M13 -to M2_DDR2_addr[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[15]
set_location_assignment PIN_B10 -to M2_DDR2_ba[2]
set_location_assignment PIN_K14 -to M2_DDR2_addr[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[14]
set_location_assignment PIN_N15 -to M2_DDR2_addr[12]
set_location_assignment PIN_L14 -to M2_DDR2_addr[11]
set_location_assignment PIN_M14 -to M2_DDR2_addr[9]
set_location_assignment PIN_N13 -to M2_DDR2_addr[7]
set_location_assignment PIN_A10 -to M2_DDR2_addr[8]
set_location_assignment PIN_A11 -to M2_DDR2_addr[6]
set_location_assignment PIN_C11 -to M2_DDR2_addr[5]
set_location_assignment PIN_C13 -to M2_DDR2_addr[4]
set_location_assignment PIN_R14 -to M2_DDR2_addr[3]
set_location_assignment PIN_D14 -to M2_DDR2_addr[2]
set_location_assignment PIN_B11 -to M2_DDR2_addr[1]
set_location_assignment PIN_B14 -to M2_DDR2_addr[0]
set_location_assignment PIN_R18 -to M2_DDR2_addr[10]
set_location_assignment PIN_C14 -to M2_DDR2_ba[1]
set_location_assignment PIN_C12 -to M2_DDR2_ba[0]
set_location_assignment PIN_J18 -to M2_DDR2_ras_n
set_location_assignment PIN_P18 -to M2_DDR2_we_n
set_location_assignment PIN_H19 -to M2_DDR2_cs_n[0]
set_location_assignment PIN_A13 -to M2_DDR2_cas_n
set_location_assignment PIN_D19 -to M2_DDR2_odt[0]
set_location_assignment PIN_B13 -to M2_DDR2_cs_n[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cs_n[1]
set_location_assignment PIN_C19 -to M2_DDR2_addr[13]
set_location_assignment PIN_A14 -to M2_DDR2_odt[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_odt[1]
set_location_assignment PIN_N22 -to M2_DDR2_dq[32]
set_location_assignment PIN_R22 -to M2_DDR2_dq[36]
set_location_assignment PIN_M23 -to M2_DDR2_dq[33]
set_location_assignment PIN_P22 -to M2_DDR2_dq[37]
set_location_assignment PIN_K23 -to M2_DDR2_dqsn[4]
set_location_assignment PIN_P23 -to M2_DDR2_dm[4]
set_location_assignment PIN_L23 -to M2_DDR2_dqs[4]
set_location_assignment PIN_M24 -to M2_DDR2_dq[38]
set_location_assignment PIN_K24 -to M2_DDR2_dq[34]
set_location_assignment PIN_J24 -to M2_DDR2_dq[39]
set_location_assignment PIN_J25 -to M2_DDR2_dq[35]
set_location_assignment PIN_G24 -to M2_DDR2_dq[44]
set_location_assignment PIN_G25 -to M2_DDR2_dq[40]
set_location_assignment PIN_F24 -to M2_DDR2_dq[45]
set_location_assignment PIN_C25 -to M2_DDR2_dq[41]
set_location_assignment PIN_E25 -to M2_DDR2_dqsn[5]
set_location_assignment PIN_B25 -to M2_DDR2_dm[5]
set_location_assignment PIN_F25 -to M2_DDR2_dqs[5]
set_location_assignment PIN_A26 -to M2_DDR2_dq[42]
set_location_assignment PIN_D25 -to M2_DDR2_dq[46]
set_location_assignment PIN_C26 -to M2_DDR2_dq[43]
set_location_assignment PIN_D26 -to M2_DDR2_dq[47]
set_location_assignment PIN_F27 -to M2_DDR2_dq[48]
set_location_assignment PIN_H26 -to M2_DDR2_dq[52]
set_location_assignment PIN_G27 -to M2_DDR2_dq[49]
set_location_assignment PIN_J26 -to M2_DDR2_dq[53]
set_location_assignment PIN_B17 -to M2_DDR2_clk[1]
set_location_assignment PIN_A17 -to M2_DDR2_clk_n[1]
set_location_assignment PIN_D29 -to M2_DDR2_dqsn[6]
set_location_assignment PIN_E29 -to M2_DDR2_dqs[6]
set_location_assignment PIN_D28 -to M2_DDR2_dm[6]
set_location_assignment PIN_F28 -to M2_DDR2_dq[50]
set_location_assignment PIN_E28 -to M2_DDR2_dq[54]
set_location_assignment PIN_H28 -to M2_DDR2_dq[51]
set_location_assignment PIN_G29 -to M2_DDR2_dq[55]
set_location_assignment PIN_C29 -to M2_DDR2_dq[56]
set_location_assignment PIN_A27 -to M2_DDR2_dq[60]
set_location_assignment PIN_A31 -to M2_DDR2_dq[57]
set_location_assignment PIN_A28 -to M2_DDR2_dq[61]
set_location_assignment PIN_C30 -to M2_DDR2_dm[7]
set_location_assignment PIN_B28 -to M2_DDR2_dqsn[7]
set_location_assignment PIN_C28 -to M2_DDR2_dqs[7]
set_location_assignment PIN_C27 -to M2_DDR2_dq[58]
set_location_assignment PIN_D27 -to M2_DDR2_dq[59]
set_location_assignment PIN_B29 -to M2_DDR2_dq[62]
set_location_assignment PIN_B31 -to M2_DDR2_dq[63]
set_location_assignment PIN_J15 -to M2_DDR2_SDA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SDA
set_location_assignment PIN_K15 -to M2_DDR2_SCL
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SCL
set_location_assignment PIN_A18 -to M2_DDR2_SA[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SA[0]
set_location_assignment PIN_B19 -to M2_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SA[1]
#============================================================
# End of pin assignments by Terasic System Builder
#============================================================

# add for DDR2 UniPHY
set_location_assignment PIN_AG25 -to M1_DDR2_oct_rdn
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_oct_rdn
set_location_assignment PIN_AF25 -to M1_DDR2_oct_rup
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_oct_rup
set_location_assignment PIN_N14 -to M2_DDR2_oct_rdn
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_oct_rdn
set_location_assignment PIN_P14 -to M2_DDR2_oct_rup
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_oct_rup

set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name UNIPHY_TEMP_VER_CODE 81594012
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[8] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[9] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[10] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[11] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[12] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[13] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[14] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[15] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[16] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[17] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[18] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[19] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[20] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[21] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[22] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[23] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[24] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[25] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[26] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[27] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[28] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[29] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[30] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[31] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[32] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[33] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[34] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[35] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[36] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[37] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[38] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[39] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[40] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[41] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[42] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[43] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[44] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[45] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[46] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[47] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[48] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[49] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[50] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[51] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[52] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[53] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[54] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[55] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[56] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[57] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[58] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[59] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[60] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[61] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[62] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[63] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|upll_memphy|altpll_component|auto_generated|wire_pll1_clk[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|upll_memphy|altpll_component|auto_generated|wire_pll1_clk[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|upll_memphy|altpll_component|auto_generated|wire_pll1_clk[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|upll_memphy|altpll_component|auto_generated|wire_pll1_clk[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|upll_memphy|altpll_component|auto_generated|wire_pll1_clk[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|ureset|phy_reset_mem_stable_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|ureset|phy_reset_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|usequencer|sequencer_inst|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|mem_if_ddr2_emif|p0 -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to u0|mem_if_ddr2_emif|p0|controller_phy_inst|memphy_top_inst|upll_memphy|altpll_component|auto_generated|pll1 -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[0] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[1] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[2] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[3] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[4] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[5] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[6] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[7] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[8] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[9] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[10] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[11] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[12] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[13] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[14] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[15] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[16] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[17] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[18] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[19] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[20] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[21] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[22] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[23] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[24] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[25] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[26] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[27] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[28] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[29] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[30] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[31] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[32] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[33] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[34] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[35] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[36] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[37] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[38] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[39] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[40] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[41] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[42] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[43] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[44] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[45] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[46] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[47] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[48] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[49] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[50] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[51] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[52] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[53] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[54] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[55] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[56] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[57] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[58] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[59] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[60] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[61] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[62] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[63] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[0] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[1] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[2] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[3] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[4] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[5] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[6] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[7] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[0] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[1] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[2] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[3] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[4] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[5] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[6] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[7] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[0] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[1] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[2] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[3] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[4] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[5] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[6] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[7] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to u0|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to u0|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|ureset|phy_reset_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|mem_if_ddr2_emif -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to u0|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|pll1 -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_global_assignment -name MISC_FILE DE4_DDR2.dpf
set_location_assignment PIN_AP20 -to FAN_CTRL
set_instance_assignment -name IO_STANDARD "1.8 V" -to FAN_CTRL
set_location_assignment PIN_AG29 -to DVI_EDID_WP
set_location_assignment PIN_AB34 -to DVI_RX_CLK
set_location_assignment PIN_AK34 -to DVI_RX_D[23]
set_location_assignment PIN_AK35 -to DVI_RX_D[22]
set_location_assignment PIN_AN30 -to DVI_RX_D[21]
set_location_assignment PIN_AP30 -to DVI_RX_D[20]
set_location_assignment PIN_AM34 -to DVI_RX_D[19]
set_location_assignment PIN_AM35 -to DVI_RX_D[18]
set_location_assignment PIN_AM31 -to DVI_RX_D[17]
set_location_assignment PIN_AN31 -to DVI_RX_D[16]
set_location_assignment PIN_AC32 -to DVI_RX_D[15]
set_location_assignment PIN_AC31 -to DVI_RX_D[14]
set_location_assignment PIN_AJ32 -to DVI_RX_D[13]
set_location_assignment PIN_AK33 -to DVI_RX_D[12]
set_location_assignment PIN_AH34 -to DVI_RX_D[11]
set_location_assignment PIN_AH35 -to DVI_RX_D[10]
set_location_assignment PIN_AJ34 -to DVI_RX_D[9]
set_location_assignment PIN_AJ35 -to DVI_RX_D[8]
set_location_assignment PIN_AE27 -to DVI_RX_D[7]
set_location_assignment PIN_AD27 -to DVI_RX_D[6]
set_location_assignment PIN_AB31 -to DVI_RX_D[5]
set_location_assignment PIN_AB30 -to DVI_RX_D[4]
set_location_assignment PIN_AB28 -to DVI_RX_D[3]
set_location_assignment PIN_AB27 -to DVI_RX_D[2]
set_location_assignment PIN_AD26 -to DVI_RX_D[1]
set_location_assignment PIN_AC26 -to DVI_RX_D[0]
set_location_assignment PIN_AG32 -to DVI_RX_DDCSCL
set_location_assignment PIN_AG31 -to DVI_RX_DDCSDA
set_location_assignment PIN_AE29 -to DVI_RX_DE
set_location_assignment PIN_AD29 -to DVI_RX_HS
set_location_assignment PIN_AE28 -to DVI_RX_VS
set_location_assignment PIN_AG34 -to DVI_TX_CLK
set_location_assignment PIN_AU33 -to DVI_TX_D[23]
set_location_assignment PIN_AT33 -to DVI_TX_D[22]
set_location_assignment PIN_AT30 -to DVI_TX_D[21]
set_location_assignment PIN_AR31 -to DVI_TX_D[20]
set_location_assignment PIN_AR32 -to DVI_TX_D[19]
set_location_assignment PIN_AP32 -to DVI_TX_D[18]
set_location_assignment PIN_AP34 -to DVI_TX_D[17]
set_location_assignment PIN_AG28 -to DVI_TX_D[16]
set_location_assignment PIN_AK29 -to DVI_TX_D[15]
set_location_assignment PIN_AJ29 -to DVI_TX_D[14]
set_location_assignment PIN_AC29 -to DVI_TX_D[13]
set_location_assignment PIN_AC28 -to DVI_TX_D[12]
set_location_assignment PIN_AD30 -to DVI_TX_D[11]
set_location_assignment PIN_AD31 -to DVI_TX_D[10]
set_location_assignment PIN_AK32 -to DVI_TX_D[9]
set_location_assignment PIN_AL32 -to DVI_TX_D[8]
set_location_assignment PIN_AG27 -to DVI_TX_D[7]
set_location_assignment PIN_AH27 -to DVI_TX_D[6]
set_location_assignment PIN_AK31 -to DVI_TX_D[5]
set_location_assignment PIN_AL31 -to DVI_TX_D[4]
set_location_assignment PIN_AJ31 -to DVI_TX_D[3]
set_location_assignment PIN_AH30 -to DVI_TX_D[2]
set_location_assignment PIN_AL29 -to DVI_TX_D[1]
set_location_assignment PIN_AM29 -to DVI_TX_D[0]
set_location_assignment PIN_AK30 -to DVI_TX_DE
set_location_assignment PIN_AV34 -to DVI_TX_HS
set_location_assignment PIN_AP35 -to DVI_TX_HTPLG
set_location_assignment PIN_AP33 -to DVI_TX_ISEL
set_location_assignment PIN_AR35 -to DVI_TX_PD_N
set_location_assignment PIN_AR34 -to DVI_TX_SCL
set_location_assignment PIN_AT34 -to DVI_TX_SDA
set_location_assignment PIN_AT32 -to DVI_TX_VS
set_location_assignment PIN_L7 -to SWITCH[3]
set_location_assignment PIN_AK6 -to SWITCH[2]
set_location_assignment PIN_K7 -to SWITCH[1]
set_location_assignment PIN_J7 -to SWITCH[0]
set_location_assignment PIN_R9 -to C2_FRAME_REQ
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to inst|mem_if_ddr2_emif_0|pll0|upll_memphy|auto_generated|clk[1] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to inst|mem_if_ddr2_emif_0|pll0|upll_memphy|auto_generated|clk[2] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to inst|mem_if_ddr2_emif_0|pll0|upll_memphy|auto_generated|clk[3] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to inst|mem_if_ddr2_emif_0|pll0|upll_memphy|auto_generated|clk[5] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to inst|mem_if_ddr2_emif_0|pll0|upll_memphy|auto_generated|clk[6] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|ureset|phy_reset_n -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif_0|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from inst|mem_if_ddr2_emif_0|pll0|upll_memphy|auto_generated|clk[2] -to inst|mem_if_ddr2_emif_0|dll0|dll_wys_m -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to inst|mem_if_ddr2_emif_0 -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to inst|mem_if_ddr2_emif_0|pll0|upll_memphy|auto_generated|pll1 -tag __DE4_QSYS_mem_if_ddr2_emif_0_p0
set_global_assignment -name ECO_REGENERATE_REPORT ON
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[13]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[13]
set_location_assignment PIN_L11 -to C2_SPI_CLK
set_location_assignment PIN_U10 -to C2_SPI_EN
set_location_assignment PIN_P8 -to C2_SPI_MISO
set_location_assignment PIN_N9 -to C2_SPI_MOSI
set_location_assignment PIN_R8 -to C2_RESET
set_location_assignment PIN_W6 -to C2_LVDSCLK_RX
set_instance_assignment -name IO_STANDARD LVDS -to C2_LVDSCLK_RX
set_location_assignment PIN_W5 -to "C2_LVDSCLK_RX(n)"
set_location_assignment PIN_D8 -to C2_CHN_1
set_instance_assignment -name IO_STANDARD LVDS -to C2_CHN_1
set_location_assignment PIN_C8 -to "C2_CHN_1(n)"
set_location_assignment PIN_F7 -to C2_CHN_CTRL
set_instance_assignment -name IO_STANDARD LVDS -to C2_CHN_CTRL
set_location_assignment PIN_E7 -to "C2_CHN_CTRL(n)"
set_location_assignment PIN_M10 -to C2_CLK
set_instance_assignment -name IO_STANDARD LVDS -to C2_CLK
set_location_assignment PIN_L10 -to "C2_CLK(n)"
set_location_assignment PIN_W12 -to C2_CLK_LVDS
set_instance_assignment -name IO_STANDARD LVDS -to C2_CLK_LVDS
set_location_assignment PIN_W11 -to "C2_CLK_LVDS(n)"
set_location_assignment PIN_D9 -to C2_CHN_9
set_instance_assignment -name IO_STANDARD LVDS -to C2_CHN_9
set_location_assignment PIN_C9 -to "C2_CHN_9(n)"
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to inst|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to inst|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to inst|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to inst|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to inst|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|ureset|phy_reset_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to inst|mem_if_ddr2_emif|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from inst|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|clk[2] -to inst|mem_if_ddr2_emif|dll0|dll_wys_m -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to inst|mem_if_ddr2_emif -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to inst|mem_if_ddr2_emif|pll0|upll_memphy|auto_generated|pll1 -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[8] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[9] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[10] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[11] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[12] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[13] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[14] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[15] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[16] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[17] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[18] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[19] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[20] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[21] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[22] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[23] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[24] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[25] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[26] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[27] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[28] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[29] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[30] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[31] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[32] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[33] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[34] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[35] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[36] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[37] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[38] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[39] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[40] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[41] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[42] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[43] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[44] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[45] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[46] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[47] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[48] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[49] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[50] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[51] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[52] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[53] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[54] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[55] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[56] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[57] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[58] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[59] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[60] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[61] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[62] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[63] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[10] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[10] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[11] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[11] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[12] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[12] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[13] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[13] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[8] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[8] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[9] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[9] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cs_n[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_we_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_we_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ras_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ras_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cas_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cas_n -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_odt[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cke[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[8] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[9] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[10] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[11] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[12] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[13] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[14] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[15] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[16] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[17] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[18] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[19] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[20] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[21] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[22] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[23] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[24] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[25] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[26] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[27] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[28] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[29] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[30] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[31] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[32] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[33] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[34] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[35] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[36] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[37] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[38] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[39] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[40] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[41] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[42] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[43] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[44] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[45] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[46] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[47] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[48] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[49] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[50] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[51] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[52] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[53] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[54] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[55] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[56] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[57] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[58] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[59] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[60] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[61] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[62] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[63] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dm[0] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dm[1] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dm[2] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dm[3] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dm[4] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dm[5] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dm[6] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dm[7] -tag __DE4_QSYS_mem_if_ddr2_emif_p0
set_location_assignment PIN_M12 -to C1_RESET
set_location_assignment PIN_N12 -to C1_FRAME_REQ
set_location_assignment PIN_J10 -to C1_SPI_CLK
set_location_assignment PIN_R12 -to C1_SPI_EN
set_location_assignment PIN_N11 -to C1_SPI_MOSI
set_location_assignment PIN_N10 -to C1_SPI_MISO
set_location_assignment PIN_D5 -to C2_CHN_13
set_instance_assignment -name IO_STANDARD LVDS -to C2_CHN_13
set_location_assignment PIN_C5 -to "C2_CHN_13(n)"
set_location_assignment PIN_D10 -to C2_CHN_5
set_instance_assignment -name IO_STANDARD LVDS -to C2_CHN_5
set_location_assignment PIN_C10 -to "C2_CHN_5(n)"
set_location_assignment PIN_D7 -to C2_CHN_15
set_location_assignment PIN_F10 -to C2_CHN_7
set_location_assignment PIN_G5 -to C2_CHN_11
set_location_assignment PIN_G6 -to C2_CHN_3
set_instance_assignment -name IO_STANDARD LVDS -to C2_CHN_15
set_location_assignment PIN_C7 -to "C2_CHN_15(n)"
set_instance_assignment -name IO_STANDARD LVDS -to C2_CHN_7
set_location_assignment PIN_E10 -to "C2_CHN_7(n)"
set_instance_assignment -name IO_STANDARD LVDS -to C2_CHN_11
set_location_assignment PIN_F5 -to "C2_CHN_11(n)"
set_instance_assignment -name IO_STANDARD LVDS -to C2_CHN_3
set_location_assignment PIN_F6 -to "C2_CHN_3(n)"
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name FITTER_EFFORT "FAST FIT"
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT FAST
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name VHDL_FILE cmv_master.vhd
set_global_assignment -name VHDL_FILE dvi_master.vhd
set_global_assignment -name VHDL_FILE lvds_channels_remapping.vhd
set_global_assignment -name VHDL_FILE configuration_pkg.vhd
set_global_assignment -name VHDL_FILE lvds_sync_controller.vhd
set_global_assignment -name VERILOG_FILE vpg_source/vpg.v
set_global_assignment -name SOURCE_FILE vpg_source/vpg.h
set_global_assignment -name VERILOG_FILE vpg_source/vga_time_generator.v
set_global_assignment -name VERILOG_FILE vpg_source/rom_selector.v
set_global_assignment -name VERILOG_FILE vpg_source/rom_pll_162.v
set_global_assignment -name VERILOG_FILE vpg_source/rom_pll_148.v
set_global_assignment -name VERILOG_FILE vpg_source/rom_pll_108.v
set_global_assignment -name VERILOG_FILE vpg_source/rom_pll_74.v
set_global_assignment -name VERILOG_FILE vpg_source/rom_pll_65.v
set_global_assignment -name VERILOG_FILE vpg_source/rom_pll_27.v
set_global_assignment -name VERILOG_FILE vpg_source/rom_pll_25.v
set_global_assignment -name VERILOG_FILE vpg_source/pll_reconfig.v
set_global_assignment -name VERILOG_FILE vpg_source/pattern_gen.v
set_global_assignment -name VERILOG_FILE vpg_source/gen_pll.v
set_global_assignment -name VERILOG_FILE write_edid.v
set_global_assignment -name SDC_FILE DE4_DDR2.sdc
set_global_assignment -name BDF_FILE cmv4000design.bdf
set_global_assignment -name VHDL_FILE RX.vhd
set_global_assignment -name VHDL_FILE Stored_Mastertest.vhd
set_global_assignment -name VHDL_FILE RX_Multiplexer.vhd
set_global_assignment -name QIP_FILE DE4_QSYS/synthesis/DE4_QSYS.qip
set_global_assignment -name QIP_FILE pll.qip
set_global_assignment -name QIP_FILE storage.qip
set_global_assignment -name QIP_FILE fifo.qip
set_global_assignment -name QIP_FILE fifocamera.qip
set_global_assignment -name QIP_FILE plldvi.qip
set_global_assignment -name QIP_FILE pllcamera.qip
set_global_assignment -name QIP_FILE cmv_ram_fifo.qip
set_global_assignment -name QIP_FILE ram_dvi_fifo.qip