```verilog
always @(posedge clk) begin
    if (a)
        q <= ~q;
end
endmodule
```