 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : mul_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:06:39 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.01      0.08       0.08 f
  a_reg[1] (net)                 3                   0.00       0.08 f
  mult_7_U27/ZN (AND2_X1)                  0.01      0.04       0.13 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.13 f
  mult_7_S0_6/CO (FA_X1)                   0.01      0.10       0.23 f    mo 
  mult_7_CARRYB_1__6_ (net)      1                   0.00       0.23 f
  mult_7_S3_2_6/S (FA_X1)                  0.01      0.13       0.36 r    mo 
  mult_7_SUMB_2__6_ (net)        1                   0.00       0.36 r
  mult_7_S2_3_5/S (FA_X1)                  0.02      0.11       0.48 f    mo 
  mult_7_SUMB_3__5_ (net)        1                   0.00       0.48 f
  mult_7_S2_4_4/S (FA_X1)                  0.01      0.13       0.61 r    mo 
  mult_7_SUMB_4__4_ (net)        1                   0.00       0.61 r
  mult_7_S2_5_3/S (FA_X1)                  0.02      0.11       0.72 f    mo 
  mult_7_SUMB_5__3_ (net)        1                   0.00       0.72 f
  mult_7_S2_6_2/CO (FA_X1)                 0.02      0.09       0.82 f    mo 
  mult_7_CARRYB_6__2_ (net)      1                   0.00       0.82 f
  mult_7_S4_2/S (FA_X1)                    0.01      0.14       0.96 r    mo 
  mult_7_SUMB_7__2_ (net)        1                   0.00       0.96 r
  mult_7_S14_9/S (FA_X1)                   0.02      0.12       1.08 f    mo 
  mult_7_A1_7_ (net)             3                   0.00       1.08 f
  mult_7_FS_1_U54/ZN (NAND2_X1)            0.03      0.05       1.13 r
  mult_7_FS_1_n29 (net)          5                   0.00       1.13 r
  mult_7_FS_1_U82/ZN (INV_X1)              0.01      0.03       1.16 f
  mult_7_FS_1_n22 (net)          2                   0.00       1.16 f
  mult_7_FS_1_U15/ZN (AND2_X1)             0.01      0.04       1.20 f
  mult_7_FS_1_n10 (net)          1                   0.00       1.20 f
  mult_7_FS_1_U14/ZN (NOR2_X1)             0.02      0.04       1.24 r
  mult_7_FS_1_n16 (net)          1                   0.00       1.24 r
  mult_7_FS_1_U33/ZN (XNOR2_X1)            0.04      0.07       1.31 r
  N11 (net)                      4                   0.00       1.31 r
  U26/ZN (NAND3_X1)                        0.02      0.05       1.35 f
  n18 (net)                      2                   0.00       1.35 f
  U30/ZN (NOR2_X1)                         0.02      0.04       1.40 r
  n17 (net)                      1                   0.00       1.40 r
  U31/Z (XOR2_X1)                          0.02      0.06       1.46 r
  t[13] (net)                    1                   0.00       1.46 r
  z_reg_5_/D (DFF_X1)                      0.02      0.01       1.47 r
  data arrival time                                             1.47

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_5_/CK (DFF_X1)                               0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.41


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  b_reg[7] (net)                 2                   0.00       0.09 r
  mult_7_U43/ZN (INV_X1)                   0.00      0.02       0.11 f
  mult_7_n56 (net)               1                   0.00       0.11 f
  mult_7_U46/ZN (NOR2_X1)                  0.02      0.04       0.15 r
  mult_7_ab_0__7_ (net)          1                   0.00       0.15 r
  mult_7_S0_6/S (FA_X1)                    0.02      0.12       0.27 f    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.27 f
  mult_7_U16/ZN (NAND2_X1)                 0.01      0.03       0.31 r
  mult_7_n14 (net)               1                   0.00       0.31 r
  mult_7_U18/ZN (NAND3_X1)                 0.02      0.04       0.35 f
  mult_7_CARRYB_2__5_ (net)      1                   0.00       0.35 f
  mult_7_S2_3_5/S (FA_X1)                  0.01      0.15       0.49 r    mo 
  mult_7_SUMB_3__5_ (net)        1                   0.00       0.49 r
  mult_7_S2_4_4/S (FA_X1)                  0.02      0.11       0.61 f    mo 
  mult_7_SUMB_4__4_ (net)        1                   0.00       0.61 f
  mult_7_S2_5_3/CO (FA_X1)                 0.02      0.09       0.70 f    mo 
  mult_7_CARRYB_5__3_ (net)      1                   0.00       0.70 f
  mult_7_S2_6_3/S (FA_X1)                  0.01      0.15       0.85 r    mo 
  mult_7_SUMB_6__3_ (net)        1                   0.00       0.85 r
  mult_7_S4_2/S (FA_X1)                    0.02      0.11       0.96 f    mo 
  mult_7_SUMB_7__2_ (net)        1                   0.00       0.96 f
  mult_7_S14_9/S (FA_X1)                   0.02      0.13       1.10 r    mo 
  mult_7_A1_7_ (net)             3                   0.00       1.10 r
  mult_7_FS_1_U54/ZN (NAND2_X1)            0.02      0.05       1.14 f
  mult_7_FS_1_n29 (net)          5                   0.00       1.14 f
  mult_7_FS_1_U82/ZN (INV_X1)              0.01      0.04       1.18 r
  mult_7_FS_1_n22 (net)          2                   0.00       1.18 r
  mult_7_FS_1_U3/Z (BUF_X1)                0.01      0.03       1.21 r
  mult_7_FS_1_n1 (net)           1                   0.00       1.21 r
  mult_7_FS_1_U56/ZN (NOR2_X1)             0.01      0.02       1.23 f
  mult_7_FS_1_n28 (net)          1                   0.00       1.23 f
  mult_7_FS_1_U17/ZN (XNOR2_X1)            0.02      0.06       1.29 f
  N10 (net)                      4                   0.00       1.29 f
  U12/Z (CLKBUF_X1)                        0.01      0.05       1.34 f
  n7 (net)                       2                   0.00       1.34 f
  U8/ZN (AND2_X1)                          0.01      0.04       1.39 f
  n11 (net)                      1                   0.00       1.39 f
  U15/Z (XOR2_X1)                          0.01      0.07       1.46 f
  t[11] (net)                    1                   0.00       1.46 f
  z_reg_3_/D (DFF_X1)                      0.01      0.01       1.47 f
  data arrival time                                             1.47

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_3_/CK (DFF_X1)                               0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.47
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.41


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.01      0.08       0.08 f
  a_reg[1] (net)                 3                   0.00       0.08 f
  mult_7_U27/ZN (AND2_X1)                  0.01      0.04       0.13 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.13 f
  mult_7_S0_6/CO (FA_X1)                   0.01      0.10       0.23 f    mo 
  mult_7_CARRYB_1__6_ (net)      1                   0.00       0.23 f
  mult_7_S3_2_6/S (FA_X1)                  0.01      0.13       0.36 r    mo 
  mult_7_SUMB_2__6_ (net)        1                   0.00       0.36 r
  mult_7_S2_3_5/S (FA_X1)                  0.02      0.11       0.48 f    mo 
  mult_7_SUMB_3__5_ (net)        1                   0.00       0.48 f
  mult_7_S2_4_4/S (FA_X1)                  0.01      0.13       0.61 r    mo 
  mult_7_SUMB_4__4_ (net)        1                   0.00       0.61 r
  mult_7_S2_5_3/S (FA_X1)                  0.02      0.11       0.72 f    mo 
  mult_7_SUMB_5__3_ (net)        1                   0.00       0.72 f
  mult_7_S2_6_2/CO (FA_X1)                 0.02      0.09       0.82 f    mo 
  mult_7_CARRYB_6__2_ (net)      1                   0.00       0.82 f
  mult_7_S4_2/S (FA_X1)                    0.01      0.14       0.96 r    mo 
  mult_7_SUMB_7__2_ (net)        1                   0.00       0.96 r
  mult_7_S14_9/S (FA_X1)                   0.02      0.12       1.08 f    mo 
  mult_7_A1_7_ (net)             3                   0.00       1.08 f
  mult_7_FS_1_U54/ZN (NAND2_X1)            0.03      0.05       1.13 r
  mult_7_FS_1_n29 (net)          5                   0.00       1.13 r
  mult_7_FS_1_U82/ZN (INV_X1)              0.01      0.03       1.16 f
  mult_7_FS_1_n22 (net)          2                   0.00       1.16 f
  mult_7_FS_1_U15/ZN (AND2_X1)             0.01      0.04       1.20 f
  mult_7_FS_1_n10 (net)          1                   0.00       1.20 f
  mult_7_FS_1_U14/ZN (NOR2_X1)             0.02      0.04       1.24 r
  mult_7_FS_1_n16 (net)          1                   0.00       1.24 r
  mult_7_FS_1_U33/ZN (XNOR2_X1)            0.04      0.07       1.31 r
  N11 (net)                      4                   0.00       1.31 r
  U11/ZN (AND3_X1)                         0.01      0.06       1.37 r
  n5 (net)                       1                   0.00       1.37 r
  U32/ZN (NAND3_X1)                        0.02      0.03       1.40 f
  n19 (net)                      1                   0.00       1.40 f
  U21/ZN (XNOR2_X1)                        0.01      0.06       1.46 f
  t[14] (net)                    1                   0.00       1.46 f
  z_reg_6_/D (DFF_X1)                      0.01      0.01       1.46 f
  data arrival time                                             1.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_6_/CK (DFF_X1)                               0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.40


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  b_reg[7] (net)                 2                   0.00       0.09 r
  mult_7_U43/ZN (INV_X1)                   0.00      0.02       0.11 f
  mult_7_n56 (net)               1                   0.00       0.11 f
  mult_7_U46/ZN (NOR2_X1)                  0.02      0.04       0.15 r
  mult_7_ab_0__7_ (net)          1                   0.00       0.15 r
  mult_7_S0_6/S (FA_X1)                    0.02      0.12       0.27 f    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.27 f
  mult_7_U16/ZN (NAND2_X1)                 0.01      0.03       0.31 r
  mult_7_n14 (net)               1                   0.00       0.31 r
  mult_7_U18/ZN (NAND3_X1)                 0.02      0.04       0.35 f
  mult_7_CARRYB_2__5_ (net)      1                   0.00       0.35 f
  mult_7_S2_3_5/S (FA_X1)                  0.01      0.15       0.49 r    mo 
  mult_7_SUMB_3__5_ (net)        1                   0.00       0.49 r
  mult_7_S2_4_4/S (FA_X1)                  0.02      0.11       0.61 f    mo 
  mult_7_SUMB_4__4_ (net)        1                   0.00       0.61 f
  mult_7_S2_5_3/CO (FA_X1)                 0.02      0.09       0.70 f    mo 
  mult_7_CARRYB_5__3_ (net)      1                   0.00       0.70 f
  mult_7_S2_6_3/S (FA_X1)                  0.01      0.15       0.85 r    mo 
  mult_7_SUMB_6__3_ (net)        1                   0.00       0.85 r
  mult_7_S4_2/S (FA_X1)                    0.02      0.11       0.96 f    mo 
  mult_7_SUMB_7__2_ (net)        1                   0.00       0.96 f
  mult_7_S14_9/S (FA_X1)                   0.02      0.13       1.10 r    mo 
  mult_7_A1_7_ (net)             3                   0.00       1.10 r
  mult_7_FS_1_U54/ZN (NAND2_X1)            0.02      0.05       1.14 f
  mult_7_FS_1_n29 (net)          5                   0.00       1.14 f
  mult_7_FS_1_U61/ZN (NAND2_X1)            0.02      0.04       1.18 r
  mult_7_FS_1_n37 (net)          2                   0.00       1.18 r
  mult_7_FS_1_U22/ZN (INV_X1)              0.01      0.02       1.21 f
  mult_7_FS_1_n47 (net)          1                   0.00       1.21 f
  mult_7_FS_1_U65/ZN (OAI21_X1)            0.02      0.04       1.25 r
  mult_7_FS_1_n45 (net)          1                   0.00       1.25 r
  mult_7_FS_1_U64/ZN (XNOR2_X1)            0.02      0.06       1.31 r
  N14 (net)                      2                   0.00       1.31 r
  U19/ZN (AND2_X1)                         0.01      0.04       1.35 r
  n21 (net)                      1                   0.00       1.35 r
  U17/ZN (NAND4_X1)                        0.02      0.04       1.40 f
  n22 (net)                      1                   0.00       1.40 f
  U20/ZN (XNOR2_X1)                        0.01      0.06       1.45 f
  t[15] (net)                    1                   0.00       1.45 f
  z_reg_7_/D (DFF_X1)                      0.01      0.01       1.46 f
  data arrival time                                             1.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_7_/CK (DFF_X1)                               0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.40


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  b_reg[7] (net)                 2                   0.00       0.09 r
  mult_7_U43/ZN (INV_X1)                   0.00      0.02       0.11 f
  mult_7_n56 (net)               1                   0.00       0.11 f
  mult_7_U46/ZN (NOR2_X1)                  0.02      0.04       0.15 r
  mult_7_ab_0__7_ (net)          1                   0.00       0.15 r
  mult_7_S0_6/S (FA_X1)                    0.02      0.12       0.27 f    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.27 f
  mult_7_U16/ZN (NAND2_X1)                 0.01      0.03       0.31 r
  mult_7_n14 (net)               1                   0.00       0.31 r
  mult_7_U18/ZN (NAND3_X1)                 0.02      0.04       0.35 f
  mult_7_CARRYB_2__5_ (net)      1                   0.00       0.35 f
  mult_7_S2_3_5/S (FA_X1)                  0.01      0.15       0.49 r    mo 
  mult_7_SUMB_3__5_ (net)        1                   0.00       0.49 r
  mult_7_S2_4_4/S (FA_X1)                  0.02      0.11       0.61 f    mo 
  mult_7_SUMB_4__4_ (net)        1                   0.00       0.61 f
  mult_7_S2_5_3/CO (FA_X1)                 0.02      0.09       0.70 f    mo 
  mult_7_CARRYB_5__3_ (net)      1                   0.00       0.70 f
  mult_7_S2_6_3/S (FA_X1)                  0.01      0.15       0.85 r    mo 
  mult_7_SUMB_6__3_ (net)        1                   0.00       0.85 r
  mult_7_S4_2/S (FA_X1)                    0.02      0.11       0.96 f    mo 
  mult_7_SUMB_7__2_ (net)        1                   0.00       0.96 f
  mult_7_S14_9/S (FA_X1)                   0.02      0.13       1.10 r    mo 
  mult_7_A1_7_ (net)             3                   0.00       1.10 r
  mult_7_FS_1_U54/ZN (NAND2_X1)            0.02      0.05       1.14 f
  mult_7_FS_1_n29 (net)          5                   0.00       1.14 f
  mult_7_FS_1_U82/ZN (INV_X1)              0.01      0.04       1.18 r
  mult_7_FS_1_n22 (net)          2                   0.00       1.18 r
  mult_7_FS_1_U15/ZN (AND2_X1)             0.01      0.04       1.22 r
  mult_7_FS_1_n10 (net)          1                   0.00       1.22 r
  mult_7_FS_1_U14/ZN (NOR2_X1)             0.01      0.02       1.24 f
  mult_7_FS_1_n16 (net)          1                   0.00       1.24 f
  mult_7_FS_1_U33/ZN (XNOR2_X1)            0.02      0.06       1.30 f
  N11 (net)                      4                   0.00       1.30 f
  U26/ZN (NAND3_X1)                        0.02      0.05       1.35 r
  n18 (net)                      2                   0.00       1.35 r
  U27/ZN (INV_X1)                          0.01      0.03       1.37 f
  n15 (net)                      1                   0.00       1.37 f
  U28/Z (XOR2_X1)                          0.01      0.07       1.44 f
  t[12] (net)                    1                   0.00       1.44 f
  z_reg_4_/D (DFF_X1)                      0.01      0.01       1.45 f
  data arrival time                                             1.45

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_4_/CK (DFF_X1)                               0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.45
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.39


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  b_reg[7] (net)                 2                   0.00       0.09 r
  mult_7_U43/ZN (INV_X1)                   0.00      0.02       0.11 f
  mult_7_n56 (net)               1                   0.00       0.11 f
  mult_7_U46/ZN (NOR2_X1)                  0.02      0.04       0.15 r
  mult_7_ab_0__7_ (net)          1                   0.00       0.15 r
  mult_7_S0_6/S (FA_X1)                    0.02      0.12       0.27 f    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.27 f
  mult_7_U16/ZN (NAND2_X1)                 0.01      0.03       0.31 r
  mult_7_n14 (net)               1                   0.00       0.31 r
  mult_7_U18/ZN (NAND3_X1)                 0.02      0.04       0.35 f
  mult_7_CARRYB_2__5_ (net)      1                   0.00       0.35 f
  mult_7_S2_3_5/S (FA_X1)                  0.01      0.15       0.49 r    mo 
  mult_7_SUMB_3__5_ (net)        1                   0.00       0.49 r
  mult_7_S2_4_4/S (FA_X1)                  0.02      0.11       0.61 f    mo 
  mult_7_SUMB_4__4_ (net)        1                   0.00       0.61 f
  mult_7_S2_5_3/CO (FA_X1)                 0.02      0.09       0.70 f    mo 
  mult_7_CARRYB_5__3_ (net)      1                   0.00       0.70 f
  mult_7_S2_6_3/S (FA_X1)                  0.01      0.15       0.85 r    mo 
  mult_7_SUMB_6__3_ (net)        1                   0.00       0.85 r
  mult_7_S4_2/S (FA_X1)                    0.02      0.11       0.96 f    mo 
  mult_7_SUMB_7__2_ (net)        1                   0.00       0.96 f
  mult_7_S14_9/S (FA_X1)                   0.02      0.13       1.10 r    mo 
  mult_7_A1_7_ (net)             3                   0.00       1.10 r
  mult_7_FS_1_U54/ZN (NAND2_X1)            0.02      0.05       1.14 f
  mult_7_FS_1_n29 (net)          5                   0.00       1.14 f
  mult_7_FS_1_U82/ZN (INV_X1)              0.01      0.04       1.18 r
  mult_7_FS_1_n22 (net)          2                   0.00       1.18 r
  mult_7_FS_1_U3/Z (BUF_X1)                0.01      0.03       1.21 r
  mult_7_FS_1_n1 (net)           1                   0.00       1.21 r
  mult_7_FS_1_U56/ZN (NOR2_X1)             0.01      0.02       1.23 f
  mult_7_FS_1_n28 (net)          1                   0.00       1.23 f
  mult_7_FS_1_U17/ZN (XNOR2_X1)            0.02      0.06       1.29 f
  N10 (net)                      4                   0.00       1.29 f
  U12/Z (CLKBUF_X1)                        0.01      0.05       1.34 f
  n7 (net)                       2                   0.00       1.34 f
  U25/Z (XOR2_X1)                          0.01      0.08       1.42 f
  t[10] (net)                    1                   0.00       1.42 f
  z_reg_2_/D (DFF_X1)                      0.01      0.01       1.43 f
  data arrival time                                             1.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_2_/CK (DFF_X1)                               0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.37


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  b_reg[7] (net)                 2                   0.00       0.09 r
  mult_7_U43/ZN (INV_X1)                   0.00      0.02       0.11 f
  mult_7_n56 (net)               1                   0.00       0.11 f
  mult_7_U46/ZN (NOR2_X1)                  0.02      0.04       0.15 r
  mult_7_ab_0__7_ (net)          1                   0.00       0.15 r
  mult_7_S0_6/S (FA_X1)                    0.02      0.12       0.27 f    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.27 f
  mult_7_U16/ZN (NAND2_X1)                 0.01      0.03       0.31 r
  mult_7_n14 (net)               1                   0.00       0.31 r
  mult_7_U18/ZN (NAND3_X1)                 0.02      0.04       0.35 f
  mult_7_CARRYB_2__5_ (net)      1                   0.00       0.35 f
  mult_7_S2_3_5/S (FA_X1)                  0.01      0.15       0.49 r    mo 
  mult_7_SUMB_3__5_ (net)        1                   0.00       0.49 r
  mult_7_S2_4_4/S (FA_X1)                  0.02      0.11       0.61 f    mo 
  mult_7_SUMB_4__4_ (net)        1                   0.00       0.61 f
  mult_7_S2_5_3/CO (FA_X1)                 0.02      0.09       0.70 f    mo 
  mult_7_CARRYB_5__3_ (net)      1                   0.00       0.70 f
  mult_7_S2_6_3/S (FA_X1)                  0.01      0.15       0.85 r    mo 
  mult_7_SUMB_6__3_ (net)        1                   0.00       0.85 r
  mult_7_S4_2/S (FA_X1)                    0.02      0.11       0.96 f    mo 
  mult_7_SUMB_7__2_ (net)        1                   0.00       0.96 f
  mult_7_S14_9/S (FA_X1)                   0.02      0.13       1.10 r    mo 
  mult_7_A1_7_ (net)             3                   0.00       1.10 r
  mult_7_FS_1_U54/ZN (NAND2_X1)            0.02      0.05       1.14 f
  mult_7_FS_1_n29 (net)          5                   0.00       1.14 f
  mult_7_FS_1_U39/ZN (AND2_X1)             0.01      0.05       1.19 f
  mult_7_FS_1_n13 (net)          1                   0.00       1.19 f
  mult_7_FS_1_U38/ZN (XNOR2_X1)            0.01      0.05       1.24 f
  N9 (net)                       2                   0.00       1.24 f
  U6/Z (BUF_X1)                            0.01      0.04       1.28 f
  n3 (net)                       1                   0.00       1.28 f
  U7/ZN (XNOR2_X1)                         0.01      0.05       1.33 f
  t[9] (net)                     1                   0.00       1.33 f
  z_reg_1_/D (DFF_X1)                      0.01      0.01       1.34 f
  data arrival time                                             1.34

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_1_/CK (DFF_X1)                               0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.28


  Startpoint: a_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_0_/Q (DFF_X1)                  0.01      0.09       0.09 r
  a_reg[0] (net)                 2                   0.00       0.09 r
  mult_7_U48/ZN (INV_X1)                   0.01      0.04       0.13 f
  mult_7_n41 (net)               6                   0.00       0.13 f
  mult_7_U49/ZN (NOR2_X1)                  0.03      0.06       0.19 r
  mult_7_ab_0__6_ (net)          2                   0.00       0.19 r
  mult_7_U30/ZN (AND2_X1)                  0.02      0.06       0.24 r
  mult_7_n24 (net)               3                   0.00       0.24 r
  mult_7_U12/ZN (XNOR2_X1)                 0.02      0.06       0.30 r
  mult_7_n11 (net)               1                   0.00       0.30 r
  mult_7_U11/ZN (XNOR2_X1)                 0.03      0.06       0.37 r
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.37 r
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.12       0.48 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.48 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.62 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.62 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.73 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.73 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.86 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.86 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.11       0.98 f    mo 
  mult_7_SUMB_7__0_ (net)        1                   0.00       0.98 f
  mult_7_S14_7_0/CO (FA_X1)                0.02      0.10       1.08 f    mo 
  mult_7_A2_6_ (net)             4                   0.00       1.08 f
  mult_7_FS_1_U48/ZN (INV_X1)              0.01      0.03       1.11 r
  mult_7_FS_1_n68 (net)          1                   0.00       1.11 r
  mult_7_FS_1_U60/ZN (NAND2_X1)            0.01      0.02       1.14 f
  mult_7_FS_1_n27 (net)          1                   0.00       1.14 f
  mult_7_FS_1_U2/ZN (AND2_X1)              0.01      0.04       1.18 f
  N8 (net)                       2                   0.00       1.18 f
  U22/Z (XOR2_X1)                          0.01      0.07       1.24 f
  t[8] (net)                     1                   0.00       1.24 f
  z_reg_0_/D (DFF_X1)                      0.01      0.01       1.25 f
  data arrival time                                             1.25

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_0_/CK (DFF_X1)                               0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.25
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.19


  Startpoint: a[1] (input port)
  Endpoint: a_reg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     1                   0.00       0.00 f
  a_reg_reg_1_/D (DFF_X1)                  0.00      0.01       0.01 f
  data arrival time                                             0.01

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.01
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.05


  Startpoint: a[0] (input port)
  Endpoint: a_reg_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[0] (in)                                0.00      0.00       0.00 f
  a[0] (net)                     1                   0.00       0.00 f
  a_reg_reg_0_/D (DFF_X1)                  0.00      0.01       0.01 f
  data arrival time                                             0.01

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.01
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.05


  Startpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_7_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_7_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[7] (net)                     1                   0.00       0.08 r
  z[7] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_6_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_6_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[6] (net)                     1                   0.00       0.08 r
  z[6] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_5_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_5_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[5] (net)                     1                   0.00       0.08 r
  z[5] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_4_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_4_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[4] (net)                     1                   0.00       0.08 r
  z[4] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_3_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_3_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[3] (net)                     1                   0.00       0.08 r
  z[3] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_2_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_2_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[2] (net)                     1                   0.00       0.08 r
  z[2] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_1_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_1_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[1] (net)                     1                   0.00       0.08 r
  z[1] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_0_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_0_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[0] (net)                     1                   0.00       0.08 r
  z[0] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
