{
  "module_name": "vlv_sideband_reg.h",
  "hash_id": "4d1a78bf82258f528ee313e60877e6431c5c434f75bd64e4613254d1c47058c1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/vlv_sideband_reg.h",
  "human_readable_source": " \n \n\n#ifndef _VLV_SIDEBAND_REG_H_\n#define _VLV_SIDEBAND_REG_H_\n\n \n#define BUNIT_REG_BISOC\t\t\t\t0x11\n\n \n#define   _SSPM0_SSC(val)\t\t\t((val) << 0)\n#define   SSPM0_SSC_MASK\t\t\t_SSPM0_SSC(0x3)\n#define   SSPM0_SSC_PWR_ON\t\t\t_SSPM0_SSC(0x0)\n#define   SSPM0_SSC_CLK_GATE\t\t\t_SSPM0_SSC(0x1)\n#define   SSPM0_SSC_RESET\t\t\t_SSPM0_SSC(0x2)\n#define   SSPM0_SSC_PWR_GATE\t\t\t_SSPM0_SSC(0x3)\n#define   _SSPM0_SSS(val)\t\t\t((val) << 24)\n#define   SSPM0_SSS_MASK\t\t\t_SSPM0_SSS(0x3)\n#define   SSPM0_SSS_PWR_ON\t\t\t_SSPM0_SSS(0x0)\n#define   SSPM0_SSS_CLK_GATE\t\t\t_SSPM0_SSS(0x1)\n#define   SSPM0_SSS_RESET\t\t\t_SSPM0_SSS(0x2)\n#define   SSPM0_SSS_PWR_GATE\t\t\t_SSPM0_SSS(0x3)\n\n \n#define   SSPM1_FREQSTAT_SHIFT\t\t\t24\n#define   SSPM1_FREQSTAT_MASK\t\t\t(0x1f << SSPM1_FREQSTAT_SHIFT)\n#define   SSPM1_FREQGUAR_SHIFT\t\t\t8\n#define   SSPM1_FREQGUAR_MASK\t\t\t(0x1f << SSPM1_FREQGUAR_SHIFT)\n#define   SSPM1_FREQ_SHIFT\t\t\t0\n#define   SSPM1_FREQ_MASK\t\t\t(0x1f << SSPM1_FREQ_SHIFT)\n\n#define PUNIT_REG_VEDSSPM0\t\t\t0x32\n#define PUNIT_REG_VEDSSPM1\t\t\t0x33\n\n#define PUNIT_REG_DSPSSPM\t\t\t0x36\n#define   DSPFREQSTAT_SHIFT_CHV\t\t\t24\n#define   DSPFREQSTAT_MASK_CHV\t\t\t(0x1f << DSPFREQSTAT_SHIFT_CHV)\n#define   DSPFREQGUAR_SHIFT_CHV\t\t\t8\n#define   DSPFREQGUAR_MASK_CHV\t\t\t(0x1f << DSPFREQGUAR_SHIFT_CHV)\n#define   DSPFREQSTAT_SHIFT\t\t\t30\n#define   DSPFREQSTAT_MASK\t\t\t(0x3 << DSPFREQSTAT_SHIFT)\n#define   DSPFREQGUAR_SHIFT\t\t\t14\n#define   DSPFREQGUAR_MASK\t\t\t(0x3 << DSPFREQGUAR_SHIFT)\n#define   DSP_MAXFIFO_PM5_STATUS\t\t(1 << 22)  \n#define   DSP_AUTO_CDCLK_GATE_DISABLE\t\t(1 << 7)  \n#define   DSP_MAXFIFO_PM5_ENABLE\t\t(1 << 6)  \n#define   _DP_SSC(val, pipe)\t\t\t((val) << (2 * (pipe)))\n#define   DP_SSC_MASK(pipe)\t\t\t_DP_SSC(0x3, (pipe))\n#define   DP_SSC_PWR_ON(pipe)\t\t\t_DP_SSC(0x0, (pipe))\n#define   DP_SSC_CLK_GATE(pipe)\t\t\t_DP_SSC(0x1, (pipe))\n#define   DP_SSC_RESET(pipe)\t\t\t_DP_SSC(0x2, (pipe))\n#define   DP_SSC_PWR_GATE(pipe)\t\t\t_DP_SSC(0x3, (pipe))\n#define   _DP_SSS(val, pipe)\t\t\t((val) << (2 * (pipe) + 16))\n#define   DP_SSS_MASK(pipe)\t\t\t_DP_SSS(0x3, (pipe))\n#define   DP_SSS_PWR_ON(pipe)\t\t\t_DP_SSS(0x0, (pipe))\n#define   DP_SSS_CLK_GATE(pipe)\t\t\t_DP_SSS(0x1, (pipe))\n#define   DP_SSS_RESET(pipe)\t\t\t_DP_SSS(0x2, (pipe))\n#define   DP_SSS_PWR_GATE(pipe)\t\t\t_DP_SSS(0x3, (pipe))\n\n#define PUNIT_REG_ISPSSPM0\t\t\t0x39\n#define PUNIT_REG_ISPSSPM1\t\t\t0x3a\n\n#define PUNIT_REG_PWRGT_CTRL\t\t\t0x60\n#define PUNIT_REG_PWRGT_STATUS\t\t\t0x61\n#define   PUNIT_PWRGT_MASK(pw_idx)\t\t(3 << ((pw_idx) * 2))\n#define   PUNIT_PWRGT_PWR_ON(pw_idx)\t\t(0 << ((pw_idx) * 2))\n#define   PUNIT_PWRGT_CLK_GATE(pw_idx)\t\t(1 << ((pw_idx) * 2))\n#define   PUNIT_PWRGT_RESET(pw_idx)\t\t(2 << ((pw_idx) * 2))\n#define   PUNIT_PWRGT_PWR_GATE(pw_idx)\t\t(3 << ((pw_idx) * 2))\n\n#define PUNIT_PWGT_IDX_RENDER\t\t\t0\n#define PUNIT_PWGT_IDX_MEDIA\t\t\t1\n#define PUNIT_PWGT_IDX_DISP2D\t\t\t3\n#define PUNIT_PWGT_IDX_DPIO_CMN_BC\t\t5\n#define PUNIT_PWGT_IDX_DPIO_TX_B_LANES_01\t6\n#define PUNIT_PWGT_IDX_DPIO_TX_B_LANES_23\t7\n#define PUNIT_PWGT_IDX_DPIO_TX_C_LANES_01\t8\n#define PUNIT_PWGT_IDX_DPIO_TX_C_LANES_23\t9\n#define PUNIT_PWGT_IDX_DPIO_RX0\t\t\t10\n#define PUNIT_PWGT_IDX_DPIO_RX1\t\t\t11\n#define PUNIT_PWGT_IDX_DPIO_CMN_D\t\t12\n\n#define PUNIT_REG_GPU_LFM\t\t\t0xd3\n#define PUNIT_REG_GPU_FREQ_REQ\t\t\t0xd4\n#define PUNIT_REG_GPU_FREQ_STS\t\t\t0xd8\n#define   GPLLENABLE\t\t\t\t(1 << 4)\n#define   GENFREQSTATUS\t\t\t\t(1 << 0)\n#define PUNIT_REG_MEDIA_TURBO_FREQ_REQ\t\t0xdc\n#define PUNIT_REG_CZ_TIMESTAMP\t\t\t0xce\n\n#define PUNIT_FUSE_BUS2\t\t\t\t0xf6  \n#define PUNIT_FUSE_BUS1\t\t\t\t0xf5  \n\n#define FB_GFX_FMAX_AT_VMAX_FUSE\t\t0x136\n#define FB_GFX_FREQ_FUSE_MASK\t\t\t0xff\n#define FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT\t24\n#define FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT\t16\n#define FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT\t8\n\n#define FB_GFX_FMIN_AT_VMIN_FUSE\t\t0x137\n#define FB_GFX_FMIN_AT_VMIN_FUSE_SHIFT\t\t8\n\n#define PUNIT_REG_DDR_SETUP2\t\t\t0x139\n#define   FORCE_DDR_FREQ_REQ_ACK\t\t(1 << 8)\n#define   FORCE_DDR_LOW_FREQ\t\t\t(1 << 1)\n#define   FORCE_DDR_HIGH_FREQ\t\t\t(1 << 0)\n\n#define PUNIT_GPU_STATUS_REG\t\t\t0xdb\n#define PUNIT_GPU_STATUS_MAX_FREQ_SHIFT\t16\n#define PUNIT_GPU_STATUS_MAX_FREQ_MASK\t\t0xff\n#define PUNIT_GPU_STATIS_GFX_MIN_FREQ_SHIFT\t8\n#define PUNIT_GPU_STATUS_GFX_MIN_FREQ_MASK\t0xff\n\n#define PUNIT_GPU_DUTYCYCLE_REG\t\t0xdf\n#define PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT\t8\n#define PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK\t0xff\n\n#define IOSF_NC_FB_GFX_FREQ_FUSE\t\t0x1c\n#define   FB_GFX_MAX_FREQ_FUSE_SHIFT\t\t3\n#define   FB_GFX_MAX_FREQ_FUSE_MASK\t\t0x000007f8\n#define   FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT\t11\n#define   FB_GFX_FGUARANTEED_FREQ_FUSE_MASK\t0x0007f800\n#define IOSF_NC_FB_GFX_FMAX_FUSE_HI\t\t0x34\n#define   FB_FMAX_VMIN_FREQ_HI_MASK\t\t0x00000007\n#define IOSF_NC_FB_GFX_FMAX_FUSE_LO\t\t0x30\n#define   FB_FMAX_VMIN_FREQ_LO_SHIFT\t\t27\n#define   FB_FMAX_VMIN_FREQ_LO_MASK\t\t0xf8000000\n\n#define VLV_TURBO_SOC_OVERRIDE\t\t0x04\n#define   VLV_OVERRIDE_EN\t\t1\n#define   VLV_SOC_TDP_EN\t\t(1 << 1)\n#define   VLV_BIAS_CPU_125_SOC_875\t(6 << 2)\n#define   CHV_BIAS_CPU_50_SOC_50\t(3 << 2)\n\n \n#define CCK_FUSE_REG\t\t\t\t0x8\n#define  CCK_FUSE_HPLL_FREQ_MASK\t\t0x3\n#define CCK_REG_DSI_PLL_FUSE\t\t\t0x44\n#define CCK_REG_DSI_PLL_CONTROL\t\t\t0x48\n#define  DSI_PLL_VCO_EN\t\t\t\t(1 << 31)\n#define  DSI_PLL_LDO_GATE\t\t\t(1 << 30)\n#define  DSI_PLL_P1_POST_DIV_SHIFT\t\t17\n#define  DSI_PLL_P1_POST_DIV_MASK\t\t(0x1ff << 17)\n#define  DSI_PLL_P2_MUX_DSI0_DIV2\t\t(1 << 13)\n#define  DSI_PLL_P3_MUX_DSI1_DIV2\t\t(1 << 12)\n#define  DSI_PLL_MUX_MASK\t\t\t(3 << 9)\n#define  DSI_PLL_MUX_DSI0_DSIPLL\t\t(0 << 10)\n#define  DSI_PLL_MUX_DSI0_CCK\t\t\t(1 << 10)\n#define  DSI_PLL_MUX_DSI1_DSIPLL\t\t(0 << 9)\n#define  DSI_PLL_MUX_DSI1_CCK\t\t\t(1 << 9)\n#define  DSI_PLL_CLK_GATE_MASK\t\t\t(0xf << 5)\n#define  DSI_PLL_CLK_GATE_DSI0_DSIPLL\t\t(1 << 8)\n#define  DSI_PLL_CLK_GATE_DSI1_DSIPLL\t\t(1 << 7)\n#define  DSI_PLL_CLK_GATE_DSI0_CCK\t\t(1 << 6)\n#define  DSI_PLL_CLK_GATE_DSI1_CCK\t\t(1 << 5)\n#define  DSI_PLL_LOCK\t\t\t\t(1 << 0)\n#define CCK_REG_DSI_PLL_DIVIDER\t\t\t0x4c\n#define  DSI_PLL_LFSR\t\t\t\t(1 << 31)\n#define  DSI_PLL_FRACTION_EN\t\t\t(1 << 30)\n#define  DSI_PLL_FRAC_COUNTER_SHIFT\t\t27\n#define  DSI_PLL_FRAC_COUNTER_MASK\t\t(7 << 27)\n#define  DSI_PLL_USYNC_CNT_SHIFT\t\t18\n#define  DSI_PLL_USYNC_CNT_MASK\t\t\t(0x1ff << 18)\n#define  DSI_PLL_N1_DIV_SHIFT\t\t\t16\n#define  DSI_PLL_N1_DIV_MASK\t\t\t(3 << 16)\n#define  DSI_PLL_M1_DIV_SHIFT\t\t\t0\n#define  DSI_PLL_M1_DIV_MASK\t\t\t(0x1ff << 0)\n#define CCK_CZ_CLOCK_CONTROL\t\t\t0x62\n#define CCK_GPLL_CLOCK_CONTROL\t\t\t0x67\n#define CCK_DISPLAY_CLOCK_CONTROL\t\t0x6b\n#define CCK_DISPLAY_REF_CLOCK_CONTROL\t\t0x6c\n#define  CCK_TRUNK_FORCE_ON\t\t\t(1 << 17)\n#define  CCK_TRUNK_FORCE_OFF\t\t\t(1 << 16)\n#define  CCK_FREQUENCY_STATUS\t\t\t(0x1f << 8)\n#define  CCK_FREQUENCY_STATUS_SHIFT\t\t8\n#define  CCK_FREQUENCY_VALUES\t\t\t(0x1f << 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}