
ubuntu-preinstalled/update-alternatives:     file format elf32-littlearm


Disassembly of section .init:

00000c68 <.init>:
 c68:	push	{r3, lr}
 c6c:	bl	21f8 <__assert_fail@plt+0x12b8>
 c70:	pop	{r3, pc}

Disassembly of section .plt:

00000c74 <fsync@plt-0x14>:
 c74:	push	{lr}		; (str lr, [sp, #-4]!)
 c78:	ldr	lr, [pc, #4]	; c84 <fsync@plt-0x4>
 c7c:	add	lr, pc, lr
 c80:	ldr	pc, [lr, #8]!
 c84:	andeq	r6, r1, r8, asr r2

00000c88 <fsync@plt>:
 c88:	add	ip, pc, #0, 12
 c8c:	add	ip, ip, #90112	; 0x16000
 c90:	ldr	pc, [ip, #600]!	; 0x258

00000c94 <strcmp@plt>:
 c94:			; <UNDEFINED> instruction: 0xe7fd4778
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #90112	; 0x16000
 ca0:	ldr	pc, [ip, #588]!	; 0x24c

00000ca4 <__cxa_finalize@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #90112	; 0x16000
 cac:	ldr	pc, [ip, #580]!	; 0x244

00000cb0 <strtol@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #90112	; 0x16000
 cb8:	ldr	pc, [ip, #572]!	; 0x23c

00000cbc <fflush@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #90112	; 0x16000
 cc4:	ldr	pc, [ip, #564]!	; 0x234

00000cc8 <_setjmp@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #90112	; 0x16000
 cd0:	ldr	pc, [ip, #556]!	; 0x22c

00000cd4 <free@plt>:
 cd4:			; <UNDEFINED> instruction: 0xe7fd4778
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #90112	; 0x16000
 ce0:	ldr	pc, [ip, #544]!	; 0x220

00000ce4 <fgets@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #90112	; 0x16000
 cec:	ldr	pc, [ip, #536]!	; 0x218

00000cf0 <execvp@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #90112	; 0x16000
 cf8:	ldr	pc, [ip, #528]!	; 0x210

00000cfc <time@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #90112	; 0x16000
 d04:	ldr	pc, [ip, #520]!	; 0x208

00000d08 <dcgettext@plt>:
 d08:			; <UNDEFINED> instruction: 0xe7fd4778
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #90112	; 0x16000
 d14:	ldr	pc, [ip, #508]!	; 0x1fc

00000d18 <strdup@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #90112	; 0x16000
 d20:	ldr	pc, [ip, #500]!	; 0x1f4

00000d24 <__stack_chk_fail@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #90112	; 0x16000
 d2c:	ldr	pc, [ip, #492]!	; 0x1ec

00000d30 <unlink@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #90112	; 0x16000
 d38:	ldr	pc, [ip, #484]!	; 0x1e4

00000d3c <realloc@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #90112	; 0x16000
 d44:	ldr	pc, [ip, #476]!	; 0x1dc

00000d48 <textdomain@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #90112	; 0x16000
 d50:	ldr	pc, [ip, #468]!	; 0x1d4

00000d54 <__fxstat64@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #90112	; 0x16000
 d5c:	ldr	pc, [ip, #460]!	; 0x1cc

00000d60 <readlink@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #90112	; 0x16000
 d68:	ldr	pc, [ip, #452]!	; 0x1c4

00000d6c <fwrite@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #90112	; 0x16000
 d74:	ldr	pc, [ip, #444]!	; 0x1bc

00000d78 <waitpid@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #90112	; 0x16000
 d80:	ldr	pc, [ip, #436]!	; 0x1b4

00000d84 <strcpy@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #90112	; 0x16000
 d8c:	ldr	pc, [ip, #428]!	; 0x1ac

00000d90 <getenv@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #90112	; 0x16000
 d98:	ldr	pc, [ip, #420]!	; 0x1a4

00000d9c <malloc@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #90112	; 0x16000
 da4:	ldr	pc, [ip, #412]!	; 0x19c

00000da8 <__libc_start_main@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #90112	; 0x16000
 db0:	ldr	pc, [ip, #404]!	; 0x194

00000db4 <strerror@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #90112	; 0x16000
 dbc:	ldr	pc, [ip, #396]!	; 0x18c

00000dc0 <strftime@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #90112	; 0x16000
 dc8:	ldr	pc, [ip, #388]!	; 0x184

00000dcc <__vfprintf_chk@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #90112	; 0x16000
 dd4:	ldr	pc, [ip, #380]!	; 0x17c

00000dd8 <localtime@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #90112	; 0x16000
 de0:	ldr	pc, [ip, #372]!	; 0x174

00000de4 <__gmon_start__@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #90112	; 0x16000
 dec:	ldr	pc, [ip, #364]!	; 0x16c

00000df0 <rename@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #90112	; 0x16000
 df8:	ldr	pc, [ip, #356]!	; 0x164

00000dfc <__ctype_b_loc@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #90112	; 0x16000
 e04:	ldr	pc, [ip, #348]!	; 0x15c

00000e08 <exit@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #90112	; 0x16000
 e10:	ldr	pc, [ip, #340]!	; 0x154

00000e14 <feof@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #90112	; 0x16000
 e1c:	ldr	pc, [ip, #332]!	; 0x14c

00000e20 <strlen@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #90112	; 0x16000
 e28:	ldr	pc, [ip, #324]!	; 0x144

00000e2c <strchr@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #90112	; 0x16000
 e34:	ldr	pc, [ip, #316]!	; 0x13c

00000e38 <__errno_location@plt>:
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #90112	; 0x16000
 e40:	ldr	pc, [ip, #308]!	; 0x134

00000e44 <__vasprintf_chk@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #90112	; 0x16000
 e4c:	ldr	pc, [ip, #300]!	; 0x12c

00000e50 <setvbuf@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #90112	; 0x16000
 e58:	ldr	pc, [ip, #292]!	; 0x124

00000e5c <putchar@plt>:
 e5c:	add	ip, pc, #0, 12
 e60:	add	ip, ip, #90112	; 0x16000
 e64:	ldr	pc, [ip, #284]!	; 0x11c

00000e68 <__printf_chk@plt>:
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #90112	; 0x16000
 e70:	ldr	pc, [ip, #276]!	; 0x114

00000e74 <fileno@plt>:
 e74:	add	ip, pc, #0, 12
 e78:	add	ip, ip, #90112	; 0x16000
 e7c:	ldr	pc, [ip, #268]!	; 0x10c

00000e80 <__fprintf_chk@plt>:
 e80:	add	ip, pc, #0, 12
 e84:	add	ip, ip, #90112	; 0x16000
 e88:	ldr	pc, [ip, #260]!	; 0x104

00000e8c <fclose@plt>:
 e8c:	add	ip, pc, #0, 12
 e90:	add	ip, ip, #90112	; 0x16000
 e94:	ldr	pc, [ip, #252]!	; 0xfc

00000e98 <__longjmp_chk@plt>:
 e98:	add	ip, pc, #0, 12
 e9c:	add	ip, ip, #90112	; 0x16000
 ea0:	ldr	pc, [ip, #244]!	; 0xf4

00000ea4 <setlocale@plt>:
 ea4:	add	ip, pc, #0, 12
 ea8:	add	ip, ip, #90112	; 0x16000
 eac:	ldr	pc, [ip, #236]!	; 0xec

00000eb0 <fork@plt>:
 eb0:	add	ip, pc, #0, 12
 eb4:	add	ip, ip, #90112	; 0x16000
 eb8:	ldr	pc, [ip, #228]!	; 0xe4

00000ebc <fputc@plt>:
 ebc:	add	ip, pc, #0, 12
 ec0:	add	ip, ip, #90112	; 0x16000
 ec4:	ldr	pc, [ip, #220]!	; 0xdc

00000ec8 <symlink@plt>:
 ec8:	add	ip, pc, #0, 12
 ecc:	add	ip, ip, #90112	; 0x16000
 ed0:	ldr	pc, [ip, #212]!	; 0xd4

00000ed4 <fopen64@plt>:
 ed4:	add	ip, pc, #0, 12
 ed8:	add	ip, ip, #90112	; 0x16000
 edc:	ldr	pc, [ip, #204]!	; 0xcc

00000ee0 <qsort@plt>:
 ee0:	add	ip, pc, #0, 12
 ee4:	add	ip, ip, #90112	; 0x16000
 ee8:	ldr	pc, [ip, #196]!	; 0xc4

00000eec <strpbrk@plt>:
 eec:	add	ip, pc, #0, 12
 ef0:	add	ip, ip, #90112	; 0x16000
 ef4:	ldr	pc, [ip, #188]!	; 0xbc

00000ef8 <bindtextdomain@plt>:
 ef8:	add	ip, pc, #0, 12
 efc:	add	ip, ip, #90112	; 0x16000
 f00:	ldr	pc, [ip, #180]!	; 0xb4

00000f04 <scandir64@plt>:
 f04:	add	ip, pc, #0, 12
 f08:	add	ip, ip, #90112	; 0x16000
 f0c:	ldr	pc, [ip, #172]!	; 0xac

00000f10 <__xstat64@plt>:
 f10:	add	ip, pc, #0, 12
 f14:	add	ip, ip, #90112	; 0x16000
 f18:	ldr	pc, [ip, #164]!	; 0xa4

00000f1c <abort@plt>:
 f1c:	add	ip, pc, #0, 12
 f20:	add	ip, ip, #90112	; 0x16000
 f24:	ldr	pc, [ip, #156]!	; 0x9c

00000f28 <__lxstat64@plt>:
 f28:	add	ip, pc, #0, 12
 f2c:	add	ip, ip, #90112	; 0x16000
 f30:	ldr	pc, [ip, #148]!	; 0x94

00000f34 <dcngettext@plt>:
 f34:	add	ip, pc, #0, 12
 f38:	add	ip, ip, #90112	; 0x16000
 f3c:	ldr	pc, [ip, #140]!	; 0x8c

00000f40 <__assert_fail@plt>:
 f40:	add	ip, pc, #0, 12
 f44:	add	ip, ip, #90112	; 0x16000
 f48:	ldr	pc, [ip, #132]!	; 0x84

Disassembly of section .text:

00000f4c <.text>:
     f4c:	svcmi	0x00f0e92d
     f50:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
     f54:	strmi	r8, [sp], -r2, lsl #22
     f58:	ldccs	8, cr15, [r8], {223}	; 0xdf
     f5c:	ldccc	8, cr15, [r8], {223}	; 0xdf
     f60:			; <UNDEFINED> instruction: 0xf8df447a
     f64:	addlt	r0, pc, r8, lsl ip	; <UNPREDICTABLE>
     f68:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
     f6c:	movwls	r6, #55323	; 0xd81b
     f70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     f74:	svc	0x000cf7ff
     f78:	stccc	8, cr15, [r4], {223}	; 0xdf
     f7c:	movwls	r4, #21627	; 0x547b
     f80:			; <UNDEFINED> instruction: 0xf0002800
     f84:			; <UNDEFINED> instruction: 0xf8df8268
     f88:			; <UNDEFINED> instruction: 0xf8df4bfc
     f8c:	ldrbtmi	r1, [ip], #-3068	; 0xfffff404
     f90:			; <UNDEFINED> instruction: 0x46204479
     f94:	svc	0x00b0f7ff
     f98:			; <UNDEFINED> instruction: 0xf7ff4620
     f9c:			; <UNDEFINED> instruction: 0xf8dfeed6
     fa0:	ldrbtmi	r0, [r8], #-3052	; 0xfffff414
     fa4:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
     fa8:	stmdacs	r0, {r0, r9, sl, lr}
     fac:	mvnhi	pc, r0
     fb0:	blcs	ff73f334 <__assert_fail@plt+0xff73e3f4>
     fb4:	bleq	ff73f338 <__assert_fail@plt+0xff73e3f8>
     fb8:			; <UNDEFINED> instruction: 0xf8df447a
     fbc:	ldrbtmi	r4, [r8], #-3036	; 0xfffff424
     fc0:	cdp2	0, 3, cr15, cr4, cr1, {0}
     fc4:	blcs	ff53f348 <__assert_fail@plt+0xff53e408>
     fc8:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
     fcc:	tstvs	r0, r9, lsl r6
     fd0:	stmdals	r5, {r1, r9, sp}
     fd4:	stmdavs	r0, {r8, fp, ip, lr}
     fd8:	svc	0x003af7ff
     fdc:	stmdacs	r0, {r1, r2, ip, pc}
     fe0:	eorshi	pc, pc, r1, asr #32
     fe4:	svceq	0x0001f1bb
     fe8:	ldrbhi	pc, [r7], #832	; 0x340	; <UNPREDICTABLE>
     fec:	strcs	r9, [r1], #-2566	; 0xfffff5fa
     ff0:	blvc	feb3f374 <__assert_fail@plt+0xfeb3e434>
     ff4:	blcc	feb3f378 <__assert_fail@plt+0xfeb3e438>
     ff8:			; <UNDEFINED> instruction: 0x4692447f
     ffc:	andls	r4, r7, #2063597568	; 0x7b000000
    1000:	stmib	sp, {r3, r8, r9, ip, pc}^
    1004:			; <UNDEFINED> instruction: 0xf8552202
    1008:	adceq	r9, r6, r4, lsr #32
    100c:	stmdaeq	r6, {r0, r2, r8, r9, fp, sp, lr, pc}
    1010:	mulcc	r0, r9, r8
    1014:	andle	r2, sl, sp, lsr #22
    1018:	blne	fe33f39c <__assert_fail@plt+0xfe33e45c>
    101c:	andcs	r2, r0, r5, lsl #4
    1020:			; <UNDEFINED> instruction: 0xf7ff4479
    1024:			; <UNDEFINED> instruction: 0xf8d8ee74
    1028:			; <UNDEFINED> instruction: 0xf0011000
    102c:			; <UNDEFINED> instruction: 0xf899f9d1
    1030:	blcs	b4d03c <__assert_fail@plt+0xb4c0fc>
    1034:			; <UNDEFINED> instruction: 0x4649d1f0
    1038:			; <UNDEFINED> instruction: 0xf7ff4638
    103c:	stmdacs	r0, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
    1040:	cmphi	r4, r0	; <UNPREDICTABLE>
    1044:	bleq	193f3c8 <__assert_fail@plt+0x193e488>
    1048:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    104c:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1050:			; <UNDEFINED> instruction: 0xf0002800
    1054:			; <UNDEFINED> instruction: 0xf8df8181
    1058:			; <UNDEFINED> instruction: 0x46490b58
    105c:			; <UNDEFINED> instruction: 0xf7ff4478
    1060:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    1064:			; <UNDEFINED> instruction: 0xf8dfd175
    1068:			; <UNDEFINED> instruction: 0xf04f3b4c
    106c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    1070:	strcc	r6, [r1], #-26	; 0xffffffe6
    1074:	cfstr64le	mvdx4, [r6], {163}	; 0xa3
    1078:	eorge	pc, r4, sp, asr #17
    107c:	blcc	e3f400 <__assert_fail@plt+0xe3e4c0>
    1080:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1084:			; <UNDEFINED> instruction: 0xf0012800
    1088:			; <UNDEFINED> instruction: 0xf0208016
    108c:			; <UNDEFINED> instruction: 0xf1a00404
    1090:	cdpne	3, 6, cr0, cr2, cr8, {0}
    1094:	svclt	0x00882b01
    1098:	svclt	0x00942a01
    109c:	movwcs	r2, #769	; 0x301
    10a0:	vcgt.s8	d9, d0, d8
    10a4:	stmdacs	r1, {r0, r2, r3, r5, r6, r7, r8, r9, pc}
    10a8:	eorhi	pc, r8, #0
    10ac:			; <UNDEFINED> instruction: 0xf8df9c08
    10b0:	ldrbtmi	r3, [fp], #-2828	; 0xfffff4f4
    10b4:	mrcne	8, 4, r6, cr10, cr11, {4}
    10b8:	vpmax.s8	d2, d0, d10
    10bc:	vrhadd.s8	q12, q0, q13
    10c0:	blx	85d72c <__assert_fail@plt+0x85c7ec>
    10c4:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    10c8:	strhi	pc, [r8], #320	; 0x140
    10cc:	tstcs	r2, r3, lsl #16
    10d0:	blx	1cbd0e4 <__assert_fail@plt+0x1cbc1a4>
    10d4:			; <UNDEFINED> instruction: 0xf0002800
    10d8:	stccs	7, cr8, [r0], {200}	; 0xc8
    10dc:	bichi	pc, r4, r0, asr #32
    10e0:	blcs	27d08 <__assert_fail@plt+0x26dc8>
    10e4:			; <UNDEFINED> instruction: 0x81bef000
    10e8:			; <UNDEFINED> instruction: 0xf8929a03
    10ec:	blcs	d178 <__assert_fail@plt+0xc238>
    10f0:	mvnshi	pc, r0
    10f4:	stmdals	r3, {r2, r4, r7, fp, sp, lr}
    10f8:			; <UNDEFINED> instruction: 0xf0024621
    10fc:			; <UNDEFINED> instruction: 0xf8dffb53
    1100:	ldrbtmi	r3, [fp], #-2752	; 0xfffff540
    1104:	blcs	1db378 <__assert_fail@plt+0x1da438>
    1108:	tsthi	r6, #0	; <UNPREDICTABLE>
    110c:			; <UNDEFINED> instruction: 0xf0002b04
    1110:	blcs	e1e90 <__assert_fail@plt+0xe0f50>
    1114:	orrshi	pc, r5, #0
    1118:			; <UNDEFINED> instruction: 0xf0002b0c
    111c:	blcs	2e1ff8 <__assert_fail@plt+0x2e10b8>
    1120:	bichi	pc, r8, #0
    1124:			; <UNDEFINED> instruction: 0xf0002b0a
    1128:	blcs	a1fa8 <__assert_fail@plt+0xa1068>
    112c:	strbhi	pc, [r8], #-0	; <UNPREDICTABLE>
    1130:			; <UNDEFINED> instruction: 0xf0002b05
    1134:	blcs	1a1e58 <__assert_fail@plt+0x1a0f18>
    1138:	strhi	pc, [ip], #0
    113c:			; <UNDEFINED> instruction: 0xf0002b08
    1140:	blcs	262384 <__assert_fail@plt+0x261444>
    1144:	ldrbthi	pc, [r3], #-0	; <UNPREDICTABLE>
    1148:			; <UNDEFINED> instruction: 0xf0002b01
    114c:	strcs	r8, [r0], -r2, asr #9
    1150:			; <UNDEFINED> instruction: 0xf8dfe320
    1154:			; <UNDEFINED> instruction: 0x46490a70
    1158:			; <UNDEFINED> instruction: 0xf7ff4478
    115c:	stmdblt	r8!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    1160:	bcc	193f4e4 <__assert_fail@plt+0x193e5a4>
    1164:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1168:	usada8	r2, sl, r0, r6
    116c:	beq	173f4f0 <__assert_fail@plt+0x173e5b0>
    1170:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1174:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1178:			; <UNDEFINED> instruction: 0xf8dfb928
    117c:	andcs	r3, r2, #84, 20	; 0x54000
    1180:	andsvs	r4, sl, fp, ror r4
    1184:			; <UNDEFINED> instruction: 0xf8dfe775
    1188:	strbmi	r0, [r9], -ip, asr #20
    118c:			; <UNDEFINED> instruction: 0xf7ff4478
    1190:	stmdacs	r0, {r2, r7, r8, sl, fp, sp, lr, pc}
    1194:			; <UNDEFINED> instruction: 0xf8dfd15b
    1198:	ldrbtmi	r3, [fp], #-2624	; 0xfffff5c0
    119c:	bcs	1b40c <__assert_fail@plt+0x1a4cc>
    11a0:	strhi	pc, [r6, r0, asr #32]
    11a4:	andcs	r3, r1, #4, 8	; 0x4000000
    11a8:	addsvs	r4, sl, ip, asr r5
    11ac:	ldrbhi	pc, [r8, -r0, lsl #5]!	; <UNPREDICTABLE>
    11b0:	beq	13d5d0 <__assert_fail@plt+0x13c690>
    11b4:	stmdbeq	ip, {r1, r2, r8, ip, sp, lr, pc}
    11b8:			; <UNDEFINED> instruction: 0x8010f8d8
    11bc:	andeq	pc, sl, r5, asr r8	; <UNPREDICTABLE>
    11c0:	andne	pc, r9, r5, asr r8	; <UNPREDICTABLE>
    11c4:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    11c8:			; <UNDEFINED> instruction: 0xf0002800
    11cc:			; <UNDEFINED> instruction: 0xf7ff8783
    11d0:	tstcs	r0, r4, lsr lr
    11d4:	andvs	r2, r1, sl, lsl #4
    11d8:	andls	sl, r2, ip, lsl #18
    11dc:			; <UNDEFINED> instruction: 0xf7ff4640
    11e0:	bls	33c788 <__assert_fail@plt+0x33b848>
    11e4:	andls	r4, r4, r2, asr #10
    11e8:	strbhi	pc, [ip, -r0]!	; <UNPREDICTABLE>
    11ec:	mulhi	r0, r2, r8
    11f0:			; <UNDEFINED> instruction: 0xf1b89b02
    11f4:			; <UNDEFINED> instruction: 0xf0400f00
    11f8:	ldmdavs	fp, {r0, r2, r5, r6, r8, r9, sl, pc}
    11fc:			; <UNDEFINED> instruction: 0xf0002b22
    1200:			; <UNDEFINED> instruction: 0x36088770
    1204:			; <UNDEFINED> instruction: 0xf00159a8
    1208:	strmi	pc, [r3], -pc, lsl #22
    120c:	movwls	r5, #14760	; 0x39a8
    1210:	blx	2bd21e <__assert_fail@plt+0x2bc2de>
    1214:	strmi	r2, [r6], -r1, lsl #2
    1218:			; <UNDEFINED> instruction: 0xf0019002
    121c:			; <UNDEFINED> instruction: 0xf855fc35
    1220:	ldcne	0, cr2, [r0, #-40]!	; 0xffffffd8
    1224:			; <UNDEFINED> instruction: 0x31204631
    1228:			; <UNDEFINED> instruction: 0xf92cf002
    122c:			; <UNDEFINED> instruction: 0xf8552010
    1230:			; <UNDEFINED> instruction: 0xf0016009
    1234:	pkhtbmi	pc, r2, r5, asr #21	; <UNPREDICTABLE>
    1238:			; <UNDEFINED> instruction: 0xf8ca4630
    123c:			; <UNDEFINED> instruction: 0xf0018000
    1240:	blls	13fdc4 <__assert_fail@plt+0x13ee84>
    1244:	stmdacc	r2, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    1248:	andeq	pc, r4, sl, asr #17
    124c:			; <UNDEFINED> instruction: 0xf8dfe711
    1250:	strbmi	r0, [r9], -ip, lsl #19
    1254:			; <UNDEFINED> instruction: 0xf7ff4478
    1258:	teqlt	r0, r0, lsr #26
    125c:	stmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1260:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1264:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1268:			; <UNDEFINED> instruction: 0xf109bb00
    126c:	strcc	r0, [r2], #-2
    1270:			; <UNDEFINED> instruction: 0xf9e0f002
    1274:	vorr.i32	q2, #786432	; 0x000c0000
    1278:			; <UNDEFINED> instruction: 0xf8d886c2
    127c:			; <UNDEFINED> instruction: 0xf0010004
    1280:			; <UNDEFINED> instruction: 0x4603fad3
    1284:	ldrdeq	pc, [r8], -r8
    1288:	ldrmi	r9, [r8], r3, lsl #6
    128c:	blx	fee3d298 <__assert_fail@plt+0xfee3c358>
    1290:	andls	r4, r7, r6, lsl #12
    1294:	ldrdeq	pc, [r0], -r8
    1298:			; <UNDEFINED> instruction: 0xf9b6f002
    129c:	ldmdavc	r3!, {r1, r2, r3, r4, r8, ip, sp, pc}
    12a0:			; <UNDEFINED> instruction: 0xf43f2b2f
    12a4:	stmdals	r7, {r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}
    12a8:	stc2	0, cr15, [sl, #-4]
    12ac:	ldmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12b0:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    12b4:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    12b8:			; <UNDEFINED> instruction: 0xf8dfb138
    12bc:	strbmi	r0, [r9], -ip, lsr #18
    12c0:			; <UNDEFINED> instruction: 0xf7ff4478
    12c4:	stmdacs	r0, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    12c8:			; <UNDEFINED> instruction: 0xf109d16b
    12cc:	strcc	r0, [r1], #-2
    12d0:			; <UNDEFINED> instruction: 0xf9b0f002
    12d4:	vorr.i32	q2, #786432	; 0x000c0000
    12d8:			; <UNDEFINED> instruction: 0xf8d886df
    12dc:			; <UNDEFINED> instruction: 0xf0010004
    12e0:	andls	pc, r3, r3, lsr #21
    12e4:			; <UNDEFINED> instruction: 0xf0026800
    12e8:	strb	pc, [r2], pc, lsl #19	; <UNPREDICTABLE>
    12ec:	ldmne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12f0:	strmi	r2, [r1], r5, lsl #4
    12f4:			; <UNDEFINED> instruction: 0xf7ff4479
    12f8:			; <UNDEFINED> instruction: 0xf8dfed0a
    12fc:	ldrbtmi	r2, [sl], #-2292	; 0xfffff70c
    1300:	andcs	r4, r1, r1, lsl #12
    1304:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
    1308:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    130c:	strbmi	r2, [r8], -r5, lsl #4
    1310:			; <UNDEFINED> instruction: 0xf7ff4479
    1314:			; <UNDEFINED> instruction: 0x4601ecfc
    1318:			; <UNDEFINED> instruction: 0xf7ff2001
    131c:			; <UNDEFINED> instruction: 0xf8dfeda6
    1320:	andcs	r1, r5, #216, 16	; 0xd80000
    1324:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    1328:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    132c:	stmiacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1330:	mrcvs	4, 6, r4, cr10, cr11, {3}
    1334:	andcs	r4, r1, r1, lsl #12
    1338:	ldc	7, cr15, [r6, #1020]	; 0x3fc
    133c:	stmiane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1340:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1344:			; <UNDEFINED> instruction: 0xf7ff4648
    1348:	strmi	lr, [r1], -r2, ror #25
    134c:			; <UNDEFINED> instruction: 0xf7ff2001
    1350:	strbmi	lr, [r8], -ip, lsl #27
    1354:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1358:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    135c:	strmi	r2, [r1], r5, lsl #4
    1360:			; <UNDEFINED> instruction: 0xf7ff4479
    1364:			; <UNDEFINED> instruction: 0xf8dfecd4
    1368:			; <UNDEFINED> instruction: 0xf8df38a0
    136c:	ldrbtmi	r2, [fp], #-2208	; 0xfffff760
    1370:			; <UNDEFINED> instruction: 0x4601447a
    1374:			; <UNDEFINED> instruction: 0xf7ff2001
    1378:	andcs	lr, sl, r8, ror sp
    137c:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1380:	stmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1384:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1388:			; <UNDEFINED> instruction: 0xf8dfe7dc
    138c:	ldrbtmi	r1, [r9], #-2184	; 0xfffff778
    1390:	blcs	7abd0 <__assert_fail@plt+0x79c90>
    1394:	mcrge	4, 5, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    1398:	tstcs	r2, r3, lsl #16
    139c:			; <UNDEFINED> instruction: 0xf90cf003
    13a0:			; <UNDEFINED> instruction: 0xf8dfe69b
    13a4:			; <UNDEFINED> instruction: 0x46490874
    13a8:			; <UNDEFINED> instruction: 0xf7ff4478
    13ac:	stmdacs	r0, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    13b0:			; <UNDEFINED> instruction: 0xf8dfd08b
    13b4:	strbmi	r0, [r9], -r8, ror #16
    13b8:			; <UNDEFINED> instruction: 0xf7ff4478
    13bc:	stmdacs	r0, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    13c0:			; <UNDEFINED> instruction: 0xf8dfd083
    13c4:			; <UNDEFINED> instruction: 0x4649085c
    13c8:			; <UNDEFINED> instruction: 0xf7ff4478
    13cc:	stmdacs	r0, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    13d0:	svcge	0x007bf43f
    13d4:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13d8:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    13dc:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    13e0:			; <UNDEFINED> instruction: 0xf43f2800
    13e4:			; <UNDEFINED> instruction: 0xf8dfaf72
    13e8:	strbmi	r0, [r9], -r0, asr #16
    13ec:			; <UNDEFINED> instruction: 0xf7ff4478
    13f0:	stmdacs	r0, {r2, r4, r6, sl, fp, sp, lr, pc}
    13f4:	strthi	pc, [r5], #0
    13f8:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13fc:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1400:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1404:			; <UNDEFINED> instruction: 0xf0002800
    1408:			; <UNDEFINED> instruction: 0xf8df849c
    140c:	strbmi	r0, [r9], -r4, lsr #16
    1410:			; <UNDEFINED> instruction: 0xf7ff4478
    1414:	stmdacs	r0, {r1, r6, sl, fp, sp, lr, pc}
    1418:	ldrhi	pc, [r3], #0
    141c:	ldmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1420:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1424:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    1428:			; <UNDEFINED> instruction: 0xf0002800
    142c:			; <UNDEFINED> instruction: 0xf8df851f
    1430:	strbmi	r0, [r9], -r8, lsl #16
    1434:			; <UNDEFINED> instruction: 0xf7ff4478
    1438:	stmdacs	r0, {r4, r5, sl, fp, sp, lr, pc}
    143c:	strhi	pc, [r5, #-64]	; 0xffffffc0
    1440:	ldrbmi	r3, [ip, #-1025]	; 0xfffffbff
    1444:	ldrbthi	pc, [r8], #640	; 0x280	; <UNPREDICTABLE>
    1448:	ubfxcc	pc, pc, #17, #17
    144c:	ldrdcs	pc, [r4], -r8
    1450:	andsvs	r4, sl, fp, ror r4
    1454:			; <UNDEFINED> instruction: 0xf8dfe60d
    1458:	andcs	r1, r6, r8, ror #15
    145c:			; <UNDEFINED> instruction: 0xf7ff4479
    1460:	ldr	lr, [r0, #3362]	; 0xd22
    1464:	strb	r9, [sl], -r8, lsl #24
    1468:			; <UNDEFINED> instruction: 0x37d8f8df
    146c:	svceq	0x0001f1bb
    1470:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1474:			; <UNDEFINED> instruction: 0xf883447b
    1478:	ldcle	0, cr9, [r0, #-96]!	; 0xffffffa0
    147c:			; <UNDEFINED> instruction: 0x87c8f8df
    1480:			; <UNDEFINED> instruction: 0xf8df2401
    1484:	strbmi	r6, [fp], -r8, asr #15
    1488:			; <UNDEFINED> instruction: 0x77c4f8df
    148c:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
    1490:	ldrbtmi	r4, [pc], #-1697	; 1498 <__assert_fail@plt+0x558>
    1494:	ldmdaeq	r8, {r3, r8, ip, sp, lr, pc}
    1498:			; <UNDEFINED> instruction: 0x461c3618
    149c:	ldmdbne	r0!, {r0, r1, r2, sp, lr, pc}
    14a0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    14a4:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    14a8:	ldrbmi	r4, [r4], -fp, asr #11
    14ac:			; <UNDEFINED> instruction: 0xf855d017
    14b0:	strmi	r1, [r8], -r4, lsl #30
    14b4:			; <UNDEFINED> instruction: 0xf7ff9104
    14b8:	bl	3c790 <__assert_fail@plt+0x3b850>
    14bc:			; <UNDEFINED> instruction: 0xf10a0a04
    14c0:			; <UNDEFINED> instruction: 0xf5b30302
    14c4:	stmdale	sl, {r8, r9, sl, fp, sp, lr}
    14c8:			; <UNDEFINED> instruction: 0x2c009904
    14cc:	ldmdahi	fp!, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
    14d0:	andcc	pc, r4, r8, lsr #16
    14d4:	stmdavs	r9!, {r0, sl, ip, sp}
    14d8:	beq	13c0e0 <__assert_fail@plt+0x13b1a0>
    14dc:			; <UNDEFINED> instruction: 0xf8dfe7df
    14e0:			; <UNDEFINED> instruction: 0xf8df1774
    14e4:	ldrbtmi	r0, [r9], #-1908	; 0xfffff88c
    14e8:	tstcc	r8, r8, ror r4
    14ec:	blx	163d4f8 <__assert_fail@plt+0x163c5b8>
    14f0:	stmdals	r3, {r1, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    14f4:	stc2l	0, cr15, [lr], {1}
    14f8:	ldrb	r4, [ip, #1540]!	; 0x604
    14fc:	stmdavs	r0!, {r1, sl, fp, ip, pc}
    1500:			; <UNDEFINED> instruction: 0xf882f002
    1504:	stmdavc	r3, {r5, r6, fp, sp, lr}
    1508:			; <UNDEFINED> instruction: 0xf0402b2f
    150c:	blls	261960 <__assert_fail@plt+0x260a20>
    1510:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    1514:	ldrbhi	pc, [r9], #-0	; <UNPREDICTABLE>
    1518:	blcs	bdf52c <__assert_fail@plt+0xbde5ec>
    151c:	ldrbhi	pc, [r5], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    1520:	strcs	r2, [r0], -ip
    1524:			; <UNDEFINED> instruction: 0xf95cf001
    1528:			; <UNDEFINED> instruction: 0x46824634
    152c:			; <UNDEFINED> instruction: 0xf8ca200c
    1530:	stmib	sl, {sp, lr}^
    1534:			; <UNDEFINED> instruction: 0xf0016601
    1538:			; <UNDEFINED> instruction: 0x4603f953
    153c:	stmib	r3, {r2, r3, fp, sp, pc}^
    1540:	ldrmi	r6, [r9], r0, lsl #12
    1544:			; <UNDEFINED> instruction: 0xf002609e
    1548:	strmi	pc, [r0], r9, lsl #18
    154c:	ldmibvs	r3!, {r0, r1, r2, sp, lr, pc}^
    1550:	mvnsvs	r3, r1, lsl #22
    1554:			; <UNDEFINED> instruction: 0x4630b913
    1558:	ldc2	0, cr15, [lr], #8
    155c:	strmi	r3, [r0, #1025]!	; 0x401
    1560:	stclle	8, cr9, [r7, #-48]	; 0xffffffd0
    1564:	eoreq	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    1568:			; <UNDEFINED> instruction: 0xf0013013
    156c:	tstcs	r1, sp, asr r9	; <UNPREDICTABLE>
    1570:			; <UNDEFINED> instruction: 0xf0034606
    1574:	stmdacs	r0, {r0, r5, fp, ip, sp, lr, pc}
    1578:			; <UNDEFINED> instruction: 0xf8dad0e9
    157c:	ldmdavs	r1!, {r2, ip, sp}^
    1580:	eorsle	r2, r4, r0, lsl #22
    1584:			; <UNDEFINED> instruction: 0x46504632
    1588:	ldc2l	0, cr15, [r2], #-4
    158c:	ldrdcs	pc, [r4], -r9
    1590:	ldmdavs	r1!, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
    1594:	mvnsvs	r3, r1, lsl #6
    1598:			; <UNDEFINED> instruction: 0x4632b332
    159c:			; <UNDEFINED> instruction: 0xf0014648
    15a0:	ldmdbvs	r7!, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    15a4:	bfi	fp, r7, #19, #7
    15a8:			; <UNDEFINED> instruction: 0x46504632
    15ac:	stc2l	0, cr15, [r0], #-4
    15b0:			; <UNDEFINED> instruction: 0xf8d969f3
    15b4:	movwcc	r2, #4100	; 0x1004
    15b8:	mvnsvs	r6, r9, ror r8
    15bc:	ldrtmi	fp, [r2], -sl, lsl #3
    15c0:			; <UNDEFINED> instruction: 0xf0014648
    15c4:	ldmdavs	pc!, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    15c8:	sbcle	r2, r7, r0, lsl #30
    15cc:	ldrdcs	pc, [r4], -sl
    15d0:	ldmvs	r9!, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
    15d4:	mvnsvs	r3, r1, lsl #6
    15d8:	mvnle	r2, r0, lsl #20
    15dc:	strne	lr, [r1], -sl, asr #19
    15e0:	stmib	r9, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    15e4:	strb	r1, [lr, r1, lsl #12]!
    15e8:	strne	lr, [r1], -r9, asr #19
    15ec:	stmib	sl, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    15f0:	strb	r1, [fp, r1, lsl #12]
    15f4:			; <UNDEFINED> instruction: 0xf0014641
    15f8:	blls	bf924 <__assert_fail@plt+0xbe9e4>
    15fc:	ldmdavs	lr, {r3, r6, r9, sl, lr}
    1600:			; <UNDEFINED> instruction: 0xf0004631
    1604:			; <UNDEFINED> instruction: 0x4604fe73
    1608:	stmdavs	r0, {r4, r5, r8, ip, sp, pc}
    160c:			; <UNDEFINED> instruction: 0xf7ff4631
    1610:	stmdacs	r0, {r2, r6, r8, r9, fp, sp, lr, pc}
    1614:	ldrhi	pc, [sl, #-64]	; 0xffffffc0
    1618:	ldrbmi	r9, [r0], -r2, lsl #22
    161c:			; <UNDEFINED> instruction: 0xf0006859
    1620:	teqlt	r8, r5, ror #28	; <UNPREDICTABLE>
    1624:	ldrtmi	r6, [r1], -r4, lsl #16
    1628:			; <UNDEFINED> instruction: 0xf7ff4620
    162c:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    1630:	ldrbthi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
    1634:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}^
    1638:	blx	1b3d646 <__assert_fail@plt+0x1b3c706>
    163c:			; <UNDEFINED> instruction: 0xf0402800
    1640:	blls	a29f4 <__assert_fail@plt+0xa1ab4>
    1644:	blcs	1bab8 <__assert_fail@plt+0x1ab78>
    1648:	bls	2757d0 <__assert_fail@plt+0x274890>
    164c:	eorlt	pc, r8, sp, asr #17
    1650:	ldrmi	r9, [sp], -fp, lsl #10
    1654:			; <UNDEFINED> instruction: 0x469368d2
    1658:			; <UNDEFINED> instruction: 0xf1bb686e
    165c:	subsle	r0, sp, r0, lsl #30
    1660:	and	r4, r2, pc, asr r6
    1664:	svccs	0x0000683f
    1668:	ldmdavs	r8!, {r3, r4, r6, ip, lr, pc}^
    166c:			; <UNDEFINED> instruction: 0xf7ff4631
    1670:	stmdacs	r0, {r2, r4, r8, r9, fp, sp, lr, pc}
    1674:			; <UNDEFINED> instruction: 0x4604d1f6
    1678:			; <UNDEFINED> instruction: 0xf0014630
    167c:			; <UNDEFINED> instruction: 0xf8d7ffc5
    1680:	stmiavs	pc!, {r3, pc}	; <UNPREDICTABLE>
    1684:	bcs	bdf774 <__assert_fail@plt+0xbde834>
    1688:			; <UNDEFINED> instruction: 0xf1b8d153
    168c:			; <UNDEFINED> instruction: 0xf0000f00
    1690:			; <UNDEFINED> instruction: 0xf898839b
    1694:	bcs	bc969c <__assert_fail@plt+0xbc875c>
    1698:	orrshi	pc, r6, #64	; 0x40
    169c:			; <UNDEFINED> instruction: 0x46484631
    16a0:	cdp2	0, 2, cr15, cr4, cr0, {0}
    16a4:	cmplt	r0, r0, lsl #13
    16a8:	bls	9b6bc <__assert_fail@plt+0x9a77c>
    16ac:	movwls	r4, #17944	; 0x4618
    16b0:			; <UNDEFINED> instruction: 0xf7ff6811
    16b4:	blls	13c284 <__assert_fail@plt+0x13b344>
    16b8:			; <UNDEFINED> instruction: 0xf0402800
    16bc:	ldrtmi	r8, [r9], -sl, ror #1
    16c0:			; <UNDEFINED> instruction: 0xf0004650
    16c4:	pkhbtmi	pc, r0, r3, lsl #28	; <UNPREDICTABLE>
    16c8:	blls	ade30 <__assert_fail@plt+0xacef0>
    16cc:	ldmdavs	r9, {fp, sp, lr}
    16d0:	b	ff8bf6d4 <__assert_fail@plt+0xff8be794>
    16d4:			; <UNDEFINED> instruction: 0xf0402800
    16d8:			; <UNDEFINED> instruction: 0xf8d883a4
    16dc:	ldmdblt	r4, {r4, lr}
    16e0:	stmdavs	r4!, {r0, r1, r2, r3, sp, lr, pc}
    16e4:	stmiavs	r0!, {r2, r3, r5, r6, r8, ip, sp, pc}
    16e8:			; <UNDEFINED> instruction: 0xf7ff4639
    16ec:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    16f0:			; <UNDEFINED> instruction: 0x4607d1f7
    16f4:	stmdavs	r0!, {r0, r4, r5, r9, sl, lr}^
    16f8:	b	ff3bf6fc <__assert_fail@plt+0xff3be7bc>
    16fc:			; <UNDEFINED> instruction: 0xf0402800
    1700:	stmdavs	sp!, {r2, r7, r8, r9, pc}
    1704:			; <UNDEFINED> instruction: 0xd1a72d00
    1708:	strlt	lr, [sl, #-2525]	; 0xfffff623
    170c:	stcls	6, cr4, [r8], {80}	; 0x50
    1710:	blx	ffbbd722 <__assert_fail@plt+0xffbbc7e2>
    1714:			; <UNDEFINED> instruction: 0xf0024648
    1718:	strb	pc, [r8], #3051	; 0xbeb	; <UNPREDICTABLE>
    171c:			; <UNDEFINED> instruction: 0xf0014630
    1720:	stmiavs	pc!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1724:	blcs	bdf818 <__assert_fail@plt+0xbde8d8>
    1728:			; <UNDEFINED> instruction: 0xf04fbf08
    172c:			; <UNDEFINED> instruction: 0xf0000800
    1730:	ldrtmi	r8, [r8], -fp, asr #6
    1734:	blx	ff4bd740 <__assert_fail@plt+0xff4bc800>
    1738:			; <UNDEFINED> instruction: 0xf001200c
    173c:	movwcs	pc, #2129	; 0x851	; <UNPREDICTABLE>
    1740:	strmi	r6, [r7], -r3
    1744:	movwcc	lr, #6592	; 0x19c0
    1748:			; <UNDEFINED> instruction: 0xf0034605
    174c:	ands	pc, r3, r9, asr #19
    1750:	stmiavs	r8!, {r0, r7, fp, sp, lr}
    1754:			; <UNDEFINED> instruction: 0xf0029102
    1758:	stmdbls	r2, {r0, r2, r5, fp, ip, sp, lr, pc}
    175c:			; <UNDEFINED> instruction: 0xf00168a8
    1760:	stmdbls	r2, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    1764:	strmi	r4, [r6], -r2, lsl #12
    1768:			; <UNDEFINED> instruction: 0xf00268a8
    176c:			; <UNDEFINED> instruction: 0x4630fd19
    1770:	b	fecbf774 <__assert_fail@plt+0xfecbe834>
    1774:	cmplt	sp, sp, lsr #16
    1778:	teqlt	r8, r8, lsr #17
    177c:	mlacc	r1, r0, r8, pc	; <UNPREDICTABLE>
    1780:	mvnle	r2, r0, lsl #22
    1784:	blx	fe1bd792 <__assert_fail@plt+0xfe1bc852>
    1788:	strb	r4, [r2, r1, lsl #12]!
    178c:			; <UNDEFINED> instruction: 0x26004638
    1790:	blx	febbd7a2 <__assert_fail@plt+0xfebbc862>
    1794:	ldmdblt	fp!, {r3, r8, r9, fp, ip, pc}^
    1798:	strbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    179c:	ldrbtmi	r4, [sl], #-3062	; 0xfffff40a
    17a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    17a4:	subsmi	r9, sl, sp, lsl #22
    17a8:	ldrthi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    17ac:	andlt	r2, pc, r0
    17b0:	blhi	bcaac <__assert_fail@plt+0xbbb6c>
    17b4:	svchi	0x00f0e8bd
    17b8:	ldrtmi	r9, [r2], -r3, lsl #16
    17bc:			; <UNDEFINED> instruction: 0xf0024621
    17c0:	strb	pc, [r9, pc, ror #25]!	; <UNPREDICTABLE>
    17c4:			; <UNDEFINED> instruction: 0xf0029803
    17c8:			; <UNDEFINED> instruction: 0x4606f851
    17cc:	andcs	lr, ip, r2, ror #15
    17d0:	strvs	pc, [ip], #2271	; 0x8df
    17d4:			; <UNDEFINED> instruction: 0xf804f001
    17d8:	strhi	pc, [r8], #2271	; 0x8df
    17dc:			; <UNDEFINED> instruction: 0xf8df447e
    17e0:	movwcs	r7, #1160	; 0x488
    17e4:			; <UNDEFINED> instruction: 0x46b244f8
    17e8:	sxtab16mi	r4, r1, pc, ror #8	; <UNPREDICTABLE>
    17ec:	movwcc	lr, #2496	; 0x9c0
    17f0:	strbmi	r6, [lr], -r3, lsl #1
    17f4:			; <UNDEFINED> instruction: 0xf974f003
    17f8:	ldmvs	sp, {r1, r4, sp, lr, pc}
    17fc:	ldrdcs	r6, [r1], -fp
    1800:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1804:	ldmdavs	r2!, {r0, r1, r7, r9, lr}^
    1808:	svclt	0x000c4479
    180c:	ldrtmi	r4, [fp], -r3, asr #12
    1810:	svclt	0x00082d00
    1814:	strls	r4, [r0, #-1621]	; 0xfffff9ab
    1818:	bl	9bf81c <__assert_fail@plt+0x9be8dc>
    181c:	cmplt	lr, r6, lsr r8
    1820:	strhlt	r6, [fp, #-131]	; 0xffffff7d
    1824:	mlacs	r1, r3, r8, pc	; <UNPREDICTABLE>
    1828:	mvnle	r2, r0, lsl #20
    182c:			; <UNDEFINED> instruction: 0xf0014618
    1830:	ldmvs	r3!, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    1834:	strb	r4, [r1, r5, lsl #12]!
    1838:	strcs	r4, [r0], -r8, asr #12
    183c:	blx	163d84e <__assert_fail@plt+0x163c90e>
    1840:	stcls	7, cr14, [r5, #-672]	; 0xfffffd60
    1844:			; <UNDEFINED> instruction: 0xf8df2205
    1848:	andcs	r3, r0, r8, lsr #8
    184c:	strtne	pc, [r4], #-2271	; 0xfffff721
    1850:	stmiapl	fp!, {r1, r2, r9, sl, lr}^
    1854:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1858:	b	163f85c <__assert_fail@plt+0x163e91c>
    185c:	strtmi	r4, [r8], -r1, lsl #12
    1860:			; <UNDEFINED> instruction: 0xf98af003
    1864:	blls	fb6c4 <__assert_fail@plt+0xfa784>
    1868:	strpl	pc, [ip], #-2271	; 0xfffff721
    186c:	ldrbtmi	r6, [sp], #-2398	; 0xfffff6a2
    1870:	addle	r2, pc, r0, lsl #28
    1874:			; <UNDEFINED> instruction: 0x46286871
    1878:	cdp2	0, 12, cr15, cr8, cr0, {0}
    187c:			; <UNDEFINED> instruction: 0xe7f76836
    1880:	submi	r1, ip, #3600	; 0xe10
    1884:	ldr	r4, [r2], #-332	; 0xfffffeb4
    1888:	strcs	r9, [r0], -r3, lsl #16
    188c:	blx	153d89a <__assert_fail@plt+0x153c95a>
    1890:	ldrtmi	lr, [r1], -r0, lsl #15
    1894:			; <UNDEFINED> instruction: 0xf7ff4618
    1898:	stmdacs	r0, {r9, fp, sp, lr, pc}
    189c:	addhi	pc, r3, r0, asr #32
    18a0:	andcs	r4, r5, #4030464	; 0x3d8000
    18a4:			; <UNDEFINED> instruction: 0xf7ff4479
    18a8:	blls	bc178 <__assert_fail@plt+0xbb238>
    18ac:	ldmdavs	sl, {r0, r3, r5, r6, fp, sp, lr}
    18b0:	stc2	0, cr15, [lr]
    18b4:	ldmmi	r2!, {r0, r1, r8, sl, fp, ip, pc}^
    18b8:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    18bc:	cdp2	0, 10, cr15, cr6, cr0, {0}
    18c0:	stmdavs	r9!, {r4, r5, r6, r7, fp, lr}^
    18c4:			; <UNDEFINED> instruction: 0xf0004478
    18c8:	stmdbvs	fp!, {r0, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    18cc:	tstlt	r3, r6, lsl #20
    18d0:	andcc	r6, r1, #1769472	; 0x1b0000
    18d4:	bcs	3b8c8 <__assert_fail@plt+0x3a988>
    18d8:	addshi	pc, r7, r0, asr #32
    18dc:	ldmvs	fp, {r0, r1, r8, r9, fp, ip, pc}^
    18e0:	rsbsle	r2, r8, r1, lsl #22
    18e4:	ldrbtmi	r4, [r9], #-2536	; 0xfffff618
    18e8:	ldrbtmi	r4, [r8], #-2280	; 0xfffff718
    18ec:	cdp2	0, 8, cr15, cr14, cr0, {0}
    18f0:			; <UNDEFINED> instruction: 0xf0019803
    18f4:	strdlt	pc, [r0, -fp]!
    18f8:	stmiami	r5!, {r0, r6, fp, sp, lr}^
    18fc:			; <UNDEFINED> instruction: 0xf0004478
    1900:	bls	10131c <__assert_fail@plt+0x1003dc>
    1904:	mlacc	r1, r2, r8, pc	; <UNPREDICTABLE>
    1908:	subsle	r2, pc, r0, lsl #22
    190c:	stmdbcs	r0, {r0, r4, r7, fp, sp, lr}
    1910:	sbcshi	pc, ip, r0
    1914:	ssatmi	r4, #4, pc, asr #17	; <UNPREDICTABLE>
    1918:	cmnhi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    191c:			; <UNDEFINED> instruction: 0xf8df4478
    1920:			; <UNDEFINED> instruction: 0xf000937c
    1924:	blls	1012f8 <__assert_fail@plt+0x1003b8>
    1928:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    192c:			; <UNDEFINED> instruction: 0x469a695e
    1930:	andcs	fp, sl, lr, lsl #7
    1934:	b	fe4bf938 <__assert_fail@plt+0xfe4be9f8>
    1938:			; <UNDEFINED> instruction: 0x46406871
    193c:	cdp2	0, 6, cr15, cr6, cr0, {0}
    1940:	ldmvs	r1!, {r0, r1, r2, r4, r6, r7, fp, lr}
    1944:			; <UNDEFINED> instruction: 0xf0004478
    1948:			; <UNDEFINED> instruction: 0xf8dafe61
    194c:	cmnlt	r3, r0, lsl r0
    1950:	ldrbtmi	r4, [r8], #-2260	; 0xfffff72c
    1954:	cdp2	0, 5, cr15, cr10, cr0, {0}
    1958:			; <UNDEFINED> instruction: 0x7010f8da
    195c:	ldmdavs	ip!, {r0, r1, r2, r3, r4, r5, r8, ip, sp, pc}^
    1960:			; <UNDEFINED> instruction: 0x46214630
    1964:	stc2	0, cr15, [ip]
    1968:	ldmdavs	pc!, {r3, r4, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    196c:	ldmdavs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1970:	ldmvs	r5!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1974:	and	fp, r8, r5, lsl r9
    1978:	teqlt	r5, sp, lsr #16
    197c:	strtmi	r6, [r1], -r8, ror #16
    1980:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1984:	mvnsle	r2, r0, lsl #16
    1988:	strtmi	r6, [sl], -sp, lsr #17
    198c:	strbmi	r4, [r8], -r1, lsr #12
    1990:	cdp2	0, 3, cr15, cr12, cr0, {0}
    1994:	ldrbmi	lr, [ip], -r9, ror #15
    1998:	strdls	lr, [r7], -ip
    199c:	stmib	sp, {r0, r3, ip, pc}^
    19a0:			; <UNDEFINED> instruction: 0xf7ff0002
    19a4:	stmibmi	r0, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}^
    19a8:	strtmi	r2, [r0], -r5, lsl #4
    19ac:			; <UNDEFINED> instruction: 0xf7ff4479
    19b0:	bls	bc070 <__assert_fail@plt+0xbb130>
    19b4:	ldrdcc	pc, [r0], -r8
    19b8:	ldmdavs	r2, {r0, r3, r5, r6, fp, sp, lr}
    19bc:	stc2	0, cr15, [r8, #-0]
    19c0:	stmdals	r3, {r0, r1, r2, r8, fp, ip, pc}
    19c4:			; <UNDEFINED> instruction: 0xff3af001
    19c8:	strbt	r4, [r3], r6, lsl #12
    19cc:			; <UNDEFINED> instruction: 0xf0019803
    19d0:	strmi	pc, [r1], -r1, ror #20
    19d4:	ldmibmi	r5!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    19d8:			; <UNDEFINED> instruction: 0xe7854479
    19dc:			; <UNDEFINED> instruction: 0xf47f2b08
    19e0:	stmdals	r3, {r2, r3, r4, r5, r6, r8, r9, fp, sp, pc}
    19e4:			; <UNDEFINED> instruction: 0xf0022102
    19e8:	strmi	pc, [r6], -r7, ror #27
    19ec:			; <UNDEFINED> instruction: 0xf47f2800
    19f0:	stmibmi	pc!, {r2, r4, r5, r6, r8, r9, fp, sp, pc}	; <UNPREDICTABLE>
    19f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    19f8:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19fc:	ldmdavs	r9, {r0, r1, r8, r9, fp, ip, pc}
    1a00:	cdp2	0, 7, cr15, cr14, cr0, {0}
    1a04:			; <UNDEFINED> instruction: 0xf7ff4630
    1a08:	stmiami	sl!, {r9, fp, sp, lr, pc}
    1a0c:	ldrbtmi	r4, [r8], #-3754	; 0xfffff156
    1a10:	ldc2l	0, cr15, [ip]
    1a14:	ldrbtmi	r9, [lr], #-2819	; 0xfffff4fd
    1a18:	vstrcs.16	s12, [r0, #-58]	; 0xffffffc6	; <UNPREDICTABLE>
    1a1c:	svcge	0x005ef43f
    1a20:	ldrtmi	r6, [r0], -sl, lsr #17
    1a24:			; <UNDEFINED> instruction: 0xf0006869
    1a28:	stmdavs	sp!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    1a2c:	stcls	7, cr14, [r3, #-980]	; 0xfffffc2c
    1a30:	strmi	r6, [r6], -r8, ror #18
    1a34:			; <UNDEFINED> instruction: 0xf43f2800
    1a38:	movwcs	sl, #7853	; 0x1ead
    1a3c:	eorcc	pc, r0, r5, lsl #17
    1a40:	stmdavs	r3, {r2, sp, lr, pc}
    1a44:			; <UNDEFINED> instruction: 0xf000616b
    1a48:	stmdbvs	r8!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    1a4c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1a50:			; <UNDEFINED> instruction: 0xe69fd1f7
    1a54:	strtmi	r9, [r1], -r3, lsl #16
    1a58:	ldc2	0, cr15, [ip], #4
    1a5c:	ldr	r4, [r9], r6, lsl #12
    1a60:	stmdbls	r7, {r0, r1, r8, sl, fp, ip, pc}
    1a64:			; <UNDEFINED> instruction: 0xf0004628
    1a68:	stmdacs	r0, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    1a6c:			; <UNDEFINED> instruction: 0x81a1f000
    1a70:	strcs	r6, [r0], -sp, ror #18
    1a74:	stmdbls	r7, {r0, r2, r4, r7, r8, ip, sp, pc}
    1a78:			; <UNDEFINED> instruction: 0xf7ff6868
    1a7c:	stmdavs	fp!, {r1, r2, r3, r8, fp, sp, lr, pc}
    1a80:			; <UNDEFINED> instruction: 0xf0402800
    1a84:	mvfcsdp	f0, #5.0
    1a88:			; <UNDEFINED> instruction: 0x81a7f000
    1a8c:			; <UNDEFINED> instruction: 0x46286033
    1a90:	cdp2	0, 8, cr15, cr12, cr0, {0}
    1a94:	movwcs	r9, #6659	; 0x1a03
    1a98:	eorcc	pc, r0, r2, lsl #17
    1a9c:			; <UNDEFINED> instruction: 0xf43f2c00
    1aa0:	stmdbls	r7, {r1, r2, r4, r6, r8, r9, fp, sp, pc}
    1aa4:			; <UNDEFINED> instruction: 0xf7ff4620
    1aa8:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
    1aac:	blge	13fecb0 <__assert_fail@plt+0x13fdd70>
    1ab0:	ldmvs	fp, {r0, r1, r8, r9, fp, ip, pc}^
    1ab4:			; <UNDEFINED> instruction: 0xf0002b02
    1ab8:	stmdals	r3, {r0, r5, r6, r7, r9, pc}
    1abc:	blx	5bdac8 <__assert_fail@plt+0x5bcb88>
    1ac0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1ac4:	mcrge	4, 3, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    1ac8:	strbt	r6, [r3], -r6, asr #16
    1acc:	ldrbtmi	r4, [r9], #-2427	; 0xfffff685
    1ad0:	cdpls	7, 0, cr14, cr3, cr0, {1}
    1ad4:	stmdacs	r0, {r4, r5, r6, fp, sp, lr}
    1ad8:	msrhi	SPSR_x, r0
    1adc:			; <UNDEFINED> instruction: 0xf960f001
    1ae0:	ldmdblt	r8!, {r0, r2, r9, sl, lr}
    1ae4:	ldmdavs	r0!, {r1, r8, r9, fp, ip, pc}^
    1ae8:			; <UNDEFINED> instruction: 0xf7ff6859
    1aec:	stmdacs	r0, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
    1af0:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
    1af4:	blls	e8f04 <__assert_fail@plt+0xe7fc4>
    1af8:	ldrdhi	pc, [r4, #143]	; 0x8f
    1afc:	ldrdge	pc, [r4, #143]	; 0x8f
    1b00:	msreq	CPSR_, r3, lsl #2
    1b04:	ldcne	8, cr6, [r8, #-424]	; 0xfffffe58
    1b08:	ldc2	0, cr15, [ip], #4
    1b0c:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    1b10:	blmi	1b5bfcc <__assert_fail@plt+0x1b5b08c>
    1b14:	ldrbmi	r4, [r3], r1, asr #13
    1b18:	movwls	r4, #9339	; 0x247b
    1b1c:			; <UNDEFINED> instruction: 0xf0002d00
    1b20:	blls	e1f80 <__assert_fail@plt+0xe1040>
    1b24:	ldmdbvs	lr, {r0, r1, r2, r3, r5, r6, fp, sp, lr}
    1b28:			; <UNDEFINED> instruction: 0xf0002e00
    1b2c:	ldmdavs	r0!, {r0, r1, r2, r8, pc}^
    1b30:			; <UNDEFINED> instruction: 0xf7ff4639
    1b34:			; <UNDEFINED> instruction: 0xb108e8b2
    1b38:			; <UNDEFINED> instruction: 0xe7f56836
    1b3c:	ldrdhi	pc, [r8], -r6
    1b40:	ldrdge	pc, [r8], -r5
    1b44:			; <UNDEFINED> instruction: 0xf0002c00
    1b48:	cdpls	0, 0, cr8, cr9, cr1, {6}
    1b4c:	ldmdavs	r1!, {r5, r9, sl, lr}^
    1b50:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b54:			; <UNDEFINED> instruction: 0xf0402800
    1b58:	ldmvs	r6!, {r0, r3, r4, r5, r7, pc}^
    1b5c:			; <UNDEFINED> instruction: 0xf0002e00
    1b60:	ldmdavs	r0!, {r1, r2, r4, r6, r7, pc}^
    1b64:			; <UNDEFINED> instruction: 0xf7ff4639
    1b68:	stmdacs	r0, {r3, r4, r7, fp, sp, lr, pc}
    1b6c:	sbchi	pc, lr, r0
    1b70:			; <UNDEFINED> instruction: 0xe7f36836
    1b74:	andeq	r5, r1, r8, ror pc
    1b78:	andeq	r0, r0, r4, lsl #2
    1b7c:	andeq	r4, r0, lr, ror #26
    1b80:	andeq	r5, r1, ip, asr pc
    1b84:	andeq	r4, r0, sl, ror sp
    1b88:	andeq	r4, r0, r4, ror #26
    1b8c:	andeq	r4, r0, lr, ror #26
    1b90:	andeq	r4, r0, r8, ror fp
    1b94:	andeq	r4, r0, r2, ror #2
    1b98:	andeq	r0, r0, r8, lsl r1
    1b9c:	andeq	r6, r1, lr, lsr #1
    1ba0:	andeq	r4, r0, r0, asr sp
    1ba4:	andeq	r4, r0, r8, ror sp
    1ba8:	andeq	r4, r0, r0, lsl sp
    1bac:	andeq	r5, r0, r2, lsl r5
    1bb0:	andeq	r5, r0, r8, lsr #11
    1bb4:	andeq	r6, r1, sl
    1bb8:	strdeq	r5, [r1], -r8
    1bbc:	andeq	r5, r1, r6, asr #31
    1bc0:	andeq	r5, r1, r6, ror pc
    1bc4:			; <UNDEFINED> instruction: 0x000054b4
    1bc8:	andeq	r5, r1, r2, lsl pc
    1bcc:	andeq	r5, r0, r6, lsr #9
    1bd0:	strdeq	r5, [r1], -r8
    1bd4:	muleq	r0, r4, r4
    1bd8:	ldrdeq	r5, [r1], -lr
    1bdc:	andeq	r5, r0, r4, ror #8
    1be0:	andeq	r5, r0, r2, ror #8
    1be4:	andeq	r5, r0, r6, lsr r4
    1be8:	andeq	r5, r0, r4, lsr r4
    1bec:	andeq	r4, r0, ip, asr sl
    1bf0:			; <UNDEFINED> instruction: 0x00003bba
    1bf4:	andeq	r4, r0, r8, ror #20
    1bf8:	andeq	r4, r0, lr, asr #28
    1bfc:	ldrdeq	r5, [r1], -r4
    1c00:	andeq	r4, r0, lr, ror #30
    1c04:	andeq	r5, r0, r8, lsl #4
    1c08:	andeq	r5, r0, r2, lsl r2
    1c0c:	andeq	r3, r0, r8, asr #22
    1c10:	andeq	r5, r0, r2, lsl #4
    1c14:	andeq	r4, r0, r2, lsr r9
    1c18:	andeq	r5, r0, r4, asr r3
    1c1c:	andeq	r5, r0, ip, asr #6
    1c20:	andeq	r5, r0, r8, asr #6
    1c24:	andeq	r5, r0, lr, lsr r3
    1c28:	andeq	r5, r0, r0, asr r3
    1c2c:	andeq	r5, r0, r6, asr #6
    1c30:	strdeq	r4, [r0], -ip
    1c34:	andeq	r5, r0, r6, lsr r3
    1c38:			; <UNDEFINED> instruction: 0x000053bc
    1c3c:			; <UNDEFINED> instruction: 0x00015bb4
    1c40:	andeq	r4, r0, r8, lsl r9
    1c44:	andeq	r5, r1, r4, lsl #24
    1c48:	andeq	r5, r1, ip, ror #23
    1c4c:	andeq	r5, r1, sl, ror #23
    1c50:	ldrdeq	r5, [r0], -lr
    1c54:	muleq	r1, r2, fp
    1c58:	andeq	r5, r0, ip, ror r5
    1c5c:	andeq	r5, r1, sl, lsr r7
    1c60:	muleq	r0, r8, r5
    1c64:	andeq	r5, r0, r0, lsr #2
    1c68:	andeq	r3, r0, r4, lsr r8
    1c6c:	andeq	r5, r0, ip, ror #4
    1c70:	andeq	r0, r0, r0, lsl r1
    1c74:	andeq	r5, r0, r0, lsr r2
    1c78:	andeq	r4, r0, r2, lsl r3
    1c7c:	strdeq	r5, [r0], -r0
    1c80:	ldrdeq	r5, [r0], -lr
    1c84:	andeq	r5, r0, r0, ror #3
    1c88:	andeq	r3, r0, r6, lsr r7
    1c8c:	ldrdeq	r5, [r0], -r6
    1c90:	ldrdeq	r5, [r0], -r0
    1c94:			; <UNDEFINED> instruction: 0x000051bc
    1c98:			; <UNDEFINED> instruction: 0x000051bc
    1c9c:	andeq	r5, r0, lr, lsl #3
    1ca0:			; <UNDEFINED> instruction: 0x000051b0
    1ca4:	andeq	r5, r0, lr, asr r1
    1ca8:	andeq	r5, r0, r8, lsr #32
    1cac:	andeq	r4, r0, ip, lsr #30
    1cb0:	andeq	r5, r0, r6, asr r0
    1cb4:	andeq	r5, r0, r2, lsr #1
    1cb8:	andeq	r5, r0, r2, lsr #1
    1cbc:	andeq	r4, r0, r2, lsl #4
    1cc0:	muleq	r0, r0, r0
    1cc4:	andeq	r3, r0, r2, lsl r6
    1cc8:	andeq	r5, r1, ip, ror #9
    1ccc:	ldrtmi	r9, [sl], -r2, lsl #22
    1cd0:	mrcvs	6, 6, r4, cr9, cr8, {2}
    1cd4:			; <UNDEFINED> instruction: 0xffaaf000
    1cd8:			; <UNDEFINED> instruction: 0xf0004607
    1cdc:			; <UNDEFINED> instruction: 0x4606fefd
    1ce0:			; <UNDEFINED> instruction: 0xf7fe4638
    1ce4:	usub8mi	lr, r1, sl
    1ce8:			; <UNDEFINED> instruction: 0xf7fe4640
    1cec:	ldmiblt	r8, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1cf0:			; <UNDEFINED> instruction: 0xf7fe4630
    1cf4:	blls	fdcc4 <__assert_fail@plt+0xfcd84>
    1cf8:	stmdavs	r9!, {r1, r3, r5, r7, fp, sp, lr}^
    1cfc:	andseq	pc, r0, r3, lsl #2
    1d00:	blx	ff5bdd0e <__assert_fail@plt+0xff5bcdce>
    1d04:	stmdavs	sp!, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr}
    1d08:	str	r7, [r7, -r3, lsl #6]
    1d0c:			; <UNDEFINED> instruction: 0x463068b6
    1d10:	ldc2l	0, cr15, [r6, #-0]
    1d14:	strb	r4, [r6, r6, lsl #12]!
    1d18:			; <UNDEFINED> instruction: 0xf0014640
    1d1c:	stmdacs	r0, {r0, r6, fp, ip, sp, lr, pc}
    1d20:			; <UNDEFINED> instruction: 0xb12ed1e6
    1d24:			; <UNDEFINED> instruction: 0xf0004630
    1d28:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1d2c:	rschi	pc, r7, r0
    1d30:			; <UNDEFINED> instruction: 0xf0014640
    1d34:	movwcs	pc, #7605	; 0x1db5	; <UNPREDICTABLE>
    1d38:	ldrb	r7, [r9, fp, lsr #6]
    1d3c:			; <UNDEFINED> instruction: 0x732b2301
    1d40:			; <UNDEFINED> instruction: 0xf109e7d9
    1d44:			; <UNDEFINED> instruction: 0xf0010002
    1d48:			; <UNDEFINED> instruction: 0xf7fffc75
    1d4c:	blls	f039c <__assert_fail@plt+0xef45c>
    1d50:	blls	a6960 <__assert_fail@plt+0xa5a20>
    1d54:			; <UNDEFINED> instruction: 0xf1039a09
    1d58:			; <UNDEFINED> instruction: 0xf1030120
    1d5c:			; <UNDEFINED> instruction: 0x461d0014
    1d60:			; <UNDEFINED> instruction: 0xf858f001
    1d64:	blcs	5c118 <__assert_fail@plt+0x5b1d8>
    1d68:	stcls	0, cr13, [r2, #-196]	; 0xffffff3c
    1d6c:	stmibmi	r6!, {r0, r2, r9, sp}^
    1d70:	strcs	r2, [r0], -r0
    1d74:	strls	r4, [r3, #-1145]	; 0xfffffb87
    1d78:	svc	0x00c8f7fe
    1d7c:	stmdavs	sl!, {r0, r1, r5, r6, r7, r8, r9, fp, lr}
    1d80:	mrcvs	4, 6, r4, cr9, cr11, {3}
    1d84:	ldc2	0, cr15, [ip]
    1d88:	andcs	r4, r5, #3686400	; 0x384000
    1d8c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1d90:	svc	0x00bcf7fe
    1d94:	stmdavs	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, fp, lr}
    1d98:			; <UNDEFINED> instruction: 0xf0004479
    1d9c:	ldrbt	pc, [r9], #3249	; 0xcb1	; <UNPREDICTABLE>
    1da0:	stmibvs	r3, {r0, r1, fp, ip, pc}^
    1da4:	bicvs	r3, r3, r1, lsl #22
    1da8:	bicsle	r2, r2, r0, lsl #22
    1dac:			; <UNDEFINED> instruction: 0xf894f002
    1db0:	ldmibmi	r9, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    1db4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1db8:	svc	0x00a8f7fe
    1dbc:	stmdbls	r7, {r0, r1, r8, r9, fp, ip, pc}
    1dc0:			; <UNDEFINED> instruction: 0xf000681a
    1dc4:			; <UNDEFINED> instruction: 0xe669fc9d
    1dc8:			; <UNDEFINED> instruction: 0xf0004640
    1dcc:	stmdals	r2, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1dd0:			; <UNDEFINED> instruction: 0xf0019003
    1dd4:	stmdavs	r6, {r0, r1, r3, r7, fp, ip, sp, lr, pc}^
    1dd8:	bls	fb150 <__assert_fail@plt+0xfa210>
    1ddc:			; <UNDEFINED> instruction: 0xe6566153
    1de0:	ldrmi	r4, [sp], -lr, lsr #12
    1de4:	stmibmi	sp, {r1, r2, r6, r9, sl, sp, lr, pc}^
    1de8:	andcs	r4, r5, #40, 12	; 0x2800000
    1dec:			; <UNDEFINED> instruction: 0xf7fe4479
    1df0:	stcls	15, cr14, [r2, #-568]	; 0xfffffdc8
    1df4:	stmdavs	r9!, {r0, r1, r9, sl, fp, ip, pc}
    1df8:	ldmdavs	r2!, {r0, r1, r3, r5, r6, fp, sp, lr}^
    1dfc:	ldc2	0, cr15, [sl], #-0
    1e00:	ldmdavs	r0!, {r0, r3, r5, r6, fp, sp, lr}^
    1e04:	ldc2l	0, cr15, [r0, #4]
    1e08:	stmibmi	r5, {r2, r4, r5, r6, r9, sl, sp, lr, pc}^
    1e0c:	ldrtmi	r2, [r8], -r5, lsl #4
    1e10:			; <UNDEFINED> instruction: 0xf7fe4479
    1e14:			; <UNDEFINED> instruction: 0xf8d8ef7c
    1e18:	stmdavs	r2!, {ip, sp}^
    1e1c:			; <UNDEFINED> instruction: 0xf00068a9
    1e20:	stmibmi	r0, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    1e24:	andcs	r2, r0, r5, lsl #4
    1e28:			; <UNDEFINED> instruction: 0xf7fe4479
    1e2c:			; <UNDEFINED> instruction: 0xf8d8ef70
    1e30:	stmiavs	r9!, {sp}
    1e34:	blx	ff33de3c <__assert_fail@plt+0xff33cefc>
    1e38:	andcs	r4, r5, #3063808	; 0x2ec000
    1e3c:			; <UNDEFINED> instruction: 0xf7fe4479
    1e40:	ldmibmi	sl!, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    1e44:			; <UNDEFINED> instruction: 0xf0004479
    1e48:	ldmmi	r9!, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    1e4c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1e50:	svc	0x0022f7fe
    1e54:	cmnle	sl, r0, lsl #16
    1e58:	ldrbmi	r3, [ip, #-1025]	; 0xfffffbff
    1e5c:	blmi	fed787d8 <__assert_fail@plt+0xfed77898>
    1e60:	ldrdcs	pc, [r4], -r8
    1e64:			; <UNDEFINED> instruction: 0x66da447b
    1e68:	stmdblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e6c:	ldrbtmi	r4, [fp], #-2994	; 0xfffff44e
    1e70:	blcs	5c0e4 <__assert_fail@plt+0x5b1a4>
    1e74:	strcc	sp, [r3], #-316	; 0xfffffec4
    1e78:	vorr.i32	q2, #786432	; 0x000c0000
    1e7c:			; <UNDEFINED> instruction: 0xf8d88087
    1e80:			; <UNDEFINED> instruction: 0xf8d89004
    1e84:			; <UNDEFINED> instruction: 0xf8d8100c
    1e88:	strbmi	r8, [r8], -r8
    1e8c:	bne	43d6b4 <__assert_fail@plt+0x43c774>
    1e90:	svc	0x0002f7fe
    1e94:	subsle	r2, sl, r0, lsl #16
    1e98:	strbmi	r9, [r1], -r2, lsl #22
    1e9c:			; <UNDEFINED> instruction: 0xf7fe6818
    1ea0:	strdlt	lr, [r8, #236]!	; 0xec
    1ea4:	strbmi	r9, [r8], -r2, lsl #22
    1ea8:			; <UNDEFINED> instruction: 0xf7fe6859
    1eac:	ldrshlt	lr, [r8, #-230]!	; 0xffffff1a
    1eb0:	strls	r9, [r4, #-2818]	; 0xfffff4fe
    1eb4:	ldmdbvs	fp, {r0, r2, r5, r9, sl, lr}
    1eb8:			; <UNDEFINED> instruction: 0x461c461e
    1ebc:	subsle	r2, r5, r0, lsl #28
    1ec0:			; <UNDEFINED> instruction: 0x46416870
    1ec4:	mcr	7, 7, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    1ec8:	suble	r2, r7, r0, lsl #16
    1ecc:			; <UNDEFINED> instruction: 0xe7f56836
    1ed0:	andcs	r4, r5, #2523136	; 0x268000
    1ed4:			; <UNDEFINED> instruction: 0xf7fe4479
    1ed8:			; <UNDEFINED> instruction: 0x4649ef1a
    1edc:	blx	abdee4 <__assert_fail@plt+0xabcfa4>
    1ee0:	andcs	r4, r5, #2473984	; 0x25c000
    1ee4:			; <UNDEFINED> instruction: 0xf7fe4479
    1ee8:			; <UNDEFINED> instruction: 0x4641ef12
    1eec:	blx	8bdef4 <__assert_fail@plt+0x8bcfb4>
    1ef0:	andcs	r4, r5, #148, 18	; 0x250000
    1ef4:			; <UNDEFINED> instruction: 0xf7fe4479
    1ef8:			; <UNDEFINED> instruction: 0xf000ef0a
    1efc:			; <UNDEFINED> instruction: 0x4649fa1b
    1f00:			; <UNDEFINED> instruction: 0xf7fe2205
    1f04:	stmdavs	r9!, {r2, r8, r9, sl, fp, sp, lr, pc}^
    1f08:			; <UNDEFINED> instruction: 0x46424653
    1f0c:	blx	fecbdf16 <__assert_fail@plt+0xfecbcfd6>
    1f10:			; <UNDEFINED> instruction: 0x46404651
    1f14:	stc2l	0, cr15, [r8, #-4]
    1f18:	stmibmi	fp, {r0, r2, r3, r8, r9, sl, sp, lr, pc}
    1f1c:	andcs	r2, r0, r5, lsl #4
    1f20:			; <UNDEFINED> instruction: 0xf7fe4479
    1f24:	stmibmi	r9, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1f28:			; <UNDEFINED> instruction: 0xf0004479
    1f2c:	stmmi	r8, {r0, r1, r9, fp, ip, sp, lr, pc}
    1f30:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1f34:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    1f38:	strcc	fp, [r1], #-2944	; 0xfffff480
    1f3c:	ble	ffb134b4 <__assert_fail@plt+0xffb12574>
    1f40:			; <UNDEFINED> instruction: 0xf8d84b84
    1f44:	ldrbtmi	r2, [fp], #-4
    1f48:			; <UNDEFINED> instruction: 0xf7ff611a
    1f4c:	stmibmi	r2, {r1, r4, r7, fp, ip, sp, pc}
    1f50:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1f54:	mrc	7, 6, APSR_nzcv, cr10, cr14, {7}
    1f58:			; <UNDEFINED> instruction: 0xf9ecf000
    1f5c:	andcs	r4, r5, #2080768	; 0x1fc000
    1f60:			; <UNDEFINED> instruction: 0xf7fe4479
    1f64:			; <UNDEFINED> instruction: 0x4641eed4
    1f68:			; <UNDEFINED> instruction: 0xf9e4f000
    1f6c:	strtmi	r4, [ip], -r3, lsr #12
    1f70:	ldrmi	r9, [lr], -r4, lsl #26
    1f74:	ldmvs	r0!, {r1, r2, r4, r5, r8, r9, ip, sp, pc}
    1f78:	blls	2138a4 <__assert_fail@plt+0x212964>
    1f7c:	svclt	0x00082800
    1f80:			; <UNDEFINED> instruction: 0xf7fe4618
    1f84:			; <UNDEFINED> instruction: 0xb1a8ee8a
    1f88:			; <UNDEFINED> instruction: 0xe7f36836
    1f8c:	andcs	r4, r5, #116, 18	; 0x1d0000
    1f90:	ldrbtmi	r2, [r9], #-0
    1f94:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    1f98:			; <UNDEFINED> instruction: 0xf9ccf000
    1f9c:			; <UNDEFINED> instruction: 0x46494871
    1fa0:			; <UNDEFINED> instruction: 0xf7fe4478
    1fa4:	stmiblt	r8!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    1fa8:	andcs	r4, r1, #113664	; 0x1bc00
    1fac:	sbcsvs	r4, sl, fp, ror r4
    1fb0:	ldmdalt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1fb4:	andcs	r4, r5, #1785856	; 0x1b4000
    1fb8:			; <UNDEFINED> instruction: 0xf7fe4479
    1fbc:	strbmi	lr, [r9], -r8, lsr #29
    1fc0:			; <UNDEFINED> instruction: 0xf9b8f000
    1fc4:	strbmi	r9, [sl], -r2, lsl #22
    1fc8:			; <UNDEFINED> instruction: 0xf1034641
    1fcc:			; <UNDEFINED> instruction: 0xf0010010
    1fd0:	vnmla.f32	s30, s16, s31
    1fd4:			; <UNDEFINED> instruction: 0xf10a2a10
    1fd8:	strbmi	r0, [r1], -ip
    1fdc:	blx	feb3dfe8 <__assert_fail@plt+0xfeb3d0a8>
    1fe0:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fe4:	strbmi	r4, [r9], -r2, ror #16
    1fe8:			; <UNDEFINED> instruction: 0xf7fe4478
    1fec:	stmdacs	r0, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
    1ff0:	blmi	18365f4 <__assert_fail@plt+0x18356b4>
    1ff4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1ff8:			; <UNDEFINED> instruction: 0xf7ff615a
    1ffc:	ldmdbmi	lr, {r1, r3, r4, r5, fp, ip, sp, pc}^
    2000:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2004:			; <UNDEFINED> instruction: 0xf7fe2000
    2008:			; <UNDEFINED> instruction: 0xf8d8ee82
    200c:	mrscc	r1, (UNDEF: 2)
    2010:			; <UNDEFINED> instruction: 0xf990f000
    2014:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2018:	andcs	r4, r5, #88, 18	; 0x160000
    201c:	ldrbtmi	r2, [r9], #-0
    2020:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    2024:	ldmdavs	r9, {r0, r3, r8, r9, fp, ip, pc}^
    2028:			; <UNDEFINED> instruction: 0xf9d2f000
    202c:	strbmi	r4, [r8], -r1, lsr #12
    2030:			; <UNDEFINED> instruction: 0xf95cf000
    2034:	andcs	r4, r5, #1343488	; 0x148000
    2038:			; <UNDEFINED> instruction: 0x46044479
    203c:			; <UNDEFINED> instruction: 0xf7fe2000
    2040:	blls	bd9e0 <__assert_fail@plt+0xbcaa0>
    2044:	ldmdavs	r9, {r1, r5, fp, sp, lr}^
    2048:			; <UNDEFINED> instruction: 0xf9c2f000
    204c:	andcs	r4, r5, #1261568	; 0x134000
    2050:	ldrbtmi	r2, [r9], #-0
    2054:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    2058:	stmdavs	r2!, {r1, r8, r9, fp, ip, pc}
    205c:			; <UNDEFINED> instruction: 0xf0006819
    2060:	stmdami	r9, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    2064:			; <UNDEFINED> instruction: 0xf0004478
    2068:	stmdbmi	r8, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}^
    206c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2070:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2074:	ldmdavs	r9, {r0, r1, r8, r9, fp, ip, pc}
    2078:			; <UNDEFINED> instruction: 0xf9aaf000
    207c:	andcs	r4, r5, #68, 18	; 0x110000
    2080:			; <UNDEFINED> instruction: 0xf7fe4479
    2084:	stcls	14, cr14, [r3, #-272]	; 0xfffffef0
    2088:			; <UNDEFINED> instruction: 0xf0006829
    208c:	strdcs	pc, [r1, -r3]
    2090:			; <UNDEFINED> instruction: 0xf0004628
    2094:	ldr	pc, [r0, #-3321]	; 0xfffff307
    2098:	andcs	r4, r5, #1015808	; 0xf8000
    209c:			; <UNDEFINED> instruction: 0xe7b14479
    20a0:	andcs	r4, r5, #999424	; 0xf4000
    20a4:	ldrbtmi	r2, [r9], #-0
    20a8:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    20ac:			; <UNDEFINED> instruction: 0xf942f000
    20b0:			; <UNDEFINED> instruction: 0xf0002001
    20b4:	ldmdbmi	r9!, {r0, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    20b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    20bc:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    20c0:			; <UNDEFINED> instruction: 0xf938f000
    20c4:	andcs	r4, r5, #884736	; 0xd8000
    20c8:	ldrbtmi	r2, [r9], #-0
    20cc:	mrc	7, 0, APSR_nzcv, cr14, cr14, {7}
    20d0:			; <UNDEFINED> instruction: 0xf930f000
    20d4:	andcs	r4, r5, #835584	; 0xcc000
    20d8:			; <UNDEFINED> instruction: 0xf7fe4479
    20dc:			; <UNDEFINED> instruction: 0xf000ee18
    20e0:	ldmdbmi	r1!, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
    20e4:	strbmi	r2, [r0], -r5, lsl #4
    20e8:			; <UNDEFINED> instruction: 0xf7fe4479
    20ec:			; <UNDEFINED> instruction: 0xf000ee10
    20f0:	stmdbmi	lr!, {r0, r5, r8, fp, ip, sp, lr, pc}
    20f4:	andcs	r2, r0, r5, lsl #4
    20f8:			; <UNDEFINED> instruction: 0xf7fe4479
    20fc:			; <UNDEFINED> instruction: 0xf8d8ee08
    2100:			; <UNDEFINED> instruction: 0xf0001000
    2104:	svclt	0x0000f917
    2108:	andeq	r4, r0, r0, asr lr
    210c:	andeq	r5, r1, r4, lsl #5
    2110:	andeq	r4, r0, r2, ror lr
    2114:	andeq	r3, r0, r0, lsr #2
    2118:	andeq	r4, r0, lr, asr #26
    211c:	muleq	r0, r0, sp
    2120:	andeq	r4, r0, r0, lsl #24
    2124:	andeq	r4, r0, r8, lsl fp
    2128:			; <UNDEFINED> instruction: 0x000049bc
    212c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2130:	andeq	r4, r0, lr, asr #19
    2134:	andeq	r5, r1, r0, lsr #3
    2138:	andeq	r5, r1, sl, lsl #4
    213c:	strdeq	r4, [r0], -r8
    2140:	andeq	r4, r0, r4, asr #17
    2144:	andeq	r4, r0, ip, ror #16
    2148:	andeq	r4, r0, r8, lsl #18
    214c:	strdeq	r4, [r0], -r0
    2150:	andeq	r4, r0, sl, lsl r9
    2154:	andeq	r5, r1, r2, lsr r1
    2158:	andeq	r4, r0, sl, lsl #14
    215c:	andeq	r3, r0, r4, asr #24
    2160:	strdeq	r4, [r0], -r2
    2164:			; <UNDEFINED> instruction: 0x000048b8
    2168:	andeq	r5, r1, ip, asr #1
    216c:	strdeq	r3, [r0], -ip
    2170:	andeq	r4, r0, ip, ror r8
    2174:	andeq	r5, r1, r2, lsl #1
    2178:	andeq	r4, r0, sl, asr #13
    217c:	andeq	r4, r0, r2, asr r9
    2180:	andeq	r4, r0, r8, lsl #18
    2184:			; <UNDEFINED> instruction: 0x000048ba
    2188:			; <UNDEFINED> instruction: 0x00003cbc
    218c:	ldrdeq	r4, [r0], -lr
    2190:			; <UNDEFINED> instruction: 0x00004ab8
    2194:	andeq	r4, r0, ip, lsl #13
    2198:	andeq	r4, r0, r6, lsl #11
    219c:	andeq	r4, r0, r6, asr #15
    21a0:			; <UNDEFINED> instruction: 0x000045b6
    21a4:	andeq	r4, r0, r4, lsl #11
    21a8:			; <UNDEFINED> instruction: 0x000045b4
    21ac:	andeq	r4, r0, r4, ror r7
    21b0:	bleq	3e2f4 <__assert_fail@plt+0x3d3b4>
    21b4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    21b8:	strbtmi	fp, [sl], -r2, lsl #24
    21bc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    21c0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    21c4:	ldrmi	sl, [sl], #776	; 0x308
    21c8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    21cc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    21d0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    21d4:			; <UNDEFINED> instruction: 0xf85a4b06
    21d8:	stmdami	r6, {r0, r1, ip, sp}
    21dc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    21e0:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    21e4:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    21e8:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    21ec:	strdeq	r0, [r0], -r4
    21f0:	andeq	r0, r0, r4, lsl r1
    21f4:	andeq	r0, r0, ip, lsl r1
    21f8:	ldr	r3, [pc, #20]	; 2214 <__assert_fail@plt+0x12d4>
    21fc:	ldr	r2, [pc, #20]	; 2218 <__assert_fail@plt+0x12d8>
    2200:	add	r3, pc, r3
    2204:	ldr	r2, [r3, r2]
    2208:	cmp	r2, #0
    220c:	bxeq	lr
    2210:	b	de4 <__gmon_start__@plt>
    2214:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    2218:	andeq	r0, r0, ip, lsl #2
    221c:	blmi	1d423c <__assert_fail@plt+0x1d32fc>
    2220:	bmi	1d3408 <__assert_fail@plt+0x1d24c8>
    2224:	addmi	r4, r3, #2063597568	; 0x7b000000
    2228:	andle	r4, r3, sl, ror r4
    222c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2230:	ldrmi	fp, [r8, -r3, lsl #2]
    2234:	svclt	0x00004770
    2238:	andeq	r4, r1, r4, asr lr
    223c:	andeq	r4, r1, r0, asr lr
    2240:			; <UNDEFINED> instruction: 0x00014cb0
    2244:	strdeq	r0, [r0], -ip
    2248:	stmdbmi	r9, {r3, fp, lr}
    224c:	bmi	253434 <__assert_fail@plt+0x2524f4>
    2250:	bne	25343c <__assert_fail@plt+0x2524fc>
    2254:	svceq	0x00cb447a
    2258:			; <UNDEFINED> instruction: 0x01a1eb03
    225c:	andle	r1, r3, r9, asr #32
    2260:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2264:	ldrmi	fp, [r8, -r3, lsl #2]
    2268:	svclt	0x00004770
    226c:	andeq	r4, r1, r8, lsr #28
    2270:	andeq	r4, r1, r4, lsr #28
    2274:	andeq	r4, r1, r4, lsl #25
    2278:	andeq	r0, r0, r0, lsr #2
    227c:	blmi	2af6a4 <__assert_fail@plt+0x2ae764>
    2280:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2284:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2288:	blmi	27083c <__assert_fail@plt+0x26f8fc>
    228c:	ldrdlt	r5, [r3, -r3]!
    2290:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2294:			; <UNDEFINED> instruction: 0xf7fe6818
    2298:			; <UNDEFINED> instruction: 0xf7ffed06
    229c:	blmi	1c21a0 <__assert_fail@plt+0x1c1260>
    22a0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    22a4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    22a8:	strdeq	r4, [r1], -r2
    22ac:	andeq	r4, r1, r4, asr ip
    22b0:	strdeq	r0, [r0], -r8
    22b4:	andeq	r4, r1, lr, ror #26
    22b8:	ldrdeq	r4, [r1], -r2
    22bc:	svclt	0x0000e7c4
    22c0:	stmiavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}^
    22c4:	strmi	fp, [sp], -r4, lsl #3
    22c8:	stmdavs	r4!, {r0, sp, lr, pc}
    22cc:	stmdavs	r0!, {r2, r5, r6, r8, ip, sp, pc}^
    22d0:			; <UNDEFINED> instruction: 0xf7fe4629
    22d4:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    22d8:	stmiavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    22dc:	stmdavc	r4, {r3, r4, r8, ip, sp, pc}
    22e0:	svclt	0x00181e20
    22e4:	ldclt	0, cr2, [r8, #-4]!
    22e8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    22ec:			; <UNDEFINED> instruction: 0x4604b538
    22f0:	strmi	fp, [sp], -r8, asr #2
    22f4:	strtmi	r6, [r9], -r0, ror #16
    22f8:			; <UNDEFINED> instruction: 0xf7feb110
    22fc:	smlawtlt	r0, lr, ip, lr
    2300:	stccs	8, cr6, [r0], {36}	; 0x24
    2304:			; <UNDEFINED> instruction: 0x4620d1f6
    2308:	stmiavs	r4!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    230c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2310:	stmdbvs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}^
    2314:			; <UNDEFINED> instruction: 0x460db15c
    2318:	stmdavs	r4!, {r0, sp, lr, pc}
    231c:	stmdavs	r0!, {r2, r3, r4, r5, r8, ip, sp, pc}^
    2320:			; <UNDEFINED> instruction: 0xf7fe4629
    2324:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    2328:	strdcs	sp, [r1], -r7
    232c:			; <UNDEFINED> instruction: 0x4620bd38
    2330:	svclt	0x0000bd38
    2334:	ldmdbmi	lr, {r0, r1, r2, r3, sl, ip, sp, pc}
    2338:	ldrbtmi	r4, [r9], #-2590	; 0xfffff5e2
    233c:	strlt	r4, [r0, #2846]	; 0xb1e
    2340:	stmpl	sl, {r1, r7, ip, sp, pc}
    2344:	mcrge	4, 0, r4, cr4, cr11, {3}
    2348:	ldmdavs	r2, {r2, r3, r4, r8, sl, fp, lr}
    234c:			; <UNDEFINED> instruction: 0xf04f9201
    2350:	bmi	6c2b58 <__assert_fail@plt+0x6c1c18>
    2354:	blvc	1404b4 <__assert_fail@plt+0x13f574>
    2358:	tstcs	r1, sp, ror r4
    235c:			; <UNDEFINED> instruction: 0x462b589c
    2360:	stmdavs	r0!, {r3, r4, r9, fp, lr}
    2364:			; <UNDEFINED> instruction: 0xf7fe447a
    2368:	ldrtmi	lr, [r3], -ip, lsl #27
    236c:	tstcs	r1, sl, lsr r6
    2370:	strls	r6, [r0], -r0, lsr #16
    2374:	stc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2378:	andcs	r4, r2, #1245184	; 0x130000
    237c:	tstcs	r1, r3, lsr #16
    2380:			; <UNDEFINED> instruction: 0xf7fe4478
    2384:	ldmdbmi	r1, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    2388:	andcs	r2, r0, r5, lsl #4
    238c:	stmdavs	r6!, {r0, r3, r4, r5, r6, sl, lr}
    2390:	ldc	7, cr15, [ip], #1016	; 0x3f8
    2394:	tstcs	r1, fp, lsr #12
    2398:	ldrtmi	r4, [r0], -r2, lsl #12
    239c:	ldcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    23a0:	andcs	r6, sl, r1, lsr #16
    23a4:	stc	7, cr15, [sl, #1016]	; 0x3f8
    23a8:			; <UNDEFINED> instruction: 0xf7fe2002
    23ac:	svclt	0x0000ed2e
    23b0:	muleq	r1, lr, fp
    23b4:	andeq	r0, r0, r4, lsl #2
    23b8:	muleq	r1, r4, fp
    23bc:	andeq	r2, r0, r0, ror #22
    23c0:	andeq	r0, r0, r8, lsl #2
    23c4:	andeq	r2, r0, r4, lsr #23
    23c8:	andeq	r3, r0, ip, lsr #30
    23cc:	andeq	r2, r0, r0, asr #22
    23d0:	andcs	fp, r0, pc, lsl #8
    23d4:	bmi	5d4834 <__assert_fail@plt+0x5d38f4>
    23d8:	blmi	5d35c4 <__assert_fail@plt+0x5d2684>
    23dc:	addlt	fp, r4, r0, lsl #11
    23e0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    23e4:	stcge	13, cr4, [r6], {21}
    23e8:	andls	r6, r3, #1179648	; 0x120000
    23ec:	andeq	pc, r0, #79	; 0x4f
    23f0:	andcs	r4, r5, #311296	; 0x4c000
    23f4:	blvs	14054c <__assert_fail@plt+0x13f60c>
    23f8:	ldrbtmi	r5, [r9], #-2397	; 0xfffff6a3
    23fc:			; <UNDEFINED> instruction: 0xf7fe682f
    2400:	blmi	43d620 <__assert_fail@plt+0x43c6e0>
    2404:	bmi	40a810 <__assert_fail@plt+0x4098d0>
    2408:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    240c:	ldrtmi	r9, [r8], -r0
    2410:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2414:			; <UNDEFINED> instruction: 0x46234632
    2418:	stmdavs	r8!, {r0, r8, sp}
    241c:			; <UNDEFINED> instruction: 0xf7fe9402
    2420:	stmdavs	r9!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    2424:			; <UNDEFINED> instruction: 0xf7fe200a
    2428:	andcs	lr, r2, sl, asr #26
    242c:	stcl	7, cr15, [ip], #1016	; 0x3f8
    2430:	andeq	r4, r1, r0, lsl #22
    2434:	andeq	r0, r0, r4, lsl #2
    2438:	strdeq	r4, [r1], -r6
    243c:	andeq	r0, r0, r8, lsl #2
    2440:	andeq	r2, r0, r2, lsl #22
    2444:			; <UNDEFINED> instruction: 0x00002ab0
    2448:	strdeq	r2, [r0], -sl
    244c:	blmi	7ef490 <__assert_fail@plt+0x7ee550>
    2450:	ldrbtmi	r4, [fp], #-2335	; 0xfffff6e1
    2454:	ldrbtmi	r4, [r9], #-2591	; 0xfffff5e1
    2458:	ldrblt	r6, [r0, #-2075]!	; 0xfffff7e5
    245c:	addlt	r2, r4, r0, lsl #22
    2460:	ldcmi	8, cr5, [sp], {138}	; 0x8a
    2464:	ldmdavs	r2, {r3, r8, sl, fp, ip, pc}
    2468:			; <UNDEFINED> instruction: 0xf04f9203
    246c:	ldrbtmi	r0, [ip], #-512	; 0xfffffe00
    2470:	blmi	6b90e8 <__assert_fail@plt+0x6b81a8>
    2474:	ldmdbmi	sl, {r0, r2, r9, sp}
    2478:	stmiapl	r4!, {sp}^
    247c:	stmdavs	r6!, {r0, r3, r4, r5, r6, sl, lr}
    2480:	mcrr	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2484:	tstcs	r1, r7, lsl fp
    2488:	ldrbtmi	r4, [fp], #-2583	; 0xfffff5e9
    248c:	andls	r4, r0, sl, ror r4
    2490:			; <UNDEFINED> instruction: 0xf7fe4630
    2494:	blge	27d874 <__assert_fail@plt+0x27c934>
    2498:	stmdavs	r0!, {r0, r8, sp}
    249c:	movwls	r4, #9770	; 0x262a
    24a0:	ldc	7, cr15, [r4], {254}	; 0xfe
    24a4:	andcs	r6, sl, r1, lsr #16
    24a8:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    24ac:	blmi	254cf0 <__assert_fail@plt+0x253db0>
    24b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24b4:	blls	dc524 <__assert_fail@plt+0xdb5e4>
    24b8:	qaddle	r4, sl, r4
    24bc:	pop	{r2, ip, sp, pc}
    24c0:	andlt	r4, r4, r0, ror r0
    24c4:			; <UNDEFINED> instruction: 0xf7fe4770
    24c8:	svclt	0x0000ec2e
    24cc:	andeq	r4, r1, r6, lsr #24
    24d0:	andeq	r4, r1, r2, lsl #21
    24d4:	andeq	r0, r0, r4, lsl #2
    24d8:	andeq	r4, r1, sl, ror #20
    24dc:	andeq	r0, r0, r8, lsl #2
    24e0:	muleq	r0, r4, sl
    24e4:	andeq	r2, r0, lr, lsr #20
    24e8:	andeq	r2, r0, r8, ror sl
    24ec:	andeq	r4, r1, r8, lsr #20
    24f0:	blmi	6af534 <__assert_fail@plt+0x6ae5f4>
    24f4:	ldrbtmi	r4, [fp], #-2330	; 0xfffff6e6
    24f8:	ldrbtmi	r4, [r9], #-2586	; 0xfffff5e6
    24fc:	ldrlt	r6, [r0, #-2075]!	; 0xfffff7e5
    2500:	addlt	r2, r3, r1, lsl #22
    2504:	ldcmi	8, cr5, [r8], {138}	; 0x8a
    2508:	ldmdavs	r2, {r1, r2, r8, sl, fp, ip, pc}
    250c:			; <UNDEFINED> instruction: 0xf04f9201
    2510:	ldrbtmi	r0, [ip], #-512	; 0xfffffe00
    2514:	blmi	579968 <__assert_fail@plt+0x578a28>
    2518:	ldmdami	r5, {r0, r1, r2, r9, sp}
    251c:	stmiapl	r4!, {r0, r8, sp}^
    2520:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    2524:	stc	7, cr15, [r2], #-1016	; 0xfffffc08
    2528:	tstcs	r1, r7, lsl #22
    252c:	strtmi	r6, [sl], -r0, lsr #16
    2530:			; <UNDEFINED> instruction: 0xf7fe9300
    2534:	stmdavs	r1!, {r2, r3, r6, sl, fp, sp, lr, pc}
    2538:			; <UNDEFINED> instruction: 0xf7fe200a
    253c:	bmi	37d844 <__assert_fail@plt+0x37c904>
    2540:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2548:	subsmi	r9, sl, r1, lsl #22
    254c:	andlt	sp, r3, r4, lsl #2
    2550:	ldrhtmi	lr, [r0], -sp
    2554:	ldrbmi	fp, [r0, -r4]!
    2558:	bl	ff940558 <__assert_fail@plt+0xff93f618>
    255c:	andeq	r4, r1, r2, lsl #23
    2560:	ldrdeq	r4, [r1], -lr
    2564:	andeq	r0, r0, r4, lsl #2
    2568:	andeq	r4, r1, r6, asr #19
    256c:	andeq	r0, r0, r8, lsl #2
    2570:	strdeq	r2, [r0], -r8
    2574:	muleq	r1, r6, r9
    2578:	andcs	fp, r0, pc, lsl #8
    257c:	bmi	7149f0 <__assert_fail@plt+0x713ab0>
    2580:	blmi	71376c <__assert_fail@plt+0x71282c>
    2584:	addlt	fp, r4, r0, lsl #11
    2588:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    258c:	stcge	13, cr4, [r6], {26}
    2590:	andls	r6, r3, #1179648	; 0x120000
    2594:	andeq	pc, r0, #79	; 0x4f
    2598:	andcs	r4, r5, #24, 18	; 0x60000
    259c:	blvs	1406f4 <__assert_fail@plt+0x13f7b4>
    25a0:	ldrbtmi	r5, [r9], #-2397	; 0xfffff6a3
    25a4:			; <UNDEFINED> instruction: 0xf7fe682f
    25a8:	blmi	57d478 <__assert_fail@plt+0x57c538>
    25ac:	bmi	54a9b8 <__assert_fail@plt+0x549a78>
    25b0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    25b4:	ldrtmi	r9, [r8], -r0
    25b8:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    25bc:	ldrtmi	r4, [r2], -r3, lsr #12
    25c0:	stmdavs	r8!, {r0, r8, sp}
    25c4:			; <UNDEFINED> instruction: 0xf7fe9402
    25c8:			; <UNDEFINED> instruction: 0xf7feec02
    25cc:	stmdavs	ip!, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    25d0:			; <UNDEFINED> instruction: 0xf7fe6800
    25d4:	bmi	33d59c <__assert_fail@plt+0x33c65c>
    25d8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    25dc:	strtmi	r4, [r0], -r3, lsl #12
    25e0:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    25e4:			; <UNDEFINED> instruction: 0xf7fe2002
    25e8:	svclt	0x0000ec10
    25ec:	andeq	r4, r1, r8, asr r9
    25f0:	andeq	r0, r0, r4, lsl #2
    25f4:	andeq	r4, r1, lr, asr #18
    25f8:	andeq	r0, r0, r8, lsl #2
    25fc:	andeq	r2, r0, sl, asr r9
    2600:	andeq	r2, r0, r8, lsl #18
    2604:	andeq	r2, r0, r2, asr r9
    2608:	andeq	r2, r0, r6, asr #18
    260c:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    2610:	ldcmi	0, cr11, [r3], {130}	; 0x82
    2614:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    2618:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    261c:	blcs	140770 <__assert_fail@plt+0x13f830>
    2620:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    2624:	stmdavs	r9, {r0, r4, sl, fp, lr}
    2628:			; <UNDEFINED> instruction: 0xf04f9101
    262c:	movwls	r0, #256	; 0x100
    2630:	stmdbpl	r0, {r0, r8, sp}
    2634:			; <UNDEFINED> instruction: 0xf7fe6800
    2638:	andcs	lr, sl, sl, asr #23
    263c:	stc	7, cr15, [lr], {254}	; 0xfe
    2640:	blmi	214e74 <__assert_fail@plt+0x213f34>
    2644:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2648:	blls	5c6b8 <__assert_fail@plt+0x5b778>
    264c:	qaddle	r4, sl, r4
    2650:	pop	{r1, ip, sp, pc}
    2654:	andlt	r4, r4, r0, lsl r0
    2658:			; <UNDEFINED> instruction: 0xf7fe4770
    265c:	svclt	0x0000eb64
    2660:	andeq	r4, r1, r0, asr #17
    2664:	andeq	r0, r0, r4, lsl #2
    2668:			; <UNDEFINED> instruction: 0x000148b6
    266c:	andeq	r0, r0, r8, lsl r1
    2670:	muleq	r1, r4, r8
    2674:	blmi	6af6b8 <__assert_fail@plt+0x6ae778>
    2678:	ldrbtmi	r4, [fp], #-2330	; 0xfffff6e6
    267c:	ldrbtmi	r4, [r9], #-2586	; 0xfffff5e6
    2680:	ldrlt	r6, [r0, #-2075]!	; 0xfffff7e5
    2684:	addlt	r2, r3, r0, lsl #22
    2688:	ldcmi	8, cr5, [r8], {138}	; 0x8a
    268c:	ldmdavs	r2, {r1, r2, r8, sl, fp, ip, pc}
    2690:			; <UNDEFINED> instruction: 0xf04f9201
    2694:	ldrbtmi	r0, [ip], #-512	; 0xfffffe00
    2698:	bmi	5792e8 <__assert_fail@plt+0x5783a8>
    269c:	ldmdbmi	r5, {r0, sp}
    26a0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    26a4:	bl	ff8406a4 <__assert_fail@plt+0xff83f764>
    26a8:	blge	1d46fc <__assert_fail@plt+0x1d37bc>
    26ac:	strtmi	r9, [sl], -r0, lsl #6
    26b0:	stmdapl	r0!, {r0, r8, sp}
    26b4:			; <UNDEFINED> instruction: 0xf7fe6800
    26b8:	andcs	lr, sl, sl, lsl #23
    26bc:	bl	ff3c06bc <__assert_fail@plt+0xff3bf77c>
    26c0:	blmi	254f00 <__assert_fail@plt+0x253fc0>
    26c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    26c8:	blls	5c738 <__assert_fail@plt+0x5b7f8>
    26cc:	qaddle	r4, sl, r4
    26d0:	pop	{r0, r1, ip, sp, pc}
    26d4:	andlt	r4, r4, r0, lsr r0
    26d8:			; <UNDEFINED> instruction: 0xf7fe4770
    26dc:	svclt	0x0000eb24
    26e0:	strdeq	r4, [r1], -lr
    26e4:	andeq	r4, r1, sl, asr r8
    26e8:	andeq	r0, r0, r4, lsl #2
    26ec:	andeq	r4, r1, r2, asr #16
    26f0:	andeq	r2, r0, r8, lsl r8
    26f4:	andeq	r2, r0, r6, ror #16
    26f8:	andeq	r0, r0, r8, lsl r1
    26fc:	andeq	r4, r1, r4, lsl r8
    2700:	blmi	6af744 <__assert_fail@plt+0x6ae804>
    2704:	ldrbtmi	r4, [fp], #-2330	; 0xfffff6e6
    2708:	ldrbtmi	r4, [r9], #-2586	; 0xfffff5e6
    270c:	ldrlt	r6, [r0, #-2075]!	; 0xfffff7e5
    2710:	addlt	r2, r3, r0, lsl #22
    2714:	ldcmi	8, cr5, [r8], {138}	; 0x8a
    2718:	ldmdavs	r2, {r1, r2, r8, sl, fp, ip, pc}
    271c:			; <UNDEFINED> instruction: 0xf04f9201
    2720:	ldrbtmi	r0, [ip], #-512	; 0xfffffe00
    2724:	bmi	579b74 <__assert_fail@plt+0x578c34>
    2728:	ldmdbmi	r5, {r0, sp}
    272c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2730:	bl	fe6c0730 <__assert_fail@plt+0xfe6bf7f0>
    2734:	blge	1d4788 <__assert_fail@plt+0x1d3848>
    2738:	strtmi	r9, [sl], -r0, lsl #6
    273c:	stmdapl	r0!, {r0, r8, sp}
    2740:			; <UNDEFINED> instruction: 0xf7fe6800
    2744:	andcs	lr, sl, r4, asr #22
    2748:	bl	fe240748 <__assert_fail@plt+0xfe23f808>
    274c:	blmi	254f8c <__assert_fail@plt+0x25404c>
    2750:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2754:	blls	5c7c4 <__assert_fail@plt+0x5b884>
    2758:	qaddle	r4, sl, r4
    275c:	pop	{r0, r1, ip, sp, pc}
    2760:	andlt	r4, r4, r0, lsr r0
    2764:			; <UNDEFINED> instruction: 0xf7fe4770
    2768:	svclt	0x0000eade
    276c:	andeq	r4, r1, r2, ror r9
    2770:	andeq	r4, r1, lr, asr #15
    2774:	andeq	r0, r0, r4, lsl #2
    2778:			; <UNDEFINED> instruction: 0x000147b6
    277c:	andeq	r2, r0, ip, lsl #15
    2780:	ldrdeq	r2, [r0], -sl
    2784:	andeq	r0, r0, r8, lsl r1
    2788:	andeq	r4, r1, r8, lsl #15
    278c:			; <UNDEFINED> instruction: 0x4605b538
    2790:	bl	2ec7c <__assert_fail@plt+0x2dd3c>
    2794:			; <UNDEFINED> instruction: 0xf8540481
    2798:			; <UNDEFINED> instruction: 0xf7fe0d04
    279c:	adcmi	lr, ip, #647168	; 0x9e000
    27a0:			; <UNDEFINED> instruction: 0x4628d1f9
    27a4:	ldrhtmi	lr, [r8], -sp
    27a8:	blt	fe5407a8 <__assert_fail@plt+0xfe53f868>
    27ac:			; <UNDEFINED> instruction: 0x4606b570
    27b0:			; <UNDEFINED> instruction: 0xf7fe6840
    27b4:	ldmvs	r4!, {r1, r4, r7, r9, fp, sp, lr, pc}^
    27b8:	strtmi	fp, [r5], -r4, ror #2
    27bc:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    27c0:	b	fe2c07c0 <__assert_fail@plt+0xfe2bf880>
    27c4:			; <UNDEFINED> instruction: 0xf7fe68a8
    27c8:	strtmi	lr, [r8], -r8, lsl #21
    27cc:	b	fe1407cc <__assert_fail@plt+0xfe13f88c>
    27d0:	mvnsle	r2, r0, lsl #24
    27d4:	pop	{r4, r5, r9, sl, lr}
    27d8:			; <UNDEFINED> instruction: 0xf7fe4070
    27dc:	svclt	0x0000ba7b
    27e0:			; <UNDEFINED> instruction: 0x4604b510
    27e4:	b	ff6c07e4 <__assert_fail@plt+0xff6bf8a4>
    27e8:	ldfltd	f3, [r0, #-0]
    27ec:	andcs	r4, r5, #49152	; 0xc000
    27f0:			; <UNDEFINED> instruction: 0xf7fe4479
    27f4:	strtmi	lr, [r1], -ip, lsl #21
    27f8:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    27fc:	andeq	r2, r0, r8, lsr r7
    2800:			; <UNDEFINED> instruction: 0xb128b508
    2804:	b	fe240804 <__assert_fail@plt+0xfe23f8c4>
    2808:			; <UNDEFINED> instruction: 0xb1204603
    280c:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    2810:	ldrmi	r4, [r8], -r3, lsl #12
    2814:	stmdbmi	r3, {r3, r8, sl, fp, ip, sp, pc}
    2818:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    281c:	b	1dc081c <__assert_fail@plt+0x1dbf8dc>
    2820:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    2824:	andeq	r2, r0, sl, lsr #14
    2828:			; <UNDEFINED> instruction: 0x4605b538
    282c:			; <UNDEFINED> instruction: 0xf7ff2024
    2830:			; <UNDEFINED> instruction: 0x4604ffd7
    2834:			; <UNDEFINED> instruction: 0xf7ff4628
    2838:	movwcs	pc, #4067	; 0xfe3	; <UNPREDICTABLE>
    283c:	stmib	r4, {r0, r9, sp}^
    2840:	mvnvs	r3, r1, lsl #6
    2844:	movwcc	lr, #14788	; 0x39c4
    2848:	movwcc	lr, #22980	; 0x59c4
    284c:	eorvs	r8, r0, r3, lsr #8
    2850:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2854:			; <UNDEFINED> instruction: 0xf100b538
    2858:	cfstr64vc	mvdx0, [r3], {19}
    285c:	andsle	r2, r3, lr, lsr #22
    2860:	blcs	ba1b74 <__assert_fail@plt+0xba0c34>
    2864:			; <UNDEFINED> instruction: 0x4628d016
    2868:			; <UNDEFINED> instruction: 0xf7fe2401
    286c:	stmdacs	r9, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    2870:	stmdbmi	ip, {r3, r8, fp, ip, lr, pc}
    2874:	strtmi	r3, [r8], #-2057	; 0xfffff7f7
    2878:			; <UNDEFINED> instruction: 0xf7fe4479
    287c:	vmlane.f32	s28, s8, s28
    2880:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    2884:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2888:	stccs	8, cr7, [r0], {108}	; 0x6c
    288c:	stclvc	0, cr13, [r3], {250}	; 0xfa
    2890:	mvnle	r2, lr, lsr #22
    2894:	blcs	ba0a48 <__assert_fail@plt+0xb9fb08>
    2898:	stmiavc	ip!, {r0, r2, r5, r6, r7, r8, ip, lr, pc}
    289c:	rscsle	r2, r1, r0, lsl #24
    28a0:	svclt	0x0000e7e1
    28a4:	andeq	r2, r0, ip, ror #13
    28a8:	andscc	fp, r8, lr, lsl #8
    28ac:	strlt	r2, [r0, #-257]	; 0xfffffeff
    28b0:	b	ffcc08b0 <__assert_fail@plt+0xffcbf970>
    28b4:	svcmi	0x00f0e92d
    28b8:	addlt	r4, r3, r0, lsl #13
    28bc:	addvs	pc, r0, pc, asr #8
    28c0:			; <UNDEFINED> instruction: 0xf7ff468b
    28c4:	strcs	pc, [r0, -sp, lsl #31]
    28c8:	strvs	pc, [r0, #1103]	; 0x44f
    28cc:			; <UNDEFINED> instruction: 0x460446ba
    28d0:	b	fecc08d0 <__assert_fail@plt+0xfecbf990>
    28d4:	ands	r4, r6, r1, lsl #13
    28d8:			; <UNDEFINED> instruction: 0xf7fe4620
    28dc:	vmulne.f32	s29, s23, s5
    28e0:			; <UNDEFINED> instruction: 0xd32c4298
    28e4:			; <UNDEFINED> instruction: 0xf8131963
    28e8:	blcs	2918f8 <__assert_fail@plt+0x2909b8>
    28ec:	rsbeq	sp, sp, r7, lsr #32
    28f0:	strtmi	r4, [r9], -r0, lsr #12
    28f4:	b	8c08f4 <__assert_fail@plt+0x8bf9b4>
    28f8:	stmdacs	r0, {r2, r9, sl, lr}
    28fc:			; <UNDEFINED> instruction: 0x4630d03c
    2900:	b	fe3c0900 <__assert_fail@plt+0xfe3bf9c0>
    2904:			; <UNDEFINED> instruction: 0xf8d84407
    2908:	blne	ffa4a910 <__assert_fail@plt+0xffa499d0>
    290c:			; <UNDEFINED> instruction: 0xf8c919e0
    2910:			; <UNDEFINED> instruction: 0xf7fea000
    2914:	strmi	lr, [r6], -r8, ror #19
    2918:	bicsle	r2, sp, r0, lsl #16
    291c:	ldrdeq	pc, [r0], -r8
    2920:	b	1e40920 <__assert_fail@plt+0x1e3f9e0>
    2924:	ldmdbmi	sl, {r4, r5, r7, r8, ip, sp, pc}
    2928:	andcs	r4, r5, #48, 12	; 0x3000000
    292c:			; <UNDEFINED> instruction: 0xf8d84479
    2930:			; <UNDEFINED> instruction: 0xf7fe4010
    2934:	ldrbmi	lr, [sl], -ip, ror #19
    2938:	strbmi	r4, [r0], -r1, lsl #12
    293c:	tstlt	r0, #160, 14	; 0x2800000
    2940:	stclpl	14, cr1, [r2], #268	; 0x10c
    2944:	tstle	lr, sl, lsl #20
    2948:	andcs	r4, r0, #32, 12	; 0x2000000
    294c:	strdlt	r5, [r3], -r2
    2950:	svchi	0x00f0e8bd
    2954:	andcs	r4, r5, #245760	; 0x3c000
    2958:			; <UNDEFINED> instruction: 0x4010f8d8
    295c:			; <UNDEFINED> instruction: 0xf7fe4479
    2960:			; <UNDEFINED> instruction: 0x4601e9d6
    2964:	ldrdeq	pc, [r0], -r9
    2968:			; <UNDEFINED> instruction: 0xf7fe9101
    296c:	stmdbls	r1, {r2, r5, r9, fp, sp, lr, pc}
    2970:			; <UNDEFINED> instruction: 0x4603465a
    2974:	strmi	r4, [r0, r0, asr #12]!
    2978:	andcs	r4, r5, #114688	; 0x1c000
    297c:			; <UNDEFINED> instruction: 0xf7fe4479
    2980:			; <UNDEFINED> instruction: 0xf7ffe9c6
    2984:	stmdbmi	r5, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    2988:	andcs	r2, r0, r5, lsl #4
    298c:			; <UNDEFINED> instruction: 0xe7ce4479
    2990:	andeq	r2, r0, r4, asr #12
    2994:	andeq	r2, r0, r4, asr #12
    2998:	andeq	r2, r0, r8, asr #11
    299c:	andeq	r2, r0, ip, lsr #12
    29a0:	ldrblt	fp, [r0, #1039]!	; 0x40f
    29a4:	stcmi	0, cr11, [sp, #-604]!	; 0xfffffda4
    29a8:	blmi	b95264 <__assert_fail@plt+0xb94324>
    29ac:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    29b0:	stmdavs	ip!, {r2, r3, r4, r8, r9, sl, fp, ip, pc}^
    29b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    29b8:			; <UNDEFINED> instruction: 0xf04f9315
    29bc:	stccs	3, cr0, [r0], {-0}
    29c0:	mcrge	0, 0, sp, cr4, cr1, {1}
    29c4:	ldrtmi	r4, [r0], -r8, lsr #26
    29c8:			; <UNDEFINED> instruction: 0xf7fe447d
    29cc:			; <UNDEFINED> instruction: 0x4630e998
    29d0:	b	c09d0 <__assert_fail@plt+0xbfa90>
    29d4:	bmi	96e1f0 <__assert_fail@plt+0x96d2b0>
    29d8:	ldrbtmi	r2, [sl], #-320	; 0xfffffec0
    29dc:	ldrtmi	r4, [r0], -r3, lsl #12
    29e0:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29e4:	bmi	8d5674 <__assert_fail@plt+0x8d4734>
    29e8:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    29ec:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    29f0:			; <UNDEFINED> instruction: 0xf7fe9600
    29f4:	blge	77d314 <__assert_fail@plt+0x77c3d4>
    29f8:	stmdavs	r8!, {r0, r8, sp}^
    29fc:	movwls	r4, #13882	; 0x363a
    2a00:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a04:	andcs	r6, sl, r9, ror #16
    2a08:	b	1640a08 <__assert_fail@plt+0x163fac8>
    2a0c:	blmi	55527c <__assert_fail@plt+0x55433c>
    2a10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2a14:	blls	55ca84 <__assert_fail@plt+0x55bb44>
    2a18:	tstle	sp, sl, asr r0
    2a1c:	pop	{r0, r1, r2, r4, ip, sp, pc}
    2a20:	strdlt	r4, [r4], -r0
    2a24:	mrcmi	7, 0, r4, cr5, cr0, {3}
    2a28:	ldrbtmi	r4, [lr], #-2325	; 0xfffff6eb
    2a2c:	ldmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    2a30:	b	1440a30 <__assert_fail@plt+0x143faf0>
    2a34:	rsbvs	r4, r8, r4, lsl #12
    2a38:	bicle	r2, r2, r0, lsl #16
    2a3c:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a40:	blcs	35ca54 <__assert_fail@plt+0x35bb14>
    2a44:	stmdbmi	pc, {r1, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    2a48:	andcs	r4, r5, #32, 12	; 0x2000000
    2a4c:			; <UNDEFINED> instruction: 0xf7fe4479
    2a50:	ldmdavs	r1!, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    2a54:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
    2a58:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a5c:	andeq	r4, r1, ip, asr #13
    2a60:	andeq	r4, r1, sl, lsr #10
    2a64:	andeq	r0, r0, r4, lsl #2
    2a68:			; <UNDEFINED> instruction: 0x000146b0
    2a6c:	andeq	r2, r0, r6, lsr #12
    2a70:	andeq	r2, r0, lr, asr #9
    2a74:	andeq	r2, r0, r6, lsr #12
    2a78:	andeq	r4, r1, r8, asr #9
    2a7c:	ldrdeq	r4, [r1], -sl
    2a80:			; <UNDEFINED> instruction: 0x000025b8
    2a84:	muleq	r0, ip, r5
    2a88:			; <UNDEFINED> instruction: 0x4604b538
    2a8c:	strmi	r6, [sp], -r3, asr #17
    2a90:	svclt	0x00181a5a
    2a94:	blcs	b2a0 <__assert_fail@plt+0xa360>
    2a98:	andcs	fp, r1, #8, 30
    2a9c:	andcs	fp, r1, #-2147483642	; 0x80000006
    2aa0:	eorcs	pc, r0, r0, lsl #17
    2aa4:	rscvs	fp, r5, fp, lsl #18
    2aa8:	addmi	fp, fp, #56, 26	; 0xe00
    2aac:	addsmi	sp, r5, #251	; 0xfb
    2ab0:	andle	r6, r7, r1, asr #16
    2ab4:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    2ab8:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    2abc:			; <UNDEFINED> instruction: 0xff70f7ff
    2ac0:	ldclt	0, cr6, [r8, #-916]!	; 0xfffffc6c
    2ac4:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    2ac8:	svclt	0x0000e7f6
    2acc:	andeq	r2, r0, r6, ror #10
    2ad0:	andeq	r2, r0, sl, ror #10
    2ad4:	andeq	r3, r0, lr, lsr lr
    2ad8:	addslt	fp, ip, r0, ror r5
    2adc:			; <UNDEFINED> instruction: 0x46054c1e
    2ae0:			; <UNDEFINED> instruction: 0x466a4b1e
    2ae4:	andcs	r4, r3, ip, ror r4
    2ae8:	strcs	r4, [r0], -r9, lsr #12
    2aec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2af0:			; <UNDEFINED> instruction: 0xf04f931b
    2af4:			; <UNDEFINED> instruction: 0xf7fe0300
    2af8:	stmiblt	r0!, {r3, r4, r9, fp, sp, lr, pc}
    2afc:	strmi	r9, [r4], -r4, lsl #22
    2b00:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2b04:	svcmi	0x0020f5b3
    2b08:	stmdals	ip, {r3, r4, r8, ip, lr, pc}
    2b0c:			; <UNDEFINED> instruction: 0xf7ff3001
    2b10:	bls	3424b4 <__assert_fail@plt+0x341574>
    2b14:	strtmi	r4, [r8], -r6, lsl #12
    2b18:			; <UNDEFINED> instruction: 0xf7fe4631
    2b1c:	mcrrne	9, 2, lr, r3, cr2	; <UNPREDICTABLE>
    2b20:	ldrtpl	fp, [r4], #-3864	; 0xfffff0e8
    2b24:	bmi	3b6b6c <__assert_fail@plt+0x3b5c2c>
    2b28:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2b2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b30:	subsmi	r9, sl, fp, lsl fp
    2b34:	ldrtmi	sp, [r0], -sp, lsl #2
    2b38:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
    2b3c:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b40:	tstcs	r6, #39845888	; 0x2600000
    2b44:	strb	r6, [lr, r3]!
    2b48:			; <UNDEFINED> instruction: 0x46264630
    2b4c:	stmia	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b50:			; <UNDEFINED> instruction: 0xf7fee7e9
    2b54:	svclt	0x0000e8e8
    2b58:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    2b5c:	andeq	r0, r0, r4, lsl #2
    2b60:	andeq	r4, r1, lr, lsr #7
    2b64:			; <UNDEFINED> instruction: 0xf04f2801
    2b68:	andle	r0, r4, r5, lsl #4
    2b6c:	andcs	r4, r0, r4, lsl #18
    2b70:			; <UNDEFINED> instruction: 0xf7fe4479
    2b74:	stmdbmi	r3, {r0, r3, r6, r7, fp, ip, sp, pc}
    2b78:	ldrbtmi	r2, [r9], #-0
    2b7c:	stmialt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b80:	andeq	r2, r0, r4, ror #9
    2b84:	andeq	r2, r0, lr, asr #9
    2b88:	strmi	r4, [r4], -sl, lsl #18
    2b8c:	andcs	r2, r0, r5, lsl #4
    2b90:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    2b94:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b98:	blmi	2153bc <__assert_fail@plt+0x21447c>
    2b9c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2ba0:	bl	dcdec <__assert_fail@plt+0xdbeac>
    2ba4:	stmiavs	r2!, {r2, r6, r7, sl}
    2ba8:	biceq	lr, r1, #3072	; 0xc00
    2bac:			; <UNDEFINED> instruction: 0xf7ff6899
    2bb0:	svclt	0x0000fbc1
    2bb4:	ldrdeq	r2, [r0], -r0
    2bb8:	ldrdeq	r4, [r1], -ip
    2bbc:	andeq	r4, r1, r6, ror #8
    2bc0:	addlt	fp, r3, r0, lsl #10
    2bc4:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2bc8:			; <UNDEFINED> instruction: 0xf8df4602
    2bcc:			; <UNDEFINED> instruction: 0x460bc054
    2bd0:	strdcs	r4, [r1, -lr]
    2bd4:			; <UNDEFINED> instruction: 0xf85e4668
    2bd8:			; <UNDEFINED> instruction: 0xf8dcc00c
    2bdc:			; <UNDEFINED> instruction: 0xf8cdc000
    2be0:			; <UNDEFINED> instruction: 0xf04fc004
    2be4:			; <UNDEFINED> instruction: 0xf7fe0c00
    2be8:	stmdacs	r0, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
    2bec:	bmi	379820 <__assert_fail@plt+0x3788e0>
    2bf0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2bf4:	ldmpl	r3, {fp, ip, pc}^
    2bf8:	blls	5cc68 <__assert_fail@plt+0x5bd28>
    2bfc:	qaddle	r4, sl, sl
    2c00:			; <UNDEFINED> instruction: 0xf85db003
    2c04:	stmdbmi	r8, {r2, r8, r9, fp, ip, sp, lr, pc}
    2c08:	andcs	r2, r0, r5, lsl #4
    2c0c:			; <UNDEFINED> instruction: 0xf7fe4479
    2c10:			; <UNDEFINED> instruction: 0xf7ffe87e
    2c14:			; <UNDEFINED> instruction: 0xf7fefbdd
    2c18:	svclt	0x0000e886
    2c1c:	andeq	r4, r1, r8, lsl #6
    2c20:	andeq	r0, r0, r4, lsl #2
    2c24:	andeq	r4, r1, r6, ror #5
    2c28:	andeq	r2, r0, r8, lsr r3
    2c2c:	bmi	3efc70 <__assert_fail@plt+0x3eed30>
    2c30:	addlt	fp, r3, r0, lsl #10
    2c34:	blmi	3ad04c <__assert_fail@plt+0x3ac10c>
    2c38:			; <UNDEFINED> instruction: 0xf851447a
    2c3c:	ldmpl	r3, {r2, r8, r9, fp}^
    2c40:	movwls	r6, #6171	; 0x181b
    2c44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c48:			; <UNDEFINED> instruction: 0xf7ff9100
    2c4c:	bmi	282b38 <__assert_fail@plt+0x281bf8>
    2c50:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2c54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c58:	subsmi	r9, sl, r1, lsl #22
    2c5c:	andlt	sp, r3, r4, lsl #2
    2c60:	bl	140ddc <__assert_fail@plt+0x13fe9c>
    2c64:	ldrbmi	fp, [r0, -r4]!
    2c68:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c6c:	andeq	r4, r1, r0, lsr #5
    2c70:	andeq	r0, r0, r4, lsl #2
    2c74:	andeq	r4, r1, r6, lsl #5
    2c78:	strmi	fp, [r4], -lr, lsl #8
    2c7c:	addlt	fp, r2, r0, lsl #10
    2c80:	stmdbge	r3, {r2, r3, r9, fp, lr}
    2c84:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2c88:	bleq	140dd4 <__assert_fail@plt+0x13fe94>
    2c8c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c90:			; <UNDEFINED> instruction: 0xf04f9301
    2c94:	mrsls	r0, LR_irq
    2c98:			; <UNDEFINED> instruction: 0xff92f7ff
    2c9c:	andcs	r4, r5, #114688	; 0x1c000
    2ca0:			; <UNDEFINED> instruction: 0x46054479
    2ca4:			; <UNDEFINED> instruction: 0xf7fe2000
    2ca8:	stmdavs	r1!, {r1, r4, r5, fp, sp, lr, pc}^
    2cac:			; <UNDEFINED> instruction: 0xf7ff462a
    2cb0:	svclt	0x0000fb8f
    2cb4:	andeq	r4, r1, r2, asr r2
    2cb8:	andeq	r0, r0, r4, lsl #2
    2cbc:	andeq	r2, r0, r8, ror #7
    2cc0:	strmi	r4, [r4], -r5, lsl #18
    2cc4:	andcs	r2, r0, r5, lsl #4
    2cc8:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    2ccc:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cd0:			; <UNDEFINED> instruction: 0xf7ff4621
    2cd4:	svclt	0x0000fb7d
    2cd8:	ldrdeq	r2, [r0], -r0
    2cdc:	strmi	r4, [r4], -r5, lsl #18
    2ce0:	andcs	r2, r0, r5, lsl #4
    2ce4:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    2ce8:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cec:			; <UNDEFINED> instruction: 0xf7ff4621
    2cf0:	svclt	0x0000fb6f
    2cf4:	andeq	r2, r0, ip, ror #7
    2cf8:	strmi	r4, [r4], -r5, lsl #18
    2cfc:	andcs	r2, r0, r5, lsl #4
    2d00:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    2d04:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d08:			; <UNDEFINED> instruction: 0xf7ff4621
    2d0c:	svclt	0x0000fc35
    2d10:	andeq	r2, r0, r8, lsl #8
    2d14:	blmi	55556c <__assert_fail@plt+0x55462c>
    2d18:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2d1c:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    2d20:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2d24:			; <UNDEFINED> instruction: 0xf04f931b
    2d28:			; <UNDEFINED> instruction: 0xf7fe0300
    2d2c:	movwcs	lr, #2182	; 0x886
    2d30:	strbtmi	r4, [sl], -r9, lsr #12
    2d34:	andvs	r4, r3, r4, lsl #12
    2d38:			; <UNDEFINED> instruction: 0xf7fe2003
    2d3c:			; <UNDEFINED> instruction: 0xb120e8ea
    2d40:	blcs	9cdd4 <__assert_fail@plt+0x9be94>
    2d44:	andcs	fp, r1, r8, lsl #30
    2d48:	bmi	27717c <__assert_fail@plt+0x27623c>
    2d4c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2d50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2d54:	subsmi	r9, sl, fp, lsl fp
    2d58:	andslt	sp, sp, r1, lsl #2
    2d5c:			; <UNDEFINED> instruction: 0xf7fdbd30
    2d60:	strtmi	lr, [r8], -r2, ror #31
    2d64:			; <UNDEFINED> instruction: 0xffc8f7ff
    2d68:	andeq	r4, r1, r0, asr #3
    2d6c:	andeq	r0, r0, r4, lsl #2
    2d70:	andeq	r4, r1, sl, lsl #3
    2d74:	stmiavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}^
    2d78:			; <UNDEFINED> instruction: 0x460db154
    2d7c:	stmdavs	r4!, {r0, sp, lr, pc}
    2d80:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}^
    2d84:			; <UNDEFINED> instruction: 0xf7fd4629
    2d88:	stmdacs	r0, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
    2d8c:	stmiavs	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2d90:			; <UNDEFINED> instruction: 0xf7ff4620
    2d94:			; <UNDEFINED> instruction: 0xf080ffbf
    2d98:	sbclt	r0, r0, #1
    2d9c:	svclt	0x0000bd38
    2da0:	blmi	69560c <__assert_fail@plt+0x6946cc>
    2da4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2da8:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    2dac:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2db0:			; <UNDEFINED> instruction: 0xf04f931b
    2db4:			; <UNDEFINED> instruction: 0xf7fe0300
    2db8:	movwcs	lr, #2112	; 0x840
    2dbc:	strbtmi	r4, [sl], -r9, lsr #12
    2dc0:	strmi	r6, [r4], -r3
    2dc4:			; <UNDEFINED> instruction: 0xf7fe2003
    2dc8:	mcrrne	8, 11, lr, r3, cr0
    2dcc:	blls	136e18 <__assert_fail@plt+0x135ed8>
    2dd0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2dd4:	svcmi	0x0020f5b3
    2dd8:	andcs	fp, r0, ip, lsl #30
    2ddc:	bmi	30adec <__assert_fail@plt+0x309eac>
    2de0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    2de4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2de8:	subsmi	r9, sl, fp, lsl fp
    2dec:	andslt	sp, sp, r9, lsl #2
    2df0:	stmdavs	r3!, {r4, r5, r8, sl, fp, ip, sp, pc}
    2df4:	svclt	0x00082b02
    2df8:	rscsle	r2, r0, r1
    2dfc:			; <UNDEFINED> instruction: 0xf7ff4628
    2e00:			; <UNDEFINED> instruction: 0xf7fdff7b
    2e04:	svclt	0x0000ef90
    2e08:	andeq	r4, r1, r4, lsr r1
    2e0c:	andeq	r0, r0, r4, lsl #2
    2e10:	strdeq	r4, [r1], -r6
    2e14:	mvnsmi	lr, #737280	; 0xb4000
    2e18:	stmdavs	r4, {r7, r9, sl, lr}
    2e1c:	ldrmi	r4, [r7], -r9, lsl #13
    2e20:	ldmdavs	r6, {r2, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    2e24:	and	r2, r2, r0, lsl #10
    2e28:	orrslt	r4, r3, r5, lsr #12
    2e2c:	stmdavs	r0!, {r2, r3, r4, r9, sl, lr}^
    2e30:			; <UNDEFINED> instruction: 0xf7fd4631
    2e34:	stmdavs	r3!, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    2e38:	mvnsle	r2, r0, lsl #16
    2e3c:	eorsvs	r4, fp, r0, lsr #12
    2e40:	ldc2	7, cr15, [r4], #1020	; 0x3fc
    2e44:	eorvs	fp, pc, r5, lsl #3
    2e48:			; <UNDEFINED> instruction: 0xf8892301
    2e4c:	pop	{ip, sp}
    2e50:	strdvs	r8, [r7], -r8	; <UNPREDICTABLE>
    2e54:	movwcs	r2, #4608	; 0x1200
    2e58:			; <UNDEFINED> instruction: 0xf889603a
    2e5c:	pop	{ip, sp}
    2e60:			; <UNDEFINED> instruction: 0xf8c883f8
    2e64:	ldrb	r2, [r5, r0]!
    2e68:	andvc	pc, r0, r8, asr #17
    2e6c:	svclt	0x0000e7ec
    2e70:			; <UNDEFINED> instruction: 0x4604b570
    2e74:	strmi	r2, [lr], -ip
    2e78:			; <UNDEFINED> instruction: 0xf7ff4615
    2e7c:	movwcs	pc, #3249	; 0xcb1	; <UNPREDICTABLE>
    2e80:	strvs	lr, [r1, #-2496]	; 0xfffff640
    2e84:	strtmi	r6, [r3], -r3
    2e88:	stccs	8, cr6, [r0], {36}	; 0x24
    2e8c:			; <UNDEFINED> instruction: 0x6018d1fb
    2e90:	svclt	0x0000bd70
    2e94:	ldrblt	r4, [r0, #-2834]!	; 0xfffff4ee
    2e98:			; <UNDEFINED> instruction: 0x4605447b
    2e9c:	stmdavs	sl!, {r0, r4, fp, lr}
    2ea0:	ldrbtmi	r6, [r8], #-3801	; 0xfffff127
    2ea4:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2ea8:			; <UNDEFINED> instruction: 0xf7ff4606
    2eac:			; <UNDEFINED> instruction: 0x4604fe15
    2eb0:	ldrtmi	fp, [r0], -r0, asr #2
    2eb4:	svc	0x0010f7fd
    2eb8:	strtmi	r2, [r0], -r1, lsl #6
    2ebc:			; <UNDEFINED> instruction: 0xf88560ac
    2ec0:	ldcllt	0, cr3, [r0, #-132]!	; 0xffffff7c
    2ec4:	svc	0x00b8f7fd
    2ec8:	blcs	9cedc <__assert_fail@plt+0x9bf9c>
    2ecc:	stmdbmi	r6, {r0, r4, r5, r6, r7, ip, lr, pc}
    2ed0:	andcs	r4, r5, #32, 12	; 0x2000000
    2ed4:			; <UNDEFINED> instruction: 0xf7fd4479
    2ed8:	shadd16mi	lr, r1, sl
    2edc:	blx	1340ee2 <__assert_fail@plt+0x133ffa2>
    2ee0:	andeq	r4, r1, ip, ror #2
    2ee4:	andeq	r2, r0, lr, ror r2
    2ee8:	andeq	r2, r0, r4, lsr r2
    2eec:	mlacc	r1, r0, r8, pc	; <UNPREDICTABLE>
    2ef0:			; <UNDEFINED> instruction: 0x4604b570
    2ef4:	stmvs	r6, {r0, r1, r5, r6, r7, r8, ip, sp, pc}
    2ef8:			; <UNDEFINED> instruction: 0xb1a66965
    2efc:	ldmdblt	r5, {r2, r3, r5, r9, sl, lr}
    2f00:	stmdavs	r4!, {r0, r1, r2, r3, sp, lr, pc}
    2f04:	stmdavs	r0!, {r2, r4, r7, r8, ip, sp, pc}^
    2f08:			; <UNDEFINED> instruction: 0xf7fd4631
    2f0c:	stmdacs	r0, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    2f10:	stmiavs	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2f14:	addsmi	r6, sl, #10682368	; 0xa30000
    2f18:	strtmi	fp, [ip], -r8, asr #31
    2f1c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    2f20:			; <UNDEFINED> instruction: 0x4620d1f7
    2f24:			; <UNDEFINED> instruction: 0x4634bd70
    2f28:	rscsle	r2, sl, r0, lsl #26
    2f2c:	ldrb	r4, [r0, ip, lsr #12]!
    2f30:			; <UNDEFINED> instruction: 0xffb0f7ff
    2f34:	ldrb	r4, [pc, r6, lsl #12]
    2f38:	push	{r0, fp, sp, lr}
    2f3c:	strdlt	r4, [r3], r0
    2f40:	stmiavs	r0, {r0, r1, r2, r9, sl, lr}^
    2f44:			; <UNDEFINED> instruction: 0xf7ff9101
    2f48:	stmdbls	r1, {r0, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    2f4c:	stmdami	sl, {r1, r9, sl, lr}^
    2f50:			; <UNDEFINED> instruction: 0xf7ff4478
    2f54:			; <UNDEFINED> instruction: 0x4638fb5b
    2f58:			; <UNDEFINED> instruction: 0xffc8f7ff
    2f5c:			; <UNDEFINED> instruction: 0xf0002800
    2f60:	stmdbmi	r6, {r1, r7, pc}^
    2f64:	andcs	r4, r5, #4, 12	; 0x400000
    2f68:	ldrbtmi	r2, [r9], #-0
    2f6c:	mcr	7, 6, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    2f70:			; <UNDEFINED> instruction: 0xf7ff6861
    2f74:			; <UNDEFINED> instruction: 0xf897fb4b
    2f78:	blcs	f004 <__assert_fail@plt+0xe0c4>
    2f7c:	ldmvs	ip!, {r2, r5, r6, ip, lr, pc}
    2f80:	rsble	r2, r7, r0, lsl #24
    2f84:	andcs	r4, r5, #1015808	; 0xf8000
    2f88:	ldrbtmi	r2, [r9], #-0
    2f8c:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    2f90:			; <UNDEFINED> instruction: 0xf7ff4621
    2f94:	ldmdbmi	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    2f98:	andcs	r2, r0, r5, lsl #4
    2f9c:			; <UNDEFINED> instruction: 0xf7fd4479
    2fa0:	ldmib	r7, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    2fa4:			; <UNDEFINED> instruction: 0xf7ff1200
    2fa8:	ldmdbvs	ip!, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    2fac:	ldfmid	f3, [r6, #-432]!	; 0xfffffe50
    2fb0:	andcs	r4, r5, #2097152000	; 0x7d000000
    2fb4:	andcs	r4, r0, r9, lsr #12
    2fb8:	mcr	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    2fbc:	andne	lr, r1, #212, 18	; 0x350000
    2fc0:	blx	940fc6 <__assert_fail@plt+0x940086>
    2fc4:	stccs	8, cr6, [r0], {36}	; 0x24
    2fc8:	ldmdbvs	lr!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    2fcc:	eorsle	r2, r8, r0, lsl #28
    2fd0:	ldrsbtls	pc, [r8], pc	; <UNPREDICTABLE>
    2fd4:	ldrsbthi	pc, [r8], pc	; <UNPREDICTABLE>
    2fd8:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    2fdc:	strbmi	r2, [r9], -r5, lsl #4
    2fe0:			; <UNDEFINED> instruction: 0xf7fd2000
    2fe4:	ldmib	r6, {r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    2fe8:			; <UNDEFINED> instruction: 0xf7ff1201
    2fec:	ldmdbvs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    2ff0:	eor	fp, r3, r5, lsl r9
    2ff4:	movwlt	r6, #55341	; 0xd82d
    2ff8:	ldrtmi	r6, [r0], -r9, ror #16
    2ffc:			; <UNDEFINED> instruction: 0xf960f7ff
    3000:	rscsle	r2, r7, r0, lsl #16
    3004:	strbmi	r2, [r1], -r5, lsl #4
    3008:			; <UNDEFINED> instruction: 0xf7fd2000
    300c:	ldmvs	r4!, {r7, r9, sl, fp, sp, lr, pc}^
    3010:	ldrdlt	pc, [r4], -r5
    3014:	ldmdblt	r4, {r1, r7, r9, sl, lr}
    3018:	stmdavs	r4!, {r3, sp, lr, pc}
    301c:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}^
    3020:			; <UNDEFINED> instruction: 0xf7fd4659
    3024:	stmdacs	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    3028:	stmiavs	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    302c:	ldrbmi	r4, [r9], -r2, lsr #12
    3030:			; <UNDEFINED> instruction: 0xf7ff4650
    3034:	stmdavs	sp!, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    3038:	bicsle	r2, sp, r0, lsl #26
    303c:	mcrcs	8, 0, r6, cr0, cr6, {1}
    3040:	andlt	sp, r3, ip, asr #3
    3044:	svchi	0x00f0e8bd
    3048:			; <UNDEFINED> instruction: 0xf7ff4638
    304c:	strmi	pc, [r4], -r3, lsr #30
    3050:	orrsle	r2, r7, r0, lsl #24
    3054:	andcs	r4, r5, #245760	; 0x3c000
    3058:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    305c:	mrc	7, 2, APSR_nzcv, cr6, cr13, {7}
    3060:	blx	ff541064 <__assert_fail@plt+0xff540124>
    3064:	stmdbmi	ip, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    3068:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    306c:	mcr	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3070:	blx	ff341074 <__assert_fail@plt+0xff340134>
    3074:	svclt	0x0000e77f
    3078:	ldrdeq	r2, [r0], -r8
    307c:	andeq	r2, r0, r6, asr #3
    3080:	andeq	r2, r0, r6, ror #3
    3084:	andeq	r2, r0, ip, lsl #4
    3088:	andeq	r2, r0, r8, lsl #4
    308c:	strdeq	r2, [r0], -r4
    3090:	andeq	r2, r0, r6, lsl #4
    3094:	andeq	r2, r0, r6, lsr r1
    3098:	andeq	r2, r0, r2, ror #1
    309c:	mlagt	r1, r0, r8, pc	; <UNPREDICTABLE>
    30a0:			; <UNDEFINED> instruction: 0x4604b5f0
    30a4:	strmi	fp, [sp], -r7, lsl #1
    30a8:			; <UNDEFINED> instruction: 0x461e4617
    30ac:	svceq	0x0000f1bc
    30b0:	stmvs	r0, {r0, r1, r2, r3, r4, ip, lr, pc}
    30b4:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, sp, lr}
    30b8:			; <UNDEFINED> instruction: 0xf04f683c
    30bc:	bl	fe8c3544 <__assert_fail@plt+0xfe8c2604>
    30c0:	blx	fecc3cdc <__assert_fail@plt+0xfecc2d9c>
    30c4:	b	13ffed8 <__assert_fail@plt+0x13fef98>
    30c8:	svclt	0x00081353
    30cc:	ldmiblt	fp, {r8, r9, sp}
    30d0:	ldmdavs	r6!, {r3, r5, r9, sl, lr}
    30d4:			; <UNDEFINED> instruction: 0xf7ff9105
    30d8:	stmdbls	r5, {r0, r2, r6, r8, sl, fp, ip, sp, lr, pc}
    30dc:	bls	329d18 <__assert_fail@plt+0x328dd8>
    30e0:	strls	r9, [r1], -r0, lsl #8
    30e4:	stmdami	r8, {r1, ip, pc}
    30e8:			; <UNDEFINED> instruction: 0xf7ff4478
    30ec:	andlt	pc, r7, pc, lsl #21
    30f0:			; <UNDEFINED> instruction: 0xf7ffbdf0
    30f4:	ldrb	pc, [sp, pc, asr #29]	; <UNPREDICTABLE>
    30f8:			; <UNDEFINED> instruction: 0xf7fd4621
    30fc:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    3100:			; <UNDEFINED> instruction: 0x2120bf14
    3104:	strb	r2, [r3, sl, lsr #2]!
    3108:	andeq	r2, r0, r8, lsl #2
    310c:	svcmi	0x00f0e92d
    3110:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    3114:	bmi	fe7a5d2c <__assert_fail@plt+0xfe7a4dec>
    3118:	ldrbtmi	r4, [sl], #-2974	; 0xfffff462
    311c:	smulllt	r4, fp, lr, ip
    3120:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    3124:	movtls	r6, #38939	; 0x981b
    3128:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    312c:	blcs	1d640 <__assert_fail@plt+0x1c700>
    3130:	tsthi	r6, r0	; <UNPREDICTABLE>
    3134:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3138:			; <UNDEFINED> instruction: 0xf109681b
    313c:	blcs	5548 <__assert_fail@plt+0x4608>
    3140:			; <UNDEFINED> instruction: 0xf896d1fa
    3144:	blcs	f1d0 <__assert_fail@plt+0xe290>
    3148:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    314c:	movwls	r6, #30899	; 0x78b3
    3150:			; <UNDEFINED> instruction: 0xf7ff4630
    3154:	andls	pc, r6, fp, asr #29
    3158:			; <UNDEFINED> instruction: 0xf0002800
    315c:	ldmdbvs	r5!, {r2, r3, r8, pc}^
    3160:	cmplt	sp, pc, lsl #14
    3164:			; <UNDEFINED> instruction: 0xf7fd6868
    3168:	stmdavs	sp!, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    316c:	addmi	r3, r7, #1
    3170:			; <UNDEFINED> instruction: 0x4607bfb8
    3174:	mvnsle	r2, r0, lsl #26
    3178:			; <UNDEFINED> instruction: 0xf10d9a06
    317c:	blmi	fe1c5214 <__assert_fail@plt+0xfe1c42d4>
    3180:	bleq	83f5bc <__assert_fail@plt+0x83e67c>
    3184:	andcc	r1, r8, #1088	; 0x440
    3188:	beq	3f2cc <__assert_fail@plt+0x3e38c>
    318c:	bne	43e9b4 <__assert_fail@plt+0x43da74>
    3190:	vmla.f16	s8, s17, s6
    3194:	bmi	fe0cdbdc <__assert_fail@plt+0xfe0ccc9c>
    3198:	stmiapl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    319c:	mcr	4, 0, r4, cr9, cr10, {3}
    31a0:	vmov	s18, r1
    31a4:	movwls	r2, #23184	; 0x5a90
    31a8:	cfmuls	mvf2, mvf9, mvf5
    31ac:	vmov	r2, s18
    31b0:			; <UNDEFINED> instruction: 0x464b1a90
    31b4:	andcs	r9, r0, r0, lsl #8
    31b8:	mrc	7, 5, APSR_nzcv, cr12, cr13, {7}
    31bc:	movwcs	lr, #2518	; 0x9d6
    31c0:			; <UNDEFINED> instruction: 0xf7ff4649
    31c4:	andcs	pc, sl, r3, lsr #20
    31c8:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    31cc:			; <UNDEFINED> instruction: 0x46224976
    31d0:	ldrbtmi	r2, [r9], #-0
    31d4:	ldc	7, cr15, [sl, #1012]	; 0x3f4
    31d8:			; <UNDEFINED> instruction: 0x46224974
    31dc:			; <UNDEFINED> instruction: 0x46054479
    31e0:			; <UNDEFINED> instruction: 0xf7fd2000
    31e4:	ldmdbmi	r2!, {r2, r4, r7, r8, sl, fp, sp, lr, pc}^
    31e8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    31ec:	andcs	r4, r0, r3, lsl #12
    31f0:			; <UNDEFINED> instruction: 0xf7fd9304
    31f4:	stmdbmi	pc!, {r2, r3, r7, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    31f8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    31fc:	andcs	r4, r0, r4, lsl #13
    3200:			; <UNDEFINED> instruction: 0xf7fd4664
    3204:	blls	13e81c <__assert_fail@plt+0x13d8dc>
    3208:	ldrtmi	r4, [sl], -r9, lsr #12
    320c:	strcs	r9, [r1, #-1025]	; 0xfffffbff
    3210:	ldrtmi	r9, [fp], -r0, lsl #6
    3214:	stmdami	r8!, {r1, ip, pc}^
    3218:			; <UNDEFINED> instruction: 0xf7ff4478
    321c:	stmdami	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    3220:			; <UNDEFINED> instruction: 0xf7ff4478
    3224:	mrc	9, 0, APSR_nzcv, cr8, cr3, {7}
    3228:	vmov	r3, s17
    322c:	tstcs	r1, r0, lsl sl
    3230:	stmib	sp, {r4, r5, r9, sl, lr}^
    3234:			; <UNDEFINED> instruction: 0xf7ffa700
    3238:	ldmdbvs	r4!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    323c:			; <UNDEFINED> instruction: 0xf104b164
    3240:	stcne	3, cr0, [r2, #-32]!	; 0xffffffe0
    3244:	tstcs	r2, r0, lsl #10
    3248:	smladxls	r1, r0, r6, r4
    324c:			; <UNDEFINED> instruction: 0xff26f7ff
    3250:	strcc	r6, [r1, #-2084]	; 0xfffff7dc
    3254:	mvnsle	r2, r0, lsl #24
    3258:			; <UNDEFINED> instruction: 0xf7fd200a
    325c:	ldmdbmi	r8, {r9, sl, fp, sp, lr, pc}^
    3260:	andcs	r2, r0, r5, lsl #4
    3264:			; <UNDEFINED> instruction: 0xf7fd4479
    3268:			; <UNDEFINED> instruction: 0x4601ed52
    326c:			; <UNDEFINED> instruction: 0xf7fd2001
    3270:	blls	17ea68 <__assert_fail@plt+0x17db28>
    3274:	orrvc	pc, r0, pc, asr #8
    3278:	ldmdavs	sl, {r6, r9, sl, lr}
    327c:	ldc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3280:	andeq	pc, r0, fp, asr #17
    3284:	suble	r2, r0, r0, lsl #16
    3288:	muleq	r0, r8, r8
    328c:	eorsle	r2, ip, r0, lsl #16
    3290:			; <UNDEFINED> instruction: 0xf7fd4640
    3294:	strbmi	lr, [r0], #-3526	; 0xfffff23a
    3298:	stcge	8, cr15, [r1], {-0}
    329c:	mulcc	r0, r8, r8
    32a0:	subsle	r2, r9, r0, lsl #22
    32a4:	stcl	7, cr15, [r8, #1012]	; 0x3f4
    32a8:	ldrbmi	r2, [r9], -sl, lsl #4
    32ac:	andge	pc, r0, r0, asr #17
    32b0:	strbmi	r4, [r0], -r4, lsl #12
    32b4:	ldcl	7, cr15, [ip], #1012	; 0x3f4
    32b8:	blle	ccd2c0 <__assert_fail@plt+0xccc380>
    32bc:	blcs	1d350 <__assert_fail@plt+0x1c410>
    32c0:			; <UNDEFINED> instruction: 0xf8dbd130
    32c4:	ldmdavc	fp, {ip, sp}
    32c8:			; <UNDEFINED> instruction: 0xd12b2b00
    32cc:	suble	r2, r9, r0, lsl #16
    32d0:	ldmdbvs	r4!, {r0, r1, r6, r9, sl, fp, ip}^
    32d4:	andcs	fp, r1, #20, 30	; 0x50
    32d8:	sfmcs	f2, 4, [r0], {-0}
    32dc:	andcs	fp, r0, #8, 30
    32e0:	blcc	6f810 <__assert_fail@plt+0x6e8d0>
    32e4:	svclt	0x00146824
    32e8:	andcs	r2, r0, #268435456	; 0x10000000
    32ec:	svclt	0x00082c00
    32f0:	bcs	baf8 <__assert_fail@plt+0xabb8>
    32f4:	stfcsd	f5, [r0], {245}	; 0xf5
    32f8:	svcge	0x0056f43f
    32fc:	tstcs	r2, r0, lsr r6
    3300:	blx	ff0c1306 <__assert_fail@plt+0xff0c03c6>
    3304:			; <UNDEFINED> instruction: 0xf7ff6860
    3308:	bmi	bc1cfc <__assert_fail@plt+0xbc0dbc>
    330c:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    3310:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3314:	subsmi	r9, sl, r9, asr #22
    3318:	sublt	sp, fp, r7, lsr r1
    331c:	blhi	13e618 <__assert_fail@plt+0x13d6d8>
    3320:	svchi	0x00f0e8bd
    3324:	stmdblt	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}
    3328:	stmdavs	r4!, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    332c:			; <UNDEFINED> instruction: 0xf43f2c00
    3330:	stmdavs	r0!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
    3334:			; <UNDEFINED> instruction: 0xf7fd4641
    3338:	stmdacs	r0, {r4, r5, r7, sl, fp, sp, lr, pc}
    333c:			; <UNDEFINED> instruction: 0x4630d1f5
    3340:			; <UNDEFINED> instruction: 0xf7ff2102
    3344:	strbmi	pc, [r0], -r1, lsr #23	; <UNPREDICTABLE>
    3348:	blx	16c134c <__assert_fail@plt+0x16c040c>
    334c:			; <UNDEFINED> instruction: 0x4630e7dd
    3350:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
    3354:	ldrbt	r9, [fp], r7
    3358:			; <UNDEFINED> instruction: 0xf7ff9807
    335c:			; <UNDEFINED> instruction: 0xe7d4fa51
    3360:	usat	r4, #14, r9, lsl #13
    3364:	tstcs	r1, r0, lsr r6
    3368:	blx	fe3c136e <__assert_fail@plt+0xfe3c042e>
    336c:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}^
    3370:	blx	11c1374 <__assert_fail@plt+0x11c0434>
    3374:	blmi	53d2a0 <__assert_fail@plt+0x53c360>
    3378:	sbcvs	pc, sl, #1325400064	; 0x4f000000
    337c:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    3380:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3384:			; <UNDEFINED> instruction: 0xf7fd4478
    3388:			; <UNDEFINED> instruction: 0xf7fdeddc
    338c:	svclt	0x0000eccc
    3390:			; <UNDEFINED> instruction: 0x00013dbe
    3394:	andeq	r0, r0, r4, lsl #2
    3398:			; <UNDEFINED> instruction: 0x00013db6
    339c:	andeq	r0, r0, r0, lsl r1
    33a0:	muleq	r0, ip, r0
    33a4:	ldrdeq	r2, [r0], -r4
    33a8:	ldrdeq	r2, [r0], -sl
    33ac:	ldrdeq	r2, [r0], -ip
    33b0:	ldrdeq	r2, [r0], -r6
    33b4:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    33b8:	strheq	r2, [r0], -ip
    33bc:	ldrdeq	r2, [r0], -r4
    33c0:	ldrdeq	r2, [r0], -r0
    33c4:	andeq	r3, r1, sl, asr #23
    33c8:	andeq	r3, r0, ip, lsr r9
    33cc:	andeq	r1, r0, r6, lsl #29
    33d0:	andeq	r1, r0, r8, lsr #29
    33d4:			; <UNDEFINED> instruction: 0x4605b570
    33d8:	mvnslt	r6, r4, asr #18
    33dc:	strmi	r4, [lr], -r4, lsr #22
    33e0:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    33e4:	stmiavs	r3, {r1, r5, r8, ip, sp, pc}^
    33e8:	svclt	0x00182b01
    33ec:	eorsle	r2, fp, r0, lsl #4
    33f0:	andcc	r6, r1, #36, 16	; 0x240000
    33f4:	mvnsle	r2, r0, lsl #24
    33f8:	tstle	sl, r1, lsl #20
    33fc:	cdpcs	8, 0, cr6, cr0, cr11, {7}
    3400:	movweq	pc, #4515	; 0x11a3	; <UNPREDICTABLE>
    3404:			; <UNDEFINED> instruction: 0xf383fab3
    3408:	cmpne	r3, #323584	; 0x4f000
    340c:	movwcs	fp, #3848	; 0xf08
    3410:			; <UNDEFINED> instruction: 0x4628b9b3
    3414:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3418:	ldmdbmi	r6, {r3, r4, r5, r6, r9, sl, sp, lr, pc}
    341c:	strtmi	r2, [r0], -r5, lsl #4
    3420:			; <UNDEFINED> instruction: 0xf7fd4479
    3424:	stmdavs	r9!, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    3428:			; <UNDEFINED> instruction: 0xf8f0f7ff
    342c:	andcs	r4, r5, #294912	; 0x48000
    3430:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3434:	stcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    3438:			; <UNDEFINED> instruction: 0xf8e8f7ff
    343c:	ldcllt	0, cr2, [r0, #-0]
    3440:	andcs	r4, r5, #229376	; 0x38000
    3444:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3448:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    344c:	andne	lr, r0, #3489792	; 0x354000
    3450:			; <UNDEFINED> instruction: 0xf7ff4633
    3454:	stmdbmi	sl, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3458:	strtmi	r2, [r0], -r5, lsl #4
    345c:			; <UNDEFINED> instruction: 0xf7fd4479
    3460:			; <UNDEFINED> instruction: 0xf7ffec56
    3464:	ubfx	pc, r3, #17, #10
    3468:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    346c:	svclt	0x0000e7e6
    3470:	muleq	r1, r8, ip
    3474:	andeq	r1, r0, ip, asr pc
    3478:	andeq	r1, r0, r2, ror pc
    347c:	andeq	r1, r0, r6, ror pc
    3480:	andeq	r1, r0, r8, asr #30
    3484:			; <UNDEFINED> instruction: 0x4604b5f8
    3488:	strmi	r6, [pc], -r6, lsl #16
    348c:			; <UNDEFINED> instruction: 0xb1264615
    3490:			; <UNDEFINED> instruction: 0x46104631
    3494:	stc	7, cr15, [r0], {253}	; 0xfd
    3498:	movwcs	fp, #4360	; 0x1108
    349c:			; <UNDEFINED> instruction: 0x4630703b
    34a0:	ldc	7, cr15, [sl], {253}	; 0xfd
    34a4:			; <UNDEFINED> instruction: 0xf7ff4628
    34a8:	eorvs	pc, r0, fp, lsr #19
    34ac:	svclt	0x0000bdf8
    34b0:	mvnsmi	lr, #737280	; 0xb4000
    34b4:	stmdavs	r4, {r0, r7, r9, sl, lr}
    34b8:	ldrmi	r4, [r0], lr, lsl #12
    34bc:	stmdavs	r0!, {r1, r2, sp, lr, pc}^
    34c0:	bl	ffac14bc <__assert_fail@plt+0xffac057c>
    34c4:	stmdavs	r5!, {r5, r6, r8, r9, ip, sp, pc}
    34c8:			; <UNDEFINED> instruction: 0x462cb1bd
    34cc:	stccs	6, cr4, [r0], {49}	; 0x31
    34d0:			; <UNDEFINED> instruction: 0x2010d1f5
    34d4:			; <UNDEFINED> instruction: 0xf984f7ff
    34d8:	ldrtmi	r4, [r0], -r7, lsl #12
    34dc:			; <UNDEFINED> instruction: 0xf990f7ff
    34e0:	strbmi	r4, [r0], -r3, lsl #12
    34e4:			; <UNDEFINED> instruction: 0xf7ff607b
    34e8:	teqvc	ip, #2277376	; 0x22c000	; <UNPREDICTABLE>
    34ec:			; <UNDEFINED> instruction: 0xf8c9603c
    34f0:	adcsvs	r7, r8, r0
    34f4:	pop	{r3, r4, r5, r9, sl, lr}
    34f8:			; <UNDEFINED> instruction: 0x201083f8
    34fc:			; <UNDEFINED> instruction: 0xf970f7ff
    3500:	ldrtmi	r4, [r0], -r7, lsl #12
    3504:			; <UNDEFINED> instruction: 0xf97cf7ff
    3508:	strbmi	r4, [r0], -r3, lsl #12
    350c:			; <UNDEFINED> instruction: 0xf7ff607b
    3510:	teqvc	sp, #1949696	; 0x1dc000	; <UNPREDICTABLE>
    3514:	adcsvs	r6, r8, sp, lsr r0
    3518:	eorvs	r4, r7, r8, lsr r6
    351c:	mvnshi	lr, #12386304	; 0xbd0000
    3520:	strtmi	r6, [r7], -r0, lsr #17
    3524:	bl	ff641520 <__assert_fail@plt+0xff6405e0>
    3528:			; <UNDEFINED> instruction: 0xf7ff4640
    352c:	adcvs	pc, r0, r9, ror #18
    3530:	pop	{r3, r4, r5, r9, sl, lr}
    3534:	svclt	0x000083f8
    3538:	mvnsmi	lr, sp, lsr #18
    353c:	stmdavs	r4, {r1, r2, r3, r9, sl, lr}
    3540:	ldmdblt	ip, {r0, r1, r2, r4, r9, sl, lr}
    3544:	stmdavs	r5!, {r1, r2, r5, sp, lr, pc}
    3548:			; <UNDEFINED> instruction: 0x462cb17d
    354c:	ldrtmi	r6, [r1], -r0, ror #16
    3550:	bl	fe8c154c <__assert_fail@plt+0xfe8c060c>
    3554:	mvnsle	r2, r0, lsl #16
    3558:			; <UNDEFINED> instruction: 0xf7fd68a0
    355c:			; <UNDEFINED> instruction: 0x4638ebbe
    3560:			; <UNDEFINED> instruction: 0xf94ef7ff
    3564:	pop	{r5, r7, sp, lr}
    3568:	strdcs	r8, [ip], -r0
    356c:			; <UNDEFINED> instruction: 0xf938f7ff
    3570:	ldrtmi	r4, [r0], -r0, lsl #13
    3574:	andpl	pc, r0, r8, asr #17
    3578:			; <UNDEFINED> instruction: 0xf942f7ff
    357c:	ldrtmi	r4, [r8], -r3, lsl #12
    3580:	andcc	pc, r4, r8, asr #17
    3584:			; <UNDEFINED> instruction: 0xf93cf7ff
    3588:	andeq	pc, r8, r8, asr #17
    358c:	andhi	pc, r0, r4, asr #17
    3590:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3594:	andcs	r4, ip, r5, lsl #12
    3598:			; <UNDEFINED> instruction: 0xf922f7ff
    359c:	ldrtmi	r4, [r0], -r0, lsl #13
    35a0:	andmi	pc, r0, r8, asr #17
    35a4:			; <UNDEFINED> instruction: 0xf92cf7ff
    35a8:	ldrtmi	r4, [r8], -r3, lsl #12
    35ac:	andcc	pc, r4, r8, asr #17
    35b0:			; <UNDEFINED> instruction: 0xf926f7ff
    35b4:	andhi	pc, r0, r5, asr #17
    35b8:	andeq	pc, r8, r8, asr #17
    35bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    35c0:	mvnsmi	lr, sp, lsr #18
    35c4:	andscs	r4, r0, r5, lsl #12
    35c8:	ldrmi	r4, [r0], pc, lsl #12
    35cc:			; <UNDEFINED> instruction: 0xf7ff461e
    35d0:	strmi	pc, [r4], -r7, lsl #18
    35d4:	rsbvs	r4, r7, r0, asr #12
    35d8:			; <UNDEFINED> instruction: 0xf912f7ff
    35dc:	ldrtmi	r4, [r0], -r3, lsl #12
    35e0:			; <UNDEFINED> instruction: 0xf7ff60a3
    35e4:	movwcs	pc, #2317	; 0x90d	; <UNPREDICTABLE>
    35e8:	stmdavs	fp!, {r0, r1, r5, sp, lr}
    35ec:			; <UNDEFINED> instruction: 0xb12360e0
    35f0:			; <UNDEFINED> instruction: 0xb12a681a
    35f4:	blcs	14e48 <__assert_fail@plt+0x13f08>
    35f8:	strdvs	sp, [ip], -sl	; <UNPREDICTABLE>
    35fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3600:	pop	{r2, r3, r4, sp, lr}
    3604:	svclt	0x000081f0
    3608:	ldrlt	r4, [r0, #-2312]	; 0xfffff6f8
    360c:			; <UNDEFINED> instruction: 0x46044479
    3610:	stcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    3614:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    3618:	andcs	r4, r5, #81920	; 0x14000
    361c:	ldrbtmi	r2, [r9], #-0
    3620:	bl	1d4161c <__assert_fail@plt+0x1d406dc>
    3624:			; <UNDEFINED> instruction: 0xf7fe4621
    3628:	svclt	0x0000fed3
    362c:	strdeq	r1, [r0], -r4
    3630:	andeq	r1, r0, r6, ror #27
    3634:	mvnsmi	lr, sp, lsr #18
    3638:			; <UNDEFINED> instruction: 0xf8df4606
    363c:	strcs	r8, [r0], #-76	; 0xffffffb4
    3640:			; <UNDEFINED> instruction: 0xf10844f8
    3644:	rsceq	r0, r5, r4, lsl #14
    3648:	stmibne	fp!, {r4, r5, r9, sl, lr}^
    364c:			; <UNDEFINED> instruction: 0xf7fd6859
    3650:	cmnlt	r8, r4, lsr #22
    3654:	cfstrscs	mvf3, [sp], {1}
    3658:	blmi	337e34 <__assert_fail@plt+0x336ef4>
    365c:	adcne	pc, r5, #64, 4
    3660:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    3664:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3668:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
    366c:	stcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    3670:	strbmi	r4, [r5], #-2825	; 0xfffff4f7
    3674:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3678:	ldmdblt	r2, {r1, r3, r4, r7, fp, sp, lr}
    367c:	pop	{r3, r4, r7, sp, lr}
    3680:			; <UNDEFINED> instruction: 0xf7ff81f0
    3684:	svclt	0x0000fa81
    3688:	andeq	r3, r1, r4, asr #19
    368c:	andeq	r3, r0, r8, asr r6
    3690:	andeq	r1, r0, r2, lsr #23
    3694:	ldrdeq	r1, [r0], -r2
    3698:	andeq	r3, r1, r4, lsl #20
    369c:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    36a0:	cmplt	r3, sl, lsl #16
    36a4:	teqlt	r0, r8, asr r8
    36a8:	ldmdavs	r1, {r1, r7, r8, ip, sp, pc}^
    36ac:	pop	{r0, r4, r5, r6, r8, ip, sp, pc}
    36b0:			; <UNDEFINED> instruction: 0xf7fd4008
    36b4:	blmi	2f2278 <__assert_fail@plt+0x2f1338>
    36b8:	subscc	pc, r1, #64, 4
    36bc:	stmdami	fp, {r1, r3, r8, fp, lr}
    36c0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    36c4:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    36c8:	ldc	7, cr15, [sl], #-1012	; 0xfffffc0c
    36cc:	vqdmulh.s<illegal width 8>	d20, d0, d8
    36d0:	stmdbmi	r8, {r1, r4, r6, r9, ip, sp}
    36d4:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    36d8:	teqcc	r4, #2030043136	; 0x79000000
    36dc:			; <UNDEFINED> instruction: 0xf7fd4478
    36e0:	svclt	0x0000ec30
    36e4:	strdeq	r3, [r0], -ip
    36e8:	andeq	r1, r0, r6, asr #22
    36ec:	andeq	r1, r0, lr, lsl #27
    36f0:	andeq	r3, r0, r6, ror #11
    36f4:	andeq	r1, r0, r0, lsr fp
    36f8:	andeq	r1, r0, r8, lsl #27
    36fc:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
    3700:	cmplt	r3, sl, lsl #16
    3704:	teqlt	r0, r8, asr r8
    3708:	ldmdavs	r1, {r1, r7, r8, ip, sp, pc}^
    370c:	pop	{r0, r4, r5, r6, r8, ip, sp, pc}
    3710:			; <UNDEFINED> instruction: 0xf7fd4008
    3714:	blmi	2f2218 <__assert_fail@plt+0x2f12d8>
    3718:	subcc	pc, r5, #64, 4
    371c:	stmdami	fp, {r1, r3, r8, fp, lr}
    3720:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3724:	ldrbtmi	r3, [r8], #-840	; 0xfffffcb8
    3728:	stc	7, cr15, [sl], {253}	; 0xfd
    372c:	vqdmulh.s<illegal width 8>	d20, d0, d8
    3730:	stmdbmi	r8, {r1, r2, r6, r9, ip, sp}
    3734:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    3738:	movtcc	r4, #33913	; 0x8479
    373c:			; <UNDEFINED> instruction: 0xf7fd4478
    3740:	svclt	0x0000ec00
    3744:	muleq	r0, ip, r5
    3748:	andeq	r1, r0, r6, ror #21
    374c:	andeq	r1, r0, lr, asr #26
    3750:	andeq	r3, r0, r6, lsl #11
    3754:	ldrdeq	r1, [r0], -r0
    3758:	andeq	r1, r0, ip, asr #26
    375c:			; <UNDEFINED> instruction: 0x4601b538
    3760:	vstrmi	d4, [ip, #-44]	; 0xffffffd4
    3764:	ldrbtmi	r4, [fp], #-3084	; 0xfffff3f4
    3768:	ldrbtmi	r4, [sp], #-2572	; 0xfffff5f4
    376c:	ldrbtmi	r6, [sl], #-2344	; 0xfffff6d8
    3770:			; <UNDEFINED> instruction: 0xf7fd591b
    3774:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    3778:	vldmdblt	r8!, {d13-d12}
    377c:	andcs	r4, r5, #8, 18	; 0x20000
    3780:	ldrbtmi	r2, [r9], #-0
    3784:	b	ff0c1780 <__assert_fail@plt+0xff0c0840>
    3788:			; <UNDEFINED> instruction: 0xf7fe6929
    378c:	svclt	0x0000fef5
    3790:	andeq	r3, r1, r2, ror r7
    3794:	andeq	r3, r1, lr, lsl #18
    3798:	andeq	r0, r0, r0, lsl #2
    379c:			; <UNDEFINED> instruction: 0xfffff0e3
    37a0:	andeq	r1, r0, sl, lsl sp
    37a4:			; <UNDEFINED> instruction: 0x4605b570
    37a8:	mvnlt	r4, ip, lsl #12
    37ac:	ldc2	7, cr15, [r0, #1016]!	; 0x3f8
    37b0:	tstlt	r0, r6, lsl #12
    37b4:			; <UNDEFINED> instruction: 0x4620bd70
    37b8:	blx	feb417bc <__assert_fail@plt+0xfeb4087c>
    37bc:	stmiavs	fp!, {r4, r8, r9, fp, ip, sp, pc}^
    37c0:	rscsle	r2, r7, r2, lsl #22
    37c4:	andcs	r4, r5, #24, 18	; 0x60000
    37c8:			; <UNDEFINED> instruction: 0xf7fd4479
    37cc:	blmi	5fe254 <__assert_fail@plt+0x5fd314>
    37d0:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
    37d4:			; <UNDEFINED> instruction: 0xf7fe6ed9
    37d8:			; <UNDEFINED> instruction: 0x4628fe39
    37dc:	pop	{r1, r8, sp}
    37e0:			; <UNDEFINED> instruction: 0xf7ff4070
    37e4:			; <UNDEFINED> instruction: 0x4608b951
    37e8:	andcs	r4, r5, #278528	; 0x44000
    37ec:			; <UNDEFINED> instruction: 0xf7fd4479
    37f0:	stmdavs	r9!, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    37f4:			; <UNDEFINED> instruction: 0xff84f7fe
    37f8:	tstcs	r1, r8, lsr #12
    37fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3800:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3804:	ldrtmi	r4, [r0], -fp, lsl #18
    3808:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    380c:	b	1fc1808 <__assert_fail@plt+0x1fc08c8>
    3810:	stmdavs	sl!, {r0, r3, r8, r9, fp, lr}
    3814:	mrcvs	4, 6, r4, cr9, cr11, {3}
    3818:	mrc2	7, 0, pc, cr8, cr14, {7}
    381c:	tstcs	r1, r8, lsr #12
    3820:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3824:	ldmdblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3828:	andeq	r1, r0, ip, lsr #26
    382c:	andeq	r3, r1, r2, lsr r8
    3830:	andeq	r1, r0, ip, asr sp
    3834:			; <UNDEFINED> instruction: 0x00001cb2
    3838:	strdeq	r3, [r1], -r0
    383c:			; <UNDEFINED> instruction: 0x4605b538
    3840:			; <UNDEFINED> instruction: 0xf7fe460c
    3844:	msrlt	CPSR_f, r5, ror #26
    3848:	tstcs	r2, r8, lsr #12
    384c:			; <UNDEFINED> instruction: 0xf91cf7ff
    3850:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    3854:	andcs	r4, r5, #4, 18	; 0x10000
    3858:			; <UNDEFINED> instruction: 0xf7fd4479
    385c:	stmdavs	sl!, {r3, r4, r6, r9, fp, sp, lr, pc}
    3860:			; <UNDEFINED> instruction: 0xf7fe4621
    3864:	svclt	0x0000fdb5
    3868:	andeq	r1, r0, r8, lsl sp
    386c:	tstcs	r1, r8, lsr r5
    3870:			; <UNDEFINED> instruction: 0xf7ff4604
    3874:	stmdbvs	r5!, {r0, r3, r8, fp, ip, sp, lr, pc}^
    3878:	strtmi	fp, [r0], -sp, lsr #2
    387c:	blx	dc1882 <__assert_fail@plt+0xdc0942>
    3880:	strtmi	r6, [r8], -r5, asr #16
    3884:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    3888:	strtmi	r2, [r8], -r5, lsl #4
    388c:			; <UNDEFINED> instruction: 0xf7fd4479
    3890:	stmdavs	r1!, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    3894:	mrc2	7, 5, pc, cr10, cr14, {7}
    3898:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    389c:	strdeq	r1, [r0], -r0
    38a0:			; <UNDEFINED> instruction: 0x4604b510
    38a4:	b	11418a0 <__assert_fail@plt+0x1140960>
    38a8:			; <UNDEFINED> instruction: 0xf7fdb120
    38ac:	stmdavs	r3, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    38b0:	tstle	r0, r2, lsl #22
    38b4:	stmdbmi	r4, {r4, r8, sl, fp, ip, sp, pc}
    38b8:	andcs	r2, r0, r5, lsl #4
    38bc:			; <UNDEFINED> instruction: 0xf7fd4479
    38c0:	strtmi	lr, [r1], -r6, lsr #20
    38c4:	mrc2	7, 2, pc, cr8, cr14, {7}
    38c8:	andeq	r1, r0, r8, ror #25
    38cc:	bmi	4b0910 <__assert_fail@plt+0x4af9d0>
    38d0:	addlt	fp, r2, r0, lsl r5
    38d4:	blmi	46dcec <__assert_fail@plt+0x46cdac>
    38d8:			; <UNDEFINED> instruction: 0xf851447a
    38dc:	ldmpl	r3, {r2, r8, r9, fp}^
    38e0:	movwls	r6, #6171	; 0x181b
    38e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    38e8:			; <UNDEFINED> instruction: 0xf7ff9100
    38ec:	strmi	pc, [r4], -r9, ror #18
    38f0:			; <UNDEFINED> instruction: 0xffd6f7ff
    38f4:			; <UNDEFINED> instruction: 0xf7fd4620
    38f8:	bmi	27e0c0 <__assert_fail@plt+0x27d180>
    38fc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3900:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3904:	subsmi	r9, sl, r1, lsl #22
    3908:	andlt	sp, r2, r4, lsl #2
    390c:			; <UNDEFINED> instruction: 0x4010e8bd
    3910:	ldrbmi	fp, [r0, -r4]!
    3914:	b	1c1910 <__assert_fail@plt+0x1c09d0>
    3918:	andeq	r3, r1, r0, lsl #12
    391c:	andeq	r0, r0, r4, lsl #2
    3920:	ldrdeq	r3, [r1], -sl
    3924:	strmi	r4, [r4], -r5, lsl #18
    3928:	andcs	r2, r0, r5, lsl #4
    392c:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    3930:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3934:			; <UNDEFINED> instruction: 0xf7fe4621
    3938:	svclt	0x0000fe1f
    393c:	muleq	r0, r0, ip
    3940:	mvnsmi	lr, sp, lsr #18
    3944:	strmi	r4, [r8], r6, lsl #12
    3948:	tstcs	sl, r0, lsl r6
    394c:			; <UNDEFINED> instruction: 0xf7fd4614
    3950:	ldmdblt	r8!, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}^
    3954:	strtmi	r4, [r0], -r5, lsl #12
    3958:	b	18c1954 <__assert_fail@plt+0x18c0a14>
    395c:	strtmi	r4, [r3], -pc, lsl #20
    3960:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3964:	ldmdavs	r0!, {r0, r1, r2, r9, sl, lr}
    3968:	b	fe2c1964 <__assert_fail@plt+0xfe2c0a24>
    396c:	ble	294390 <__assert_fail@plt+0x293450>
    3970:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3974:	andcs	r4, r5, #163840	; 0x28000
    3978:	ldrbtmi	r2, [r9], #-0
    397c:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3980:			; <UNDEFINED> instruction: 0xf7fe4621
    3984:	stmdbmi	r7, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    3988:	andcs	r4, r5, #40, 12	; 0x2800000
    398c:			; <UNDEFINED> instruction: 0xf7fd4479
    3990:			; <UNDEFINED> instruction: 0xf8d8e9be
    3994:			; <UNDEFINED> instruction: 0xf7fe1000
    3998:	svclt	0x0000fdef
    399c:			; <UNDEFINED> instruction: 0x00001cba
    39a0:	andeq	r1, r0, sl, ror #24
    39a4:	muleq	r0, r4, ip
    39a8:	blmi	e96294 <__assert_fail@plt+0xe95354>
    39ac:	push	{r1, r3, r4, r5, r6, sl, lr}
    39b0:	strdlt	r4, [r7], r0
    39b4:			; <UNDEFINED> instruction: 0xf04f58d3
    39b8:			; <UNDEFINED> instruction: 0xf8df0900
    39bc:			; <UNDEFINED> instruction: 0x460480dc
    39c0:	movwls	r6, #22555	; 0x581b
    39c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39c8:	ldrbtmi	r4, [r8], #1549	; 0x60d
    39cc:	tstls	r3, r2
    39d0:	andhi	pc, r4, sp, asr #17
    39d4:	andsls	pc, r0, sp, asr #17
    39d8:	b	2c19d4 <__assert_fail@plt+0x2c0a94>
    39dc:			; <UNDEFINED> instruction: 0xf7fdb350
    39e0:	stmdavs	r3, {r2, r3, r5, r9, fp, sp, lr, pc}
    39e4:	blcs	95204 <__assert_fail@plt+0x942c4>
    39e8:			; <UNDEFINED> instruction: 0xf7fdd01a
    39ec:	mcrrne	10, 6, lr, r2, cr2
    39f0:	eorle	r4, ip, r7, lsl #12
    39f4:	usatmi	fp, #8, r8, lsl #7
    39f8:	ldmdavs	r3!, {r1, sp, lr, pc}
    39fc:	teqle	ip, r4, lsl #22
    3a00:	strbmi	r2, [r1], -r0, lsl #4
    3a04:			; <UNDEFINED> instruction: 0xf7fd4638
    3a08:	mcrrne	9, 11, lr, r3, cr8	; <UNPREDICTABLE>
    3a0c:	addmi	sp, r7, #245	; 0xf5
    3a10:	blls	37ee4 <__assert_fail@plt+0x36fa4>
    3a14:	andcs	pc, r7, #201326595	; 0xc000003
    3a18:	cmneq	pc, #3	; <UNPREDICTABLE>
    3a1c:	andle	r4, r9, r3, lsl r3
    3a20:	andcs	r4, r5, #491520	; 0x78000
    3a24:	ldrbtmi	r2, [r9], #-0
    3a28:	ldmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a2c:	strtmi	r4, [r1], -sl, lsr #12
    3a30:	stc2	7, cr15, [r2, #1016]!	; 0x3f8
    3a34:	blmi	5d62a4 <__assert_fail@plt+0x5d5364>
    3a38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3a3c:	blls	15daac <__assert_fail@plt+0x15cb6c>
    3a40:	qaddle	r4, sl, r2
    3a44:	pop	{r0, r1, r2, ip, sp, pc}
    3a48:			; <UNDEFINED> instruction: 0xf7fd83f0
    3a4c:	ldmdbmi	r5, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    3a50:	strbmi	r2, [r8], -r5, lsl #4
    3a54:			; <UNDEFINED> instruction: 0xf7fd4479
    3a58:			; <UNDEFINED> instruction: 0xf7fee95a
    3a5c:	stmdbge	r1, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    3a60:			; <UNDEFINED> instruction: 0xf7fd4640
    3a64:	ldmdbmi	r0, {r1, r2, r6, r8, fp, sp, lr, pc}
    3a68:	ldrtmi	r2, [r8], -r5, lsl #4
    3a6c:			; <UNDEFINED> instruction: 0xf7fd4479
    3a70:	strbmi	lr, [r2], -lr, asr #18
    3a74:			; <UNDEFINED> instruction: 0xf7fe4641
    3a78:	stmdbmi	ip, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    3a7c:	andcs	r2, r0, r5, lsl #4
    3a80:			; <UNDEFINED> instruction: 0xf7fd4479
    3a84:	stmdbmi	sl, {r2, r6, r8, fp, sp, lr, pc}
    3a88:			; <UNDEFINED> instruction: 0xf7fe4479
    3a8c:	svclt	0x0000fca1
    3a90:	andeq	r3, r1, ip, lsr #10
    3a94:	andeq	r0, r0, r4, lsl #2
    3a98:	andeq	r1, r0, r2, ror ip
    3a9c:	andeq	r1, r0, r2, ror #24
    3aa0:	andeq	r3, r1, r0, lsr #9
    3aa4:	andeq	r1, r0, ip, ror #23
    3aa8:	andeq	r1, r0, r0, ror #23
    3aac:	andeq	r1, r0, r8, ror #23
    3ab0:			; <UNDEFINED> instruction: 0x00001bb4
    3ab4:	svcmi	0x00f0e92d
    3ab8:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    3abc:	bmi	ff4a66cc <__assert_fail@plt+0xff4a578c>
    3ac0:	ldrbtmi	r4, [sl], #-3026	; 0xfffff42e
    3ac4:	rsclt	r6, sp, r5, lsl #18
    3ac8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3acc:			; <UNDEFINED> instruction: 0xf04f936b
    3ad0:	stccs	3, cr0, [r0, #-0]
    3ad4:			; <UNDEFINED> instruction: 0xf8dfd049
    3ad8:	smladxcs	r0, r8, r3, r8
    3adc:			; <UNDEFINED> instruction: 0xf8d944f8
    3ae0:	stccs	0, cr4, [r0], {20}
    3ae4:	teqhi	sp, r0	; <UNPREDICTABLE>
    3ae8:	and	r6, r3, lr, ror #16
    3aec:	stccs	8, cr6, [r0], {36}	; 0x24
    3af0:	teqhi	r7, r0	; <UNPREDICTABLE>
    3af4:			; <UNDEFINED> instruction: 0x46204631
    3af8:	blx	ff8c1afa <__assert_fail@plt+0xff8c0bba>
    3afc:	rscsle	r2, r5, r0, lsl #16
    3b00:	stmdavs	sp!, {r0, r1, r2, r3, r5, r9, sl, lr}
    3b04:	mvnle	r2, r0, lsl #26
    3b08:			; <UNDEFINED> instruction: 0x3010f8d9
    3b0c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r8, r9, ip, sp, pc}
    3b10:	strcc	r4, [r1, #-1580]	; 0xfffff9d4
    3b14:	mvnsle	r2, r0, lsl #22
    3b18:	eorle	r2, r6, r1, lsl #26
    3b1c:			; <UNDEFINED> instruction: 0xf7fe00a8
    3b20:			; <UNDEFINED> instruction: 0xf8d9fe5f
    3b24:	svcne	0x00023010
    3b28:			; <UNDEFINED> instruction: 0xb1234606
    3b2c:	svccc	0x0004f842
    3b30:	blcs	1dba4 <__assert_fail@plt+0x1cc64>
    3b34:	blmi	fedf8324 <__assert_fail@plt+0xfedf73e4>
    3b38:	andcs	r4, r4, #42991616	; 0x2900000
    3b3c:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    3b40:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b44:			; <UNDEFINED> instruction: 0xf8566833
    3b48:	andcs	r5, r0, r4, lsr #32
    3b4c:	ldrtmi	r4, [r1], -r2, lsl #12
    3b50:	andscc	pc, r0, r9, asr #17
    3b54:	ldrmi	r6, [r8], -r8, lsr #32
    3b58:			; <UNDEFINED> instruction: 0xf8513201
    3b5c:	adcmi	r3, r2, #4, 30
    3b60:	blle	ffe1bb74 <__assert_fail@plt+0xffe1ac34>
    3b64:			; <UNDEFINED> instruction: 0xf7fd4630
    3b68:			; <UNDEFINED> instruction: 0xf8d9e8b8
    3b6c:	orrslt	r3, r3, #20
    3b70:	ldmdavs	fp, {sl, sp}
    3b74:	strcc	r4, [r1], #-1573	; 0xfffff9db
    3b78:	mvnsle	r2, r0, lsl #22
    3b7c:	eorle	r2, sl, r1, lsl #24
    3b80:			; <UNDEFINED> instruction: 0xf7fe00a0
    3b84:			; <UNDEFINED> instruction: 0xf8d9fe2d
    3b88:	svcne	0x00023014
    3b8c:	cmplt	r3, r6, lsl #12
    3b90:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
    3b94:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    3b98:	svccc	0x0004f842
    3b9c:	blcs	1dc10 <__assert_fail@plt+0x1ccd0>
    3ba0:	blmi	fe778380 <__assert_fail@plt+0xfe777440>
    3ba4:	andcs	r4, r4, #34603008	; 0x2100000
    3ba8:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    3bac:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bb0:			; <UNDEFINED> instruction: 0xf8566833
    3bb4:	andcs	r4, r0, r5, lsr #32
    3bb8:	ldrtmi	r4, [r1], -r2, lsl #12
    3bbc:	andscc	pc, r4, r9, asr #17
    3bc0:	ldrmi	r6, [r8], -r0, lsr #32
    3bc4:			; <UNDEFINED> instruction: 0xf8513201
    3bc8:	adcmi	r3, sl, #4, 30
    3bcc:	blle	ffe1bbe0 <__assert_fail@plt+0xffe1aca0>
    3bd0:			; <UNDEFINED> instruction: 0xf7fd4630
    3bd4:	blmi	fe47dde4 <__assert_fail@plt+0xfe47cea4>
    3bd8:	ldmmi	r1, {r1, r9, sl, fp, sp, pc}
    3bdc:			; <UNDEFINED> instruction: 0xf8d9447b
    3be0:	ldrbtmi	r2, [r8], #-0
    3be4:			; <UNDEFINED> instruction: 0xf7ff6919
    3be8:	strmi	pc, [r1], -r1, lsr #16
    3bec:	beq	43f414 <__assert_fail@plt+0x43e4d4>
    3bf0:	ldrbtmi	r4, [r8], #-2188	; 0xfffff774
    3bf4:			; <UNDEFINED> instruction: 0xf81af7ff
    3bf8:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
    3bfc:	beq	fe43f424 <__assert_fail@plt+0xfe43e4e4>
    3c00:			; <UNDEFINED> instruction: 0xf7fd6070
    3c04:	eorsvs	lr, r0, r8, ror #18
    3c08:			; <UNDEFINED> instruction: 0xf0002800
    3c0c:			; <UNDEFINED> instruction: 0xf8d980cc
    3c10:	blcs	4fc48 <__assert_fail@plt+0x4ed08>
    3c14:	sbchi	pc, r4, r0
    3c18:	ldrbtmi	r4, [sl], #-2692	; 0xfffff57c
    3c1c:	ldrtmi	sl, [r0], -r3, lsl #30
    3c20:			; <UNDEFINED> instruction: 0xf7ff4639
    3c24:			; <UNDEFINED> instruction: 0xf8d9fe8d
    3c28:	ldrtmi	r2, [r9], -r4
    3c2c:			; <UNDEFINED> instruction: 0xf7ff4630
    3c30:			; <UNDEFINED> instruction: 0xf8d9fe87
    3c34:	cmnlt	r4, r0, lsl r0
    3c38:	ldrtmi	r6, [r9], -r2, ror #16
    3c3c:			; <UNDEFINED> instruction: 0xf7ff4630
    3c40:	stmiavs	r2!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    3c44:			; <UNDEFINED> instruction: 0x46304639
    3c48:	mrc2	7, 3, pc, cr10, cr15, {7}
    3c4c:	stccs	8, cr6, [r0], {36}	; 0x24
    3c50:	bmi	1df8420 <__assert_fail@plt+0x1df74e0>
    3c54:			; <UNDEFINED> instruction: 0x46304639
    3c58:			; <UNDEFINED> instruction: 0xf7ff447a
    3c5c:			; <UNDEFINED> instruction: 0xf8d9fe71
    3c60:	stccs	0, cr5, [r0, #-80]	; 0xffffffb0
    3c64:	blmi	1cf7d90 <__assert_fail@plt+0x1cf6e50>
    3c68:			; <UNDEFINED> instruction: 0xf8df46b2
    3c6c:	strtmi	r8, [lr], -ip, asr #3
    3c70:			; <UNDEFINED> instruction: 0xf8cd447b
    3c74:	ldrbtmi	r9, [r8], #4
    3c78:	ldmdavs	r2!, {r0, r1, r3, r4, r7, r9, sl, lr}^
    3c7c:			; <UNDEFINED> instruction: 0x46504639
    3c80:	mrc2	7, 2, pc, cr14, cr15, {7}
    3c84:			; <UNDEFINED> instruction: 0x465868b1
    3c88:			; <UNDEFINED> instruction: 0xffd0f7fe
    3c8c:			; <UNDEFINED> instruction: 0x46024639
    3c90:	ldrbmi	r4, [r0], -r4, lsl #12
    3c94:	mrc2	7, 2, pc, cr4, cr15, {7}
    3c98:			; <UNDEFINED> instruction: 0xf7fd4620
    3c9c:	blls	7dd1c <__assert_fail@plt+0x7cddc>
    3ca0:	teqlt	r5, #475136	; 0x74000
    3ca4:			; <UNDEFINED> instruction: 0x462e46b1
    3ca8:	strbmi	lr, [r2], -r6
    3cac:			; <UNDEFINED> instruction: 0x46504639
    3cb0:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3cb4:	bicslt	r6, lr, r6, lsr r8
    3cb8:			; <UNDEFINED> instruction: 0x46486875
    3cbc:			; <UNDEFINED> instruction: 0xf7fe4629
    3cc0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    3cc4:			; <UNDEFINED> instruction: 0xf8d9d0f1
    3cc8:	ldmdblt	r4, {r2, r3, lr}
    3ccc:	stmdavs	r4!, {r3, sp, lr, pc}
    3cd0:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}^
    3cd4:			; <UNDEFINED> instruction: 0xf7fc4629
    3cd8:	stmdacs	r0, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3cdc:	stmiavs	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3ce0:	ldrtmi	r4, [r9], -r2, lsr #12
    3ce4:			; <UNDEFINED> instruction: 0xf7ff4650
    3ce8:	ldmdavs	r6!, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    3cec:	mvnle	r2, r0, lsl #28
    3cf0:	ldmdavs	r6!, {r1, r2, r3, r6, r9, sl, lr}
    3cf4:	bicle	r2, r0, r0, lsl #28
    3cf8:	bmi	1415658 <__assert_fail@plt+0x1414718>
    3cfc:			; <UNDEFINED> instruction: 0x46304639
    3d00:			; <UNDEFINED> instruction: 0xf7ff447a
    3d04:	ldmdavs	r0!, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    3d08:	svc	0x00d8f7fc
    3d0c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3d10:	ldmdavs	r0!, {r4, r5, r6, r8, ip, lr, pc}
    3d14:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d18:	svc	0x00b6f7fc
    3d1c:	stmdacs	r0, {r2, r9, sl, lr}
    3d20:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    3d24:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d28:	cmple	r1, r0, lsl #16
    3d2c:	bne	43f594 <__assert_fail@plt+0x43e654>
    3d30:	beq	fe43f598 <__assert_fail@plt+0xfe43e658>
    3d34:	mrc2	7, 1, pc, cr8, cr15, {7}
    3d38:	beq	fe43f5a0 <__assert_fail@plt+0xfe43e660>
    3d3c:	svc	0x00ccf7fc
    3d40:	beq	43f5a8 <__assert_fail@plt+0x43e668>
    3d44:	svc	0x00c8f7fc
    3d48:	blmi	c16644 <__assert_fail@plt+0xc15704>
    3d4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d50:	blls	1adddc0 <__assert_fail@plt+0x1adce80>
    3d54:	teqle	r9, sl, asr r0
    3d58:	ldc	0, cr11, [sp], #436	; 0x1b4
    3d5c:	pop	{r1, r8, r9, fp, pc}
    3d60:	andcs	r8, r5, #240, 30	; 0x3c0
    3d64:	andcs	r4, r0, r1, asr #12
    3d68:	svc	0x00d0f7fc
    3d6c:	andne	lr, r1, #3489792	; 0x354000
    3d70:	stc2l	7, cr15, [r6], {254}	; 0xfe
    3d74:	stmdavs	fp!, {r0, r1, r2, r7, r8, ip, sp, pc}
    3d78:	stmdavs	ip!, {r0, r1, r3, r4, r5, sp, lr}
    3d7c:			; <UNDEFINED> instruction: 0xf7fc6868
    3d80:	stmiavs	r8!, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3d84:	svc	0x00a8f7fc
    3d88:	strtmi	r4, [r5], -r8, lsr #12
    3d8c:	svc	0x00a4f7fc
    3d90:			; <UNDEFINED> instruction: 0xf47f2d00
    3d94:	ldrt	sl, [r7], r4, lsr #29
    3d98:			; <UNDEFINED> instruction: 0xf8c9682c
    3d9c:			; <UNDEFINED> instruction: 0xe7ed4010
    3da0:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
    3da4:	stmdbmi	r8!, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    3da8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3dac:	svc	0x00aef7fc
    3db0:			; <UNDEFINED> instruction: 0xf7fe6871
    3db4:	blmi	982d40 <__assert_fail@plt+0x981e00>
    3db8:	subsvc	pc, r9, #1325400064	; 0x4f000000
    3dbc:	stmdami	r5!, {r2, r5, r8, fp, lr}
    3dc0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3dc4:	ldrbtmi	r3, [r8], #-856	; 0xfffffca8
    3dc8:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dcc:	svc	0x00aaf7fc
    3dd0:	strtmi	r4, [r0], -r1, lsr #18
    3dd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3dd8:	svc	0x0098f7fc
    3ddc:			; <UNDEFINED> instruction: 0xf7fe6871
    3de0:	ldmdbmi	lr, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    3de4:	andcs	r4, r5, #40, 12	; 0x2800000
    3de8:			; <UNDEFINED> instruction: 0xf7fc4479
    3dec:	ldmdavs	r1!, {r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    3df0:	blx	ff0c1df2 <__assert_fail@plt+0xff0c0eb2>
    3df4:	andcs	r4, r5, #425984	; 0x68000
    3df8:	ldrbtmi	r2, [r9], #-0
    3dfc:	svc	0x0086f7fc
    3e00:			; <UNDEFINED> instruction: 0xf7fe6871
    3e04:	svclt	0x0000fbb9
    3e08:	andeq	r3, r1, r6, lsl r4
    3e0c:	andeq	r0, r0, r4, lsl #2
    3e10:	andeq	r1, r0, r8, ror #24
    3e14:			; <UNDEFINED> instruction: 0xfffffb5b
    3e18:			; <UNDEFINED> instruction: 0xfffffb4f
    3e1c:	muleq	r1, ip, r4
    3e20:	andeq	r1, r0, lr, lsr r5
    3e24:	andeq	r1, r0, lr, asr #21
    3e28:	ldrdeq	r1, [r0], -r2
    3e2c:	andeq	r1, r0, r2, lsl #8
    3e30:	andeq	r2, r0, ip, lsl r1
    3e34:	andeq	r1, r0, ip, ror sl
    3e38:	strdeq	r2, [r0], -lr
    3e3c:	andeq	r2, r0, r4, ror r0
    3e40:	andeq	r3, r1, ip, lsl #3
    3e44:	andeq	r2, r0, r2, ror #22
    3e48:	andeq	r1, r0, r6, lsr #18
    3e4c:	strdeq	r2, [r0], -ip
    3e50:	andeq	r1, r0, r6, asr #8
    3e54:	andeq	r1, r0, sl, ror #17
    3e58:	andeq	r1, r0, r2, asr r9
    3e5c:	andeq	r1, r0, r4, lsr #18
    3e60:	strdeq	r1, [r0], -r6
    3e64:			; <UNDEFINED> instruction: 0x4604b570
    3e68:	strcs	r6, [r0], -r0, lsl #17
    3e6c:	svc	0x0034f7fc
    3e70:	adcvs	r6, r6, r0, ror #16
    3e74:	svc	0x0030f7fc
    3e78:	rsbvs	r6, r6, r5, lsr #18
    3e7c:	ldmib	r5, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^
    3e80:			; <UNDEFINED> instruction: 0x61233000
    3e84:	svc	0x0028f7fc
    3e88:			; <UNDEFINED> instruction: 0xf7fc68a8
    3e8c:	strtmi	lr, [r8], -r6, lsr #30
    3e90:	svc	0x0022f7fc
    3e94:	vstrcs.16	s12, [r0, #-74]	; 0xffffffb6	; <UNPREDICTABLE>
    3e98:	stmdbvs	r0!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    3e9c:	movwcs	fp, #4528	; 0x11b0
    3ea0:	eorcc	pc, r0, r4, lsl #17
    3ea4:	cmnvs	r3, r3, lsl #16
    3ea8:	stc2	7, cr15, [r0], {254}	; 0xfe
    3eac:	stmdacs	r0, {r5, r6, r8, fp, sp, lr}
    3eb0:	stmibvs	r5!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    3eb4:	stmdavs	fp!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}
    3eb8:			; <UNDEFINED> instruction: 0x61a368a8
    3ebc:	svc	0x000cf7fc
    3ec0:			; <UNDEFINED> instruction: 0xf7fc68e8
    3ec4:	strtmi	lr, [r8], -sl, lsl #30
    3ec8:	svc	0x0006f7fc
    3ecc:	vstrcs.16	s12, [r0, #-330]	; 0xfffffeb6	; <UNPREDICTABLE>
    3ed0:	movwcs	sp, #497	; 0x1f1
    3ed4:	cfldrdlt	mvd8, [r0, #-140]!	; 0xffffff74
    3ed8:			; <UNDEFINED> instruction: 0x4604b510
    3edc:			; <UNDEFINED> instruction: 0xffc2f7ff
    3ee0:			; <UNDEFINED> instruction: 0xf7fc6820
    3ee4:			; <UNDEFINED> instruction: 0x4620eefa
    3ee8:			; <UNDEFINED> instruction: 0x4010e8bd
    3eec:	mrclt	7, 7, APSR_nzcv, cr2, cr12, {7}
    3ef0:	ldrlt	fp, [r8, #-392]!	; 0xfffffe78
    3ef4:	strtmi	r4, [r5], -r4, lsl #12
    3ef8:	stmiavs	r8!, {r2, r5, fp, sp, lr}
    3efc:	stmibvs	r3, {r3, r5, r8, ip, sp, pc}^
    3f00:	bicvs	r3, r3, r1, lsl #22
    3f04:			; <UNDEFINED> instruction: 0xf7ffb90b
    3f08:	strtmi	pc, [r8], -r7, ror #31
    3f0c:	mcr	7, 7, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    3f10:	mvnsle	r2, r0, lsl #24
    3f14:			; <UNDEFINED> instruction: 0x4770bd38
    3f18:	mvnsmi	lr, sp, lsr #18
    3f1c:	cfmsuba32mi	mvax0, mvax4, mvfx11, mvfx12
    3f20:	ldmdami	fp!, {r0, r2, r9, sl, lr}
    3f24:	ldrbtmi	fp, [lr], #-130	; 0xffffff7e
    3f28:	ldrbtmi	r4, [r8], #-1559	; 0xfffff9e9
    3f2c:	cdpvs	6, 15, cr4, cr1, cr2, {1}
    3f30:			; <UNDEFINED> instruction: 0x91014698
    3f34:	mrc2	7, 3, pc, cr10, cr14, {7}
    3f38:	stmdbls	r1, {r1, r5, r9, sl, lr}
    3f3c:	ldmdami	r5!, {r2, r9, sl, lr}
    3f40:			; <UNDEFINED> instruction: 0xf7fe4478
    3f44:			; <UNDEFINED> instruction: 0x4606fe73
    3f48:			; <UNDEFINED> instruction: 0xf7ff4620
    3f4c:	strtmi	pc, [r1], -r9, lsr #25
    3f50:			; <UNDEFINED> instruction: 0xf7fc4640
    3f54:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3f58:	ldrcc	sp, [r8, #-332]	; 0xfffffeb4
    3f5c:			; <UNDEFINED> instruction: 0x46224633
    3f60:	strtmi	r2, [r8], -r2, lsl #2
    3f64:	blx	b41f6a <__assert_fail@plt+0xb4102a>
    3f68:			; <UNDEFINED> instruction: 0xf7fc4620
    3f6c:	blmi	abfa4c <__assert_fail@plt+0xabeb0c>
    3f70:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3f74:	stmdami	r9!, {r2, r3, r4, r6, r7, r8, ip, sp, pc}
    3f78:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    3f7c:	mrc2	7, 2, pc, cr6, cr14, {7}
    3f80:			; <UNDEFINED> instruction: 0xf7ff4604
    3f84:	strtmi	pc, [r1], -sp, lsl #25
    3f88:			; <UNDEFINED> instruction: 0xf7fc4630
    3f8c:	bllt	fe23fe0c <__assert_fail@plt+0xfe23eecc>
    3f90:			; <UNDEFINED> instruction: 0x4628463b
    3f94:	tstcs	r2, r2, lsr #12
    3f98:	blx	4c1f9e <__assert_fail@plt+0x4c105e>
    3f9c:			; <UNDEFINED> instruction: 0xf7fc4620
    3fa0:			; <UNDEFINED> instruction: 0x4630ee9c
    3fa4:	pop	{r1, ip, sp, pc}
    3fa8:			; <UNDEFINED> instruction: 0xf7fc41f0
    3fac:			; <UNDEFINED> instruction: 0x4638be93
    3fb0:	mrc2	7, 7, pc, cr6, cr14, {7}
    3fb4:	stmdacs	r2, {r7, r8, ip, sp, pc}
    3fb8:	ldmdbmi	r9, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    3fbc:	strtmi	r2, [r0], -r5, lsl #4
    3fc0:			; <UNDEFINED> instruction: 0xf7fc4479
    3fc4:	ldrtmi	lr, [r9], -r4, lsr #29
    3fc8:	blx	1041fc8 <__assert_fail@plt+0x1041088>
    3fcc:	andlt	r4, r2, r0, lsr r6
    3fd0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3fd4:	mrclt	7, 3, APSR_nzcv, cr14, cr12, {7}
    3fd8:			; <UNDEFINED> instruction: 0xf7fe4638
    3fdc:			; <UNDEFINED> instruction: 0x4604fd7d
    3fe0:			; <UNDEFINED> instruction: 0x4631b158
    3fe4:	mrc	7, 2, APSR_nzcv, cr8, cr12, {7}
    3fe8:	sbcsle	r2, r7, r0, lsl #16
    3fec:			; <UNDEFINED> instruction: 0xf7fc4620
    3ff0:			; <UNDEFINED> instruction: 0xe7c0ee74
    3ff4:			; <UNDEFINED> instruction: 0xf7ff4620
    3ff8:	stmdbmi	sl, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
    3ffc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4000:	mcr	7, 4, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4004:			; <UNDEFINED> instruction: 0xf7fe4639
    4008:	svclt	0x0000fab7
    400c:	ldrdeq	r3, [r1], -lr
    4010:	andeq	r1, r0, r2, asr #16
    4014:	andeq	r1, r0, r0, ror #3
    4018:	andeq	r3, r1, r8, lsl #2
    401c:	andeq	r1, r0, r6, asr #14
    4020:	ldrdeq	r1, [r0], -ip
    4024:	andeq	r1, r0, lr, ror r7
    4028:	svcmi	0x00f0e92d
    402c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    4030:	stmdbvs	r5, {r1, r8, r9, fp, pc}^
    4034:	stccs	0, cr11, [r0, #-524]	; 0xfffffdf4
    4038:	addshi	pc, ip, r0
    403c:	and	r4, r3, r7, lsl #12
    4040:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    4044:	addshi	pc, r6, r0
    4048:	strtmi	r6, [r1], -r8, ror #16
    404c:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4050:	mvnsle	r2, r0, lsl #16
    4054:	andne	lr, r0, #3522560	; 0x35c000
    4058:	ldrtmi	r4, [r8], -r3, lsr #12
    405c:			; <UNDEFINED> instruction: 0xff5cf7ff
    4060:	cmplt	r6, #1015808	; 0xf8000
    4064:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
    4068:	ldrdls	pc, [r0, -pc]!	; <UNPREDICTABLE>
    406c:	ldrdhi	pc, [r0, -pc]!	; <UNPREDICTABLE>
    4070:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    4074:	ldmdavs	r1!, {r3, r4, r5, r6, r7, sl, lr}^
    4078:	tstls	r1, r8, lsr #12
    407c:			; <UNDEFINED> instruction: 0xf920f7fe
    4080:	movwlt	r9, #2305	; 0x901
    4084:			; <UNDEFINED> instruction: 0xf7fe4628
    4088:	bicslt	pc, r8, r5, ror lr	; <UNPREDICTABLE>
    408c:	ldmib	r6, {r2, r3, r5, r6, r7, fp, sp, lr}^
    4090:	ldmdblt	r4, {r0, r8, r9, fp, ip}
    4094:	stmdavs	r4!, {r0, r3, sp, lr, pc}
    4098:	stmdavs	r0!, {r2, r3, r4, r5, r8, ip, sp, pc}^
    409c:			; <UNDEFINED> instruction: 0xf7fc9101
    40a0:	stmdbls	r1, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    40a4:	mvnsle	r2, r0, lsl #16
    40a8:	strtmi	r6, [r3], -r4, lsr #17
    40ac:			; <UNDEFINED> instruction: 0x4638465a
    40b0:			; <UNDEFINED> instruction: 0xff32f7ff
    40b4:	mcrcs	8, 0, r6, cr0, cr6, {1}
    40b8:	ldrdlt	sp, [r3], -sp	; <UNPREDICTABLE>
    40bc:	blhi	bf3b8 <__assert_fail@plt+0xbe478>
    40c0:	svchi	0x00f0e8bd
    40c4:			; <UNDEFINED> instruction: 0x46286871
    40c8:			; <UNDEFINED> instruction: 0xf7fe9101
    40cc:	stmdbls	r1, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    40d0:	strmi	fp, [sl], -r8, ror #22
    40d4:			; <UNDEFINED> instruction: 0xf8da4648
    40d8:			; <UNDEFINED> instruction: 0xf107106c
    40dc:			; <UNDEFINED> instruction: 0xf7fe0b18
    40e0:			; <UNDEFINED> instruction: 0xf8d8fda5
    40e4:	ldmvs	r2!, {r2, r4, ip, sp}
    40e8:	strmi	r9, [r4], -r1, lsl #6
    40ec:			; <UNDEFINED> instruction: 0x4610b933
    40f0:	mrc2	7, 2, pc, cr6, cr14, {7}
    40f4:	stmdacs	r2, {r0, r8, r9, fp, ip, pc}
    40f8:	ldmvs	r2!, {r0, r1, r2, r3, ip, lr, pc}
    40fc:	mrscs	r2, SP_irq
    4100:			; <UNDEFINED> instruction: 0xf7ff4658
    4104:			; <UNDEFINED> instruction: 0x4658fa5d
    4108:	strtmi	r2, [r2], -r0, lsl #6
    410c:			; <UNDEFINED> instruction: 0xf7ff2101
    4110:			; <UNDEFINED> instruction: 0x4620fa57
    4114:	stcl	7, cr15, [r0, #1008]!	; 0x3f0
    4118:	ldmdbmi	lr, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    411c:	andcs	r4, r5, #24, 12	; 0x1800000
    4120:			; <UNDEFINED> instruction: 0xf7fc4479
    4124:	ldmvs	r1!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4128:			; <UNDEFINED> instruction: 0xf990f7fe
    412c:	ldmdbmi	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4130:	andcs	r2, r0, r5, lsl #4
    4134:			; <UNDEFINED> instruction: 0xf7fc4479
    4138:	ldmvs	r3!, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    413c:			; <UNDEFINED> instruction: 0xf8d668ec
    4140:	cdp	0, 0, cr11, cr8, cr4, {0}
    4144:	vmov	s17, r3
    4148:	ldmdblt	r4, {r4, r9, fp}
    414c:	stmdavs	r4!, {r3, sp, lr, pc}
    4150:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}^
    4154:			; <UNDEFINED> instruction: 0xf7fc4659
    4158:	stmdacs	r0, {r5, r7, r8, sl, fp, sp, lr, pc}
    415c:	stmiavs	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4160:	bne	fe43f9c8 <__assert_fail@plt+0xfe43ea88>
    4164:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
    4168:	ldmdavs	fp!, {r4, r9, fp}
    416c:			; <UNDEFINED> instruction: 0xf96ef7fe
    4170:			; <UNDEFINED> instruction: 0xe7ae6871
    4174:	andcs	r4, r5, #147456	; 0x24000
    4178:	ldrbtmi	r2, [r9], #-0
    417c:	stcl	7, cr15, [r6, #1008]	; 0x3f0
    4180:			; <UNDEFINED> instruction: 0xf7fe4621
    4184:	svclt	0x0000f925
    4188:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    418c:	andeq	r1, r0, lr, lsr #1
    4190:	andeq	r3, r1, r4
    4194:	andeq	r1, r0, ip, ror #13
    4198:	andeq	r1, r0, r8, lsl #13
    419c:			; <UNDEFINED> instruction: 0x000016be
    41a0:	svcmi	0x00f0e92d
    41a4:	stc	6, cr4, [sp, #-16]!
    41a8:	stmdbvs	r3, {r1, r8, r9, fp, pc}^
    41ac:	blcs	303c8 <__assert_fail@plt+0x2f488>
    41b0:	tsthi	r5, r0	; <UNPREDICTABLE>
    41b4:	pkhbtmi	r4, r8, r5, lsl #12
    41b8:	subsle	r2, r1, r0, lsl #20
    41bc:	ldrmi	fp, [r0], -r1, lsr #2
    41c0:	stcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    41c4:	suble	r2, fp, r0, lsl #16
    41c8:	strtmi	r4, [sl], -r4, ror #17
    41cc:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    41d0:	blx	ff9c21d2 <__assert_fail@plt+0xff9c1292>
    41d4:	andcs	r6, r5, #14876672	; 0xe30000
    41d8:			; <UNDEFINED> instruction: 0xf0002b01
    41dc:	stmibmi	r0!, {r1, r2, r3, r4, r7, r8, pc}^
    41e0:	andcs	r4, r0, r9, ror r4
    41e4:	ldc	7, cr15, [r2, #1008]	; 0x3f0
    41e8:	andcc	lr, r0, #212, 18	; 0x350000
    41ec:			; <UNDEFINED> instruction: 0xf7fe4629
    41f0:	ldmmi	ip, {r0, r6, r9, fp, ip, sp, lr, pc}^
    41f4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    41f8:			; <UNDEFINED> instruction: 0xf97af7fe
    41fc:	strtmi	r4, [r0], -r9, lsr #12
    4200:			; <UNDEFINED> instruction: 0xff12f7ff
    4204:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
    4208:			; <UNDEFINED> instruction: 0xf0402b00
    420c:	stmibvs	r5!, {r0, r1, r2, r3, r4, r6, r7, pc}
    4210:	eor	fp, r0, r5, asr #18
    4214:	tstle	r3, r2, lsl #22
    4218:	ldrdeq	lr, [r2, -r5]
    421c:	blx	ff142222 <__assert_fail@plt+0xff1412e2>
    4220:	cmplt	r5, sp, lsr #16
    4224:	blcs	5e3d8 <__assert_fail@plt+0x5d498>
    4228:	stmiavs	r8!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    422c:	blx	e42232 <__assert_fail@plt+0xe412f2>
    4230:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    4234:	stmibvs	r5!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4238:	stmdavs	fp!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}
    423c:			; <UNDEFINED> instruction: 0x61a368a8
    4240:	stcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    4244:			; <UNDEFINED> instruction: 0xf7fc68e8
    4248:	strtmi	lr, [r8], -r8, asr #26
    424c:	stcl	7, cr15, [r4, #-1008]	; 0xfffffc10
    4250:	vstrcs.16	s12, [r0, #-330]	; 0xfffffeb6	; <UNPREDICTABLE>
    4254:	strdlt	sp, [r5], -r1
    4258:	blhi	bf554 <__assert_fail@plt+0xbe614>
    425c:	svchi	0x00f0e8bd
    4260:			; <UNDEFINED> instruction: 0xf7fe6860
    4264:			; <UNDEFINED> instruction: 0x4605fc39
    4268:			; <UNDEFINED> instruction: 0xf0002800
    426c:	blmi	fefa478c <__assert_fail@plt+0xfefa384c>
    4270:	ldrbtmi	r4, [fp], #-2238	; 0xfffff742
    4274:	ldrbtmi	r6, [r8], #-2082	; 0xfffff7de
    4278:	ldrdge	pc, [ip], #-131	; 0xffffff7d	; <UNPREDICTABLE>
    427c:			; <UNDEFINED> instruction: 0xf7fe4651
    4280:			; <UNDEFINED> instruction: 0x4606fcd5
    4284:	ldrtmi	r4, [r1], -r8, lsr #12
    4288:	stc	7, cr15, [r6, #-1008]	; 0xfffffc10
    428c:			; <UNDEFINED> instruction: 0xf0402800
    4290:	ldrtmi	r8, [r0], -lr, lsr #2
    4294:	stc	7, cr15, [r0, #-1008]!	; 0xfffffc10
    4298:			; <UNDEFINED> instruction: 0xf7fc4628
    429c:			; <UNDEFINED> instruction: 0xf894ed1e
    42a0:	blcs	1032c <__assert_fail@plt+0xf3ec>
    42a4:	rscshi	pc, r1, r0
    42a8:	stccs	8, cr6, [r0, #-660]	; 0xfffffd6c
    42ac:	msrhi	CPSR_sc, r0
    42b0:	ldmdblt	lr, {r1, r2, r5, r6, r8, fp, sp, lr}
    42b4:	ldmdavs	r6!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    42b8:	adcle	r2, r3, r0, lsl #28
    42bc:			; <UNDEFINED> instruction: 0x46296870
    42c0:	stcl	7, cr15, [sl], #1008	; 0x3f0
    42c4:	mvnsle	r2, r0, lsl #16
    42c8:	vstrcs.16	s12, [r0, #-74]	; 0xffffffb6	; <UNPREDICTABLE>
    42cc:	blmi	fea3853c <__assert_fail@plt+0xfea375fc>
    42d0:	stmib	sp, {r0, r7, r9, sl, lr}^
    42d4:	ldrbtmi	r4, [fp], #-2050	; 0xfffff7fe
    42d8:	bcc	43fb00 <__assert_fail@plt+0x43ebc0>
    42dc:	ldrbtmi	r4, [fp], #-2981	; 0xfffff45b
    42e0:	stmdavs	r9!, {r0, r1, r3, r4, r7, r9, sl, lr}^
    42e4:	tstls	r1, r0, lsr r6
    42e8:			; <UNDEFINED> instruction: 0xffeaf7fd
    42ec:			; <UNDEFINED> instruction: 0xf0002800
    42f0:	stmdbls	r1, {r0, r1, r2, r4, r6, r7, pc}
    42f4:			; <UNDEFINED> instruction: 0xf7fe4630
    42f8:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    42fc:	sbcshi	pc, r0, r0
    4300:			; <UNDEFINED> instruction: 0xf7fe68a8
    4304:	strmi	pc, [r7], -r9, ror #23
    4308:			; <UNDEFINED> instruction: 0xf0002800
    430c:	ldrbmi	r8, [r1], -lr, asr #1
    4310:	ldrbmi	r6, [r8], -sl, ror #16
    4314:	stc2	7, cr15, [sl], {254}	; 0xfe
    4318:	ldrtmi	r4, [r8], -r4, lsl #12
    431c:			; <UNDEFINED> instruction: 0xf7fc4621
    4320:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    4324:	sbcshi	pc, r5, r0, asr #32
    4328:			; <UNDEFINED> instruction: 0xf7fc4638
    432c:			; <UNDEFINED> instruction: 0x4620ecd6
    4330:	blx	ff4c2332 <__assert_fail@plt+0xff4c13f2>
    4334:	strtmi	r4, [r0], -r7, lsl #12
    4338:	stcl	7, cr15, [lr], {252}	; 0xfc
    433c:			; <UNDEFINED> instruction: 0xf0002f00
    4340:	ldmvs	r4!, {r2, r4, r5, r7, pc}^
    4344:	ldrdhi	pc, [r4], -r5
    4348:	and	fp, r8, r4, lsl r9
    434c:	teqlt	r4, r4, lsr #16
    4350:	strbmi	r6, [r1], -r0, ror #16
    4354:	stc	7, cr15, [r0], #1008	; 0x3f0
    4358:	mvnsle	r2, r0, lsl #16
    435c:	strtmi	r6, [r1], -r4, lsr #17
    4360:			; <UNDEFINED> instruction: 0xf7fc4638
    4364:	stmdacs	r0, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    4368:	adcshi	pc, sp, r0, asr #32
    436c:			; <UNDEFINED> instruction: 0xf7fc4638
    4370:	stmdavs	sp!, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    4374:			; <UNDEFINED> instruction: 0xd1b42d00
    4378:	ldmib	sp, {r0, r1, r3, r6, r9, sl, lr}^
    437c:	blcs	1638c <__assert_fail@plt+0x1544c>
    4380:	svcge	0x0040f43f
    4384:	stmdavs	r1!, {r2, r3, r4, r5, r6, fp, lr}
    4388:			; <UNDEFINED> instruction: 0xf7fe4478
    438c:	ldmdbmi	fp!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}^
    4390:	strtmi	r2, [r8], -r5, lsl #4
    4394:			; <UNDEFINED> instruction: 0xf7fc4479
    4398:	stmdavs	r2!, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    439c:			; <UNDEFINED> instruction: 0xf7fe4641
    43a0:			; <UNDEFINED> instruction: 0xf1b8f969
    43a4:			; <UNDEFINED> instruction: 0xf43f0f00
    43a8:	strbmi	sl, [r1], -sp, lsr #30
    43ac:			; <UNDEFINED> instruction: 0xf7fd4620
    43b0:	strmi	pc, [r5], -pc, lsr #31
    43b4:			; <UNDEFINED> instruction: 0xf0002800
    43b8:			; <UNDEFINED> instruction: 0x464180b6
    43bc:			; <UNDEFINED> instruction: 0xf7ff4620
    43c0:			; <UNDEFINED> instruction: 0xf894fe33
    43c4:	blcs	1044c <__assert_fail@plt+0xf50c>
    43c8:	svcge	0x0021f43f
    43cc:	stmdavs	r1!, {r2, r3, r5, r6, fp, lr}
    43d0:			; <UNDEFINED> instruction: 0xf7fe4478
    43d4:	strtmi	pc, [r0], -sp, lsl #17
    43d8:	blx	1b423de <__assert_fail@plt+0x1b4149e>
    43dc:	stmdavs	r1, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}
    43e0:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    43e4:	blx	ff7423e4 <__assert_fail@plt+0xff7414a4>
    43e8:	stmdavs	r1!, {r0, r1, r2, r5, r6, fp, lr}^
    43ec:			; <UNDEFINED> instruction: 0xf7ff4478
    43f0:	blmi	19c2dac <__assert_fail@plt+0x19c1e6c>
    43f4:	ldrbtmi	r6, [fp], #-2144	; 0xfffff7a0
    43f8:			; <UNDEFINED> instruction: 0x9014f8d3
    43fc:	svceq	0x0000f1b9
    4400:			; <UNDEFINED> instruction: 0xf7ffd048
    4404:	blmi	18c2d40 <__assert_fail@plt+0x18c1e00>
    4408:	ldrdhi	pc, [r8, pc]
    440c:	svcmi	0x0062447b
    4410:	stmdavs	r2!, {r3, r4, r5, r6, r7, sl, lr}
    4414:	ldrbtmi	r6, [pc], #-3806	; 441c <__assert_fail@plt+0x34dc>
    4418:	ldrtmi	r4, [r1], -r0, asr #12
    441c:	blx	15c2420 <__assert_fail@plt+0x15c14e0>
    4420:	ldrtmi	r6, [r1], -r2, lsr #16
    4424:			; <UNDEFINED> instruction: 0xf7ff4638
    4428:	stmdbvs	r5!, {r0, r4, r6, r9, fp, ip, sp, lr, pc}
    442c:			; <UNDEFINED> instruction: 0xf8dfb305
    4430:	strtmi	sl, [r3], -ip, ror #2
    4434:	ldrmi	r4, [r9], ip, asr #12
    4438:			; <UNDEFINED> instruction: 0x465044fa
    443c:			; <UNDEFINED> instruction: 0xf7ff68a9
    4440:	stmiavs	r8!, {r0, r2, r6, r9, fp, ip, sp, lr, pc}
    4444:			; <UNDEFINED> instruction: 0xf7feb924
    4448:	stmdacs	r2, {r0, r1, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    444c:	stmiavs	r8!, {r1, ip, lr, pc}
    4450:	blx	9c2454 <__assert_fail@plt+0x9c1514>
    4454:	ldrtmi	r6, [r1], -sl, ror #16
    4458:			; <UNDEFINED> instruction: 0xf7ff4640
    445c:	stmdavs	sl!, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}^
    4460:			; <UNDEFINED> instruction: 0x46384631
    4464:	blx	cc2468 <__assert_fail@plt+0xcc1528>
    4468:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    446c:	strbmi	sp, [ip], -r5, ror #3
    4470:	stmdami	ip, {r0, r1, r3, r6, r8, r9, fp, lr}^
    4474:	stmdavs	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    4478:	ldmdbvs	r9, {r3, r4, r5, r6, sl, lr}
    447c:	ldc	0, cr11, [sp], #20
    4480:	pop	{r1, r8, r9, fp, pc}
    4484:			; <UNDEFINED> instruction: 0xf7ff4ff0
    4488:	strtmi	fp, [r0], -r1, lsr #20
    448c:	stc2	7, cr15, [r2, #-1016]	; 0xfffffc08
    4490:	str	r4, [sl, -r5, lsl #12]
    4494:	stc2	7, cr15, [r4], {254}	; 0xfe
    4498:	adcsle	r2, r4, r2, lsl #16
    449c:	ldr	r6, [r0, r0, ror #16]!
    44a0:			; <UNDEFINED> instruction: 0xf7fe68a8
    44a4:	stmdacs	r1, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    44a8:	blvc	af84c0 <__assert_fail@plt+0xaf7580>
    44ac:			; <UNDEFINED> instruction: 0xf04fb3c3
    44b0:	ldrb	r0, [lr, -r1, lsl #18]
    44b4:	ldrbmi	r6, [r1], -sl, ror #16
    44b8:	beq	43fd20 <__assert_fail@plt+0x43ede0>
    44bc:	blx	fedc24be <__assert_fail@plt+0xfedc157e>
    44c0:			; <UNDEFINED> instruction: 0xf7fe4607
    44c4:	stmdacs	r1, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    44c8:	andle	r4, r9, r8, lsr r6
    44cc:	stc	7, cr15, [r4], {252}	; 0xfc
    44d0:	strtmi	lr, [r0], -fp, ror #15
    44d4:	stc	7, cr15, [r0], {252}	; 0xfc
    44d8:			; <UNDEFINED> instruction: 0xf7fc4638
    44dc:			; <UNDEFINED> instruction: 0xe7e4ebfe
    44e0:	bl	ffec24d8 <__assert_fail@plt+0xffec1598>
    44e4:	ldrtmi	lr, [r8], -r5, asr #14
    44e8:	bl	ffdc24e0 <__assert_fail@plt+0xffdc15a0>
    44ec:			; <UNDEFINED> instruction: 0x4630e7dd
    44f0:	bl	ffcc24e8 <__assert_fail@plt+0xffcc15a8>
    44f4:			; <UNDEFINED> instruction: 0xf7fc4628
    44f8:	stmdami	fp!, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    44fc:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    4500:	blx	13c2500 <__assert_fail@plt+0x13c15c0>
    4504:	andcs	r4, r5, #671744	; 0xa4000
    4508:	ldrbtmi	r2, [r9], #-0
    450c:	bl	fffc2504 <__assert_fail@plt+0xfffc15c4>
    4510:	strbmi	r6, [r1], -r2, lsr #16
    4514:			; <UNDEFINED> instruction: 0xff9af7fd
    4518:	stmdbmi	r5!, {r0, r1, r6, r8, r9, sl, sp, lr, pc}
    451c:			; <UNDEFINED> instruction: 0xe6604479
    4520:	stmdami	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    4524:	strtmi	lr, [r0], -r9, ror #15
    4528:	stc2l	7, cr15, [r0], #1016	; 0x3f8
    452c:	andcs	r4, r5, #540672	; 0x84000
    4530:			; <UNDEFINED> instruction: 0x46064479
    4534:			; <UNDEFINED> instruction: 0xf7fc4628
    4538:	strbmi	lr, [r1], -sl, ror #23
    453c:	stmdavs	r3!, {r1, r4, r5, r6, fp, sp, lr}
    4540:			; <UNDEFINED> instruction: 0xff84f7fd
    4544:	ldrdhi	pc, [r4], -r6
    4548:	strtmi	r2, [r0], -r1, lsl #2
    454c:	blx	fe74254c <__assert_fail@plt+0xfe74160c>
    4550:	svceq	0x0000f1b8
    4554:	svcge	0x0031f47f
    4558:	svclt	0x0000e654
    455c:	andeq	r1, r0, r6, lsr #13
    4560:	andeq	r1, r0, r8, ror #13
    4564:	strdeq	r1, [r0], -lr
    4568:	muleq	r1, r2, sp
    456c:	andeq	r0, r0, sl, lsr #29
    4570:	andeq	r0, r0, sl, asr #28
    4574:	andeq	r0, r0, r2, asr #28
    4578:	andeq	r1, r0, r4, asr r6
    457c:	andeq	r1, r0, r4, ror r6
    4580:	andeq	r1, r0, r8, ror #11
    4584:	andeq	r1, r0, r6, ror r4
    4588:	ldrdeq	r1, [r0], -r4
    458c:	andeq	r2, r1, r2, lsl #25
    4590:	strdeq	r2, [r1], -r8
    4594:	andeq	r1, r0, ip, asr r3
    4598:	andeq	r0, r0, sl, lsl #26
    459c:	andeq	r1, r0, r8, lsl #5
    45a0:	andeq	r2, r1, r4, lsl #24
    45a4:	andeq	r0, r0, r8, lsr #25
    45a8:	andeq	r1, r0, sl, lsl #8
    45ac:	andeq	r1, r0, sl, lsl r4
    45b0:	andeq	r1, r0, r0, lsl #7
    45b4:	andeq	r1, r0, r0, asr #8
    45b8:	svcmi	0x00f0e92d
    45bc:	stc	6, cr4, [sp, #-12]!
    45c0:			; <UNDEFINED> instruction: 0xf8df8b02
    45c4:	ldrbtmi	r2, [sl], #-1188	; 0xfffffb5c
    45c8:	cfstr32vc	mvfx15, [sp, #-692]	; 0xfffffd4c
    45cc:	stmib	sp, {r3, r5, fp, sp, pc}^
    45d0:			; <UNDEFINED> instruction: 0xf8df3101
    45d4:	ldmpl	r3, {r3, r4, r7, sl, ip, sp}^
    45d8:	orrls	r6, fp, #1769472	; 0x1b0000
    45dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    45e0:	bl	1cc25d8 <__assert_fail@plt+0x1cc1698>
    45e4:	stmdals	r2!, {r3, r4, r6, r7, r8, ip, sp, pc}
    45e8:			; <UNDEFINED> instruction: 0xf7fcb108
    45ec:	stmdals	r3!, {r4, r6, sl, fp, sp, lr, pc}
    45f0:	bl	1cc25e8 <__assert_fail@plt+0x1cc16a8>
    45f4:			; <UNDEFINED> instruction: 0xf7ff9801
    45f8:	andcs	pc, r0, r5, lsr ip	; <UNPREDICTABLE>
    45fc:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4600:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4604:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4608:	blls	fe2de678 <__assert_fail@plt+0xfe2dd738>
    460c:			; <UNDEFINED> instruction: 0xf040405a
    4610:			; <UNDEFINED> instruction: 0xf50d8200
    4614:	ldc	13, cr7, [sp], #52	; 0x34
    4618:	pop	{r1, r8, r9, fp, pc}
    461c:	bls	a85e4 <__assert_fail@plt+0xa76a4>
    4620:	addseq	pc, r4, sp, lsl #17
    4624:	eorls	r2, r4, #4096	; 0x1000
    4628:	addshi	pc, r5, r0
    462c:	strbmi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4630:			; <UNDEFINED> instruction: 0xf8df447c
    4634:	cfstrsge	mvf3, [r2, #-272]!	; 0xfffffef0
    4638:	ldrbtmi	r9, [fp], #-2561	; 0xfffff5ff
    463c:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4640:	ldmdbvs	r9, {r2, r3, r5, r8, sp, lr}
    4644:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
    4648:	blx	ffc42648 <__assert_fail@plt+0xffc41708>
    464c:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4650:	rsbvs	r4, r8, r9, ror r4
    4654:	ldc	7, cr15, [lr], #-1008	; 0xfffffc10
    4658:	eorvs	r4, r8, r4, lsl #12
    465c:	rsbsle	r2, sp, r0, lsl #16
    4660:	stc	7, cr15, [r8], {252}	; 0xfc
    4664:	strtmi	sl, [r2], -r8, lsl #24
    4668:	andcs	r4, r3, r1, lsl #12
    466c:	bl	1cc2664 <__assert_fail@plt+0x1cc1724>
    4670:			; <UNDEFINED> instruction: 0xf0003001
    4674:	ldmib	r4, {r0, r2, r3, r4, r6, r7, r8, pc}^
    4678:	tstmi	r3, #12, 6	; 0x30000000
    467c:	stmdals	r1, {r0, r2, r3, r4, r5, r7, ip, lr, pc}
    4680:	blx	ffc42686 <__assert_fail@plt+0xffc41746>
    4684:	andcs	r4, r5, #4177920	; 0x3fc000
    4688:	ldrbtmi	r2, [r9], #-0
    468c:	bl	fc2684 <__assert_fail@plt+0xfc1744>
    4690:	strtmi	r4, [r8], -r1, lsl #12
    4694:			; <UNDEFINED> instruction: 0xf90ef7fe
    4698:	ldrbtmi	r4, [r9], #-2555	; 0xfffff605
    469c:			; <UNDEFINED> instruction: 0xf7fc4604
    46a0:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    46a4:	cmnhi	lr, r0	; <UNPREDICTABLE>
    46a8:			; <UNDEFINED> instruction: 0x462049f8
    46ac:			; <UNDEFINED> instruction: 0xf7fc4479
    46b0:	strdcs	lr, [r2, -r4]
    46b4:			; <UNDEFINED> instruction: 0xf0402800
    46b8:	stflsd	f0, [r1, #-784]	; 0xfffffcf0
    46bc:			; <UNDEFINED> instruction: 0xf8df2705
    46c0:			; <UNDEFINED> instruction: 0xf8df83d0
    46c4:			; <UNDEFINED> instruction: 0x462893d0
    46c8:			; <UNDEFINED> instruction: 0xf7fe44f8
    46cc:			; <UNDEFINED> instruction: 0x4620f9dd
    46d0:	bl	c26c8 <__assert_fail@plt+0xc1788>
    46d4:	andcs	r4, r5, #240, 18	; 0x3c0000
    46d8:	ldrbtmi	r2, [r9], #-0
    46dc:			; <UNDEFINED> instruction: 0xf7fc44f9
    46e0:	ssatmi	lr, #12, r6, lsl #22
    46e4:	stmdage	r2!, {r0, r9, sl, lr}
    46e8:			; <UNDEFINED> instruction: 0xf8e4f7fe
    46ec:	msreq	CPSR_, r5, lsl #2
    46f0:	bne	fe43ff18 <__assert_fail@plt+0xfe43efd8>
    46f4:	strmi	r4, [r4], -r2, lsl #12
    46f8:			; <UNDEFINED> instruction: 0xf7fe1d28
    46fc:	strtmi	pc, [r0], -r3, asr #29
    4700:	b	ffac26f8 <__assert_fail@plt+0xffac17b8>
    4704:			; <UNDEFINED> instruction: 0x4641463a
    4708:			; <UNDEFINED> instruction: 0xf7fc2000
    470c:	strmi	lr, [r1], -r0, lsl #22
    4710:			; <UNDEFINED> instruction: 0xf7fea822
    4714:	stmdavc	r3, {r0, r1, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    4718:	blcs	15f30 <__assert_fail@plt+0x14ff0>
    471c:			; <UNDEFINED> instruction: 0xf8dbd05a
    4720:	ldmdblt	r5, {r4, ip, lr}
    4724:	stmdavs	sp!, {r0, r3, r5, sp, lr, pc}
    4728:	stmdavs	r8!, {r0, r2, r3, r4, r5, r8, r9, ip, sp, pc}^
    472c:			; <UNDEFINED> instruction: 0xf7fc4621
    4730:	stmdacs	r0, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    4734:			; <UNDEFINED> instruction: 0x4606d1f7
    4738:			; <UNDEFINED> instruction: 0xf7fc4620
    473c:	ldmibmi	r7, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}^
    4740:	ldrtmi	sl, [r0], -r2, lsr #24
    4744:	andcs	r4, r5, #2030043136	; 0x79000000
    4748:			; <UNDEFINED> instruction: 0xf7fc6926
    474c:	stmdavs	sl!, {r5, r6, r7, r9, fp, sp, lr, pc}^
    4750:	strtmi	r4, [r0], -r1, lsl #12
    4754:	ldclmi	7, cr4, [r2], {176}	; 0xb0
    4758:			; <UNDEFINED> instruction: 0xe76a447c
    475c:	bl	1b42754 <__assert_fail@plt+0x1b41814>
    4760:	blcs	9e774 <__assert_fail@plt+0x9d834>
    4764:	svcge	0x0049f43f
    4768:	strtmi	r4, [r0], -lr, asr #19
    476c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4770:	b	ff342768 <__assert_fail@plt+0xff341828>
    4774:			; <UNDEFINED> instruction: 0xf7fd6869
    4778:			; <UNDEFINED> instruction: 0x463afeff
    477c:	andcs	r4, r0, r9, asr #12
    4780:	beq	fe240bbc <__assert_fail@plt+0xfe23fc7c>
    4784:	b	ff0c277c <__assert_fail@plt+0xff0c183c>
    4788:	ldrbmi	r4, [r0], -r1, lsl #12
    478c:			; <UNDEFINED> instruction: 0xf892f7fe
    4790:	ldrdne	pc, [r4], -fp
    4794:			; <UNDEFINED> instruction: 0xf7fc4606
    4798:	stmdacs	r0, {r7, r9, fp, sp, lr, pc}
    479c:	tsthi	r7, r0	; <UNPREDICTABLE>
    47a0:			; <UNDEFINED> instruction: 0x5010f8db
    47a4:	stmiavs	r9!, {r0, r2, r3, r6, r8, ip, sp, pc}
    47a8:			; <UNDEFINED> instruction: 0xf7fc4630
    47ac:	stmdacs	r0, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
    47b0:	rscshi	pc, sl, r0
    47b4:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    47b8:			; <UNDEFINED> instruction: 0x4632d1f5
    47bc:			; <UNDEFINED> instruction: 0xf10b4621
    47c0:			; <UNDEFINED> instruction: 0xf7fe0010
    47c4:			; <UNDEFINED> instruction: 0x4630fe75
    47c8:	b	fe1c27c0 <__assert_fail@plt+0xfe1c1880>
    47cc:			; <UNDEFINED> instruction: 0xf7fc4620
    47d0:	ldr	lr, [r7, r4, lsl #21]
    47d4:	sbcsge	pc, r0, #14614528	; 0xdf0000
    47d8:	b	1fc27d0 <__assert_fail@plt+0x1fc1890>
    47dc:	sbcls	pc, ip, #14614528	; 0xdf0000
    47e0:	svcmi	0x00b344fa
    47e4:	mcr	4, 0, r4, cr8, cr9, {7}
    47e8:			; <UNDEFINED> instruction: 0xf8ddaa10
    47ec:	ldrbtmi	sl, [pc], #-4	; 47f4 <__assert_fail@plt+0x38b4>
    47f0:	strbmi	r2, [r9], -r5, lsl #4
    47f4:	stcge	0, cr2, [r2, #-0]
    47f8:	b	fe2427f0 <__assert_fail@plt+0xfe2418b0>
    47fc:	strtmi	r4, [r8], -r1, lsl #12
    4800:			; <UNDEFINED> instruction: 0xf858f7fe
    4804:	strmi	r7, [r4], -r6, lsl #16
    4808:			; <UNDEFINED> instruction: 0xf0002e00
    480c:			; <UNDEFINED> instruction: 0xf8da80af
    4810:	ldmdblt	r5, {r2, r4, ip, lr}
    4814:	stmdavs	sp!, {r1, r4, sp, lr, pc}
    4818:	stmdavs	r8!, {r0, r2, r7, r8, ip, sp, pc}^
    481c:			; <UNDEFINED> instruction: 0xf7fc4621
    4820:	stmdacs	r0, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    4824:	stmibmi	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4828:	cdpls	2, 2, cr2, cr6, cr5, {0}
    482c:	ldrbtmi	sl, [r9], #-3362	; 0xfffff2de
    4830:	b	1b42828 <__assert_fail@plt+0x1b418e8>
    4834:	strmi	r4, [r1], -r2, lsr #12
    4838:	ldrmi	r4, [r0, r8, lsr #12]!
    483c:			; <UNDEFINED> instruction: 0xf7fe4620
    4840:	strmi	pc, [r6], -r9, ror #20
    4844:	blls	9315ec <__assert_fail@plt+0x9306ac>
    4848:			; <UNDEFINED> instruction: 0xf100079b
    484c:	ldmibmi	sl, {r0, r1, r2, r3, r4, r7, pc}
    4850:	andcs	r2, r0, r5, lsl #4
    4854:			; <UNDEFINED> instruction: 0xf7fc4479
    4858:			; <UNDEFINED> instruction: 0x4601ea5a
    485c:			; <UNDEFINED> instruction: 0xf7fea822
    4860:			; <UNDEFINED> instruction: 0xf7fcf829
    4864:			; <UNDEFINED> instruction: 0xf8daea3a
    4868:	orrslt	r5, sp, r0, lsl r0
    486c:	subhi	pc, ip, #14614528	; 0xdf0000
    4870:	bleq	1809b4 <__assert_fail@plt+0x17fa74>
    4874:	ldrbtmi	r2, [r8], #1536	; 0x600
    4878:			; <UNDEFINED> instruction: 0x4641465a
    487c:			; <UNDEFINED> instruction: 0xf7fc4630
    4880:	strmi	lr, [r1], -r6, asr #20
    4884:			; <UNDEFINED> instruction: 0xf7fea822
    4888:			; <UNDEFINED> instruction: 0xf7fcf815
    488c:	stmdavs	sp!, {r1, r2, r5, r9, fp, sp, lr, pc}
    4890:	mvnsle	r2, r0, lsl #26
    4894:			; <UNDEFINED> instruction: 0xf88d2201
    4898:			; <UNDEFINED> instruction: 0x46202094
    489c:	b	742894 <__assert_fail@plt+0x741954>
    48a0:	andcs	lr, r5, #43515904	; 0x2980000
    48a4:	bne	44010c <__assert_fail@plt+0x43f1cc>
    48a8:	b	c428a0 <__assert_fail@plt+0xc41960>
    48ac:	bleq	fe240ce8 <__assert_fail@plt+0xfe23fda8>
    48b0:	ldrbmi	r4, [r8], -r1, lsl #12
    48b4:			; <UNDEFINED> instruction: 0xfffef7fd
    48b8:			; <UNDEFINED> instruction: 0xf7fc4605
    48bc:	blge	1ff3bc <__assert_fail@plt+0x1fe47c>
    48c0:	movwls	r2, #12810	; 0x320a
    48c4:	pkhbtmi	r4, r0, r9, lsl #12
    48c8:			; <UNDEFINED> instruction: 0xf8c84628
    48cc:			; <UNDEFINED> instruction: 0xf7fc6000
    48d0:	blls	ff098 <__assert_fail@plt+0xfe158>
    48d4:	adcsmi	r6, r5, #1966080	; 0x1e0000
    48d8:	addhi	pc, lr, r0
    48dc:	mcrcs	8, 0, r7, cr0, cr6, {1}
    48e0:	addhi	pc, r9, r0, asr #32
    48e4:	ldrdcs	pc, [r0], -r8
    48e8:			; <UNDEFINED> instruction: 0xf0002a22
    48ec:	mulls	r4, r4, r0
    48f0:			; <UNDEFINED> instruction: 0xf7fc4628
    48f4:			; <UNDEFINED> instruction: 0x2010e9f2
    48f8:			; <UNDEFINED> instruction: 0xff72f7fd
    48fc:	strtmi	r4, [r0], -r0, lsl #13
    4900:	andvs	pc, r0, r8, asr #17
    4904:			; <UNDEFINED> instruction: 0xff7cf7fd
    4908:			; <UNDEFINED> instruction: 0xf8da9b04
    490c:	stmib	r8, {r4, ip, lr}^
    4910:			; <UNDEFINED> instruction: 0xf8c83602
    4914:	movwlt	r0, #53252	; 0xd004
    4918:	andsge	pc, r4, sp, asr #17
    491c:	bleq	180a60 <__assert_fail@plt+0x17fb20>
    4920:	strtmi	r4, [r8], r2, asr #13
    4924:			; <UNDEFINED> instruction: 0x4639465a
    4928:			; <UNDEFINED> instruction: 0xf7fc4630
    492c:			; <UNDEFINED> instruction: 0x4601e9f0
    4930:			; <UNDEFINED> instruction: 0xf7fda822
    4934:			; <UNDEFINED> instruction: 0xf8d8ffbf
    4938:	strmi	r1, [r2], -r4
    493c:			; <UNDEFINED> instruction: 0xf10a4605
    4940:			; <UNDEFINED> instruction: 0xf7fe000c
    4944:			; <UNDEFINED> instruction: 0x4628fdf9
    4948:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    494c:	ldrdhi	pc, [r0], -r8
    4950:	svceq	0x0000f1b8
    4954:	ldrbmi	sp, [r0], r6, ror #3
    4958:			; <UNDEFINED> instruction: 0xa014f8dd
    495c:	bne	fe4401c4 <__assert_fail@plt+0xfe43f284>
    4960:	andseq	pc, r4, sl, lsl #2
    4964:			; <UNDEFINED> instruction: 0xf7fe4642
    4968:			; <UNDEFINED> instruction: 0xe796fa55
    496c:	ldmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4970:			; <UNDEFINED> instruction: 0xf7fc6828
    4974:	stmdacs	r0, {r2, r3, r7, r9, fp, sp, lr, pc}
    4978:	stmdavs	r8!, {r0, r2, r3, r5, r6, r8, ip, lr, pc}^
    497c:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4980:	bls	63634 <__assert_fail@plt+0x626f4>
    4984:			; <UNDEFINED> instruction: 0xf8822001
    4988:	ldrt	r3, [r7], -r0, lsr #32
    498c:	andcs	r4, r5, #76, 18	; 0x130000
    4990:	ldrbtmi	r2, [r9], #-0
    4994:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4998:	ldrdcs	pc, [r0], -sl
    499c:			; <UNDEFINED> instruction: 0xf7fd4621
    49a0:			; <UNDEFINED> instruction: 0xe754fd55
    49a4:	str	r2, [r8], r1, lsl #2
    49a8:	ldrtmi	r4, [r0], -r2, lsl #13
    49ac:	ldmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49b0:			; <UNDEFINED> instruction: 0xf7fc4620
    49b4:	stmdbmi	r3, {r1, r4, r7, r8, fp, sp, lr, pc}^
    49b8:	ldrbmi	r2, [r0], -r5, lsl #4
    49bc:	mcrls	4, 1, r4, cr6, cr9, {3}
    49c0:	stmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49c4:	stmiavs	sl!, {r1, r5, sl, fp, sp, pc}
    49c8:	strtmi	r4, [r0], -r1, lsl #12
    49cc:			; <UNDEFINED> instruction: 0x460547b0
    49d0:			; <UNDEFINED> instruction: 0xf7fc4630
    49d4:	strtmi	lr, [r0], -r2, lsl #19
    49d8:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49dc:	andcs	r4, r5, #950272	; 0xe8000
    49e0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    49e4:			; <UNDEFINED> instruction: 0x4010f8da
    49e8:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49ec:	ldmdavs	sl, {r0, r8, r9, fp, ip, pc}^
    49f0:	ldrbmi	r4, [r0], -r1, lsl #12
    49f4:	strtmi	r4, [lr], -r0, lsr #15
    49f8:	andcs	r4, r5, #52, 18	; 0xd0000
    49fc:	svcls	0x00262000
    4a00:	cfstrsge	mvf4, [r2, #-484]!	; 0xfffffe1c
    4a04:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a08:			; <UNDEFINED> instruction: 0x46224633
    4a0c:	strtmi	r4, [r8], -r1, lsl #12
    4a10:			; <UNDEFINED> instruction: 0xf7fc47b8
    4a14:	stmdbmi	lr!, {r3, r7, r8, fp, sp, lr, pc}
    4a18:	ldrtmi	r2, [r0], -r5, lsl #4
    4a1c:			; <UNDEFINED> instruction: 0x6010f8db
    4a20:			; <UNDEFINED> instruction: 0xf7fc4479
    4a24:			; <UNDEFINED> instruction: 0x462be974
    4a28:	strmi	r4, [r1], -r2, lsr #12
    4a2c:	sbfxmi	r4, r8, #12, #17
    4a30:	andcs	r4, r5, #40, 18	; 0xa0000
    4a34:	ldrbtmi	r2, [r9], #-0
    4a38:	stmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a3c:			; <UNDEFINED> instruction: 0xf7fd6869
    4a40:	stmdbmi	r5!, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    4a44:	andcs	r2, r0, r5, lsl #4
    4a48:	ldrbtmi	r6, [r9], #-2348	; 0xfffff6d4
    4a4c:	ldmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a50:	strtmi	r4, [r8], -r1, lsl #12
    4a54:	stmdbmi	r1!, {r5, r7, r8, r9, sl, lr}
    4a58:	andcs	r4, r5, #48, 12	; 0x3000000
    4a5c:			; <UNDEFINED> instruction: 0xf7fc4479
    4a60:	stmdavs	r9!, {r1, r2, r4, r6, r8, fp, sp, lr, pc}^
    4a64:	stc2	7, cr15, [r8, #1012]	; 0x3f4
    4a68:	andeq	r2, r1, r2, lsl r9
    4a6c:	andeq	r0, r0, r4, lsl #2
    4a70:	ldrdeq	r2, [r1], -r4
    4a74:			; <UNDEFINED> instruction: 0xffffe645
    4a78:	andeq	r2, r1, lr, lsr sl
    4a7c:	ldrdeq	r0, [r0], -ip
    4a80:			; <UNDEFINED> instruction: 0x000008b0
    4a84:	andeq	r1, r0, sl, ror #7
    4a88:	andeq	r2, r0, sl, ror #4
    4a8c:	andeq	r0, r0, r0, ror r9
    4a90:	andeq	r1, r0, r0, asr #7
    4a94:			; <UNDEFINED> instruction: 0x000014bc
    4a98:	andeq	r1, r0, r2, lsr #7
    4a9c:	andeq	r1, r0, r0, ror #8
    4aa0:			; <UNDEFINED> instruction: 0xffffe14d
    4aa4:	andeq	r1, r0, r2, ror #5
    4aa8:	strdeq	r1, [r0], -r8
    4aac:	andeq	r1, r0, r8, ror #5
    4ab0:	andeq	r1, r0, r2, asr r3
    4ab4:	andeq	r1, r0, r6, asr r3
    4ab8:	andeq	r1, r0, r4, lsl #5
    4abc:	andeq	r1, r0, sl, asr #5
    4ac0:	andeq	r1, r0, r2, asr r1
    4ac4:	strdeq	r1, [r0], -r8
    4ac8:	strheq	r1, [r0], -r2
    4acc:	andeq	r1, r0, ip, asr #2
    4ad0:	andeq	r1, r0, r0, asr #2
    4ad4:	ldrdeq	r0, [r0], -r2
    4ad8:	andeq	r1, r0, r2, lsr #32
    4adc:	andeq	r0, r0, ip, asr #25
    4ae0:	blmi	8d7370 <__assert_fail@plt+0x8d6430>
    4ae4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4ae8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4aec:	strbtmi	r4, [r8], -r6, lsl #12
    4af0:	movwls	r6, #6171	; 0x181b
    4af4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4af8:	mrc2	7, 1, pc, cr0, cr14, {7}
    4afc:	stcle	14, cr1, [r2, #-28]!	; 0xffffffe4
    4b00:	and	r2, r9, r0, lsl #10
    4b04:	stmdavs	r1!, {r0, r1, r4, r5, r6, fp, sp, lr}
    4b08:			; <UNDEFINED> instruction: 0x4622b35b
    4b0c:			; <UNDEFINED> instruction: 0xf7fe4630
    4b10:	strcc	pc, [r1, #-2479]	; 0xfffff651
    4b14:	andsle	r4, r6, pc, lsr #5
    4b18:			; <UNDEFINED> instruction: 0xf8539b00
    4b1c:	andscc	r0, r3, r5, lsr #32
    4b20:	mcr2	7, 4, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4b24:	strmi	r2, [r4], -r1, lsl #2
    4b28:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    4b2c:	mvnle	r2, r0, lsl #16
    4b30:	blcc	5f2c4 <__assert_fail@plt+0x5e384>
    4b34:	blcs	1d2c8 <__assert_fail@plt+0x1c388>
    4b38:	strcc	sp, [r1, #-491]	; 0xfffffe15
    4b3c:			; <UNDEFINED> instruction: 0xf7ff4620
    4b40:	adcmi	pc, pc, #3325952	; 0x32c000
    4b44:	stmdals	r0, {r3, r5, r6, r7, r8, ip, lr, pc}
    4b48:			; <UNDEFINED> instruction: 0xf7fd4639
    4b4c:	bmi	2843d0 <__assert_fail@plt+0x283490>
    4b50:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4b54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b58:	subsmi	r9, sl, r1, lsl #22
    4b5c:	andlt	sp, r3, r4, lsl #2
    4b60:	stmib	r6, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    4b64:	ldrb	r1, [r4, r1, lsl #8]
    4b68:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b6c:	strdeq	r2, [r1], -r4
    4b70:	andeq	r0, r0, r4, lsl #2
    4b74:	andeq	r2, r1, r6, lsl #7
    4b78:	svcmi	0x00f0e92d
    4b7c:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    4b80:	andcs	r8, ip, r2, lsl #22
    4b84:	blmi	fe897610 <__assert_fail@plt+0xfe8966d0>
    4b88:			; <UNDEFINED> instruction: 0xf8df447a
    4b8c:	vsubl.s32	<illegal reg q5.5>, d29, d8
    4b90:			; <UNDEFINED> instruction: 0xf8df4d14
    4b94:	ldrbtmi	sl, [fp], #644	; 0x284
    4b98:	tstls	r1, r3, lsl #28
    4b9c:	ldmpl	r3, {r1, r3, r4, r5, r6, r7, sl, lr}^
    4ba0:			; <UNDEFINED> instruction: 0xf8cd681b
    4ba4:			; <UNDEFINED> instruction: 0xf04f340c
    4ba8:			; <UNDEFINED> instruction: 0xf7fd0300
    4bac:	ldmibmi	fp, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    4bb0:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    4bb4:	bne	4403dc <__assert_fail@plt+0x43f49c>
    4bb8:	movwcc	lr, #2496	; 0x9c0
    4bbc:	beq	fe4403e4 <__assert_fail@plt+0xfe43f4a4>
    4bc0:			; <UNDEFINED> instruction: 0xf7ff6083
    4bc4:			; <UNDEFINED> instruction: 0xf7fcff8d
    4bc8:			; <UNDEFINED> instruction: 0x4607e938
    4bcc:	strbmi	r2, [r2], -r0, lsl #10
    4bd0:	orrvs	pc, r0, pc, asr #8
    4bd4:	eorsvs	r4, sp, r0, lsr r6
    4bd8:	stm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bdc:			; <UNDEFINED> instruction: 0xf0002800
    4be0:	ldrtmi	r8, [r0], -r3, lsr #1
    4be4:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4be8:			; <UNDEFINED> instruction: 0xf0002800
    4bec:	mcrne	0, 2, r8, cr4, cr12, {7}
    4bf0:	blcs	29c0c4 <__assert_fail@plt+0x29b184>
    4bf4:	rscshi	pc, r7, r0, asr #32
    4bf8:	cfstr32cs	mvfx5, [r0], {53}	; 0x35
    4bfc:	addhi	pc, r3, r0
    4c00:	ldm	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c04:	movweq	pc, #45325	; 0xb10d	; <UNPREDICTABLE>
    4c08:	strtmi	r6, [r8], -r2, lsl #16
    4c0c:	addmi	lr, r4, #1
    4c10:			; <UNDEFINED> instruction: 0xf813d079
    4c14:	strmi	r1, [r5], -r1, lsl #30
    4c18:			; <UNDEFINED> instruction: 0xf8323001
    4c1c:	bfieq	r1, r1, #0, #10
    4c20:	addmi	sp, r4, #1027604480	; 0x3d400000
    4c24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c28:	vqrshl.s8	<illegal reg q10.5>, <illegal reg q9.5>, q0
    4c2c:	ldmdane	r5!, {r0, r1, r4, r7, pc}
    4c30:	andcc	lr, r1, r3
    4c34:			; <UNDEFINED> instruction: 0xf0004284
    4c38:			; <UNDEFINED> instruction: 0xf815808d
    4c3c:			; <UNDEFINED> instruction: 0xf8323b01
    4c40:			; <UNDEFINED> instruction: 0xf0011013
    4c44:	strbeq	r0, [r9, r1, lsl #6]
    4c48:	addmi	sp, r4, #-218103808	; 0xf3000000
    4c4c:	addhi	pc, r2, r0, asr #4
    4c50:			; <UNDEFINED> instruction: 0x46051831
    4c54:	strcc	fp, [r1, #-2387]	; 0xfffff6ad
    4c58:	rsbsle	r4, fp, ip, lsr #5
    4c5c:	svccc	0x0001f811
    4c60:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    4c64:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    4c68:	rscsle	r2, r4, r0, lsl #22
    4c6c:	ldmdble	r1!, {r2, r3, r5, r7, r9, lr}^
    4c70:	tstcs	r0, fp, ror #24
    4c74:	ldrbpl	r4, [r1, #-668]!	; 0xfffffd64
    4c78:	ldrtmi	sp, [r5], #-2431	; 0xfffff681
    4c7c:	movwcc	lr, #4098	; 0x1002
    4c80:			; <UNDEFINED> instruction: 0xd07a429c
    4c84:	svcne	0x0001f815
    4c88:	andsne	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    4c8c:	ldrbtle	r0, [r6], #1993	; 0x7c9
    4c90:	ldmdble	r2!, {r2, r3, r4, r7, r9, lr}^
    4c94:	bmi	188b06c <__assert_fail@plt+0x188a12c>
    4c98:	bl	197a28 <__assert_fail@plt+0x196ae8>
    4c9c:	stmdbmi	r2!, {r8, fp}^
    4ca0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    4ca4:	ldrbtmi	r2, [r9], #-1
    4ca8:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4cac:			; <UNDEFINED> instruction: 0x4623485f
    4cb0:	ldrbtmi	r4, [r8], #-1610	; 0xfffff9b6
    4cb4:			; <UNDEFINED> instruction: 0xf7fd4631
    4cb8:	mrc	12, 0, APSR_nzcv, cr8, cr11, {0}
    4cbc:			; <UNDEFINED> instruction: 0x46310a90
    4cc0:	blx	542cbe <__assert_fail@plt+0x541d7e>
    4cc4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4cc8:	addhi	pc, r4, r0
    4ccc:			; <UNDEFINED> instruction: 0x46484958
    4cd0:			; <UNDEFINED> instruction: 0xf7fb4479
    4cd4:	stmdacs	r0, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4cd8:	strtmi	sp, [r8], -r2, ror #2
    4cdc:	stc2l	7, cr15, [r6, #1016]	; 0x3f8
    4ce0:	stccs	6, cr4, [r0], {4}
    4ce4:	svcge	0x0072f43f
    4ce8:	mlacc	r1, r5, r8, pc	; <UNPREDICTABLE>
    4cec:	rsble	r2, r2, r0, lsl #22
    4cf0:	strtmi	r6, [r8], -r9, lsr #17
    4cf4:			; <UNDEFINED> instruction: 0xf7fe9100
    4cf8:	stmdbls	r0, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    4cfc:	strtmi	r4, [r8], -r2, lsr #12
    4d00:	blx	13c2d04 <__assert_fail@plt+0x13c1dc4>
    4d04:	cdp	7, 1, cr14, cr8, cr2, {3}
    4d08:			; <UNDEFINED> instruction: 0x465b1a10
    4d0c:	andcs	r4, r1, r2, asr r6
    4d10:	stmia	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d14:	andcs	r4, r5, #1163264	; 0x11c000
    4d18:	ldrbtmi	r2, [r9], #-0
    4d1c:	svc	0x00f6f7fb
    4d20:			; <UNDEFINED> instruction: 0xf7fd4631
    4d24:			; <UNDEFINED> instruction: 0xe751fc73
    4d28:	blcs	1ee1c <__assert_fail@plt+0x1dedc>
    4d2c:	mnfez	f5, f6
    4d30:			; <UNDEFINED> instruction: 0xf7ff0a90
    4d34:	bmi	10430b0 <__assert_fail@plt+0x1042170>
    4d38:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    4d3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d40:	strcc	pc, [ip], #-2269	; 0xfffff723
    4d44:	cmple	r7, sl, asr r0
    4d48:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    4d4c:	blhi	c0048 <__assert_fail@plt+0xbf108>
    4d50:	svchi	0x00f0e8bd
    4d54:	andcs	r4, r1, r9, lsr fp
    4d58:	ldmdbmi	sl!, {r0, r3, r4, r5, r9, fp, lr}
    4d5c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4d60:			; <UNDEFINED> instruction: 0xf7fc4479
    4d64:	ldmdbmi	r8!, {r1, r7, fp, sp, lr, pc}
    4d68:	andcs	r2, r0, r5, lsl #4
    4d6c:			; <UNDEFINED> instruction: 0xf7fb4479
    4d70:	ldrtmi	lr, [r1], -lr, asr #31
    4d74:	mcrr2	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    4d78:	blmi	d3ea20 <__assert_fail@plt+0xd3dae0>
    4d7c:	bmi	d0cd88 <__assert_fail@plt+0xd0be48>
    4d80:	ldrbtmi	r4, [fp], #-2356	; 0xfffff6cc
    4d84:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4d88:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d8c:	andcs	r4, r5, #819200	; 0xc8000
    4d90:	ldrbtmi	r2, [r9], #-0
    4d94:	svc	0x00baf7fb
    4d98:			; <UNDEFINED> instruction: 0xf7fd4631
    4d9c:			; <UNDEFINED> instruction: 0xe715fc37
    4da0:	strtmi	r4, [r8], -r1, lsr #12
    4da4:	blx	fed42da0 <__assert_fail@plt+0xfed41e60>
    4da8:			; <UNDEFINED> instruction: 0x4621b150
    4dac:			; <UNDEFINED> instruction: 0xf7fe4628
    4db0:	strmi	pc, [r4], -r5, asr #26
    4db4:			; <UNDEFINED> instruction: 0x4628e795
    4db8:			; <UNDEFINED> instruction: 0xf86cf7fe
    4dbc:	ldr	r4, [r8, r1, lsl #12]
    4dc0:	andcs	r4, r5, #622592	; 0x98000
    4dc4:			; <UNDEFINED> instruction: 0xf7fb4479
    4dc8:	strtmi	lr, [r2], -r2, lsr #31
    4dcc:			; <UNDEFINED> instruction: 0xf7fd4631
    4dd0:	usat	pc, #27, sp, lsl #24	; <UNPREDICTABLE>
    4dd4:	andcs	r4, r5, #557056	; 0x88000
    4dd8:			; <UNDEFINED> instruction: 0xf7fb4479
    4ddc:	shadd8mi	lr, r1, r8
    4de0:	ldc2	7, cr15, [r4], {253}	; 0xfd
    4de4:	ldmdbmi	pc, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4de8:	andcs	r2, r0, r5, lsl #4
    4dec:			; <UNDEFINED> instruction: 0xf7fb4479
    4df0:	stmdbls	r1, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    4df4:	blx	ffb42df0 <__assert_fail@plt+0xffb41eb0>
    4df8:	svc	0x0094f7fb
    4dfc:	andcs	r4, r5, #425984	; 0x68000
    4e00:			; <UNDEFINED> instruction: 0xf7fb4479
    4e04:	stmdbls	r1, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    4e08:	blx	fedc2e06 <__assert_fail@plt+0xfedc1ec6>
    4e0c:	andeq	r2, r1, r0, asr r3
    4e10:	andeq	r0, r0, r4, lsl #2
    4e14:	andeq	r1, r0, r6, ror r0
    4e18:	andeq	r0, r0, ip, lsl r3
    4e1c:	andeq	r1, r0, lr, rrx
    4e20:	andeq	r0, r0, r8, lsl r2
    4e24:	andeq	r0, r0, sl, ror #30
    4e28:	andeq	r0, r0, sl, ror pc
    4e2c:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    4e30:	andeq	r1, r0, r4, lsr ip
    4e34:	andeq	r0, r0, r2, lsl pc
    4e38:	muleq	r1, lr, r1
    4e3c:			; <UNDEFINED> instruction: 0x00000eb0
    4e40:	andeq	r0, r0, sl, asr r1
    4e44:	andeq	r0, r0, r0, asr #29
    4e48:	andeq	r0, r0, r0, asr #29
    4e4c:	andeq	r0, r0, sl, lsl #29
    4e50:	andeq	r0, r0, r4, lsr r1
    4e54:	muleq	r0, sl, lr
    4e58:	muleq	r0, sl, lr
    4e5c:	muleq	r0, ip, lr
    4e60:	andeq	r0, r0, r8, asr #29
    4e64:	andeq	r0, r0, r8, ror #27
    4e68:			; <UNDEFINED> instruction: 0x00000dbc
    4e6c:	mvnsmi	lr, #737280	; 0xb4000
    4e70:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4e74:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    4e78:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4e7c:	mrc	7, 7, APSR_nzcv, cr4, cr11, {7}
    4e80:	blne	1d9607c <__assert_fail@plt+0x1d9513c>
    4e84:	strhle	r1, [sl], -r6
    4e88:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4e8c:	svccc	0x0004f855
    4e90:	strbmi	r3, [sl], -r1, lsl #8
    4e94:	ldrtmi	r4, [r8], -r1, asr #12
    4e98:	adcmi	r4, r6, #152, 14	; 0x2600000
    4e9c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4ea0:	svclt	0x000083f8
    4ea4:	andeq	r1, r1, sl, asr pc
    4ea8:	andeq	r1, r1, r0, asr pc
    4eac:	svclt	0x00004770

Disassembly of section .fini:

00004eb0 <.fini>:
    4eb0:	push	{r3, lr}
    4eb4:	pop	{r3, pc}
