// Seed: 1628706472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1 == (id_3 ? id_10 : id_1 - 1);
endmodule
module module_1 (
    input supply1 id_0
    , id_25,
    output uwire id_1,
    output tri0 id_2,
    output wire id_3,
    input tri1 id_4,
    input wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input supply0 id_13,
    inout uwire id_14,
    output tri id_15,
    input uwire id_16,
    output wor id_17,
    output tri0 id_18,
    input tri1 id_19,
    input wand id_20,
    output tri0 id_21,
    input tri0 id_22,
    output tri0 id_23
);
  wire id_26;
  wire id_27;
  id_28(
      .id_0(),
      .id_1(1'b0),
      .id_2(id_5),
      .id_3(id_18),
      .id_4(1),
      .id_5(1),
      .id_6(id_21),
      .id_7(id_15),
      .id_8(id_27)
  );
  assign id_3 = id_13;
  wire id_29;
  module_0(
      id_26, id_26, id_27, id_25, id_27, id_29, id_26, id_25, id_26, id_29
  );
endmodule
