<html><head><title>Icestorm: STNP (signed offset, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STNP (signed offset, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stnp d0, d1, [x6, #0x10]
  nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 7 nops): 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>9006</td><td>4198</td><td>2029</td><td>1</td><td>1014</td><td>1014</td><td>1014</td><td>1000</td><td>8736</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2385</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>8748</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2313</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>8749</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2305</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>8749</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2305</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>8749</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2371</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>8748</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2305</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>8749</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2318</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>8749</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2307</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>8749</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2305</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>8749</td><td>4000</td><td>2000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  stnp d0, d1, [x6, #0x10]
  stnp d0, d1, [x6, #0x10]
  stnp d0, d1, [x6, #0x10]
  stnp d0, d1, [x6, #0x10]
  stnp d0, d1, [x6, #0x10]
  stnp d0, d1, [x6, #0x10]
  stnp d0, d1, [x6, #0x10]
  stnp d0, d1, [x6, #0x10]</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0376</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160206</td><td>80335</td><td>160155</td><td>101</td><td>80036</td><td>80018</td><td>100</td><td>80038</td><td>80001</td><td>300</td><td>1413346</td><td>320026</td><td>160107</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>83009</td><td>160105</td><td>101</td><td>80004</td><td>80000</td><td>100</td><td>80006</td><td>80001</td><td>300</td><td>1413346</td><td>320026</td><td>160107</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>83005</td><td>160105</td><td>101</td><td>80004</td><td>80000</td><td>100</td><td>80006</td><td>80001</td><td>300</td><td>1413346</td><td>320026</td><td>160107</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>83005</td><td>160105</td><td>101</td><td>80004</td><td>80000</td><td>100</td><td>80006</td><td>80001</td><td>300</td><td>1413346</td><td>320026</td><td>160107</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>83005</td><td>160105</td><td>101</td><td>80004</td><td>80000</td><td>100</td><td>80006</td><td>80031</td><td>300</td><td>1413543</td><td>320146</td><td>160167</td><td>200</td><td>80036</td><td>80036</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>83005</td><td>160105</td><td>101</td><td>80004</td><td>80000</td><td>100</td><td>80006</td><td>80001</td><td>300</td><td>1413346</td><td>320026</td><td>160107</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>83005</td><td>160105</td><td>101</td><td>80004</td><td>80000</td><td>100</td><td>80006</td><td>80001</td><td>300</td><td>1413346</td><td>320026</td><td>160107</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>83005</td><td>160105</td><td>101</td><td>80004</td><td>80000</td><td>100</td><td>80006</td><td>80001</td><td>300</td><td>1413346</td><td>320026</td><td>160107</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>83005</td><td>160105</td><td>101</td><td>80004</td><td>80000</td><td>100</td><td>80006</td><td>80001</td><td>300</td><td>1413346</td><td>320026</td><td>160107</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>83005</td><td>160105</td><td>101</td><td>80004</td><td>80000</td><td>100</td><td>80006</td><td>80001</td><td>300</td><td>1413346</td><td>320026</td><td>160107</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0378</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160026</td><td>80510</td><td>160065</td><td>11</td><td>80036</td><td>80018</td><td>10</td><td>80038</td><td>80001</td><td>30</td><td>1413778</td><td>320026</td><td>160017</td><td>20</td><td>80006</td><td>80006</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>83029</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80030</td><td>30</td><td>1414116</td><td>320120</td><td>160070</td><td>20</td><td>80030</td><td>80030</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>83025</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>1413703</td><td>320000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>83025</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>1413703</td><td>320000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>83033</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80031</td><td>30</td><td>1413911</td><td>320146</td><td>160077</td><td>20</td><td>80036</td><td>80036</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>83025</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>1413703</td><td>320000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>83025</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>1413703</td><td>320000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>83025</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>1413703</td><td>320000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>83025</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>1413703</td><td>320000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>83025</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>1413703</td><td>320000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>