#!/bin/ksh

# Template script for running Cadence Incisive simulator (NCSIM) on Cadence Encounter Test generated test vectors.

#  Generated by Encounter(R) RTL Compiler v11.10-s016_1

export WORKDIR=../outputs/dft-psynth/atpg ET_SHOWLIC=yes
export ALLOWNONLINEARCOMPRESSION=no
export TVE_extension=no

ncverilog \
   +nospecify \
   +access+rwc \
   +ncstatus \
   +TESTFILE1=$WORKDIR/testresults/verilog/VER.FULLSCAN.capeta_soc_pads_atpg.data.scan.ex1.ts1 \
   +TESTFILE2=$WORKDIR/testresults/verilog/VER.FULLSCAN.capeta_soc_pads_atpg.data.logic.ex1.ts2 \
   +HEARTBEAT \
   +FAILSET \
   +nctimescale+1ns/1ps \
   +ncoverride_timescale \
   +ncseq_udp_delay+2ps \
   +libext+.v+.V+.z+.Z+.gz \
   +nclibdirname+$WORKDIR/Inca_libs_20_49_49 \
   -l $WORKDIR/ncverilog_FULLSCAN.log \
  -v /soft64/design-kits/tsmc/0.18um-cl018g/arm/sc9_base_rvt/2008q3v01/verilog/sage-x_tsmc_cl018g_rvt.v \
  -v /soft64/design-kits/tsmc/0.18um-cl018g/arm/iolib/tpz018nv_280a_r6p0-02eac0/digital/Front_End/verilog/tpz018nv_270a/tpz018nv.v \
  -v ../macros/SRAM4096x32_v2/verilog/SPR4Kx32Mux16M5.v \
  -v ../macros/CAPETA_ROM1024x32/verilog/ROM_1kx32M8_tm5.v \
$WORKDIR/capeta_soc_pads.et_netlist.v \
$WORKDIR/testresults/verilog/VER.FULLSCAN.capeta_soc_pads_atpg.mainsim.v

