# compile vhdl design source files
vhdl xil_defaultlib  "../../../multiple3.srcs/sources_1/new/multiple3.vhd"
vhdl xil_defaultlib  "../../../multiple3.srcs/sim_1/new/tb_multiple3.vhd"

# Do not sort compile order
nosort
