{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559306058635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559306058635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:34:18 2019 " "Processing started: Fri May 31 15:34:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559306058635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559306058635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fakequidditch -c fakequidditch " "Command: quartus_map --read_settings_files=on --write_settings_files=off fakequidditch -c fakequidditch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559306058635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559306059146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fakequidditch.v 1 1 " "Found 1 design units, including 1 entities, in source file fakequidditch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fakequidditch " "Found entity 1: fakequidditch" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306059203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306059203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306059208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306059208 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "game_controller.v(60) " "Verilog HDL syntax warning at game_controller.v(60): extra block comment delimiter characters /* within block comment" {  } { { "game_controller/game_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 60 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1559306059212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/game_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller/game_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller/game_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306059212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306059212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/ver_player_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller/ver_player_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ver_player_controller " "Found entity 1: ver_player_controller" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306059216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306059216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/hor_player_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller/hor_player_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hor_player_controller " "Found entity 1: hor_player_controller" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306059221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306059221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/bludger_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file game_controller/bludger_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306059225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller/ball_controller_furkan.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller/ball_controller_furkan.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball_controller_furkan " "Found entity 1: ball_controller_furkan" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306059230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306059230 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ver_player_controller ver_player_controller.v(23) " "Verilog HDL Parameter Declaration warning at ver_player_controller.v(23): Parameter Declaration in module \"ver_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059231 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ver_player_controller ver_player_controller.v(24) " "Verilog HDL Parameter Declaration warning at ver_player_controller.v(24): Parameter Declaration in module \"ver_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059231 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ver_player_controller ver_player_controller.v(25) " "Verilog HDL Parameter Declaration warning at ver_player_controller.v(25): Parameter Declaration in module \"ver_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059231 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_controller_furkan ball_controller_furkan.v(33) " "Verilog HDL Parameter Declaration warning at ball_controller_furkan.v(33): Parameter Declaration in module \"ball_controller_furkan\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059232 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ball_controller_furkan ball_controller_furkan.v(34) " "Verilog HDL Parameter Declaration warning at ball_controller_furkan.v(34): Parameter Declaration in module \"ball_controller_furkan\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059232 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "hor_player_controller hor_player_controller.v(21) " "Verilog HDL Parameter Declaration warning at hor_player_controller.v(21): Parameter Declaration in module \"hor_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "hor_player_controller hor_player_controller.v(22) " "Verilog HDL Parameter Declaration warning at hor_player_controller.v(22): Parameter Declaration in module \"hor_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "hor_player_controller hor_player_controller.v(23) " "Verilog HDL Parameter Declaration warning at hor_player_controller.v(23): Parameter Declaration in module \"hor_player_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(32) " "Verilog HDL Parameter Declaration warning at vga_controller.v(32): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059239 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(33) " "Verilog HDL Parameter Declaration warning at vga_controller.v(33): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059240 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(34) " "Verilog HDL Parameter Declaration warning at vga_controller.v(34): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059240 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(35) " "Verilog HDL Parameter Declaration warning at vga_controller.v(35): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059240 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(36) " "Verilog HDL Parameter Declaration warning at vga_controller.v(36): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059240 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(37) " "Verilog HDL Parameter Declaration warning at vga_controller.v(37): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059240 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(39) " "Verilog HDL Parameter Declaration warning at vga_controller.v(39): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059240 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(40) " "Verilog HDL Parameter Declaration warning at vga_controller.v(40): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059241 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(41) " "Verilog HDL Parameter Declaration warning at vga_controller.v(41): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059242 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(42) " "Verilog HDL Parameter Declaration warning at vga_controller.v(42): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059245 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(43) " "Verilog HDL Parameter Declaration warning at vga_controller.v(43): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059245 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(44) " "Verilog HDL Parameter Declaration warning at vga_controller.v(44): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059245 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(79) " "Verilog HDL Parameter Declaration warning at vga_controller.v(79): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059254 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(80) " "Verilog HDL Parameter Declaration warning at vga_controller.v(80): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059254 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(82) " "Verilog HDL Parameter Declaration warning at vga_controller.v(82): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059254 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(83) " "Verilog HDL Parameter Declaration warning at vga_controller.v(83): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(85) " "Verilog HDL Parameter Declaration warning at vga_controller.v(85): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(86) " "Verilog HDL Parameter Declaration warning at vga_controller.v(86): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(88) " "Verilog HDL Parameter Declaration warning at vga_controller.v(88): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(89) " "Verilog HDL Parameter Declaration warning at vga_controller.v(89): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(91) " "Verilog HDL Parameter Declaration warning at vga_controller.v(91): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(92) " "Verilog HDL Parameter Declaration warning at vga_controller.v(92): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(94) " "Verilog HDL Parameter Declaration warning at vga_controller.v(94): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 94 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(95) " "Verilog HDL Parameter Declaration warning at vga_controller.v(95): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 95 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(97) " "Verilog HDL Parameter Declaration warning at vga_controller.v(97): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_controller vga_controller.v(98) " "Verilog HDL Parameter Declaration warning at vga_controller.v(98): Parameter Declaration in module \"vga_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1559306059256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fakequidditch " "Elaborating entity \"fakequidditch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559306059329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:game_ctrl " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:game_ctrl\"" {  } { { "fakequidditch.v" "game_ctrl" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306059332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_controller.v(96) " "Verilog HDL assignment warning at game_controller.v(96): truncated value with size 32 to match size of target (8)" {  } { { "game_controller/game_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059334 "|fakequidditch|game_controller:game_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_controller.v(107) " "Verilog HDL assignment warning at game_controller.v(107): truncated value with size 32 to match size of target (7)" {  } { { "game_controller/game_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059335 "|fakequidditch|game_controller:game_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_controller.v(110) " "Verilog HDL assignment warning at game_controller.v(110): truncated value with size 32 to match size of target (7)" {  } { { "game_controller/game_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059335 "|fakequidditch|game_controller:game_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ver_player_controller game_controller:game_ctrl\|ver_player_controller:team1_ver_ctrl " "Elaborating entity \"ver_player_controller\" for hierarchy \"game_controller:game_ctrl\|ver_player_controller:team1_ver_ctrl\"" {  } { { "game_controller/game_controller.v" "team1_ver_ctrl" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306059336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ver_player_controller.v(33) " "Verilog HDL assignment warning at ver_player_controller.v(33): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059338 "|fakequidditch|game_controller:game_ctrl|ver_player_controller:team1_ver_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ver_player_controller.v(74) " "Verilog HDL assignment warning at ver_player_controller.v(74): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059338 "|fakequidditch|game_controller:game_ctrl|ver_player_controller:team1_ver_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ver_player_controller.v(77) " "Verilog HDL assignment warning at ver_player_controller.v(77): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059338 "|fakequidditch|game_controller:game_ctrl|ver_player_controller:team1_ver_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ver_player_controller game_controller:game_ctrl\|ver_player_controller:team2_ver_ctrl " "Elaborating entity \"ver_player_controller\" for hierarchy \"game_controller:game_ctrl\|ver_player_controller:team2_ver_ctrl\"" {  } { { "game_controller/game_controller.v" "team2_ver_ctrl" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306059339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ver_player_controller.v(33) " "Verilog HDL assignment warning at ver_player_controller.v(33): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059341 "|fakequidditch|game_controller:game_ctrl|ver_player_controller:team2_ver_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ver_player_controller.v(74) " "Verilog HDL assignment warning at ver_player_controller.v(74): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059341 "|fakequidditch|game_controller:game_ctrl|ver_player_controller:team2_ver_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ver_player_controller.v(77) " "Verilog HDL assignment warning at ver_player_controller.v(77): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/ver_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ver_player_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059341 "|fakequidditch|game_controller:game_ctrl|ver_player_controller:team2_ver_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_controller_furkan game_controller:game_ctrl\|ball_controller_furkan:ball_ctrl " "Elaborating entity \"ball_controller_furkan\" for hierarchy \"game_controller:game_ctrl\|ball_controller_furkan:ball_ctrl\"" {  } { { "game_controller/game_controller.v" "ball_ctrl" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306059342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ball_controller_furkan.v(37) " "Verilog HDL assignment warning at ball_controller_furkan.v(37): truncated value with size 32 to match size of target (1)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059349 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ball_controller_furkan.v(57) " "Verilog HDL assignment warning at ball_controller_furkan.v(57): truncated value with size 32 to match size of target (1)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059349 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ball_controller_furkan.v(59) " "Verilog HDL assignment warning at ball_controller_furkan.v(59): truncated value with size 32 to match size of target (1)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059349 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ball_controller_furkan.v(65) " "Verilog HDL assignment warning at ball_controller_furkan.v(65): truncated value with size 32 to match size of target (1)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ball_controller_furkan.v(72) " "Verilog HDL assignment warning at ball_controller_furkan.v(72): truncated value with size 32 to match size of target (1)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(90) " "Verilog HDL assignment warning at ball_controller_furkan.v(90): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(93) " "Verilog HDL assignment warning at ball_controller_furkan.v(93): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(96) " "Verilog HDL assignment warning at ball_controller_furkan.v(96): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(99) " "Verilog HDL assignment warning at ball_controller_furkan.v(99): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(106) " "Verilog HDL assignment warning at ball_controller_furkan.v(106): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(109) " "Verilog HDL assignment warning at ball_controller_furkan.v(109): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(112) " "Verilog HDL assignment warning at ball_controller_furkan.v(112): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(115) " "Verilog HDL assignment warning at ball_controller_furkan.v(115): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(120) " "Verilog HDL assignment warning at ball_controller_furkan.v(120): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(121) " "Verilog HDL assignment warning at ball_controller_furkan.v(121): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(125) " "Verilog HDL assignment warning at ball_controller_furkan.v(125): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(126) " "Verilog HDL assignment warning at ball_controller_furkan.v(126): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(130) " "Verilog HDL assignment warning at ball_controller_furkan.v(130): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(131) " "Verilog HDL assignment warning at ball_controller_furkan.v(131): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(135) " "Verilog HDL assignment warning at ball_controller_furkan.v(135): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059350 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(136) " "Verilog HDL assignment warning at ball_controller_furkan.v(136): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(145) " "Verilog HDL assignment warning at ball_controller_furkan.v(145): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(148) " "Verilog HDL assignment warning at ball_controller_furkan.v(148): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(151) " "Verilog HDL assignment warning at ball_controller_furkan.v(151): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(154) " "Verilog HDL assignment warning at ball_controller_furkan.v(154): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(159) " "Verilog HDL assignment warning at ball_controller_furkan.v(159): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(160) " "Verilog HDL assignment warning at ball_controller_furkan.v(160): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(164) " "Verilog HDL assignment warning at ball_controller_furkan.v(164): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(165) " "Verilog HDL assignment warning at ball_controller_furkan.v(165): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(169) " "Verilog HDL assignment warning at ball_controller_furkan.v(169): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(170) " "Verilog HDL assignment warning at ball_controller_furkan.v(170): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(174) " "Verilog HDL assignment warning at ball_controller_furkan.v(174): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(175) " "Verilog HDL assignment warning at ball_controller_furkan.v(175): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(184) " "Verilog HDL assignment warning at ball_controller_furkan.v(184): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(187) " "Verilog HDL assignment warning at ball_controller_furkan.v(187): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(190) " "Verilog HDL assignment warning at ball_controller_furkan.v(190): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(193) " "Verilog HDL assignment warning at ball_controller_furkan.v(193): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(198) " "Verilog HDL assignment warning at ball_controller_furkan.v(198): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059351 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(199) " "Verilog HDL assignment warning at ball_controller_furkan.v(199): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(203) " "Verilog HDL assignment warning at ball_controller_furkan.v(203): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(204) " "Verilog HDL assignment warning at ball_controller_furkan.v(204): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(208) " "Verilog HDL assignment warning at ball_controller_furkan.v(208): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(209) " "Verilog HDL assignment warning at ball_controller_furkan.v(209): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(213) " "Verilog HDL assignment warning at ball_controller_furkan.v(213): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(214) " "Verilog HDL assignment warning at ball_controller_furkan.v(214): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(223) " "Verilog HDL assignment warning at ball_controller_furkan.v(223): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(226) " "Verilog HDL assignment warning at ball_controller_furkan.v(226): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(229) " "Verilog HDL assignment warning at ball_controller_furkan.v(229): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(232) " "Verilog HDL assignment warning at ball_controller_furkan.v(232): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(237) " "Verilog HDL assignment warning at ball_controller_furkan.v(237): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(238) " "Verilog HDL assignment warning at ball_controller_furkan.v(238): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(242) " "Verilog HDL assignment warning at ball_controller_furkan.v(242): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(243) " "Verilog HDL assignment warning at ball_controller_furkan.v(243): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(247) " "Verilog HDL assignment warning at ball_controller_furkan.v(247): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(248) " "Verilog HDL assignment warning at ball_controller_furkan.v(248): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(252) " "Verilog HDL assignment warning at ball_controller_furkan.v(252): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_controller_furkan.v(253) " "Verilog HDL assignment warning at ball_controller_furkan.v(253): truncated value with size 32 to match size of target (11)" {  } { { "game_controller/ball_controller_furkan.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/ball_controller_furkan.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059352 "|fakequidditch|game_controller:game_ctrl|ball_controller_furkan:ball_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hor_player_controller game_controller:game_ctrl\|hor_player_controller:team1_hor_ctrl " "Elaborating entity \"hor_player_controller\" for hierarchy \"game_controller:game_ctrl\|hor_player_controller:team1_hor_ctrl\"" {  } { { "game_controller/game_controller.v" "team1_hor_ctrl" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306059354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hor_player_controller.v(31) " "Verilog HDL assignment warning at hor_player_controller.v(31): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059356 "|fakequidditch|game_controller:game_ctrl|hor_player_controller:team1_hor_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hor_player_controller.v(70) " "Verilog HDL assignment warning at hor_player_controller.v(70): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059356 "|fakequidditch|game_controller:game_ctrl|hor_player_controller:team1_hor_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hor_player_controller.v(73) " "Verilog HDL assignment warning at hor_player_controller.v(73): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059356 "|fakequidditch|game_controller:game_ctrl|hor_player_controller:team1_hor_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hor_player_controller game_controller:game_ctrl\|hor_player_controller:team2_hor_ctrl " "Elaborating entity \"hor_player_controller\" for hierarchy \"game_controller:game_ctrl\|hor_player_controller:team2_hor_ctrl\"" {  } { { "game_controller/game_controller.v" "team2_hor_ctrl" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/game_controller.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306059357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hor_player_controller.v(31) " "Verilog HDL assignment warning at hor_player_controller.v(31): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059359 "|fakequidditch|game_controller:game_ctrl|hor_player_controller:team2_hor_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hor_player_controller.v(70) " "Verilog HDL assignment warning at hor_player_controller.v(70): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059359 "|fakequidditch|game_controller:game_ctrl|hor_player_controller:team2_hor_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hor_player_controller.v(73) " "Verilog HDL assignment warning at hor_player_controller.v(73): truncated value with size 32 to match size of target (10)" {  } { { "game_controller/hor_player_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/game_controller/hor_player_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059359 "|fakequidditch|game_controller:game_ctrl|hor_player_controller:team2_hor_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_cont " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_cont\"" {  } { { "fakequidditch.v" "vga_cont" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306059360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.v(48) " "Verilog HDL assignment warning at vga_controller.v(48): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059364 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.v(56) " "Verilog HDL assignment warning at vga_controller.v(56): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059365 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.v(64) " "Verilog HDL assignment warning at vga_controller.v(64): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059366 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.v(68) " "Verilog HDL assignment warning at vga_controller.v(68): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059367 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.v(72) " "Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059367 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.v(74) " "Verilog HDL assignment warning at vga_controller.v(74): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059368 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_controller.v(76) " "Verilog HDL assignment warning at vga_controller.v(76): truncated value with size 32 to match size of target (1)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059368 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(113) " "Verilog HDL assignment warning at vga_controller.v(113): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059368 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(114) " "Verilog HDL assignment warning at vga_controller.v(114): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059368 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(115) " "Verilog HDL assignment warning at vga_controller.v(115): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059368 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(117) " "Verilog HDL assignment warning at vga_controller.v(117): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059369 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(118) " "Verilog HDL assignment warning at vga_controller.v(118): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059369 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(119) " "Verilog HDL assignment warning at vga_controller.v(119): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059369 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(120) " "Verilog HDL assignment warning at vga_controller.v(120): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059369 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(131) " "Verilog HDL assignment warning at vga_controller.v(131): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059370 "|fakequidditch|vga_controller:vga_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(144) " "Verilog HDL assignment warning at vga_controller.v(144): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559306059370 "|fakequidditch|vga_controller:vga_cont"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_cont\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_cont\|Mod3\"" {  } { { "vga_controller/vga_controller.v" "Mod3" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306062983 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_cont\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_cont\|Div3\"" {  } { { "vga_controller/vga_controller.v" "Div3" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306062983 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_cont\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_cont\|Mod2\"" {  } { { "vga_controller/vga_controller.v" "Mod2" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306062983 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_cont\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_cont\|Div2\"" {  } { { "vga_controller/vga_controller.v" "Div2" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306062983 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_cont\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_cont\|Div0\"" {  } { { "vga_controller/vga_controller.v" "Div0" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306062983 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_cont\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_cont\|Mod0\"" {  } { { "vga_controller/vga_controller.v" "Mod0" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306062983 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_cont\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_cont\|Mod1\"" {  } { { "vga_controller/vga_controller.v" "Mod1" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306062983 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_cont\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_cont\|Div1\"" {  } { { "vga_controller/vga_controller.v" "Div1" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306062983 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559306062983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_cont\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"vga_controller:vga_cont\|lpm_divide:Mod3\"" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306063054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_cont\|lpm_divide:Mod3 " "Instantiated megafunction \"vga_controller:vga_cont\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063055 ""}  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559306063055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306063153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306063153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306063165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306063165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306063185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306063185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_cont\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"vga_controller:vga_cont\|lpm_divide:Div3\"" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306063195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_cont\|lpm_divide:Div3 " "Instantiated megafunction \"vga_controller:vga_cont\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063195 ""}  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559306063195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306063248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306063248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_cont\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_cont\|lpm_divide:Div0\"" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306063268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_cont\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_cont\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063268 ""}  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559306063268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7am " "Found entity 1: lpm_divide_7am" {  } { { "db/lpm_divide_7am.tdf" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/db/lpm_divide_7am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306063330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306063330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306063341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306063341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/db/alt_u_div_0te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306063355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306063355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_cont\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_cont\|lpm_divide:Mod0\"" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306063365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_cont\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_cont\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559306063365 ""}  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559306063365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559306063448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559306063448 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1559306063876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559306069396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559306074119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559306074119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3798 " "Implemented 3798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559306074802 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559306074802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3652 " "Implemented 3652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559306074802 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "110 " "Implemented 110 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1559306074802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559306074802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559306074929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:34:34 2019 " "Processing ended: Fri May 31 15:34:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559306074929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559306074929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559306074929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559306074929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559306076684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559306076685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:34:36 2019 " "Processing started: Fri May 31 15:34:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559306076685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559306076685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fakequidditch -c fakequidditch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fakequidditch -c fakequidditch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559306076685 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559306076753 ""}
{ "Info" "0" "" "Project  = fakequidditch" {  } {  } 0 0 "Project  = fakequidditch" 0 0 "Fitter" 0 0 1559306076754 ""}
{ "Info" "0" "" "Revision = fakequidditch" {  } {  } 0 0 "Revision = fakequidditch" 0 0 "Fitter" 0 0 1559306076754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1559306077138 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fakequidditch 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"fakequidditch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559306077235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559306077283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559306077283 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559306077768 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559306077793 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559306078422 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1559306085921 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1559306085935 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1559306086041 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 517 global CLKCTRL_G6 " "clk~inputCLKENA0 with 517 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1559306086050 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1559306086050 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1559306086184 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559306086196 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fakequidditch.sdc " "Synopsys Design Constraints File file not found: 'fakequidditch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559306087297 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559306087297 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559306087355 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559306087355 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559306087356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559306087461 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559306087468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559306087477 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559306087484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559306087491 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559306087498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559306087787 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559306087798 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559306087798 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "game_on_switch " "Node \"game_on_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "game_on_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559306088576 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559306088576 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559306088576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559306097492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559306099538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559306099552 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559306118689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559306118690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559306121529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/Users/Cansu/Desktop/fakequidditch/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559306134621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559306134621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559306148887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559306148893 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559306148893 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.08 " "Total time spent on timing analysis during the Fitter is 12.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559306153748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559306153929 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1559306153929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559306158418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559306158541 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1559306158541 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559306162955 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559306171322 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559306172119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cansu/Desktop/fakequidditch/output_files/fakequidditch.fit.smsg " "Generated suppressed messages file C:/Users/Cansu/Desktop/fakequidditch/output_files/fakequidditch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559306172584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5957 " "Peak virtual memory: 5957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559306175723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:36:15 2019 " "Processing ended: Fri May 31 15:36:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559306175723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559306175723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559306175723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559306175723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559306177458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559306177458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:36:17 2019 " "Processing started: Fri May 31 15:36:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559306177458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559306177458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fakequidditch -c fakequidditch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fakequidditch -c fakequidditch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559306177458 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559306187016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559306190110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:36:30 2019 " "Processing ended: Fri May 31 15:36:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559306190110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559306190110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559306190110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559306190110 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559306190879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559306191827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559306191828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:36:31 2019 " "Processing started: Fri May 31 15:36:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559306191828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559306191828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fakequidditch -c fakequidditch " "Command: quartus_sta fakequidditch -c fakequidditch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559306191828 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559306191904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559306192997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559306193040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559306193040 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fakequidditch.sdc " "Synopsys Design Constraints File file not found: 'fakequidditch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559306195180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559306195180 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559306195196 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559306195196 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1559306195238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559306195238 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559306195239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1559306195251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559306195682 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559306195682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.925 " "Worst-case setup slack is -15.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306195690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306195690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.925           -3302.411 clk  " "  -15.925           -3302.411 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306195690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306195690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306195884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306195884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 clk  " "    0.370               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306195884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306195884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559306195901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559306196006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306196051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306196051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -298.293 clk  " "   -0.394            -298.293 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306196051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306196051 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1559306196189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1559306196319 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1559306196319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1559306201027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559306201686 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559306201999 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559306201999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.076 " "Worst-case setup slack is -16.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306202010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306202010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.076           -3306.632 clk  " "  -16.076           -3306.632 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306202010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306202010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306202170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306202170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306202170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306202170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559306202179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559306202190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306202202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306202202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -328.831 clk  " "   -0.394            -328.831 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306202202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306202202 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1559306202271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1559306202477 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1559306202477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1559306207254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559306207981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559306208051 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559306208051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.940 " "Worst-case setup slack is -8.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306208060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306208060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.940           -1704.281 clk  " "   -8.940           -1704.281 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306208060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306208060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306208158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306208158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306208158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306208158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559306208170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559306208182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306208192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306208192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093             -47.728 clk  " "   -0.093             -47.728 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306208192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306208192 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1559306208518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209465 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559306209543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559306209543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.336 " "Worst-case setup slack is -8.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.336           -1547.260 clk  " "   -8.336           -1547.260 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306209551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk  " "    0.172               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306209686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559306209703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559306209717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -47.718 clk  " "   -0.091             -47.718 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559306209730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559306209730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559306211426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559306211427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5114 " "Peak virtual memory: 5114 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559306212026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:36:52 2019 " "Processing ended: Fri May 31 15:36:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559306212026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559306212026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559306212026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559306212026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559306213776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559306213776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 15:36:53 2019 " "Processing started: Fri May 31 15:36:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559306213776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559306213776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fakequidditch -c fakequidditch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fakequidditch -c fakequidditch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559306213776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fakequidditch.vo C:/Users/Cansu/Desktop/fakequidditch/simulation/qsim// simulation " "Generated file fakequidditch.vo in folder \"C:/Users/Cansu/Desktop/fakequidditch/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559306216249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559306216498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 15:36:56 2019 " "Processing ended: Fri May 31 15:36:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559306216498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559306216498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559306216498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559306216498 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 142 s " "Quartus II Full Compilation was successful. 0 errors, 142 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559306217296 ""}
