#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000188fc795260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000188fc7967b0 .scope module, "tb_top" "tb_top" 3 6;
 .timescale -9 -12;
v00000188fc796940_0 .var/real "HALF", 0 0;
v00000188fc7969e0_0 .var/real "PERIOD_NS", 0 0;
v00000188fc796ee0_0 .var "clk", 0 0;
v00000188fc796f80_0 .net "led", 5 0, L_00000188fc797020;  1 drivers
S_00000188fc796d50 .scope module, "uut" "top" 3 12, 4 8 0, S_00000188fc7967b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "led";
P_00000188fc68af50 .param/l "COUNTER_WIDTH" 1 4 19, +C4<00000000000000000000000000001000>;
v00000188fc686f10_0 .net "clk", 0 0, v00000188fc796ee0_0;  1 drivers
v00000188fc7950b0_0 .var "counter", 7 0;
v00000188fc6872a0_0 .net "led", 5 0, L_00000188fc797020;  alias, 1 drivers
E_00000188fc68b890 .event posedge, v00000188fc686f10_0;
L_00000188fc797020 .part v00000188fc7950b0_0, 2, 6;
    .scope S_00000188fc796d50;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000188fc7950b0_0, 0, 8;
    %end;
    .thread T_0, $init;
    .scope S_00000188fc796d50;
T_1 ;
    %wait E_00000188fc68b890;
    %load/vec4 v00000188fc7950b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000188fc7950b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000188fc7967b0;
T_2 ;
    %pushi/real 1242756740, 4071; load=37.0370
    %pushi/real 3106892, 4049; load=37.0370
    %add/wr;
    %store/real v00000188fc7969e0_0;
    %load/real v00000188fc7969e0_0;
    %pushi/real 1073741824, 4067; load=2.00000
    %div/wr;
    %store/real v00000188fc796940_0;
    %end;
    .thread T_2, $init;
    .scope S_00000188fc7967b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188fc796ee0_0, 0, 1;
T_3.0 ;
    %load/real v00000188fc796940_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000188fc796ee0_0;
    %inv;
    %store/vec4 v00000188fc796ee0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000188fc7967b0;
T_4 ;
    %vpi_call/w 3 29 "$display", "Starting simulation at %0t ns", $time {0 0 0};
    %vpi_call/w 3 30 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000188fc7967b0 {0 0 0};
    %vpi_call/w 3 32 "$monitor", "%0t ns : clk=%b led=%b", $time, v00000188fc796ee0_0, v00000188fc796f80_0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 3 37 "$display", "Ending simulation at %0t ns", $time {0 0 0};
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\test_tb.v";
    ".\top.v";
