{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 20:36:51 2018 " "Info: Processing started: Thu Nov 15 20:36:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aes_quartus2 -c aes_quartus2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aes_quartus2 -c aes_quartus2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } } { "c:/program files/altera81we/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera81we/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|dffe3a\[0\] memory aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a1044~portb_address_reg0 225.84 MHz 4.428 ns Internal " "Info: Clock \"clock\" has Internal fmax of 225.84 MHz between source register \"aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|dffe3a\[0\]\" and destination memory \"aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a1044~portb_address_reg0\" (period= 4.428 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.160 ns + Longest register memory " "Info: + Longest register to memory delay is 4.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|dffe3a\[0\] 1 REG LCFF_X36_Y27_N7 79 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y27_N7; Fanout = 79; REG Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|dffe3a\[0\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] } "NODE_NAME" } } { "db/shift_taps_45m.tdf" "" { Text "D:/Development/AES/aes_quartus/db/shift_taps_45m.tdf" 37 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.018 ns) + CELL(0.142 ns) 4.160 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a1044~portb_address_reg0 2 MEM M4K_X84_Y13 36 " "Info: 2: + IC(4.018 ns) + CELL(0.142 ns) = 4.160 ns; Loc. = M4K_X84_Y13; Fanout = 36; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a1044~portb_address_reg0'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 31360 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 3.41 % ) " "Info: Total cell delay = 0.142 ns ( 3.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.018 ns ( 96.59 % ) " "Info: Total interconnect delay = 4.018 ns ( 96.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 {} } { 0.000ns 4.018ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.017 ns - Smallest " "Info: - Smallest clock skew is 0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.906 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 11764 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11764; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.689 ns) 2.906 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a1044~portb_address_reg0 3 MEM M4K_X84_Y13 36 " "Info: 3: + IC(1.114 ns) + CELL(0.689 ns) = 2.906 ns; Loc. = M4K_X84_Y13; Fanout = 36; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a1044~portb_address_reg0'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 31360 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 57.74 % ) " "Info: Total cell delay = 1.678 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.228 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.114ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.889 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 11764 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11764; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 2.889 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|dffe3a\[0\] 3 REG LCFF_X36_Y27_N7 79 " "Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 2.889 ns; Loc. = LCFF_X36_Y27_N7; Fanout = 79; REG Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|dffe3a\[0\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] } "NODE_NAME" } } { "db/shift_taps_45m.tdf" "" { Text "D:/Development/AES/aes_quartus/db/shift_taps_45m.tdf" 37 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.82 % ) " "Info: Total cell delay = 1.526 ns ( 52.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.363 ns ( 47.18 % ) " "Info: Total interconnect delay = 1.363 ns ( 47.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] {} } { 0.000ns 0.000ns 0.114ns 1.249ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.114ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] {} } { 0.000ns 0.000ns 0.114ns 1.249ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/shift_taps_45m.tdf" "" { Text "D:/Development/AES/aes_quartus/db/shift_taps_45m.tdf" 37 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 31360 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "4.160 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 {} } { 0.000ns 4.018ns } { 0.000ns 0.142ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a1044~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.114ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|dffe3a[0] {} } { 0.000ns 0.000ns 0.114ns 1.249ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a36~porta_datain_reg25 data15\[2\] clock 4.807 ns memory " "Info: tsu for memory \"16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a36~porta_datain_reg25\" (data pin = \"data15\[2\]\", clock pin = \"clock\") is 4.807 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.721 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns data15\[2\] 1 PIN PIN_AG19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AG19; Fanout = 1; PIN Node = 'data15\[2\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { data15[2] } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 368 0 168 384 "data15\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.775 ns) + CELL(0.106 ns) 7.721 ns 16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a36~porta_datain_reg25 2 MEM M4K_X37_Y24 1 " "Info: 2: + IC(6.775 ns) + CELL(0.106 ns) = 7.721 ns; Loc. = M4K_X37_Y24; Fanout = 1; MEM Node = '16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a36~porta_datain_reg25'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { data15[2] 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 } "NODE_NAME" } } { "db/altsyncram_kc81.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_kc81.tdf" 1118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.946 ns ( 12.25 % ) " "Info: Total cell delay = 0.946 ns ( 12.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.775 ns ( 87.75 % ) " "Info: Total interconnect delay = 6.775 ns ( 87.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { data15[2] 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { data15[2] {} data15[2]~combout {} 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 {} } { 0.000ns 0.000ns 6.775ns } { 0.000ns 0.840ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_kc81.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_kc81.tdf" 1118 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.949 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 11764 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11764; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.660 ns) 2.949 ns 16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a36~porta_datain_reg25 3 MEM M4K_X37_Y24 1 " "Info: 3: + IC(1.186 ns) + CELL(0.660 ns) = 2.949 ns; Loc. = M4K_X37_Y24; Fanout = 1; MEM Node = '16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a36~porta_datain_reg25'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { clock~clkctrl 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 } "NODE_NAME" } } { "db/altsyncram_kc81.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_kc81.tdf" 1118 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 55.92 % ) " "Info: Total cell delay = 1.649 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 44.08 % ) " "Info: Total interconnect delay = 1.300 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.949 ns" { clock clock~clkctrl 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.949 ns" { clock {} clock~combout {} clock~clkctrl {} 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 {} } { 0.000ns 0.000ns 0.114ns 1.186ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { data15[2] 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { data15[2] {} data15[2]~combout {} 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 {} } { 0.000ns 0.000ns 6.775ns } { 0.000ns 0.840ns 0.106ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.949 ns" { clock clock~clkctrl 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.949 ns" { clock {} clock~combout {} clock~clkctrl {} 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a36~porta_datain_reg25 {} } { 0.000ns 0.000ns 0.114ns 1.186ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock encrypted_data15\[1\] aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[190\] 10.556 ns memory " "Info: tco from clock \"clock\" to destination pin \"encrypted_data15\[1\]\" through memory \"aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[190\]\" is 10.556 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.840 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 11764 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11764; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.636 ns) 2.840 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[190\] 3 MEM M4K_X55_Y39 2 " "Info: 3: + IC(1.101 ns) + CELL(0.636 ns) = 2.840 ns; Loc. = M4K_X55_Y39; Fanout = 2; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[190\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.625 ns ( 57.22 % ) " "Info: Total cell delay = 1.625 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] {} } { 0.000ns 0.000ns 0.114ns 1.101ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.507 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[190\] 1 MEM M4K_X55_Y39 2 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X55_Y39; Fanout = 2; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[190\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.661 ns) + CELL(2.758 ns) 7.507 ns encrypted_data15\[1\] 2 PIN PIN_AD18 0 " "Info: 2: + IC(4.661 ns) + CELL(2.758 ns) = 7.507 ns; Loc. = PIN_AD18; Fanout = 0; PIN Node = 'encrypted_data15\[1\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "7.419 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] encrypted_data15[1] } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 320 1000 1176 336 "encrypted_data15\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.846 ns ( 37.91 % ) " "Info: Total cell delay = 2.846 ns ( 37.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.661 ns ( 62.09 % ) " "Info: Total interconnect delay = 4.661 ns ( 62.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "7.507 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] encrypted_data15[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "7.507 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] {} encrypted_data15[1] {} } { 0.000ns 4.661ns } { 0.088ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] {} } { 0.000ns 0.000ns 0.114ns 1.101ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "7.507 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] encrypted_data15[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "7.507 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[190] {} encrypted_data15[1] {} } { 0.000ns 4.661ns } { 0.088ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\] enable clock -0.055 ns register " "Info: th for register \"16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"enable\", clock pin = \"clock\") is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.891 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 11764 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 11764; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.891 ns 16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X18_Y7_N31 1 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.891 ns; Loc. = LCFF_X18_Y7_N31; Fanout = 1; REG Node = '16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clock~clkctrl 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.78 % ) " "Info: Total cell delay = 1.526 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.365 ns ( 47.22 % ) " "Info: Total interconnect delay = 1.365 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.212 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns enable 1 PIN PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; PIN Node = 'enable'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 112 0 168 128 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.020 ns) + CELL(0.149 ns) 3.128 ns 16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X18_Y7_N30 1 " "Info: 2: + IC(2.020 ns) + CELL(0.149 ns) = 3.128 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 1; COMB Node = '16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { enable 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.212 ns 16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X18_Y7_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.212 ns; Loc. = LCFF_X18_Y7_N31; Fanout = 1; REG Node = '16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 37.11 % ) " "Info: Total cell delay = 1.192 ns ( 37.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.020 ns ( 62.89 % ) " "Info: Total interconnect delay = 2.020 ns ( 62.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { enable 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { enable {} enable~combout {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.020ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { enable 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { enable {} enable~combout {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.020ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 20:36:53 2018 " "Info: Processing ended: Thu Nov 15 20:36:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
