; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 6
; RUN: opt -S -O3 < %s | FileCheck %s

; Check unrolling / SLP vectorization where the order of lanes is important for
; producing efficient shuffles. The shuffles should be regular and cheap for
; AArch64. [0 2 4 6] and [1 3 5 7] will produce uzp1/uzp2 instruction. The
; v16i32 shuffles will be legalized to individual v4i32.

target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128-Fn32"
target triple = "aarch64"

; Function Attrs: nounwind uwtable
define i32 @slpordering(ptr noundef %p1, i32 noundef %ip1, ptr noundef %p2, i32 noundef %ip2) #0 {
; CHECK-LABEL: define range(i32 0, 65536) i32 @slpordering(
; CHECK-SAME: ptr noundef readonly captures(none) [[P1:%.*]], i32 noundef [[IP1:%.*]], ptr noundef readonly captures(none) [[P2:%.*]], i32 noundef [[IP2:%.*]]) local_unnamed_addr #[[ATTR0:[0-9]+]] {
; CHECK-NEXT:  [[ENTRY:.*:]]
; CHECK-NEXT:    [[IDX_EXT:%.*]] = sext i32 [[IP1]] to i64
; CHECK-NEXT:    [[IDX_EXT63:%.*]] = sext i32 [[IP2]] to i64
; CHECK-NEXT:    [[RRRAYIDX3:%.*]] = getelementptr inbounds nuw i8, ptr [[P1]], i64 4
; CHECK-NEXT:    [[RRRAYIDX5:%.*]] = getelementptr inbounds nuw i8, ptr [[P2]], i64 4
; CHECK-NEXT:    [[RDD_PTR:%.*]] = getelementptr inbounds i8, ptr [[P1]], i64 [[IDX_EXT]]
; CHECK-NEXT:    [[RDD_PTR64:%.*]] = getelementptr inbounds i8, ptr [[P2]], i64 [[IDX_EXT63]]
; CHECK-NEXT:    [[RRRAYIDX3_1:%.*]] = getelementptr inbounds nuw i8, ptr [[RDD_PTR]], i64 4
; CHECK-NEXT:    [[RRRAYIDX5_1:%.*]] = getelementptr inbounds nuw i8, ptr [[RDD_PTR64]], i64 4
; CHECK-NEXT:    [[RDD_PTR_1:%.*]] = getelementptr inbounds i8, ptr [[RDD_PTR]], i64 [[IDX_EXT]]
; CHECK-NEXT:    [[RDD_PTR64_1:%.*]] = getelementptr inbounds i8, ptr [[RDD_PTR64]], i64 [[IDX_EXT63]]
; CHECK-NEXT:    [[RRRAYIDX3_2:%.*]] = getelementptr inbounds nuw i8, ptr [[RDD_PTR_1]], i64 4
; CHECK-NEXT:    [[RRRAYIDX5_2:%.*]] = getelementptr inbounds nuw i8, ptr [[RDD_PTR64_1]], i64 4
; CHECK-NEXT:    [[RDD_PTR_2:%.*]] = getelementptr inbounds i8, ptr [[RDD_PTR_1]], i64 [[IDX_EXT]]
; CHECK-NEXT:    [[RDD_PTR64_2:%.*]] = getelementptr inbounds i8, ptr [[RDD_PTR64_1]], i64 [[IDX_EXT63]]
; CHECK-NEXT:    [[RRRAYIDX3_3:%.*]] = getelementptr inbounds nuw i8, ptr [[RDD_PTR_2]], i64 4
; CHECK-NEXT:    [[RRRAYIDX5_3:%.*]] = getelementptr inbounds nuw i8, ptr [[RDD_PTR64_2]], i64 4
; CHECK-NEXT:    [[TMP0:%.*]] = load <4 x i8>, ptr [[P1]], align 1, !tbaa [[CHAR_TBAA0:![0-9]+]]
; CHECK-NEXT:    [[TMP1:%.*]] = load <4 x i8>, ptr [[P2]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP2:%.*]] = load <4 x i8>, ptr [[RRRAYIDX3]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP3:%.*]] = load <4 x i8>, ptr [[RRRAYIDX5]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP4:%.*]] = load <4 x i8>, ptr [[RDD_PTR]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP5:%.*]] = load <4 x i8>, ptr [[RDD_PTR64]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP6:%.*]] = load <4 x i8>, ptr [[RRRAYIDX3_1]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP7:%.*]] = load <4 x i8>, ptr [[RRRAYIDX5_1]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP8:%.*]] = load <4 x i8>, ptr [[RDD_PTR_1]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP9:%.*]] = load <4 x i8>, ptr [[RDD_PTR64_1]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP10:%.*]] = load <4 x i8>, ptr [[RRRAYIDX3_2]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP11:%.*]] = load <4 x i8>, ptr [[RRRAYIDX5_2]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP12:%.*]] = load <4 x i8>, ptr [[RDD_PTR_2]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP13:%.*]] = shufflevector <4 x i8> [[TMP0]], <4 x i8> [[TMP4]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP14:%.*]] = shufflevector <4 x i8> [[TMP8]], <4 x i8> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP15:%.*]] = shufflevector <16 x i8> [[TMP13]], <16 x i8> [[TMP14]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP16:%.*]] = shufflevector <4 x i8> [[TMP12]], <4 x i8> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP17:%.*]] = shufflevector <16 x i8> [[TMP15]], <16 x i8> [[TMP16]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 18, i32 19>
; CHECK-NEXT:    [[TMP18:%.*]] = zext <16 x i8> [[TMP17]] to <16 x i32>
; CHECK-NEXT:    [[TMP19:%.*]] = load <4 x i8>, ptr [[RDD_PTR64_2]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP20:%.*]] = shufflevector <4 x i8> [[TMP1]], <4 x i8> [[TMP5]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP21:%.*]] = shufflevector <4 x i8> [[TMP9]], <4 x i8> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP22:%.*]] = shufflevector <16 x i8> [[TMP20]], <16 x i8> [[TMP21]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP23:%.*]] = shufflevector <4 x i8> [[TMP19]], <4 x i8> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP24:%.*]] = shufflevector <16 x i8> [[TMP22]], <16 x i8> [[TMP23]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 18, i32 19>
; CHECK-NEXT:    [[TMP25:%.*]] = zext <16 x i8> [[TMP24]] to <16 x i32>
; CHECK-NEXT:    [[TMP26:%.*]] = sub nsw <16 x i32> [[TMP18]], [[TMP25]]
; CHECK-NEXT:    [[TMP27:%.*]] = load <4 x i8>, ptr [[RRRAYIDX3_3]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP28:%.*]] = shufflevector <4 x i8> [[TMP2]], <4 x i8> [[TMP6]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP29:%.*]] = shufflevector <4 x i8> [[TMP10]], <4 x i8> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP30:%.*]] = shufflevector <16 x i8> [[TMP28]], <16 x i8> [[TMP29]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP31:%.*]] = shufflevector <4 x i8> [[TMP27]], <4 x i8> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP32:%.*]] = shufflevector <16 x i8> [[TMP30]], <16 x i8> [[TMP31]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 18, i32 19>
; CHECK-NEXT:    [[TMP33:%.*]] = zext <16 x i8> [[TMP32]] to <16 x i32>
; CHECK-NEXT:    [[TMP34:%.*]] = load <4 x i8>, ptr [[RRRAYIDX5_3]], align 1, !tbaa [[CHAR_TBAA0]]
; CHECK-NEXT:    [[TMP35:%.*]] = shufflevector <4 x i8> [[TMP3]], <4 x i8> [[TMP7]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP36:%.*]] = shufflevector <4 x i8> [[TMP11]], <4 x i8> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP37:%.*]] = shufflevector <16 x i8> [[TMP35]], <16 x i8> [[TMP36]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP38:%.*]] = shufflevector <4 x i8> [[TMP34]], <4 x i8> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP39:%.*]] = shufflevector <16 x i8> [[TMP37]], <16 x i8> [[TMP38]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 18, i32 19>
; CHECK-NEXT:    [[TMP40:%.*]] = zext <16 x i8> [[TMP39]] to <16 x i32>
; CHECK-NEXT:    [[TMP41:%.*]] = sub nsw <16 x i32> [[TMP33]], [[TMP40]]
; CHECK-NEXT:    [[TMP42:%.*]] = shl nsw <16 x i32> [[TMP41]], splat (i32 16)
; CHECK-NEXT:    [[TMP43:%.*]] = add nsw <16 x i32> [[TMP42]], [[TMP26]]
; CHECK-NEXT:    [[TMP44:%.*]] = shufflevector <16 x i32> [[TMP43]], <16 x i32> poison, <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP45:%.*]] = shufflevector <16 x i32> [[TMP43]], <16 x i32> poison, <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP46:%.*]] = shufflevector <16 x i32> [[TMP43]], <16 x i32> poison, <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP47:%.*]] = shufflevector <16 x i32> [[TMP43]], <16 x i32> poison, <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP48:%.*]] = add nsw <16 x i32> [[TMP45]], [[TMP47]]
; CHECK-NEXT:    [[TMP49:%.*]] = sub nsw <16 x i32> [[TMP44]], [[TMP46]]
; CHECK-NEXT:    [[TMP50:%.*]] = shufflevector <16 x i32> [[TMP48]], <16 x i32> [[TMP49]], <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 16, i32 18, i32 20, i32 22, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP51:%.*]] = shufflevector <16 x i32> [[TMP48]], <16 x i32> [[TMP49]], <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 17, i32 19, i32 21, i32 23, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP52:%.*]] = shufflevector <16 x i32> [[TMP48]], <16 x i32> [[TMP49]], <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 17, i32 19, i32 21, i32 23, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP53:%.*]] = shufflevector <16 x i32> [[TMP48]], <16 x i32> [[TMP49]], <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 16, i32 18, i32 20, i32 22, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP54:%.*]] = add nsw <16 x i32> [[TMP51]], [[TMP53]]
; CHECK-NEXT:    [[TMP55:%.*]] = sub nsw <16 x i32> [[TMP50]], [[TMP52]]
; CHECK-NEXT:    [[TMP56:%.*]] = shufflevector <16 x i32> [[TMP54]], <16 x i32> [[TMP55]], <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 17, i32 19, i32 21, i32 23, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP57:%.*]] = shufflevector <16 x i32> [[TMP54]], <16 x i32> [[TMP55]], <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 16, i32 18, i32 20, i32 22, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP58:%.*]] = shufflevector <16 x i32> [[TMP54]], <16 x i32> [[TMP55]], <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 16, i32 18, i32 20, i32 22, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP59:%.*]] = shufflevector <16 x i32> [[TMP54]], <16 x i32> [[TMP55]], <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 17, i32 19, i32 21, i32 23, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP60:%.*]] = sub nsw <16 x i32> [[TMP57]], [[TMP59]]
; CHECK-NEXT:    [[TMP61:%.*]] = add nsw <16 x i32> [[TMP56]], [[TMP58]]
; CHECK-NEXT:    [[TMP62:%.*]] = shufflevector <16 x i32> [[TMP60]], <16 x i32> [[TMP61]], <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 16, i32 18, i32 20, i32 22, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP63:%.*]] = shufflevector <16 x i32> [[TMP60]], <16 x i32> [[TMP61]], <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 17, i32 19, i32 21, i32 23, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP64:%.*]] = shufflevector <16 x i32> [[TMP60]], <16 x i32> [[TMP61]], <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 17, i32 19, i32 21, i32 23, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP65:%.*]] = shufflevector <16 x i32> [[TMP60]], <16 x i32> [[TMP61]], <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 16, i32 18, i32 20, i32 22, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison, i32 poison>
; CHECK-NEXT:    [[TMP66:%.*]] = add nsw <16 x i32> [[TMP63]], [[TMP65]]
; CHECK-NEXT:    [[TMP67:%.*]] = sub nsw <16 x i32> [[TMP62]], [[TMP64]]
; CHECK-NEXT:    [[TMP68:%.*]] = shufflevector <16 x i32> [[TMP66]], <16 x i32> [[TMP67]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
; CHECK-NEXT:    [[TMP69:%.*]] = lshr <16 x i32> [[TMP68]], splat (i32 15)
; CHECK-NEXT:    [[TMP70:%.*]] = and <16 x i32> [[TMP69]], splat (i32 65537)
; CHECK-NEXT:    [[TMP71:%.*]] = mul nuw <16 x i32> [[TMP70]], splat (i32 65535)
; CHECK-NEXT:    [[TMP72:%.*]] = add <16 x i32> [[TMP71]], [[TMP68]]
; CHECK-NEXT:    [[TMP73:%.*]] = xor <16 x i32> [[TMP72]], [[TMP71]]
; CHECK-NEXT:    [[TMP74:%.*]] = tail call i32 @llvm.vector.reduce.add.v16i32(<16 x i32> [[TMP73]])
; CHECK-NEXT:    [[CONV118:%.*]] = and i32 [[TMP74]], 65535
; CHECK-NEXT:    [[SHR:%.*]] = lshr i32 [[TMP74]], 16
; CHECK-NEXT:    [[RDD119:%.*]] = add nuw nsw i32 [[CONV118]], [[SHR]]
; CHECK-NEXT:    [[SHR120:%.*]] = lshr i32 [[RDD119]], 1
; CHECK-NEXT:    ret i32 [[SHR120]]
;
entry:
  %p1.addr = alloca ptr, align 8
  %ip1.addr = alloca i32, align 4
  %p2.addr = alloca ptr, align 8
  %ip2.addr = alloca i32, align 4
  %emp = alloca [4 x [4 x i32]], align 4
  %r0 = alloca i32, align 4
  %r1 = alloca i32, align 4
  %r2 = alloca i32, align 4
  %r3 = alloca i32, align 4
  %sum = alloca i32, align 4
  %i = alloca i32, align 4
  %e0 = alloca i32, align 4
  %e1 = alloca i32, align 4
  %e2 = alloca i32, align 4
  %e3 = alloca i32, align 4
  %i65 = alloca i32, align 4
  %e071 = alloca i32, align 4
  %e179 = alloca i32, align 4
  %e287 = alloca i32, align 4
  %e395 = alloca i32, align 4
  store ptr %p1, ptr %p1.addr, align 8, !tbaa !4
  store i32 %ip1, ptr %ip1.addr, align 4, !tbaa !8
  store ptr %p2, ptr %p2.addr, align 8, !tbaa !4
  store i32 %ip2, ptr %ip2.addr, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %emp) #2
  call void @llvm.lifetime.start.p0(ptr %r0) #2
  call void @llvm.lifetime.start.p0(ptr %r1) #2
  call void @llvm.lifetime.start.p0(ptr %r2) #2
  call void @llvm.lifetime.start.p0(ptr %r3) #2
  call void @llvm.lifetime.start.p0(ptr %sum) #2
  store i32 0, ptr %sum, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %i) #2
  store i32 0, ptr %i, align 4, !tbaa !8
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %i, align 4, !tbaa !8
  %cmp = icmp slt i32 %0, 4
  br i1 %cmp, label %for.body, label %for.cond.cleanup

for.cond.cleanup:                                 ; preds = %for.cond
  call void @llvm.lifetime.end.p0(ptr %i) #2
  br label %for.end

for.body:                                         ; preds = %for.cond
  %1 = load ptr, ptr %p1.addr, align 8, !tbaa !4
  %rrrayidx = getelementptr inbounds i8, ptr %1, i64 0
  %2 = load i8, ptr %rrrayidx, align 1, !tbaa !10
  %conv = zext i8 %2 to i32
  %3 = load ptr, ptr %p2.addr, align 8, !tbaa !4
  %rrrayidx1 = getelementptr inbounds i8, ptr %3, i64 0
  %4 = load i8, ptr %rrrayidx1, align 1, !tbaa !10
  %conv2 = zext i8 %4 to i32
  %sub = sub nsw i32 %conv, %conv2
  %5 = load ptr, ptr %p1.addr, align 8, !tbaa !4
  %rrrayidx3 = getelementptr inbounds i8, ptr %5, i64 4
  %6 = load i8, ptr %rrrayidx3, align 1, !tbaa !10
  %conv4 = zext i8 %6 to i32
  %7 = load ptr, ptr %p2.addr, align 8, !tbaa !4
  %rrrayidx5 = getelementptr inbounds i8, ptr %7, i64 4
  %8 = load i8, ptr %rrrayidx5, align 1, !tbaa !10
  %conv6 = zext i8 %8 to i32
  %sub7 = sub nsw i32 %conv4, %conv6
  %shl = shl i32 %sub7, 16
  %rdd = add nsw i32 %sub, %shl
  store i32 %rdd, ptr %r0, align 4, !tbaa !8
  %9 = load ptr, ptr %p1.addr, align 8, !tbaa !4
  %rrrayidx8 = getelementptr inbounds i8, ptr %9, i64 1
  %10 = load i8, ptr %rrrayidx8, align 1, !tbaa !10
  %conv9 = zext i8 %10 to i32
  %11 = load ptr, ptr %p2.addr, align 8, !tbaa !4
  %rrrayidx10 = getelementptr inbounds i8, ptr %11, i64 1
  %12 = load i8, ptr %rrrayidx10, align 1, !tbaa !10
  %conv11 = zext i8 %12 to i32
  %sub12 = sub nsw i32 %conv9, %conv11
  %13 = load ptr, ptr %p1.addr, align 8, !tbaa !4
  %rrrayidx13 = getelementptr inbounds i8, ptr %13, i64 5
  %14 = load i8, ptr %rrrayidx13, align 1, !tbaa !10
  %conv14 = zext i8 %14 to i32
  %15 = load ptr, ptr %p2.addr, align 8, !tbaa !4
  %rrrayidx15 = getelementptr inbounds i8, ptr %15, i64 5
  %16 = load i8, ptr %rrrayidx15, align 1, !tbaa !10
  %conv16 = zext i8 %16 to i32
  %sub17 = sub nsw i32 %conv14, %conv16
  %shl18 = shl i32 %sub17, 16
  %rdd19 = add nsw i32 %sub12, %shl18
  store i32 %rdd19, ptr %r1, align 4, !tbaa !8
  %17 = load ptr, ptr %p1.addr, align 8, !tbaa !4
  %rrrayidx20 = getelementptr inbounds i8, ptr %17, i64 2
  %18 = load i8, ptr %rrrayidx20, align 1, !tbaa !10
  %conv21 = zext i8 %18 to i32
  %19 = load ptr, ptr %p2.addr, align 8, !tbaa !4
  %rrrayidx22 = getelementptr inbounds i8, ptr %19, i64 2
  %20 = load i8, ptr %rrrayidx22, align 1, !tbaa !10
  %conv23 = zext i8 %20 to i32
  %sub24 = sub nsw i32 %conv21, %conv23
  %21 = load ptr, ptr %p1.addr, align 8, !tbaa !4
  %rrrayidx25 = getelementptr inbounds i8, ptr %21, i64 6
  %22 = load i8, ptr %rrrayidx25, align 1, !tbaa !10
  %conv26 = zext i8 %22 to i32
  %23 = load ptr, ptr %p2.addr, align 8, !tbaa !4
  %rrrayidx27 = getelementptr inbounds i8, ptr %23, i64 6
  %24 = load i8, ptr %rrrayidx27, align 1, !tbaa !10
  %conv28 = zext i8 %24 to i32
  %sub29 = sub nsw i32 %conv26, %conv28
  %shl30 = shl i32 %sub29, 16
  %rdd31 = add nsw i32 %sub24, %shl30
  store i32 %rdd31, ptr %r2, align 4, !tbaa !8
  %25 = load ptr, ptr %p1.addr, align 8, !tbaa !4
  %rrrayidx32 = getelementptr inbounds i8, ptr %25, i64 3
  %26 = load i8, ptr %rrrayidx32, align 1, !tbaa !10
  %conv33 = zext i8 %26 to i32
  %27 = load ptr, ptr %p2.addr, align 8, !tbaa !4
  %rrrayidx34 = getelementptr inbounds i8, ptr %27, i64 3
  %28 = load i8, ptr %rrrayidx34, align 1, !tbaa !10
  %conv35 = zext i8 %28 to i32
  %sub36 = sub nsw i32 %conv33, %conv35
  %29 = load ptr, ptr %p1.addr, align 8, !tbaa !4
  %rrrayidx37 = getelementptr inbounds i8, ptr %29, i64 7
  %30 = load i8, ptr %rrrayidx37, align 1, !tbaa !10
  %conv38 = zext i8 %30 to i32
  %31 = load ptr, ptr %p2.addr, align 8, !tbaa !4
  %rrrayidx39 = getelementptr inbounds i8, ptr %31, i64 7
  %32 = load i8, ptr %rrrayidx39, align 1, !tbaa !10
  %conv40 = zext i8 %32 to i32
  %sub41 = sub nsw i32 %conv38, %conv40
  %shl42 = shl i32 %sub41, 16
  %rdd43 = add nsw i32 %sub36, %shl42
  store i32 %rdd43, ptr %r3, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %e0) #2
  %33 = load i32, ptr %r0, align 4, !tbaa !8
  %34 = load i32, ptr %r1, align 4, !tbaa !8
  %rdd44 = add i32 %33, %34
  store i32 %rdd44, ptr %e0, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %e1) #2
  %35 = load i32, ptr %r0, align 4, !tbaa !8
  %36 = load i32, ptr %r1, align 4, !tbaa !8
  %sub45 = sub i32 %35, %36
  store i32 %sub45, ptr %e1, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %e2) #2
  %37 = load i32, ptr %r2, align 4, !tbaa !8
  %38 = load i32, ptr %r3, align 4, !tbaa !8
  %rdd46 = add i32 %37, %38
  store i32 %rdd46, ptr %e2, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %e3) #2
  %39 = load i32, ptr %r2, align 4, !tbaa !8
  %40 = load i32, ptr %r3, align 4, !tbaa !8
  %sub47 = sub i32 %39, %40
  store i32 %sub47, ptr %e3, align 4, !tbaa !8
  %41 = load i32, ptr %e0, align 4, !tbaa !8
  %42 = load i32, ptr %e2, align 4, !tbaa !8
  %rdd48 = add nsw i32 %41, %42
  %43 = load i32, ptr %i, align 4, !tbaa !8
  %idxprom = sext i32 %43 to i64
  %rrrayidx49 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 %idxprom
  %rrrayidx50 = getelementptr inbounds [4 x i32], ptr %rrrayidx49, i64 0, i64 0
  store i32 %rdd48, ptr %rrrayidx50, align 4, !tbaa !8
  %44 = load i32, ptr %e0, align 4, !tbaa !8
  %45 = load i32, ptr %e2, align 4, !tbaa !8
  %sub51 = sub nsw i32 %44, %45
  %46 = load i32, ptr %i, align 4, !tbaa !8
  %idxprom52 = sext i32 %46 to i64
  %rrrayidx53 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 %idxprom52
  %rrrayidx54 = getelementptr inbounds [4 x i32], ptr %rrrayidx53, i64 0, i64 2
  store i32 %sub51, ptr %rrrayidx54, align 4, !tbaa !8
  %47 = load i32, ptr %e1, align 4, !tbaa !8
  %48 = load i32, ptr %e3, align 4, !tbaa !8
  %rdd55 = add nsw i32 %47, %48
  %49 = load i32, ptr %i, align 4, !tbaa !8
  %idxprom56 = sext i32 %49 to i64
  %rrrayidx57 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 %idxprom56
  %rrrayidx58 = getelementptr inbounds [4 x i32], ptr %rrrayidx57, i64 0, i64 1
  store i32 %rdd55, ptr %rrrayidx58, align 4, !tbaa !8
  %50 = load i32, ptr %e1, align 4, !tbaa !8
  %51 = load i32, ptr %e3, align 4, !tbaa !8
  %sub59 = sub nsw i32 %50, %51
  %52 = load i32, ptr %i, align 4, !tbaa !8
  %idxprom60 = sext i32 %52 to i64
  %rrrayidx61 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 %idxprom60
  %rrrayidx62 = getelementptr inbounds [4 x i32], ptr %rrrayidx61, i64 0, i64 3
  store i32 %sub59, ptr %rrrayidx62, align 4, !tbaa !8
  call void @llvm.lifetime.end.p0(ptr %e3) #2
  call void @llvm.lifetime.end.p0(ptr %e2) #2
  call void @llvm.lifetime.end.p0(ptr %e1) #2
  call void @llvm.lifetime.end.p0(ptr %e0) #2
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %53 = load i32, ptr %i, align 4, !tbaa !8
  %inc = add nsw i32 %53, 1
  store i32 %inc, ptr %i, align 4, !tbaa !8
  %54 = load i32, ptr %ip1.addr, align 4, !tbaa !8
  %55 = load ptr, ptr %p1.addr, align 8, !tbaa !4
  %idx.ext = sext i32 %54 to i64
  %rdd.ptr = getelementptr inbounds i8, ptr %55, i64 %idx.ext
  store ptr %rdd.ptr, ptr %p1.addr, align 8, !tbaa !4
  %56 = load i32, ptr %ip2.addr, align 4, !tbaa !8
  %57 = load ptr, ptr %p2.addr, align 8, !tbaa !4
  %idx.ext63 = sext i32 %56 to i64
  %rdd.ptr64 = getelementptr inbounds i8, ptr %57, i64 %idx.ext63
  store ptr %rdd.ptr64, ptr %p2.addr, align 8, !tbaa !4
  br label %for.cond, !llvm.loop !11

for.end:                                          ; preds = %for.cond.cleanup
  call void @llvm.lifetime.start.p0(ptr %i65) #2
  store i32 0, ptr %i65, align 4, !tbaa !8
  br label %for.cond66

for.cond66:                                       ; preds = %for.inc114, %for.end
  %58 = load i32, ptr %i65, align 4, !tbaa !8
  %cmp67 = icmp slt i32 %58, 4
  br i1 %cmp67, label %for.body70, label %for.cond.cleanup69

for.cond.cleanup69:                               ; preds = %for.cond66
  call void @llvm.lifetime.end.p0(ptr %i65) #2
  br label %for.end116

for.body70:                                       ; preds = %for.cond66
  call void @llvm.lifetime.start.p0(ptr %e071) #2
  %rrrayidx72 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 0
  %59 = load i32, ptr %i65, align 4, !tbaa !8
  %idxprom73 = sext i32 %59 to i64
  %rrrayidx74 = getelementptr inbounds [4 x i32], ptr %rrrayidx72, i64 0, i64 %idxprom73
  %60 = load i32, ptr %rrrayidx74, align 4, !tbaa !8
  %rrrayidx75 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 1
  %61 = load i32, ptr %i65, align 4, !tbaa !8
  %idxprom76 = sext i32 %61 to i64
  %rrrayidx77 = getelementptr inbounds [4 x i32], ptr %rrrayidx75, i64 0, i64 %idxprom76
  %62 = load i32, ptr %rrrayidx77, align 4, !tbaa !8
  %rdd78 = add i32 %60, %62
  store i32 %rdd78, ptr %e071, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %e179) #2
  %rrrayidx80 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 0
  %63 = load i32, ptr %i65, align 4, !tbaa !8
  %idxprom81 = sext i32 %63 to i64
  %rrrayidx82 = getelementptr inbounds [4 x i32], ptr %rrrayidx80, i64 0, i64 %idxprom81
  %64 = load i32, ptr %rrrayidx82, align 4, !tbaa !8
  %rrrayidx83 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 1
  %65 = load i32, ptr %i65, align 4, !tbaa !8
  %idxprom84 = sext i32 %65 to i64
  %rrrayidx85 = getelementptr inbounds [4 x i32], ptr %rrrayidx83, i64 0, i64 %idxprom84
  %66 = load i32, ptr %rrrayidx85, align 4, !tbaa !8
  %sub86 = sub i32 %64, %66
  store i32 %sub86, ptr %e179, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %e287) #2
  %rrrayidx88 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 2
  %67 = load i32, ptr %i65, align 4, !tbaa !8
  %idxprom89 = sext i32 %67 to i64
  %rrrayidx90 = getelementptr inbounds [4 x i32], ptr %rrrayidx88, i64 0, i64 %idxprom89
  %68 = load i32, ptr %rrrayidx90, align 4, !tbaa !8
  %rrrayidx91 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 3
  %69 = load i32, ptr %i65, align 4, !tbaa !8
  %idxprom92 = sext i32 %69 to i64
  %rrrayidx93 = getelementptr inbounds [4 x i32], ptr %rrrayidx91, i64 0, i64 %idxprom92
  %70 = load i32, ptr %rrrayidx93, align 4, !tbaa !8
  %rdd94 = add i32 %68, %70
  store i32 %rdd94, ptr %e287, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %e395) #2
  %rrrayidx96 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 2
  %71 = load i32, ptr %i65, align 4, !tbaa !8
  %idxprom97 = sext i32 %71 to i64
  %rrrayidx98 = getelementptr inbounds [4 x i32], ptr %rrrayidx96, i64 0, i64 %idxprom97
  %72 = load i32, ptr %rrrayidx98, align 4, !tbaa !8
  %rrrayidx99 = getelementptr inbounds [4 x [4 x i32]], ptr %emp, i64 0, i64 3
  %73 = load i32, ptr %i65, align 4, !tbaa !8
  %idxprom100 = sext i32 %73 to i64
  %rrrayidx101 = getelementptr inbounds [4 x i32], ptr %rrrayidx99, i64 0, i64 %idxprom100
  %74 = load i32, ptr %rrrayidx101, align 4, !tbaa !8
  %sub102 = sub i32 %72, %74
  store i32 %sub102, ptr %e395, align 4, !tbaa !8
  %75 = load i32, ptr %e071, align 4, !tbaa !8
  %76 = load i32, ptr %e287, align 4, !tbaa !8
  %rdd103 = add nsw i32 %75, %76
  store i32 %rdd103, ptr %r0, align 4, !tbaa !8
  %77 = load i32, ptr %e071, align 4, !tbaa !8
  %78 = load i32, ptr %e287, align 4, !tbaa !8
  %sub104 = sub nsw i32 %77, %78
  store i32 %sub104, ptr %r2, align 4, !tbaa !8
  %79 = load i32, ptr %e179, align 4, !tbaa !8
  %80 = load i32, ptr %e395, align 4, !tbaa !8
  %rdd105 = add nsw i32 %79, %80
  store i32 %rdd105, ptr %r1, align 4, !tbaa !8
  %81 = load i32, ptr %e179, align 4, !tbaa !8
  %82 = load i32, ptr %e395, align 4, !tbaa !8
  %sub106 = sub nsw i32 %81, %82
  store i32 %sub106, ptr %r3, align 4, !tbaa !8
  call void @llvm.lifetime.end.p0(ptr %e395) #2
  call void @llvm.lifetime.end.p0(ptr %e287) #2
  call void @llvm.lifetime.end.p0(ptr %e179) #2
  call void @llvm.lifetime.end.p0(ptr %e071) #2
  %83 = load i32, ptr %r0, align 4, !tbaa !8
  %call = call i32 @twoabs(i32 noundef %83)
  %84 = load i32, ptr %r1, align 4, !tbaa !8
  %call107 = call i32 @twoabs(i32 noundef %84)
  %rdd108 = add i32 %call, %call107
  %85 = load i32, ptr %r2, align 4, !tbaa !8
  %call109 = call i32 @twoabs(i32 noundef %85)
  %rdd110 = add i32 %rdd108, %call109
  %86 = load i32, ptr %r3, align 4, !tbaa !8
  %call111 = call i32 @twoabs(i32 noundef %86)
  %rdd112 = add i32 %rdd110, %call111
  %87 = load i32, ptr %sum, align 4, !tbaa !8
  %rdd113 = add i32 %87, %rdd112
  store i32 %rdd113, ptr %sum, align 4, !tbaa !8
  br label %for.inc114

for.inc114:                                       ; preds = %for.body70
  %88 = load i32, ptr %i65, align 4, !tbaa !8
  %inc115 = add nsw i32 %88, 1
  store i32 %inc115, ptr %i65, align 4, !tbaa !8
  br label %for.cond66, !llvm.loop !13

for.end116:                                       ; preds = %for.cond.cleanup69
  %89 = load i32, ptr %sum, align 4, !tbaa !8
  %conv117 = trunc i32 %89 to i16
  %conv118 = zext i16 %conv117 to i32
  %90 = load i32, ptr %sum, align 4, !tbaa !8
  %shr = lshr i32 %90, 16
  %rdd119 = add i32 %conv118, %shr
  %shr120 = lshr i32 %rdd119, 1
  call void @llvm.lifetime.end.p0(ptr %sum) #2
  call void @llvm.lifetime.end.p0(ptr %r3) #2
  call void @llvm.lifetime.end.p0(ptr %r2) #2
  call void @llvm.lifetime.end.p0(ptr %r1) #2
  call void @llvm.lifetime.end.p0(ptr %r0) #2
  call void @llvm.lifetime.end.p0(ptr %emp) #2
  ret i32 %shr120
}

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(ptr nocapture) #1

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(ptr nocapture) #1

; Function Attrs: nounwind uwtable
define internal i32 @twoabs(i32 noundef %r) #0 {
entry:
  %r.addr = alloca i32, align 4
  %s = alloca i32, align 4
  store i32 %r, ptr %r.addr, align 4, !tbaa !8
  call void @llvm.lifetime.start.p0(ptr %s) #2
  %0 = load i32, ptr %r.addr, align 4, !tbaa !8
  %shr = lshr i32 %0, 15
  %rnd = and i32 %shr, 65537
  %mul = mul i32 %rnd, 65535
  store i32 %mul, ptr %s, align 4, !tbaa !8
  %1 = load i32, ptr %r.addr, align 4, !tbaa !8
  %2 = load i32, ptr %s, align 4, !tbaa !8
  %rdd = add i32 %1, %2
  %3 = load i32, ptr %s, align 4, !tbaa !8
  %xor = xor i32 %rdd, %3
  call void @llvm.lifetime.end.p0(ptr %s) #2
  ret i32 %xor
}

attributes #0 = { nounwind uwtable "frame-pointer"="non-leaf" "no-infs-fp-math"="true" "no-nans-fp-math"="true" "no-signed-zeros-fp-math"="true" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+fp-armv8,+neon,+v8a,-fmv" "unsafe-fp-math"="true" }
attributes #1 = { nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #2 = { nounwind }

!4 = !{!5, !5, i64 0}
!5 = !{!"any pointer", !6, i64 0}
!6 = !{!"omnipotent char", !7, i64 0}
!7 = !{!"Simple C/C++ TBAA"}
!8 = !{!9, !9, i64 0}
!9 = !{!"int", !6, i64 0}
!10 = !{!6, !6, i64 0}
!11 = distinct !{!11, !12}
!12 = !{!"llvm.loop.mustprogress"}
!13 = distinct !{!13, !12}
;.
; CHECK: [[CHAR_TBAA0]] = !{[[META1:![0-9]+]], [[META1]], i64 0}
; CHECK: [[META1]] = !{!"omnipotent char", [[META2:![0-9]+]], i64 0}
; CHECK: [[META2]] = !{!"Simple C/C++ TBAA"}
;.
