// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "int_32_div3.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic int_32_div3::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic int_32_div3::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<4> int_32_div3::ap_ST_fsm_state1 = "1";
const sc_lv<4> int_32_div3::ap_ST_fsm_state2 = "10";
const sc_lv<4> int_32_div3::ap_ST_fsm_state3 = "100";
const sc_lv<4> int_32_div3::ap_ST_fsm_state4 = "1000";
const sc_lv<32> int_32_div3::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> int_32_div3::ap_const_lv32_1 = "1";
const sc_lv<32> int_32_div3::ap_const_lv32_2 = "10";
const sc_lv<32> int_32_div3::ap_const_lv32_1C = "11100";
const sc_lv<32> int_32_div3::ap_const_lv32_1F = "11111";
const sc_lv<32> int_32_div3::ap_const_lv32_18 = "11000";
const sc_lv<32> int_32_div3::ap_const_lv32_1B = "11011";
const sc_lv<32> int_32_div3::ap_const_lv32_3 = "11";
const bool int_32_div3::ap_const_boolean_1 = true;

int_32_div3::int_32_div3(sc_module_name name) : sc_module(name), mVcdFile(0) {
    q3_U = new int_32_div3_q3("q3_U");
    q3_U->clk(ap_clk);
    q3_U->reset(ap_rst);
    q3_U->address0(q3_address0);
    q3_U->ce0(q3_ce0);
    q3_U->q0(q3_q0);
    q2_U = new int_32_div3_q2("q2_U");
    q2_U->clk(ap_clk);
    q2_U->reset(ap_rst);
    q2_U->address0(q2_address0);
    q2_U->ce0(q2_ce0);
    q2_U->q0(q2_q0);
    q1_U = new int_32_div3_q1("q1_U");
    q1_U->clk(ap_clk);
    q1_U->reset(ap_rst);
    q1_U->address0(q1_address0);
    q1_U->ce0(q1_ce0);
    q1_U->q0(q1_q0);
    q0_U = new int_32_div3_q0("q0_U");
    q0_U->clk(ap_clk);
    q0_U->reset(ap_rst);
    q0_U->address0(q0_address0);
    q0_U->ce0(q0_ce0);
    q0_U->q0(q0_q0);
    r1_U = new int_32_div3_r1("r1_U");
    r1_U->clk(ap_clk);
    r1_U->reset(ap_rst);
    r1_U->address0(r1_address0);
    r1_U->ce0(r1_ce0);
    r1_U->q0(r1_q0);
    r0_U = new int_32_div3_r0("r0_U");
    r0_U->clk(ap_clk);
    r0_U->reset(ap_rst);
    r0_U->address0(r0_address0);
    r0_U->ce0(r0_ce0);
    r0_U->q0(r0_q0);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_return);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( tmp_4_fu_217_p9 );

    SC_METHOD(thread_p_Result_s_7_fu_202_p4);
    sensitive << ( d_chunk_V_reg_275 );
    sensitive << ( r1_load_reg_300 );
    sensitive << ( r0_load_reg_305 );

    SC_METHOD(thread_p_Result_s_fu_172_p4);
    sensitive << ( d_V );

    SC_METHOD(thread_q0_address0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( tmp_fu_182_p1 );
    sensitive << ( tmp_2_fu_209_p1 );

    SC_METHOD(thread_q0_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_q1_address0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( tmp_fu_182_p1 );
    sensitive << ( tmp_2_fu_209_p1 );

    SC_METHOD(thread_q1_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_q2_address0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( tmp_fu_182_p1 );
    sensitive << ( tmp_2_fu_209_p1 );

    SC_METHOD(thread_q2_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_q3_address0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( tmp_fu_182_p1 );
    sensitive << ( tmp_2_fu_209_p1 );

    SC_METHOD(thread_q3_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_r0_address0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( tmp_fu_182_p1 );

    SC_METHOD(thread_r0_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_r1_address0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( tmp_fu_182_p1 );

    SC_METHOD(thread_r1_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_tmp_2_fu_209_p1);
    sensitive << ( p_Result_s_7_fu_202_p4 );

    SC_METHOD(thread_tmp_4_fu_217_p9);
    sensitive << ( q3_q0 );
    sensitive << ( q2_q0 );
    sensitive << ( q1_q0 );
    sensitive << ( q0_q0 );
    sensitive << ( q3_load_reg_280 );
    sensitive << ( q2_load_reg_285 );
    sensitive << ( q1_load_reg_290 );
    sensitive << ( q0_load_reg_295 );

    SC_METHOD(thread_tmp_fu_182_p1);
    sensitive << ( p_Result_s_fu_172_p4 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    ap_CS_fsm = "0001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "int_32_div3_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, d_V, "(port)d_V");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, q3_address0, "q3_address0");
    sc_trace(mVcdFile, q3_ce0, "q3_ce0");
    sc_trace(mVcdFile, q3_q0, "q3_q0");
    sc_trace(mVcdFile, q2_address0, "q2_address0");
    sc_trace(mVcdFile, q2_ce0, "q2_ce0");
    sc_trace(mVcdFile, q2_q0, "q2_q0");
    sc_trace(mVcdFile, q1_address0, "q1_address0");
    sc_trace(mVcdFile, q1_ce0, "q1_ce0");
    sc_trace(mVcdFile, q1_q0, "q1_q0");
    sc_trace(mVcdFile, q0_address0, "q0_address0");
    sc_trace(mVcdFile, q0_ce0, "q0_ce0");
    sc_trace(mVcdFile, q0_q0, "q0_q0");
    sc_trace(mVcdFile, r1_address0, "r1_address0");
    sc_trace(mVcdFile, r1_ce0, "r1_ce0");
    sc_trace(mVcdFile, r1_q0, "r1_q0");
    sc_trace(mVcdFile, r0_address0, "r0_address0");
    sc_trace(mVcdFile, r0_ce0, "r0_ce0");
    sc_trace(mVcdFile, r0_q0, "r0_q0");
    sc_trace(mVcdFile, d_chunk_V_reg_275, "d_chunk_V_reg_275");
    sc_trace(mVcdFile, q3_load_reg_280, "q3_load_reg_280");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, q2_load_reg_285, "q2_load_reg_285");
    sc_trace(mVcdFile, q1_load_reg_290, "q1_load_reg_290");
    sc_trace(mVcdFile, q0_load_reg_295, "q0_load_reg_295");
    sc_trace(mVcdFile, r1_load_reg_300, "r1_load_reg_300");
    sc_trace(mVcdFile, r0_load_reg_305, "r0_load_reg_305");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, tmp_fu_182_p1, "tmp_fu_182_p1");
    sc_trace(mVcdFile, tmp_2_fu_209_p1, "tmp_2_fu_209_p1");
    sc_trace(mVcdFile, p_Result_s_fu_172_p4, "p_Result_s_fu_172_p4");
    sc_trace(mVcdFile, p_Result_s_7_fu_202_p4, "p_Result_s_7_fu_202_p4");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, tmp_4_fu_217_p9, "tmp_4_fu_217_p9");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
    mHdltvinHandle.open("int_32_div3.hdltvin.dat");
    mHdltvoutHandle.open("int_32_div3.hdltvout.dat");
}

int_32_div3::~int_32_div3() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete q3_U;
    delete q2_U;
    delete q1_U;
    delete q0_U;
    delete r1_U;
    delete r0_U;
}

void int_32_div3::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        d_chunk_V_reg_275 = d_V.read().range(27, 24);
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        q0_load_reg_295 = q0_q0.read();
        q1_load_reg_290 = q1_q0.read();
        q2_load_reg_285 = q2_q0.read();
        q3_load_reg_280 = q3_q0.read();
        r0_load_reg_305 = r0_q0.read();
        r1_load_reg_300 = r1_q0.read();
    }
}

void int_32_div3::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void int_32_div3::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void int_32_div3::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void int_32_div3::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void int_32_div3::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void int_32_div3::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void int_32_div3::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void int_32_div3::thread_ap_return() {
    ap_return = esl_partset<32,32,8,32,32>(ap_const_lv32_0, tmp_4_fu_217_p9.read(), ap_const_lv32_18, ap_const_lv32_1F);
}

void int_32_div3::thread_p_Result_s_7_fu_202_p4() {
    p_Result_s_7_fu_202_p4 = esl_concat<2,4>(esl_concat<1,1>(r1_load_reg_300.read(), r0_load_reg_305.read()), d_chunk_V_reg_275.read());
}

void int_32_div3::thread_p_Result_s_fu_172_p4() {
    p_Result_s_fu_172_p4 = d_V.read().range(31, 28);
}

void int_32_div3::thread_q0_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        q0_address0 =  (sc_lv<6>) (tmp_2_fu_209_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        q0_address0 =  (sc_lv<6>) (tmp_fu_182_p1.read());
    } else {
        q0_address0 = "XXXXXX";
    }
}

void int_32_div3::thread_q0_ce0() {
    if (((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
        q0_ce0 = ap_const_logic_1;
    } else {
        q0_ce0 = ap_const_logic_0;
    }
}

void int_32_div3::thread_q1_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        q1_address0 =  (sc_lv<6>) (tmp_2_fu_209_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        q1_address0 =  (sc_lv<6>) (tmp_fu_182_p1.read());
    } else {
        q1_address0 = "XXXXXX";
    }
}

void int_32_div3::thread_q1_ce0() {
    if (((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
        q1_ce0 = ap_const_logic_1;
    } else {
        q1_ce0 = ap_const_logic_0;
    }
}

void int_32_div3::thread_q2_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        q2_address0 =  (sc_lv<6>) (tmp_2_fu_209_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        q2_address0 =  (sc_lv<6>) (tmp_fu_182_p1.read());
    } else {
        q2_address0 = "XXXXXX";
    }
}

void int_32_div3::thread_q2_ce0() {
    if (((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
        q2_ce0 = ap_const_logic_1;
    } else {
        q2_ce0 = ap_const_logic_0;
    }
}

void int_32_div3::thread_q3_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        q3_address0 =  (sc_lv<6>) (tmp_2_fu_209_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        q3_address0 =  (sc_lv<6>) (tmp_fu_182_p1.read());
    } else {
        q3_address0 = "XXXXXX";
    }
}

void int_32_div3::thread_q3_ce0() {
    if (((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
        q3_ce0 = ap_const_logic_1;
    } else {
        q3_ce0 = ap_const_logic_0;
    }
}

void int_32_div3::thread_r0_address0() {
    r0_address0 =  (sc_lv<6>) (tmp_fu_182_p1.read());
}

void int_32_div3::thread_r0_ce0() {
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        r0_ce0 = ap_const_logic_1;
    } else {
        r0_ce0 = ap_const_logic_0;
    }
}

void int_32_div3::thread_r1_address0() {
    r1_address0 =  (sc_lv<6>) (tmp_fu_182_p1.read());
}

void int_32_div3::thread_r1_ce0() {
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        r1_ce0 = ap_const_logic_1;
    } else {
        r1_ce0 = ap_const_logic_0;
    }
}

void int_32_div3::thread_tmp_2_fu_209_p1() {
    tmp_2_fu_209_p1 = esl_zext<64,6>(p_Result_s_7_fu_202_p4.read());
}

void int_32_div3::thread_tmp_4_fu_217_p9() {
    tmp_4_fu_217_p9 = esl_concat<7,1>(esl_concat<6,1>(esl_concat<5,1>(esl_concat<4,1>(esl_concat<3,1>(esl_concat<2,1>(esl_concat<1,1>(q3_load_reg_280.read(), q2_load_reg_285.read()), q1_load_reg_290.read()), q0_load_reg_295.read()), q3_q0.read()), q2_q0.read()), q1_q0.read()), q0_q0.read());
}

void int_32_div3::thread_tmp_fu_182_p1() {
    tmp_fu_182_p1 = esl_zext<64,4>(p_Result_s_fu_172_p4.read());
}

void int_32_div3::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<4>) ("XXXX");
            break;
    }
}

void int_32_div3::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst\" :  \"" << ap_rst.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"d_V\" :  \"" << d_V.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_return\" :  \"" << ap_return.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

