Model {
  Name			  "claR2008a"
  Version		  7.1
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.38"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  on
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  Created		  "Fri May 13 22:48:38 2016"
  Creator		  "Osmaz"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Osmaz"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sat May 14 04:52:34 2016"
  RTWModifiedTimeStamp	  385102354
  ModelVersionFormat	  "1.%<AutoIncrement:38>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      8
      Version		      "1.4.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  9
	  Version		  "1.4.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "1"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode1"
	  SolverName		  "ode1"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  Non-adaptive
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  10
	  Version		  "1.4.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  11
	  Version		  "1.4.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    9
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    Cell		    "InitFltsAndDblsToZero"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  ExpressionFolding	  on
	  ExpressionDepthLimit	  128
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization Off
	  AccelVerboseBuild	  off
	  EnforceIntegerDowncast  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  12
	  Version		  "1.4.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  StrictBusMsg		  "ErrorLevel1"
	  BlockIODiagnostic	  "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	}
	Simulink.HardwareCC {
	  $ObjectID		  13
	  Version		  "1.4.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  14
	  Version		  "1.4.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  16
	  Version		  "1.4.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    16
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateMissedCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  RTWCompilerOptimization Off
	  RTWCustomCompilerOptimizations ""
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      17
	      Version		      "1.4.0"
	      Array {
		Type			"Cell"
		Dimension		24
		Cell			"IgnoreCustomStorageClasses"
		Cell			"ParameterTuningSideEffectCode"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      18
	      Version		      "1.4.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SupportNonFinite"
		Cell			"CombineOutputUpdateFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "C89/C90 (ANSI)"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ParenthesesLevel	      "Nominal"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  19
	  Version		  "1.4.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    " "
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	SSC.SimscapeCC {
	  $ObjectID		  20
	  Version		  "1.4.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "Name"
	    PropName		    "DisabledProps"
	  }
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    MECH.SimMechanicsCC {
	      $ObjectID		      21
	      Version		      "1.4.0"
	      Name		      "SimMechanics"
	      WarnOnRedundantConstraints on
	      WarnOnSingularInitialAssembly off
	      ShowCutJoints	      off
	      VisOnUpdateDiagram      off
	      VisDuringSimulation     off
	      EnableVisSimulationTime on
	      VisSampleTime	      "0"
	      DisableBodyVisControl   off
	      ShowCG		      on
	      ShowCS		      on
	      ShowOnlyPortCS	      off
	      HighlightModel	      on
	      FramesToBeSkipped	      "0"
	      AnimationDelay	      "3"
	      RecordAVI		      off
	      CompressAVI	      on
	      AutoFitVis	      "off"
	      EnableSelection	      on
	      LastVizWinPosition      "[-1 -1 -1 -1]"
	      CamPosition	      "[0 0 0]"
	      CamTarget		      "[0 0 -1]"
	      CamUpVector	      "[0 1 0]"
	      CamHeight		      "-1"
	      CamViewAngle	      "0"
	      VisBackgroundColor      "[0.9 0.9 0.95]"
	      DefaultBodyColor	      "[1 0 0]"
	      MDLBodyVisualizationType "Convex hull from body CS locations"
	      OVRRIDBodyVisualizationType "NONE"
	    }
	    simmechanics.ConfigurationSet {
	      $ObjectID		      22
	      Version		      "1.4.0"
	      Description	      "SimMechanics 2G"
	      Array {
		Type			"Handle"
		Dimension		2
		simmechanics.DiagnosticsConfigSet {
		  $ObjectID		  23
		  Version		  "1.15.0"
		  Description		  "Diagnostics"
		  Name			  "DiagnosticsConfigSet"
		  SimMechanicsInvalidVisualProperty "warning"
		  SimMechanicsCrossSectionNullEdge "warning"
		  SimMechanicsUnconnectedFramePorts "warning"
		  SimMechanicsRedundantBlock "warning"
		  SimMechanicsConflictingReferenceFrames "warning"
		  SimMechanicsRigidlyBoundBlock	"error"
		  SimMechanicsUnsatisfiedHighPriorityTargets "warning"
		  SimMechanicsJointTargetOverSpecification "error"
		}
		simmechanics.ExplorerConfigSet {
		  $ObjectID		  24
		  Version		  "1.15.0"
		  Description		  "Explorer"
		  Name			  "ExplorerConfigSet"
		  SimMechanicsOpenEditorOnUpdate on
		}
		PropName		"Components"
	      }
	      Name		      "SimMechanics2G"
	    }
	    PropName		    "Components"
	  }
	  Name			  "Simscape"
	  EditingMode		  "Full"
	  ExplicitSolverDiagnosticOptions "warning"
	  GlobalZcOffDiagnosticOptions "warning"
	  SimscapeLogType	  "none"
	  SimscapeLogSimulationStatistics off
	  SimscapeLogOpenViewer	  off
	  SimscapeLogName	  "simlog"
	  SimscapeLogDecimation	  1
	  SimscapeLogLimitData	  on
	  SimscapeLogDataHistory  5000
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    [ 220, 78, 1146, 628 ]  
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    8
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    Orientation		    "right"
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      BusCreator
      Inputs		      "4"
      DisplayOption	      "none"
      NonVirtualBus	      off
      UseBusObject	      off
      BusObject		      "BusObject"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      Lockdown		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
      UseBusObject	      off
      BusObject		      "BusObject"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      UseBusObject	      off
      BusObject		      "BusObject"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  System {
    Name		    "claR2008a"
    Location		    [-8, -8, 1374, 736]
    Open		    off
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "107"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Constant
      Name		      "AddSub control"
      Position		      [1030, 162, 1045, 178]
      Orientation	      "left"
      NamePlacement	      "alternate"
      Value		      "0"
      OutMin		      "0"
      OutMax		      "1"
      OutDataTypeStr	      "boolean"
      OutDataTypeMode	      "boolean"
    }
    Block {
      BlockType		      SubSystem
      Name		      "AddSub0"
      Ports		      [2, 1]
      Position		      [885, 195, 925, 220]
      Orientation	      "down"
      System {
	Name			"AddSub0"
	Location		[-8, -8, 1374, 736]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "1"
	  Position		  [75, 20, 105, 35]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "2"
	  Position		  [20, 20, 50, 35]
	  Orientation		  "down"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [68, 170, 102, 205]
	  Orientation		  "down"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR1"
	  Ports			  [2, 1]
	  Position		  [69, 115, 101, 145]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  Position		  [70, 230, 100, 245]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "1"
	  SrcPort		  1
	  DstBlock		  "XOR1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "2"
	  SrcPort		  1
	  Points		  [0, 35; 45, 0]
	  DstBlock		  "XOR1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XOR1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "o1"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "AddSub1"
      Ports		      [2, 1]
      Position		      [760, 195, 800, 220]
      Orientation	      "down"
      System {
	Name			"AddSub1"
	Location		[-8, -8, 1374, 736]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "1"
	  Position		  [75, 20, 105, 35]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "2"
	  Position		  [20, 20, 50, 35]
	  Orientation		  "down"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [68, 170, 102, 205]
	  Orientation		  "down"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR1"
	  Ports			  [2, 1]
	  Position		  [69, 115, 101, 145]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  Position		  [70, 230, 100, 245]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "1"
	  SrcPort		  1
	  DstBlock		  "XOR1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "2"
	  SrcPort		  1
	  Points		  [0, 35; 45, 0]
	  DstBlock		  "XOR1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XOR1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "o1"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "AddSub2"
      Ports		      [2, 1]
      Position		      [640, 195, 680, 220]
      Orientation	      "down"
      System {
	Name			"AddSub2"
	Location		[-8, -8, 1374, 736]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "1"
	  Position		  [75, 20, 105, 35]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "2"
	  Position		  [20, 20, 50, 35]
	  Orientation		  "down"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [68, 170, 102, 205]
	  Orientation		  "down"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR1"
	  Ports			  [2, 1]
	  Position		  [69, 115, 101, 145]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  Position		  [70, 230, 100, 245]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "1"
	  SrcPort		  1
	  DstBlock		  "XOR1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "2"
	  SrcPort		  1
	  Points		  [0, 35; 45, 0]
	  DstBlock		  "XOR1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XOR1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "o1"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "AddSub3"
      Ports		      [2, 1]
      Position		      [535, 195, 575, 220]
      Orientation	      "down"
      System {
	Name			"AddSub3"
	Location		[-8, -8, 1374, 736]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "1"
	  Position		  [75, 20, 105, 35]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "2"
	  Position		  [20, 20, 50, 35]
	  Orientation		  "down"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [68, 170, 102, 205]
	  Orientation		  "down"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR1"
	  Ports			  [2, 1]
	  Position		  [69, 115, 101, 145]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  Position		  [70, 230, 100, 245]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "1"
	  SrcPort		  1
	  DstBlock		  "XOR1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "2"
	  SrcPort		  1
	  Points		  [0, 35; 45, 0]
	  DstBlock		  "XOR1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XOR1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "o1"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "B cell0"
      Ports		      [3, 3]
      Position		      [875, 255, 935, 295]
      Orientation	      "down"
      NamePlacement	      "alternate"
      System {
	Name			"B cell0"
	Location		[-8, -8, 1374, 736]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"237"
	Block {
	  BlockType		  Inport
	  Name			  "xi"
	  Position		  [20, 48, 50, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "yi"
	  Position		  [20, 123, 50, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ci"
	  Position		  [20, 168, 50, 182]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Logic
	  Name			  "AND1"
	  Ports			  [2, 1]
	  Position		  [190, 44, 220, 76]
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [245, 43, 280, 77]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [245, 108, 280, 142]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [455, 153, 490, 187]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR1"
	  Ports			  [2, 1]
	  Position		  [190, 109, 220, 141]
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR2"
	  Ports			  [2, 1]
	  Position		  [390, 154, 420, 186]
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Gi"
	  Position		  [540, 53, 570, 67]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Pi"
	  Position		  [540, 118, 570, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "si"
	  Position		  [540, 163, 570, 177]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "AND1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "yi"
	  SrcPort		  1
	  Points		  [33, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "AND1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "XOR1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "xi"
	  SrcPort		  1
	  Points		  [68, 0]
	  Branch {
	    DstBlock		    "AND1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "XOR1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ci"
	  SrcPort		  1
	  DstBlock		  "XOR2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Gi"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "si"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XOR1"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Pi"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "XOR2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "XOR2"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "B cell1"
      Ports		      [3, 3]
      Position		      [750, 255, 810, 295]
      Orientation	      "down"
      NamePlacement	      "alternate"
      System {
	Name			"B cell1"
	Location		[-8, 0, 1374, 744]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"237"
	Block {
	  BlockType		  Inport
	  Name			  "xi"
	  Position		  [20, 48, 50, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "yi"
	  Position		  [20, 123, 50, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ci"
	  Position		  [20, 168, 50, 182]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Logic
	  Name			  "AND1"
	  Ports			  [2, 1]
	  Position		  [190, 44, 220, 76]
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [245, 43, 280, 77]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [245, 108, 280, 142]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [455, 153, 490, 187]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR1"
	  Ports			  [2, 1]
	  Position		  [190, 109, 220, 141]
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR2"
	  Ports			  [2, 1]
	  Position		  [390, 154, 420, 186]
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Gi"
	  Position		  [540, 53, 570, 67]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Pi"
	  Position		  [540, 118, 570, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "si"
	  Position		  [540, 163, 570, 177]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "AND1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "yi"
	  SrcPort		  1
	  Points		  [33, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "AND1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "XOR1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "xi"
	  SrcPort		  1
	  Points		  [68, 0]
	  Branch {
	    DstBlock		    "AND1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "XOR1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ci"
	  SrcPort		  1
	  DstBlock		  "XOR2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Gi"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "si"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XOR1"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Pi"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "XOR2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "XOR2"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "B cell2"
      Ports		      [3, 3]
      Position		      [630, 255, 690, 295]
      Orientation	      "down"
      NamePlacement	      "alternate"
      System {
	Name			"B cell2"
	Location		[-8, -8, 1374, 736]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"237"
	Block {
	  BlockType		  Inport
	  Name			  "xi"
	  Position		  [20, 48, 50, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "yi"
	  Position		  [20, 123, 50, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ci"
	  Position		  [20, 168, 50, 182]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Logic
	  Name			  "AND1"
	  Ports			  [2, 1]
	  Position		  [190, 44, 220, 76]
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [245, 43, 280, 77]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [245, 108, 280, 142]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [455, 153, 490, 187]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR1"
	  Ports			  [2, 1]
	  Position		  [190, 109, 220, 141]
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR2"
	  Ports			  [2, 1]
	  Position		  [390, 154, 420, 186]
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Gi"
	  Position		  [540, 53, 570, 67]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Pi"
	  Position		  [540, 118, 570, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "si"
	  Position		  [540, 163, 570, 177]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "AND1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "yi"
	  SrcPort		  1
	  Points		  [33, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "AND1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "XOR1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "xi"
	  SrcPort		  1
	  Points		  [68, 0]
	  Branch {
	    DstBlock		    "AND1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "XOR1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ci"
	  SrcPort		  1
	  DstBlock		  "XOR2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Gi"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "si"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XOR1"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Pi"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "XOR2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "XOR2"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "B cell3"
      Ports		      [3, 3]
      Position		      [495, 255, 555, 295]
      Orientation	      "down"
      NamePlacement	      "alternate"
      System {
	Name			"B cell3"
	Location		[-8, 0, 1374, 744]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"237"
	Block {
	  BlockType		  Inport
	  Name			  "xi"
	  Position		  [20, 48, 50, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "yi"
	  Position		  [20, 123, 50, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ci"
	  Position		  [20, 168, 50, 182]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Logic
	  Name			  "AND1"
	  Ports			  [2, 1]
	  Position		  [190, 44, 220, 76]
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [245, 43, 280, 77]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [245, 108, 280, 142]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [455, 153, 490, 187]
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR1"
	  Ports			  [2, 1]
	  Position		  [190, 109, 220, 141]
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "XOR2"
	  Ports			  [2, 1]
	  Position		  [390, 154, 420, 186]
	  Operator		  "XOR"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Gi"
	  Position		  [540, 53, 570, 67]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Pi"
	  Position		  [540, 118, 570, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "si"
	  Position		  [540, 163, 570, 177]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "AND1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "yi"
	  SrcPort		  1
	  Points		  [33, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "AND1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "XOR1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "xi"
	  SrcPort		  1
	  Points		  [68, 0]
	  Branch {
	    DstBlock		    "AND1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "XOR1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ci"
	  SrcPort		  1
	  DstBlock		  "XOR2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Gi"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "si"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "XOR1"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Pi"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "XOR2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "XOR2"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Bit to Integer\nConverter"
      Ports		      [1, 1]
      Position		      [1200, 348, 1280, 392]
      SourceBlock	      "commutil2/Bit to Integer\nConverter"
      SourceType	      "Bit to Integer Converter"
      nbits		      "4"
      bitOrder		      "LSB first"
      signedOutputValues      "Signed"
      outDtype		      "Inherit via internal rule"
      outDtypeSigned	      "Inherit via internal rule"
    }
    Block {
      BlockType		      BusCreator
      Name		      "Bus\nCreator"
      Ports		      [4, 1]
      Position		      [1130, 301, 1135, 379]
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Display
      Name		      "G0i1"
      Ports		      [1]
      Position		      [585, 485, 605, 505]
      Orientation	      "down"
      NamePlacement	      "alternate"
      Decimation	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Int to bin"
      Ports		      [2, 8]
      Position		      [481, 50, 949, 100]
      Orientation	      "down"
      NamePlacement	      "alternate"
      System {
	Name			"Int to bin"
	Location		[-8, -8, 1374, 736]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"175"
	Block {
	  BlockType		  Inport
	  Name			  "x"
	  Position		  [135, 20, 165, 35]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "y"
	  Position		  [385, 20, 415, 35]
	  Orientation		  "down"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  Ports			  [1, 4]
	  Position		  [380, 170, 420, 175]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux1"
	  Ports			  [1, 4]
	  Position		  [95, 180, 135, 185]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Int to bit 1"
	  Ports			  [1, 1]
	  Position		  [355, 85, 445, 130]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  SourceBlock		  "commutil2/Integer to Bit\nConverter"
	  SourceType		  "Integer to Bit Converter"
	  nbits			  "4"
	  signedInputValues	  "Signed"
	  bitOrder		  "LSB first"
	  outDtype		  "Inherit via internal rule"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Int to bit 2"
	  Ports			  [1, 1]
	  Position		  [105, 85, 195, 130]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  SourceBlock		  "commutil2/Integer to Bit\nConverter"
	  SourceType		  "Integer to Bit Converter"
	  nbits			  "4"
	  signedInputValues	  "Signed"
	  bitOrder		  "LSB first"
	  outDtype		  "Inherit via internal rule"
	}
	Block {
	  BlockType		  Outport
	  Name			  "x3"
	  Position		  [195, 265, 225, 280]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y3"
	  Position		  [480, 260, 510, 275]
	  Orientation		  "down"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "x2"
	  Position		  [135, 265, 165, 280]
	  Orientation		  "down"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y2"
	  Position		  [415, 265, 445, 280]
	  Orientation		  "down"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "x1"
	  Position		  [65, 260, 95, 275]
	  Orientation		  "down"
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y1"
	  Position		  [350, 260, 380, 275]
	  Orientation		  "down"
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "x0"
	  Position		  [20, 260, 50, 275]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y0"
	  Position		  [285, 260, 315, 275]
	  Orientation		  "down"
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  1
	  Points		  [0, 12; -65, 0]
	  DstBlock		  "x0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [0, 56; -29, 0]
	  DstBlock		  "y1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  2
	  Points		  [0, 30; -31, 0]
	  DstBlock		  "x1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [0, 43; -83, 0]
	  DstBlock		  "y0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "y"
	  SrcPort		  1
	  DstBlock		  "Int to bit 1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Int to bit 1"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "Int to bit 2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  3
	  Points		  [0, 29; 29, 0]
	  DstBlock		  "x2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  4
	  Points		  [0, 9; 81, 0]
	  DstBlock		  "x3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [0, 56; 26, 0]
	  DstBlock		  "y2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Int to bit 2"
	  SrcPort		  1
	  Points		  [0, 20; -35, 0]
	  DstBlock		  "Demux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  4
	  Points		  [0, 42; 80, 0]
	  DstBlock		  "y3"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      Display
      Name		      "P0i"
      Ports		      [1]
      Position		      [905, 485, 925, 505]
      Orientation	      "down"
      NamePlacement	      "alternate"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "Result"
      Ports		      [1]
      Position		      [1325, 360, 1365, 380]
      NamePlacement	      "alternate"
      Decimation	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      Ports		      [9, 6]
      Position		      [471, 405, 959, 450]
      Orientation	      "down"
      NamePlacement	      "alternate"
      System {
	Name			"Subsystem"
	Location		[-8, -8, 1374, 736]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "G3"
	  Position		  [0, 20, 30, 35]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "P3"
	  Position		  [940, 20, 970, 35]
	  Orientation		  "down"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "G2"
	  Position		  [55, 20, 85, 35]
	  Orientation		  "down"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "P2"
	  Position		  [990, 20, 1020, 35]
	  Orientation		  "down"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "G1"
	  Position		  [105, 20, 135, 35]
	  Orientation		  "down"
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "P1"
	  Position		  [1040, 20, 1070, 35]
	  Orientation		  "down"
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "G0"
	  Position		  [155, 20, 185, 35]
	  Orientation		  "down"
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "P0"
	  Position		  [1095, 20, 1125, 35]
	  Orientation		  "down"
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "c0"
	  Position		  [825, 20, 855, 35]
	  Orientation		  "down"
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Logic
	  Name			  "AND1"
	  Ports			  [4, 1]
	  Position		  [1011, 328, 1049, 373]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  Inputs		  "4"
	  IconShape		  "distinctive"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [1013, 400, 1047, 435]
	  Orientation		  "down"
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  NumDelays		  "1"
	  vinit			  "0"
	  samptime		  "-1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "G0i subsys"
	  Ports			  [7, 1]
	  Position		  [129, 330, 211, 370]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  System {
	    Name		    "G0i subsys"
	    Location		    [-8, -8, 1374, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "108"
	    Block {
	      BlockType		      Inport
	      Name		      "G3"
	      Position		      [230, 285, 260, 300]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "G2"
	      Position		      [310, 95, 340, 110]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "G1"
	      Position		      [385, 95, 415, 110]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "G0"
	      Position		      [573, 30, 587, 60]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P3"
	      Position		      [393, 20, 407, 50]
	      Orientation	      "down"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P2"
	      Position		      [463, 20, 477, 50]
	      Orientation	      "down"
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P1"
	      Position		      [518, 30, 532, 60]
	      Orientation	      "down"
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND1"
	      Ports		      [3, 1]
	      Position		      [411, 143, 449, 188]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Inputs		      "3"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND2"
	      Ports		      [2, 1]
	      Position		      [316, 158, 354, 203]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND3"
	      Ports		      [4, 1]
	      Position		      [501, 123, 539, 168]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Inputs		      "4"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [413, 215, 447, 250]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [503, 185, 537, 220]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [318, 230, 352, 265]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [408, 390, 442, 425]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "OR"
	      Ports		      [4, 1]
	      Position		      [406, 323, 444, 368]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Operator		      "OR"
	      Inputs		      "4"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "G0i"
	      Position		      [410, 455, 440, 470]
	      Orientation	      "down"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "OR"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "G0i"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND3"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 40; -80, 0]
	      DstBlock		      "OR"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "P2"
	      SrcPort		      1
	      Points		      [0, 17]
	      Branch {
		Points			[45, 0]
		DstBlock		"AND3"
		DstPort			2
	      }
	      Branch {
		Points			[-30, 0]
		DstBlock		"AND1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "OR"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "AND1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G1"
	      SrcPort		      1
	      Points		      [0, 12; 20, 0]
	      DstBlock		      "AND1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G0"
	      SrcPort		      1
	      Points		      [0, 44; -45, 0]
	      DstBlock		      "AND3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "P1"
	      SrcPort		      1
	      DstBlock		      "AND3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "P3"
	      SrcPort		      1
	      Points		      [0, 29]
	      Branch {
		Points			[30, 0]
		Branch {
		  DstBlock		  "AND1"
		  DstPort		  2
		}
		Branch {
		  Points		  [75, 0]
		  DstBlock		  "AND3"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[-55, 0]
		DstBlock		"AND2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "G2"
	      SrcPort		      1
	      DstBlock		      "AND2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND2"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 21; 85, 0]
	      DstBlock		      "OR"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "G3"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "OR"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "G0i=G3+P3G2+P3P2G1+P3P2P1G0"
	      Position		      [17, 122]
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	  }
	  RTWSystemCode		  "Auto"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  FunctionWithSeparateData off
	  Opaque		  off
	  MaskHideContents	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "c1 subsys"
	  Ports			  [3, 1]
	  Position		  [810, 315, 870, 355]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  System {
	    Name		    "c1 subsys"
	    Location		    [-8, -8, 1374, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "118"
	    Block {
	      BlockType		      Inport
	      Name		      "G0"
	      Position		      [110, 165, 140, 180]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c0"
	      Position		      [110, 23, 140, 37]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P0"
	      Position		      [230, 28, 260, 42]
	      Orientation	      "left"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND"
	      Ports		      [2, 1]
	      Position		      [161, 68, 199, 113]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [163, 130, 197, 165]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [118, 255, 152, 290]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "OR"
	      Ports		      [2, 1]
	      Position		      [116, 193, 154, 238]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Operator		      "OR"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c1"
	      Position		      [120, 335, 150, 350]
	      Orientation	      "down"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "OR"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 9; -35, 0]
	      DstBlock		      "OR"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c0"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "AND"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G0"
	      SrcPort		      1
	      DstBlock		      "OR"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "P0"
	      SrcPort		      1
	      Points		      [-35, 0]
	      DstBlock		      "AND"
	      DstPort		      2
	    }
	  }
	  RTWSystemCode		  "Auto"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  FunctionWithSeparateData off
	  Opaque		  off
	  MaskHideContents	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "c2 subsys"
	  Ports			  [5, 1]
	  Position		  [699, 315, 761, 355]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  System {
	    Name		    "c2 subsys"
	    Location		    [-8, -8, 1374, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "131"
	    Block {
	      BlockType		      Inport
	      Name		      "G1"
	      Position		      [240, 215, 270, 230]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "G0"
	      Position		      [340, 85, 370, 100]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c0"
	      Position		      [573, 20, 587, 50]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P1"
	      Position		      [398, 20, 412, 50]
	      Orientation	      "down"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P0"
	      Position		      [518, 20, 532, 50]
	      Orientation	      "down"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND1"
	      Ports		      [2, 1]
	      Position		      [411, 133, 449, 178]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND2"
	      Ports		      [3, 1]
	      Position		      [521, 113, 559, 158]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Inputs		      "3"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [413, 205, 447, 240]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [523, 175, 557, 210]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [413, 340, 447, 375]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "OR"
	      Ports		      [3, 1]
	      Position		      [411, 278, 449, 323]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Operator		      "OR"
	      Inputs		      "3"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c2"
	      Position		      [415, 420, 445, 435]
	      Orientation	      "down"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "OR"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "c2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND2"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G1"
	      SrcPort		      1
	      Points		      [0, 29; 165, 0]
	      DstBlock		      "OR"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 52]
	      DstBlock		      "OR"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c0"
	      SrcPort		      1
	      Points		      [0, 44; -30, 0]
	      DstBlock		      "AND2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "P0"
	      SrcPort		      1
	      Points		      [0, 29; 15, 0]
	      DstBlock		      "AND2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "P1"
	      SrcPort		      1
	      Points		      [0, 7; 35, 0]
	      Branch {
		DstBlock		"AND1"
		DstPort			2
	      }
	      Branch {
		Points			[62, 0; 0, 36]
		DstBlock		"AND2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "OR"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AND1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G0"
	      SrcPort		      1
	      Points		      [0, 12; 65, 0]
	      DstBlock		      "AND1"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "c2=G1+P1G0+P1P0c0"
	      Position		      [17, 112]
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	  }
	  RTWSystemCode		  "Auto"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  FunctionWithSeparateData off
	  Opaque		  off
	  MaskHideContents	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "c3 subsys"
	  Ports			  [7, 1]
	  Position		  [499, 315, 561, 355]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  System {
	    Name		    "c3 subsys"
	    Location		    [-8, -8, 1374, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "108"
	    Block {
	      BlockType		      Inport
	      Name		      "G2"
	      Position		      [230, 285, 260, 300]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "G1"
	      Position		      [310, 95, 340, 110]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "G0"
	      Position		      [385, 95, 415, 110]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c0"
	      Position		      [573, 30, 587, 60]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P2"
	      Position		      [393, 20, 407, 50]
	      Orientation	      "down"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P1"
	      Position		      [463, 20, 477, 50]
	      Orientation	      "down"
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P0"
	      Position		      [518, 30, 532, 60]
	      Orientation	      "down"
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND1"
	      Ports		      [3, 1]
	      Position		      [411, 143, 449, 188]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Inputs		      "3"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND2"
	      Ports		      [2, 1]
	      Position		      [316, 158, 354, 203]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND3"
	      Ports		      [4, 1]
	      Position		      [501, 123, 539, 168]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Inputs		      "4"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [413, 215, 447, 250]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [503, 185, 537, 220]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [318, 230, 352, 265]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [408, 405, 442, 440]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "OR"
	      Ports		      [4, 1]
	      Position		      [406, 343, 444, 388]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Operator		      "OR"
	      Inputs		      "4"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c3"
	      Position		      [410, 505, 440, 520]
	      Orientation	      "down"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "OR"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "c3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND3"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 40; -80, 0]
	      DstBlock		      "OR"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "P1"
	      SrcPort		      1
	      Points		      [0, 17]
	      Branch {
		Points			[45, 0]
		DstBlock		"AND3"
		DstPort			2
	      }
	      Branch {
		Points			[-30, 0]
		DstBlock		"AND1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "OR"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "AND1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G0"
	      SrcPort		      1
	      Points		      [0, 12; 20, 0]
	      DstBlock		      "AND1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c0"
	      SrcPort		      1
	      Points		      [0, 44; -45, 0]
	      DstBlock		      "AND3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "P0"
	      SrcPort		      1
	      DstBlock		      "AND3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "P2"
	      SrcPort		      1
	      Points		      [0, 29]
	      Branch {
		Points			[30, 0]
		Branch {
		  DstBlock		  "AND1"
		  DstPort		  2
		}
		Branch {
		  Points		  [75, 0]
		  DstBlock		  "AND3"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[-55, 0]
		DstBlock		"AND2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "G1"
	      SrcPort		      1
	      DstBlock		      "AND2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND2"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 21; 85, 0]
	      DstBlock		      "OR"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "G2"
	      SrcPort		      1
	      Points		      [0, 17; 165, 0]
	      DstBlock		      "OR"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "c3=G2+P2G1+P2P1G0+P2P1P0c0"
	      Position		      [17, 122]
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	  }
	  RTWSystemCode		  "Auto"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  FunctionWithSeparateData off
	  Opaque		  off
	  MaskHideContents	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "c3 subsys1"
	  Ports			  [9, 1]
	  Position		  [325, 315, 425, 350]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  System {
	    Name		    "c3 subsys1"
	    Location		    [-8, -8, 1374, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "99"
	    Block {
	      BlockType		      Inport
	      Name		      "G3"
	      Position		      [230, 330, 260, 345]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "G2"
	      Position		      [310, 140, 340, 155]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "G1"
	      Position		      [385, 140, 415, 155]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "G0"
	      Position		      [573, 30, 587, 60]
	      Orientation	      "down"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c0"
	      Position		      [693, 20, 707, 50]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P3"
	      Position		      [393, 20, 407, 50]
	      Orientation	      "down"
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P2"
	      Position		      [463, 20, 477, 50]
	      Orientation	      "down"
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P1"
	      Position		      [518, 30, 532, 60]
	      Orientation	      "down"
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P0"
	      Position		      [633, 20, 647, 50]
	      Orientation	      "down"
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND1"
	      Ports		      [3, 1]
	      Position		      [411, 188, 449, 233]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Inputs		      "3"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND2"
	      Ports		      [2, 1]
	      Position		      [316, 203, 354, 248]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND3"
	      Ports		      [4, 1]
	      Position		      [501, 168, 539, 213]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Inputs		      "4"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "AND4"
	      Ports		      [5, 1]
	      Position		      [618, 158, 672, 203]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Inputs		      "5"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [413, 260, 447, 295]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [503, 230, 537, 265]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [318, 275, 352, 310]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [413, 450, 447, 485]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [628, 260, 662, 295]
	      Orientation	      "down"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "OR"
	      Ports		      [5, 1]
	      Position		      [411, 388, 449, 433]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      Operator		      "OR"
	      Inputs		      "5"
	      IconShape		      "distinctive"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	      OutDataTypeMode	      "boolean"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c4"
	      Position		      [415, 550, 445, 565]
	      Orientation	      "down"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "OR"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "c4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND3"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 40; -85, 0]
	      DstBlock		      "OR"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "P2"
	      SrcPort		      1
	      Points		      [0, 62]
	      Branch {
		Points			[45, 0]
		Branch {
		  Points		  [120, 0]
		  DstBlock		  "AND4"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "AND3"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[-30, 0]
		DstBlock		"AND1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "OR"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "AND1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G1"
	      SrcPort		      1
	      Points		      [0, 12; 20, 0]
	      DstBlock		      "AND1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G0"
	      SrcPort		      1
	      Points		      [0, 89; -45, 0]
	      DstBlock		      "AND3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "P1"
	      SrcPort		      1
	      Points		      [0, 36]
	      Branch {
		Points			[120, 0]
		DstBlock		"AND4"
		DstPort			3
	      }
	      Branch {
		DstBlock		"AND3"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "P3"
	      SrcPort		      1
	      Points		      [0, 74]
	      Branch {
		Points			[30, 0]
		Branch {
		  DstBlock		  "AND1"
		  DstPort		  2
		}
		Branch {
		  Points		  [75, 0; 0, 1]
		  Branch {
		    Points		    [120, 0]
		    DstBlock		    "AND4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AND3"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		Points			[-55, 0]
		DstBlock		"AND2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "G2"
	      SrcPort		      1
	      DstBlock		      "AND2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AND2"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 21; 90, 0]
	      DstBlock		      "OR"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "G3"
	      SrcPort		      1
	      Points		      [0, 17; 175, 0]
	      DstBlock		      "OR"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "P0"
	      SrcPort		      1
	      Points		      [0, 20; 15, 0]
	      DstBlock		      "AND4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c0"
	      SrcPort		      1
	      Points		      [0, 88]
	      DstBlock		      "AND4"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [0, 77]
	      DstBlock		      "OR"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "AND4"
	      SrcPort		      1
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "c4=G3+P3G2+P3P2G1+P3P2P1G0+P3P2P1P0c0"
	      Position		      [17, 167]
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	  }
	  RTWSystemCode		  "Auto"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  FunctionWithSeparateData off
	  Opaque		  off
	  MaskHideContents	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "c4"
	  Position		  [360, 410, 390, 425]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "G0i"
	  Position		  [155, 420, 185, 435]
	  Orientation		  "down"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "c3"
	  Position		  [515, 400, 545, 415]
	  Orientation		  "down"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "c2"
	  Position		  [715, 400, 745, 415]
	  Orientation		  "down"
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "c1"
	  Position		  [825, 400, 855, 415]
	  Orientation		  "down"
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "P0i"
	  Position		  [1015, 460, 1045, 475]
	  Orientation		  "down"
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "G0i subsys"
	  SrcPort		  1
	  DstBlock		  "G0i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "P2"
	  SrcPort		  1
	  Points		  [0, 79; 20, 0; 0, 66]
	  Branch {
	    Points		    [-485, 0]
	    Branch {
	      Points		      [-145, 0]
	      Branch {
		Points			[-205, 0]
		DstBlock		"G0i subsys"
		DstPort			6
	      }
	      Branch {
		DstBlock		"c3 subsys1"
		DstPort			7
	      }
	    }
	    Branch {
	      DstBlock		      "c3 subsys"
	      DstPort		      5
	    }
	  }
	  Branch {
	    DstBlock		    "AND1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "P3"
	  SrcPort		  1
	  Points		  [0, 94; 60, 0; 0, 38]
	  Branch {
	    Points		    [-630, 0]
	    Branch {
	      Points		      [-205, 0]
	      DstBlock		      "G0i subsys"
	      DstPort		      5
	    }
	    Branch {
	      DstBlock		      "c3 subsys1"
	      DstPort		      6
	    }
	  }
	  Branch {
	    DstBlock		    "AND1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "G3"
	  SrcPort		  1
	  Points		  [0, 112; 125, 0]
	  Branch {
	    Points		    [195, 0]
	    DstBlock		    "c3 subsys1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "G0i subsys"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "AND1"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "P0i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c0"
	  SrcPort		  1
	  Points		  [0, 107]
	  Branch {
	    Points		    [-110, 0]
	    Branch {
	      DstBlock		      "c2 subsys"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [-200, 0]
	      Branch {
		Points			[-155, 0]
		DstBlock		"c3 subsys1"
		DstPort			5
	      }
	      Branch {
		DstBlock		"c3 subsys"
		DstPort			4
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "c1 subsys"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "P0"
	  SrcPort		  1
	  Points		  [0, 93; -65, 0; 0, 82]
	  Branch {
	    DstBlock		    "AND1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [-185, 0]
	    Branch {
	      Points		      [-110, 0]
	      Branch {
		Points			[-190, 0]
		Branch {
		  Points		  [-145, 0]
		  DstBlock		  "c3 subsys1"
		  DstPort		  9
		}
		Branch {
		  DstBlock		  "c3 subsys"
		  DstPort		  7
		}
	      }
	      Branch {
		DstBlock		"c2 subsys"
		DstPort			5
	      }
	    }
	    Branch {
	      DstBlock		      "c1 subsys"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "c1 subsys"
	  SrcPort		  1
	  DstBlock		  "c1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "G0"
	  SrcPort		  1
	  Points		  [0, 67]
	  Branch {
	    Points		    [195, 0]
	    Branch {
	      DstBlock		      "c3 subsys1"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [155, 0]
	      Branch {
		DstBlock		"c3 subsys"
		DstPort			3
	      }
	      Branch {
		Points			[200, 0]
		Branch {
		  DstBlock		  "c2 subsys"
		  DstPort		  2
		}
		Branch {
		  Points		  [100, 0]
		  DstBlock		  "c1 subsys"
		  DstPort		  1
		}
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "G0i subsys"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "G1"
	  SrcPort		  1
	  Points		  [0, 81; 40, 0]
	  Branch {
	    Points		    [195, 0]
	    Branch {
	      DstBlock		      "c3 subsys1"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [155, 0]
	      Branch {
		DstBlock		"c3 subsys"
		DstPort			2
	      }
	      Branch {
		Points			[200, 0]
		DstBlock		"c2 subsys"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "G0i subsys"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "c2 subsys"
	  SrcPort		  1
	  DstBlock		  "c2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "P1"
	  SrcPort		  1
	  Points		  [0, 79; -20, 0; 0, 79]
	  Branch {
	    Points		    [-295, 0]
	    Branch {
	      Points		      [-190, 0]
	      Branch {
		Points			[-145, 0; 0, 0]
		Branch {
		  Points		  [-205, 0]
		  DstBlock		  "G0i subsys"
		  DstPort		  7
		}
		Branch {
		  DstBlock		  "c3 subsys1"
		  DstPort		  8
		}
	      }
	      Branch {
		DstBlock		"c3 subsys"
		DstPort			6
	      }
	    }
	    Branch {
	      DstBlock		      "c2 subsys"
	      DstPort		      4
	    }
	  }
	  Branch {
	    DstBlock		    "AND1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "c3 subsys"
	  SrcPort		  1
	  DstBlock		  "c3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "G2"
	  SrcPort		  1
	  Points		  [0, 95; 80, 0]
	  Branch {
	    Points		    [195, 0]
	    Branch {
	      DstBlock		      "c3 subsys1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [155, 0]
	      DstBlock		      "c3 subsys"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "G0i subsys"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c3 subsys1"
	  SrcPort		  1
	  DstBlock		  "c4"
	  DstPort		  1
	}
      }
      RTWSystemCode	      "Auto"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      FunctionWithSeparateData off
      Opaque		      off
      MaskHideContents	      off
    }
    Block {
      BlockType		      Display
      Name		      "c1"
      Ports		      [1]
      Position		      [825, 485, 845, 505]
      Orientation	      "down"
      NamePlacement	      "alternate"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "c2"
      Ports		      [1]
      Position		      [745, 485, 765, 505]
      Orientation	      "down"
      NamePlacement	      "alternate"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "c3"
      Ports		      [1]
      Position		      [665, 485, 685, 505]
      Orientation	      "down"
      NamePlacement	      "alternate"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "c4"
      Ports		      [1]
      Position		      [375, 265, 395, 285]
      Orientation	      "left"
      NamePlacement	      "alternate"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "s0"
      Ports		      [1]
      Position		      [1090, 475, 1110, 495]
      Orientation	      "down"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "s1"
      Ports		      [1]
      Position		      [1060, 475, 1080, 495]
      Orientation	      "down"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "s2"
      Ports		      [1]
      Position		      [1030, 475, 1050, 495]
      Orientation	      "down"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "s3"
      Ports		      [1]
      Position		      [995, 475, 1015, 495]
      Orientation	      "down"
      Decimation	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "x"
      Position		      [585, 5, 615, 35]
      Orientation	      "down"
      NamePlacement	      "alternate"
      OutMin		      "-8"
      OutMax		      "7"
      OutDataTypeStr	      "int8"
      SampleTime	      "1"
      OutDataTypeMode	      "int8"
    }
    Block {
      BlockType		      Display
      Name		      "x0"
      Ports		      [1]
      Position		      [875, 130, 895, 150]
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "x1"
      Ports		      [1]
      Position		      [750, 130, 770, 150]
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "x2"
      Ports		      [1]
      Position		      [635, 130, 655, 150]
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "x3"
      Ports		      [1]
      Position		      [515, 130, 535, 150]
      Decimation	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "y"
      Position		      [820, 5, 850, 35]
      Orientation	      "down"
      NamePlacement	      "alternate"
      Value		      "-1"
      OutMin		      "-8"
      OutMax		      "7"
      OutDataTypeStr	      "int8"
      SampleTime	      "1"
      OutDataTypeMode	      "int8"
    }
    Block {
      BlockType		      Display
      Name		      "y0"
      Ports		      [1]
      Position		      [895, 105, 915, 125]
      Orientation	      "left"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "y1"
      Ports		      [1]
      Position		      [775, 105, 795, 125]
      Orientation	      "left"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "y2"
      Ports		      [1]
      Position		      [655, 105, 675, 125]
      Orientation	      "left"
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "y3"
      Ports		      [1]
      Position		      [535, 105, 555, 125]
      Orientation	      "left"
      Decimation	      "1"
    }
    Line {
      SrcBlock		      "Int to bin"
      SrcPort		      7
      Points		      [0, 35]
      Branch {
	DstBlock		"x0"
	DstPort			1
      }
      Branch {
	Points			[0, 96; 20, 0]
	DstBlock		"B cell0"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "AddSub control"
      SrcPort		      1
      Points		      [-54, 0]
      Branch {
	Points			[0, 70]
	Branch {
	  Points		  [0, 141; -36, 0]
	  DstBlock		  "Subsystem"
	  DstPort		  9
	}
	Branch {
	  DstBlock		  "B cell0"
	  DstPort		  3
	}
      }
      Branch {
	Points			[-76, 0]
	Branch {
	  DstBlock		  "AddSub0"
	  DstPort		  1
	}
	Branch {
	  Points		  [-125, 0]
	  Branch {
	    DstBlock		    "AddSub1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [-120, 0]
	    Branch {
	      Points		      [-105, 0]
	      DstBlock		      "AddSub3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "AddSub2"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Line {
      SrcBlock		      "Int to bin"
      SrcPort		      5
      Points		      [-7, 0; 0, 35]
      Branch {
	Points			[0, 100]
	DstBlock		"B cell1"
	DstPort			1
      }
      Branch {
	DstBlock		"x1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Int to bin"
      SrcPort		      3
      Points		      [0, 35]
      Branch {
	Points			[0, 100]
	DstBlock		"B cell2"
	DstPort			1
      }
      Branch {
	DstBlock		"x2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Int to bin"
      SrcPort		      1
      Points		      [0, 35]
      Branch {
	DstBlock		"B cell3"
	DstPort			1
      }
      Branch {
	DstBlock		"x3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Bit to Integer\nConverter"
      SrcPort		      1
      DstBlock		      "Result"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Bus\nCreator"
      SrcPort		      1
      Points		      [28, 0; 0, 30]
      DstBlock		      "Bit to Integer\nConverter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "x"
      SrcPort		      1
      DstBlock		      "Int to bin"
      DstPort		      1
    }
    Line {
      SrcBlock		      "y"
      SrcPort		      1
      DstBlock		      "Int to bin"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Int to bin"
      SrcPort		      8
      Points		      [0, 10]
      Branch {
	Points			[0, 39; -10, 0]
	DstBlock		"AddSub0"
	DstPort			2
      }
      Branch {
	DstBlock		"y0"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Int to bin"
      SrcPort		      6
      Points		      [0, 10]
      Branch {
	Points			[0, 65]
	DstBlock		"AddSub1"
	DstPort			2
      }
      Branch {
	DstBlock		"y1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Int to bin"
      SrcPort		      4
      Points		      [0, 10]
      Branch {
	DstBlock		"y2"
	DstPort			1
      }
      Branch {
	Points			[0, 65]
	DstBlock		"AddSub2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Int to bin"
      SrcPort		      2
      Points		      [0, 10]
      Branch {
	DstBlock		"AddSub3"
	DstPort			2
      }
      Branch {
	DstBlock		"y3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "AddSub1"
      SrcPort		      1
      DstBlock		      "B cell1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "AddSub3"
      SrcPort		      1
      Points		      [0, 7; -30, 0]
      DstBlock		      "B cell3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "B cell0"
      SrcPort		      2
      Points		      [0, 90]
      DstBlock		      "Subsystem"
      DstPort		      8
    }
    Line {
      SrcBlock		      "B cell1"
      SrcPort		      2
      Points		      [0, 86; -10, 0]
      DstBlock		      "Subsystem"
      DstPort		      6
    }
    Line {
      SrcBlock		      "B cell2"
      SrcPort		      2
      DstBlock		      "Subsystem"
      DstPort		      4
    }
    Line {
      SrcBlock		      "B cell3"
      SrcPort		      2
      Points		      [0, 85; 25, 0]
      DstBlock		      "Subsystem"
      DstPort		      2
    }
    Line {
      SrcBlock		      "B cell0"
      SrcPort		      1
      Points		      [0, 85; -60, 0]
      DstBlock		      "Subsystem"
      DstPort		      7
    }
    Line {
      SrcBlock		      "B cell1"
      SrcPort		      1
      Points		      [0, 87; -45, 0]
      DstBlock		      "Subsystem"
      DstPort		      5
    }
    Line {
      SrcBlock		      "B cell2"
      SrcPort		      1
      Points		      [0, 85; -35, 0]
      DstBlock		      "Subsystem"
      DstPort		      3
    }
    Line {
      SrcBlock		      "B cell3"
      SrcPort		      1
      Points		      [0, 83; -10, 0]
      DstBlock		      "Subsystem"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      5
      Points		      [0, 9]
      Branch {
	DstBlock		"c1"
	DstPort			1
      }
      Branch {
	Points			[-17, 0; 0, -224]
	DstBlock		"B cell1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      4
      Points		      [0, 9]
      Branch {
	DstBlock		"c2"
	DstPort			1
      }
      Branch {
	Points			[-57, 0; 0, -222; -18, 0]
	DstBlock		"B cell2"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      1
      Points		      [0, 9; -105, 0]
      DstBlock		      "c4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      3
      Points		      [0, 9]
      Branch {
	Points			[-60, 0; 0, -219; -70, 0]
	DstBlock		"B cell3"
	DstPort			3
      }
      Branch {
	DstBlock		"c3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "B cell3"
      SrcPort		      3
      Points		      [0, 70; 460, 0]
      Branch {
	DstBlock		"Bus\nCreator"
	DstPort			4
      }
      Branch {
	DstBlock		"s3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "B cell2"
      SrcPort		      3
      Points		      [0, 50; 360, 0]
      Branch {
	DstBlock		"Bus\nCreator"
	DstPort			3
      }
      Branch {
	DstBlock		"s2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "B cell1"
      SrcPort		      3
      Points		      [0, 30; 270, 0]
      Branch {
	DstBlock		"Bus\nCreator"
	DstPort			2
      }
      Branch {
	DstBlock		"s1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "B cell0"
      SrcPort		      3
      Points		      [0, 10; 175, 0]
      Branch {
	DstBlock		"Bus\nCreator"
	DstPort			1
      }
      Branch {
	DstBlock		"s0"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "AddSub0"
      SrcPort		      1
      DstBlock		      "B cell0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "AddSub2"
      SrcPort		      1
      DstBlock		      "B cell2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      6
      DstBlock		      "P0i"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      2
      DstBlock		      "G0i1"
      DstPort		      1
    }
    Annotation {
      Name		      "Independent of n,\nn-bit addition requires only 4 gate delays\nAddition/Subtraction never exceed 5 "
      "gate delay"
      Position		      [151, 90]
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
    }
    Annotation {
      Name		      "4-bit signed CLA Adder/Subtractor"
      Position		      [246, 5]
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
    }
    Annotation {
      Name		      "x - y let AddSub = 1\nx + y let AddSub = 0"
      Position		      [1000, 116]
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
    }
  }
}
