# RISC-V Virtual machine
Personal RISC-V instruction set study project

License: GPL-V3

# Status

⏳ = in progress

- ⏳ RV32G
  - [x] I
    - [x] AUIPC `test pass`
    - [x] BRANCH `test pass`
    - [x] JAL `test pass`
    - [x] JALR `test pass`
    - [x] LUI `test pass`
    - [x] MISC-MEM `test pass`
    - [x] OP-IMM `test pass`
    - [x] OP `test pass`
    - [x] STORE `test pass`
    - [x] SYSTEM `test pass`
  - [x] M `test pass`
  - [x] A ``
  - ⏳ F
  - [ ] D
  - [ ] Zicsr
  - [ ] Zifencei
  - [ ] C
- [ ] RV64G
  - [ ] I
  - [ ] M
  - [ ] A
  - [ ] F
  - [ ] D
  - [ ] Zicsr
  - [ ] Zifencei
  - [ ] C
- [ ] cache
  - [ ] icache
  - [ ] dcache
- [ ] MMU