

================================================================
== Vitis HLS Report for 'mul_body_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue Feb  8 15:34:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       20|       20|        17|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.86>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 21 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_74 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_17"   --->   Operation 22 'read' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_75 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_16"   --->   Operation 23 'read' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 24 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_9 = load i3 %i" [../src/ban.cpp:172]   --->   Operation 27 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_9, i3 5" [../src/ban.cpp:169]   --->   Operation 29 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 30 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_9, i3 1" [../src/ban.cpp:169]   --->   Operation 31 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split11_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader.exitStub" [../src/ban.cpp:169]   --->   Operation 32 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_9, i3 3" [../src/ban.cpp:172]   --->   Operation 33 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_9, i5 0" [../src/ban.cpp:173]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln173 = add i8 %shl_ln, i8 32" [../src/ban.cpp:173]   --->   Operation 35 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %add_ln173" [../src/ban.cpp:173]   --->   Operation 36 'zext' 'zext_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns)   --->   "%add_ln173_1 = add i8 %shl_ln, i8 64" [../src/ban.cpp:173]   --->   Operation 37 'add' 'add_ln173_1' <Predicate = (!icmp_ln169)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%zext_ln173_1 = zext i8 %add_ln173_1" [../src/ban.cpp:173]   --->   Operation 38 'zext' 'zext_ln173_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%shl_ln173 = shl i128 1, i128 %zext_ln173_1" [../src/ban.cpp:173]   --->   Operation 39 'shl' 'shl_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln173_1, i32 7" [../src/ban.cpp:173]   --->   Operation 40 'bitselect' 'tmp_76' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%select_ln173 = select i1 %tmp_76, i128 0, i128 %shl_ln173" [../src/ban.cpp:173]   --->   Operation 41 'select' 'select_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%shl_ln173_1 = shl i128 1, i128 %zext_ln173" [../src/ban.cpp:173]   --->   Operation 42 'shl' 'shl_ln173_1' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln173 = sub i128 %select_ln173, i128 %shl_ln173_1" [../src/ban.cpp:173]   --->   Operation 43 'sub' 'sub_ln173' <Predicate = (!icmp_ln169)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln173)   --->   "%and_ln173 = and i128 %sub_ln173, i128 %p_read" [../src/ban.cpp:173]   --->   Operation 44 'and' 'and_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln173 = lshr i128 %and_ln173, i128 %zext_ln173" [../src/ban.cpp:173]   --->   Operation 45 'lshr' 'lshr_ln173' <Predicate = (!icmp_ln169)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i128 %lshr_ln173" [../src/ban.cpp:173]   --->   Operation 46 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i" [../src/ban.cpp:169]   --->   Operation 47 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln173 = bitcast i32 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 48 'bitcast' 'bitcast_ln173' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 49 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %bitcast_ln173, i32 %tmp_75" [../src/ban.cpp:173]   --->   Operation 49 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 50 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %bitcast_ln173, i32 %tmp_75" [../src/ban.cpp:173]   --->   Operation 50 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 51 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %bitcast_ln173, i32 %tmp_75" [../src/ban.cpp:173]   --->   Operation 51 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 52 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 52 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_9, i3 7" [../src/ban.cpp:172]   --->   Operation 53 'add' 'add_ln172' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.58ns)   --->   "%icmp_ln172_3 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 54 'icmp' 'icmp_ln172_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln172, i5 0" [../src/ban.cpp:173]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i8 %tmp_s" [../src/ban.cpp:173]   --->   Operation 56 'sext' 'sext_ln173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i37 %sext_ln173" [../src/ban.cpp:173]   --->   Operation 57 'zext' 'zext_ln173_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.02ns)   --->   "%add_ln173_2 = add i38 %zext_ln173_2, i38 32" [../src/ban.cpp:173]   --->   Operation 58 'add' 'add_ln173_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i38 %add_ln173_2" [../src/ban.cpp:173]   --->   Operation 59 'zext' 'zext_ln173_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.02ns)   --->   "%add_ln173_3 = add i38 %zext_ln173_2, i38 64" [../src/ban.cpp:173]   --->   Operation 60 'add' 'add_ln173_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_1)   --->   "%zext_ln173_4 = zext i38 %add_ln173_3" [../src/ban.cpp:173]   --->   Operation 61 'zext' 'zext_ln173_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_1)   --->   "%shl_ln173_2 = shl i128 1, i128 %zext_ln173_4" [../src/ban.cpp:173]   --->   Operation 62 'shl' 'shl_ln173_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln173_3, i32 7, i32 37" [../src/ban.cpp:173]   --->   Operation 63 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.99ns)   --->   "%icmp_ln173 = icmp_ne  i31 %tmp_79, i31 0" [../src/ban.cpp:173]   --->   Operation 64 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_1)   --->   "%select_ln173_1 = select i1 %icmp_ln173, i128 0, i128 %shl_ln173_2" [../src/ban.cpp:173]   --->   Operation 65 'select' 'select_ln173_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_1)   --->   "%shl_ln173_3 = shl i128 1, i128 %zext_ln173_3" [../src/ban.cpp:173]   --->   Operation 66 'shl' 'shl_ln173_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln173_1 = sub i128 %select_ln173_1, i128 %shl_ln173_3" [../src/ban.cpp:173]   --->   Operation 67 'sub' 'sub_ln173_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln173_1)   --->   "%and_ln173_1 = and i128 %sub_ln173_1, i128 %p_read" [../src/ban.cpp:173]   --->   Operation 68 'and' 'and_ln173_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln173_1 = lshr i128 %and_ln173_1, i128 %zext_ln173_3" [../src/ban.cpp:173]   --->   Operation 69 'lshr' 'lshr_ln173_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = trunc i128 %lshr_ln173_1" [../src/ban.cpp:173]   --->   Operation 70 'trunc' 'trunc_ln173_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 71 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 71 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln173_1 = bitcast i32 %trunc_ln173_1" [../src/ban.cpp:173]   --->   Operation 72 'bitcast' 'bitcast_ln173_1' <Predicate = (icmp_ln172_3)> <Delay = 0.00>
ST_6 : Operation 73 [3/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %bitcast_ln173_1, i32 %tmp_74" [../src/ban.cpp:173]   --->   Operation 73 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 74 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 74 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %bitcast_ln173_1, i32 %tmp_74" [../src/ban.cpp:173]   --->   Operation 75 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 76 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 76 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.44ns)   --->   "%tmp_78 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 77 'select' 'tmp_78' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %bitcast_ln173_1, i32 %tmp_74" [../src/ban.cpp:173]   --->   Operation 78 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 79 [4/4] (6.43ns)   --->   "%tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 79 'fadd' 'tmp2_3' <Predicate = (icmp_ln172_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.67ns)   --->   "%add_ln172_2 = add i3 %i_9, i3 6" [../src/ban.cpp:172]   --->   Operation 80 'add' 'add_ln172_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.58ns)   --->   "%icmp_ln172_4 = icmp_ult  i3 %add_ln172_2, i3 3" [../src/ban.cpp:172]   --->   Operation 81 'icmp' 'icmp_ln172_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln172_2, i5 0" [../src/ban.cpp:173]   --->   Operation 82 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln173_1 = sext i8 %tmp_82" [../src/ban.cpp:173]   --->   Operation 83 'sext' 'sext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln173_5 = zext i37 %sext_ln173_1" [../src/ban.cpp:173]   --->   Operation 84 'zext' 'zext_ln173_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.02ns)   --->   "%add_ln173_4 = add i38 %zext_ln173_5, i38 32" [../src/ban.cpp:173]   --->   Operation 85 'add' 'add_ln173_4' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln173_6 = zext i38 %add_ln173_4" [../src/ban.cpp:173]   --->   Operation 86 'zext' 'zext_ln173_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.02ns)   --->   "%add_ln173_5 = add i38 %zext_ln173_5, i38 64" [../src/ban.cpp:173]   --->   Operation 87 'add' 'add_ln173_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_2)   --->   "%zext_ln173_7 = zext i38 %add_ln173_5" [../src/ban.cpp:173]   --->   Operation 88 'zext' 'zext_ln173_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_2)   --->   "%shl_ln173_4 = shl i128 1, i128 %zext_ln173_7" [../src/ban.cpp:173]   --->   Operation 89 'shl' 'shl_ln173_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln173_5, i32 7, i32 37" [../src/ban.cpp:173]   --->   Operation 90 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.99ns)   --->   "%icmp_ln173_1 = icmp_ne  i31 %tmp_83, i31 0" [../src/ban.cpp:173]   --->   Operation 91 'icmp' 'icmp_ln173_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_2)   --->   "%select_ln173_2 = select i1 %icmp_ln173_1, i128 0, i128 %shl_ln173_4" [../src/ban.cpp:173]   --->   Operation 92 'select' 'select_ln173_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_2)   --->   "%shl_ln173_5 = shl i128 1, i128 %zext_ln173_6" [../src/ban.cpp:173]   --->   Operation 93 'shl' 'shl_ln173_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln173_2 = sub i128 %select_ln173_2, i128 %shl_ln173_5" [../src/ban.cpp:173]   --->   Operation 94 'sub' 'sub_ln173_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln173_2)   --->   "%and_ln173_2 = and i128 %sub_ln173_2, i128 %p_read" [../src/ban.cpp:173]   --->   Operation 95 'and' 'and_ln173_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln173_2 = lshr i128 %and_ln173_2, i128 %zext_ln173_6" [../src/ban.cpp:173]   --->   Operation 96 'lshr' 'lshr_ln173_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln173_2 = trunc i128 %lshr_ln173_2" [../src/ban.cpp:173]   --->   Operation 97 'trunc' 'trunc_ln173_2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 98 [3/4] (6.43ns)   --->   "%tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 98 'fadd' 'tmp2_3' <Predicate = (icmp_ln172_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln173_2 = bitcast i32 %trunc_ln173_2" [../src/ban.cpp:173]   --->   Operation 99 'bitcast' 'bitcast_ln173_2' <Predicate = (icmp_ln172_4)> <Delay = 0.00>
ST_10 : Operation 100 [3/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %bitcast_ln173_2, i32 %tmp" [../src/ban.cpp:173]   --->   Operation 100 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_4)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 101 [2/4] (6.43ns)   --->   "%tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 101 'fadd' 'tmp2_3' <Predicate = (icmp_ln172_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %bitcast_ln173_2, i32 %tmp" [../src/ban.cpp:173]   --->   Operation 102 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_4)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 103 [1/4] (6.43ns)   --->   "%tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 103 'fadd' 'tmp2_3' <Predicate = (icmp_ln172_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.44ns)   --->   "%tmp_81 = select i1 %icmp_ln172_3, i32 %tmp2_3, i32 %tmp_78" [../src/ban.cpp:172]   --->   Operation 104 'select' 'tmp_81' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 105 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %bitcast_ln173_2, i32 %tmp" [../src/ban.cpp:173]   --->   Operation 105 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_4)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 106 [4/4] (6.43ns)   --->   "%tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 106 'fadd' 'tmp2_4' <Predicate = (icmp_ln172_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 107 [3/4] (6.43ns)   --->   "%tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 107 'fadd' 'tmp2_4' <Predicate = (icmp_ln172_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 108 [2/4] (6.43ns)   --->   "%tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 108 'fadd' 'tmp2_4' <Predicate = (icmp_ln172_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.88>
ST_16 : Operation 109 [1/4] (6.43ns)   --->   "%tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 109 'fadd' 'tmp2_4' <Predicate = (icmp_ln172_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.44ns)   --->   "%tmp_85 = select i1 %icmp_ln172_4, i32 %tmp2_4, i32 %tmp_81" [../src/ban.cpp:172]   --->   Operation 110 'select' 'tmp_85' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln172_cast = zext i3 %i_9" [../src/ban.cpp:172]   --->   Operation 111 'zext' 'trunc_ln172_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/ban.cpp:169]   --->   Operation 112 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %trunc_ln172_cast" [../src/ban.cpp:177]   --->   Operation 113 'getelementptr' 'aux_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_85, i3 %aux_addr" [../src/ban.cpp:177]   --->   Operation 114 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.86ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:172) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln173_1', ../src/ban.cpp:173) [27]  (0.765 ns)
	'select' operation ('select_ln173', ../src/ban.cpp:173) [31]  (0 ns)
	'sub' operation ('sub_ln173', ../src/ban.cpp:173) [33]  (1.58 ns)
	'and' operation ('and_ln173', ../src/ban.cpp:173) [34]  (0 ns)
	'lshr' operation ('lshr_ln173', ../src/ban.cpp:173) [35]  (1.52 ns)

 <State 2>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban.cpp:173) [38]  (7.02 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban.cpp:173) [38]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban.cpp:173) [38]  (7.02 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [39]  (6.44 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i_i', ../src/ban.cpp:173) [60]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i_i', ../src/ban.cpp:173) [60]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_i_i', ../src/ban.cpp:173) [60]  (7.02 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [61]  (6.44 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_i_i', ../src/ban.cpp:173) [82]  (7.02 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_i_i', ../src/ban.cpp:173) [82]  (7.02 ns)

 <State 12>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_i_i', ../src/ban.cpp:173) [82]  (7.02 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [83]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [83]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [83]  (6.44 ns)

 <State 16>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('tmp2', ../src/ban.cpp:173) [83]  (6.44 ns)
	'select' operation ('tmp', ../src/ban.cpp:172) [84]  (0.449 ns)

 <State 17>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('aux_addr', ../src/ban.cpp:177) [85]  (0 ns)
	'store' operation ('store_ln177', ../src/ban.cpp:177) of variable 'tmp', ../src/ban.cpp:172 on array 'aux' [86]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
