Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May 13 17:48:21 2021
| Host         : DESKTOP-EQ2MGIA running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 60
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| LUTLP-2     | Warning  | Combinatorial Loop Allowed                                  | 15         |
| PDRC-153    | Warning  | Gated clock check                                           | 15         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 30         |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-2#1 Warning
Combinatorial Loop Allowed  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO4/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[0].notGate[2].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#2 Warning
Combinatorial Loop Allowed  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO4/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[1].notGate[2].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#3 Warning
Combinatorial Loop Allowed  
4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO4/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO4/inst/RO[2].notGate[2].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#4 Warning
Combinatorial Loop Allowed  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO3/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[0].notGate[4].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#5 Warning
Combinatorial Loop Allowed  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO3/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[1].notGate[4].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#6 Warning
Combinatorial Loop Allowed  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO3/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/RO3/inst/RO[2].notGate[4].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#7 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO0/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[5].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[0].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#8 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO0/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[5].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[1].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#9 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO0/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[5].Inverter/LUT6_inst,
design_1_i/RO0/inst/RO[2].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#10 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO1/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[0].notGate[5].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[0].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#11 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO1/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[1].notGate[5].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[1].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#12 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO1/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[2].notGate[5].Inverter/LUT6_inst,
design_1_i/RO1/inst/RO[2].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#13 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO2/inst/RO[0].notGate[0].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[0].notGate[1].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[0].notGate[2].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[0].notGate[3].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[0].notGate[4].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[0].notGate[5].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[0].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#14 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO2/inst/RO[1].notGate[0].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[1].notGate[1].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[1].notGate[2].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[1].notGate[3].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[1].notGate[4].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[1].notGate[5].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[1].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

LUTLP-2#15 Warning
Combinatorial Loop Allowed  
8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst macro),
design_1_i/RO2/inst/RO[2].notGate[0].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[2].notGate[1].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[2].notGate[2].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[2].notGate[3].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[2].notGate[4].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[2].notGate[5].Inverter/LUT6_inst,
design_1_i/RO2/inst/RO[2].notGate[6].Inverter/LUT6_inst.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/O5 is a gated clock net sourced by a combinational pin design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5/O, cell design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO0/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#11 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#12 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO1/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#13 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#14 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#15 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#16 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#17 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#18 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO2/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#19 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#20 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#21 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#22 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#23 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#24 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#25 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#26 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#27 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#28 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#29 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5 (in design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#30 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6 (in design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst macro) is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[69],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77],
design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] (the first 15 of 32 listed)
Related violations: <none>


