User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_capacity/ReadLatency/SRAM/512KB/512KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 18322 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Read Latency
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 128 x 32 x 16
 - Row Activation   : 1 / 128 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 4
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 2
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 472.234um x 148.067um = 104266um^2
 |--- Mat Area      = 3.68933um x 4.62709um = 17.0708um^2   (423.88%)
 |--- Subarray Area = 1.84466um x 1.94189um = 3.58213um^2   (505.007%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 284.259%
Timing:
 -  Read Latency = 136.939ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 35.4728ps
 |--- Mat Latency    = 101.295ps
    |--- Predecoder Latency = 19.1896ps
    |--- Subarray Latency   = 82.1051ps
       |--- Row Decoder Latency = 26.4027ps
       |--- Bitline Latency     = 24.1174ps,2.63277e+10s,2.2019e+10s
       |--- Senseamp Latency    = 3.9879ps
       |--- Mux Latency         = 27.5971ps
       |--- Precharge Latency   = 12.4983ps
       |--- Read Pulse   = 0ps
 - Write Latency = 119.117ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 17.7364ps
 |--- Mat Latency    = 101.295ps
    |--- Predecoder Latency = 19.1896ps
    |--- Subarray Latency   = 82.1051ps
       |--- Row Decoder Latency = 26.4027ps
       |--- Charge Latency      = 5.88455ps
 - Read Bandwidth  = 234.602GB/s
 - Write Bandwidth = 194.872GB/s
Power:
 -  Read Dynamic Energy = 245.238pJ
 |--- TSV Dynamic Energy    = 234.148pJ
 |--- H-Tree Dynamic Energy = 10.117pJ
 |--- Mat Dynamic Energy    = 0.0304078pJ per mat
    |--- Predecoder Dynamic Energy = 0.00145245pJ
    |--- Subarray Dynamic Energy   = 0.00723884pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Senseamp Dynamic Energy    = 0.000726993pJ
       |--- Mux Dynamic Energy         = 0.000544089pJ
       |--- Precharge Dynamic Energy   = 0.00308782pJ
 - Write Dynamic Energy = 244.704pJ
 |--- TSV Dynamic Energy    = 234.148pJ
 |--- H-Tree Dynamic Energy = 10.117pJ
 |--- Mat Dynamic Energy    = 0.0137189pJ per mat
    |--- Predecoder Dynamic Energy = 0.00145245pJ
    |--- Subarray Dynamic Energy   = 0.0030666pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Mux Dynamic Energy         = 0.000544089pJ
 - Leakage Power = 122.111uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 1.86326nW per mat

Finished!
