// Seed: 1504361824
module module_0 (
    input  tri   id_0,
    input  wand  id_1,
    output wire  id_2,
    input  tri   id_3,
    input  wire  id_4,
    output uwire id_5
);
  always @(1) begin
    id_2 += 1'h0;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input wor id_5,
    input supply0 id_6,
    inout logic id_7,
    output wor id_8,
    output logic id_9,
    output uwire id_10
);
  always @(id_1#(1'h0) - 1 or posedge 1'b0) id_9 = #1 id_7;
  module_0(
      id_0, id_6, id_2, id_1, id_4, id_2
  );
  wire id_12;
  integer id_13;
  id_14(
      .id_0(1'b0), .id_1(1), .id_2(1), .id_3(id_0)
  );
endmodule
