0.7
2020.2
Nov 18 2020
09:20:35
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1621952601,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.srcs/sim_1/new/test.v,,design_1_wrapper,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_ANDGate_0_0/sim/design_1_ANDGate_0_0.v,1622108391,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v,,design_1_ANDGate_0_0,,,,,,,,
,,,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v,,design_1_ANDGate_1_0,,,,,,,,
,,,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v,,design_1_ANDGate_2_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v,1622108391,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v,,design_1_memoryBuffer_0_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v,1622108391,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_ANDGate_1_0/sim/design_1_ANDGate_1_0.v,,design_1_memoryBuffer_1_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v,1621952601,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v,,design_1_memoryBuffer_2_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v,1621952601,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_ANDGate_2_0/sim/design_1_ANDGate_2_0.v,,design_1_memoryBuffer_3_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v,1621952601,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/sim/design_1.v,,design_1_memoryBuffer_4_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/sim/design_1.v,1621952600,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.srcs/sim_1/new/test.v,1621952684,verilog,,,,test,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.srcs/sources_1/new/ANDGate.v,1622107478,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.srcs/sources_1/new/memoryBuffer.v,,ANDGate,,,,,,,,
/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.srcs/sources_1/new/memoryBuffer.v,1621950466,verilog,,/home/catalin/Desktop/CN1/Lab5Part2/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_ANDGate_0_0/sim/design_1_ANDGate_0_0.v,,memoryBuffer,,,,,,,,
