
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ul_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401040 <.init>:
  401040:	stp	x29, x30, [sp, #-16]!
  401044:	mov	x29, sp
  401048:	bl	4019a4 <tigetstr@plt+0x684>
  40104c:	ldp	x29, x30, [sp], #16
  401050:	ret

Disassembly of section .plt:

0000000000401060 <_exit@plt-0x20>:
  401060:	stp	x16, x30, [sp, #-16]!
  401064:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401068:	ldr	x17, [x16, #4088]
  40106c:	add	x16, x16, #0xff8
  401070:	br	x17
  401074:	nop
  401078:	nop
  40107c:	nop

0000000000401080 <_exit@plt>:
  401080:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401084:	ldr	x17, [x16]
  401088:	add	x16, x16, #0x0
  40108c:	br	x17

0000000000401090 <fputs@plt>:
  401090:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401094:	ldr	x17, [x16, #8]
  401098:	add	x16, x16, #0x8
  40109c:	br	x17

00000000004010a0 <exit@plt>:
  4010a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010a4:	ldr	x17, [x16, #16]
  4010a8:	add	x16, x16, #0x10
  4010ac:	br	x17

00000000004010b0 <dup@plt>:
  4010b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010b4:	ldr	x17, [x16, #24]
  4010b8:	add	x16, x16, #0x18
  4010bc:	br	x17

00000000004010c0 <setupterm@plt>:
  4010c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010c4:	ldr	x17, [x16, #32]
  4010c8:	add	x16, x16, #0x20
  4010cc:	br	x17

00000000004010d0 <tputs@plt>:
  4010d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010d4:	ldr	x17, [x16, #40]
  4010d8:	add	x16, x16, #0x28
  4010dc:	br	x17

00000000004010e0 <__cxa_atexit@plt>:
  4010e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010e4:	ldr	x17, [x16, #48]
  4010e8:	add	x16, x16, #0x30
  4010ec:	br	x17

00000000004010f0 <fputc@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010f4:	ldr	x17, [x16, #56]
  4010f8:	add	x16, x16, #0x38
  4010fc:	br	x17

0000000000401100 <putwchar@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401104:	ldr	x17, [x16, #64]
  401108:	add	x16, x16, #0x40
  40110c:	br	x17

0000000000401110 <fileno@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401114:	ldr	x17, [x16, #72]
  401118:	add	x16, x16, #0x48
  40111c:	br	x17

0000000000401120 <signal@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401124:	ldr	x17, [x16, #80]
  401128:	add	x16, x16, #0x50
  40112c:	br	x17

0000000000401130 <fclose@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401134:	ldr	x17, [x16, #88]
  401138:	add	x16, x16, #0x58
  40113c:	br	x17

0000000000401140 <fopen@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401144:	ldr	x17, [x16, #96]
  401148:	add	x16, x16, #0x60
  40114c:	br	x17

0000000000401150 <wcwidth@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401154:	ldr	x17, [x16, #104]
  401158:	add	x16, x16, #0x68
  40115c:	br	x17

0000000000401160 <bindtextdomain@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401164:	ldr	x17, [x16, #112]
  401168:	add	x16, x16, #0x70
  40116c:	br	x17

0000000000401170 <ungetwc@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401174:	ldr	x17, [x16, #120]
  401178:	add	x16, x16, #0x78
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401184:	ldr	x17, [x16, #128]
  401188:	add	x16, x16, #0x80
  40118c:	br	x17

0000000000401190 <tigetflag@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401194:	ldr	x17, [x16, #136]
  401198:	add	x16, x16, #0x88
  40119c:	br	x17

00000000004011a0 <memset@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011a4:	ldr	x17, [x16, #144]
  4011a8:	add	x16, x16, #0x90
  4011ac:	br	x17

00000000004011b0 <calloc@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011b4:	ldr	x17, [x16, #152]
  4011b8:	add	x16, x16, #0x98
  4011bc:	br	x17

00000000004011c0 <realloc@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011c4:	ldr	x17, [x16, #160]
  4011c8:	add	x16, x16, #0xa0
  4011cc:	br	x17

00000000004011d0 <close@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011d4:	ldr	x17, [x16, #168]
  4011d8:	add	x16, x16, #0xa8
  4011dc:	br	x17

00000000004011e0 <__gmon_start__@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011e4:	ldr	x17, [x16, #176]
  4011e8:	add	x16, x16, #0xb0
  4011ec:	br	x17

00000000004011f0 <getwc@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011f4:	ldr	x17, [x16, #184]
  4011f8:	add	x16, x16, #0xb8
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401204:	ldr	x17, [x16, #192]
  401208:	add	x16, x16, #0xc0
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401214:	ldr	x17, [x16, #200]
  401218:	add	x16, x16, #0xc8
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401224:	ldr	x17, [x16, #208]
  401228:	add	x16, x16, #0xd0
  40122c:	br	x17

0000000000401230 <warn@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401234:	ldr	x17, [x16, #216]
  401238:	add	x16, x16, #0xd8
  40123c:	br	x17

0000000000401240 <free@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401244:	ldr	x17, [x16, #224]
  401248:	add	x16, x16, #0xe0
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401254:	ldr	x17, [x16, #232]
  401258:	add	x16, x16, #0xe8
  40125c:	br	x17

0000000000401260 <warnx@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401264:	ldr	x17, [x16, #240]
  401268:	add	x16, x16, #0xf0
  40126c:	br	x17

0000000000401270 <fputws@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401274:	ldr	x17, [x16, #248]
  401278:	add	x16, x16, #0xf8
  40127c:	br	x17

0000000000401280 <dcgettext@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401284:	ldr	x17, [x16, #256]
  401288:	add	x16, x16, #0x100
  40128c:	br	x17

0000000000401290 <errx@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401294:	ldr	x17, [x16, #264]
  401298:	add	x16, x16, #0x108
  40129c:	br	x17

00000000004012a0 <iswprint@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012a4:	ldr	x17, [x16, #272]
  4012a8:	add	x16, x16, #0x110
  4012ac:	br	x17

00000000004012b0 <printf@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012b4:	ldr	x17, [x16, #280]
  4012b8:	add	x16, x16, #0x118
  4012bc:	br	x17

00000000004012c0 <__errno_location@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012c4:	ldr	x17, [x16, #288]
  4012c8:	add	x16, x16, #0x120
  4012cc:	br	x17

00000000004012d0 <getenv@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012d4:	ldr	x17, [x16, #296]
  4012d8:	add	x16, x16, #0x128
  4012dc:	br	x17

00000000004012e0 <fprintf@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012e4:	ldr	x17, [x16, #304]
  4012e8:	add	x16, x16, #0x130
  4012ec:	br	x17

00000000004012f0 <err@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012f4:	ldr	x17, [x16, #312]
  4012f8:	add	x16, x16, #0x138
  4012fc:	br	x17

0000000000401300 <setlocale@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401304:	ldr	x17, [x16, #320]
  401308:	add	x16, x16, #0x140
  40130c:	br	x17

0000000000401310 <ferror@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401314:	ldr	x17, [x16, #328]
  401318:	add	x16, x16, #0x148
  40131c:	br	x17

0000000000401320 <tigetstr@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401324:	ldr	x17, [x16, #336]
  401328:	add	x16, x16, #0x150
  40132c:	br	x17

Disassembly of section .text:

0000000000401330 <.text>:
  401330:	stp	x29, x30, [sp, #-112]!
  401334:	mov	x29, sp
  401338:	stp	x19, x20, [sp, #16]
  40133c:	mov	w19, w0
  401340:	mov	x20, x1
  401344:	mov	w0, #0x6                   	// #6
  401348:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  40134c:	add	x1, x1, #0x4d8
  401350:	stp	x21, x22, [sp, #32]
  401354:	adrp	x21, 403000 <tigetstr@plt+0x1ce0>
  401358:	stp	x23, x24, [sp, #48]
  40135c:	add	x21, x21, #0x458
  401360:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  401364:	stp	x25, x26, [sp, #64]
  401368:	add	x23, x23, #0x1a0
  40136c:	mov	w24, #0x0                   	// #0
  401370:	str	x27, [sp, #80]
  401374:	bl	401300 <setlocale@plt>
  401378:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  40137c:	add	x1, x1, #0x440
  401380:	mov	x0, x21
  401384:	bl	401160 <bindtextdomain@plt>
  401388:	mov	x0, x21
  40138c:	adrp	x21, 401000 <_exit@plt-0x80>
  401390:	bl	401210 <textdomain@plt>
  401394:	add	x21, x21, #0xa60
  401398:	adrp	x0, 401000 <_exit@plt-0x80>
  40139c:	add	x0, x0, #0xc50
  4013a0:	bl	403390 <tigetstr@plt+0x2070>
  4013a4:	adrp	x27, 403000 <tigetstr@plt+0x1ce0>
  4013a8:	mov	x1, x21
  4013ac:	mov	w0, #0x2                   	// #2
  4013b0:	bl	401120 <signal@plt>
  4013b4:	add	x27, x27, #0x758
  4013b8:	mov	x1, x21
  4013bc:	mov	w0, #0xf                   	// #15
  4013c0:	bl	401120 <signal@plt>
  4013c4:	adrp	x21, 403000 <tigetstr@plt+0x1ce0>
  4013c8:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4013cc:	add	x21, x21, #0x638
  4013d0:	add	x0, x0, #0x468
  4013d4:	bl	4012d0 <getenv@plt>
  4013d8:	mov	x22, x0
  4013dc:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  4013e0:	mov	w25, #0x1                   	// #1
  4013e4:	mov	x3, x27
  4013e8:	mov	x2, x21
  4013ec:	mov	x1, x20
  4013f0:	mov	w0, w19
  4013f4:	mov	x4, #0x0                   	// #0
  4013f8:	bl	401220 <getopt_long@plt>
  4013fc:	cmn	w0, #0x1
  401400:	b.eq	401474 <tigetstr@plt+0x154>  // b.none
  401404:	cmp	w0, #0x68
  401408:	b.eq	4017e4 <tigetstr@plt+0x4c4>  // b.none
  40140c:	b.gt	401450 <tigetstr@plt+0x130>
  401410:	cmp	w0, #0x54
  401414:	b.eq	401468 <tigetstr@plt+0x148>  // b.none
  401418:	cmp	w0, #0x56
  40141c:	b.ne	4017ac <tigetstr@plt+0x48c>  // b.any
  401420:	mov	w2, #0x5                   	// #5
  401424:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401428:	mov	x0, #0x0                   	// #0
  40142c:	add	x1, x1, #0x470
  401430:	bl	401280 <dcgettext@plt>
  401434:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  401438:	adrp	x2, 403000 <tigetstr@plt+0x1ce0>
  40143c:	add	x2, x2, #0x480
  401440:	ldr	x1, [x1, #400]
  401444:	bl	4012b0 <printf@plt>
  401448:	mov	w0, #0x0                   	// #0
  40144c:	bl	4010a0 <exit@plt>
  401450:	cmp	w0, #0x69
  401454:	b.ne	401460 <tigetstr@plt+0x140>  // b.any
  401458:	str	w25, [x23, #24]
  40145c:	b	4013e4 <tigetstr@plt+0xc4>
  401460:	cmp	w0, #0x74
  401464:	b.ne	4017ac <tigetstr@plt+0x48c>  // b.any
  401468:	ldr	x22, [x26, #368]
  40146c:	mov	w24, #0x1                   	// #1
  401470:	b	4013e4 <tigetstr@plt+0xc4>
  401474:	add	x2, sp, #0x6c
  401478:	mov	x0, x22
  40147c:	mov	w1, #0x1                   	// #1
  401480:	bl	4010c0 <setupterm@plt>
  401484:	ldr	w0, [sp, #108]
  401488:	cbz	w0, 401694 <tigetstr@plt+0x374>
  40148c:	cmp	w0, #0x1
  401490:	b.ne	40167c <tigetstr@plt+0x35c>  // b.any
  401494:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401498:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  40149c:	add	x0, x0, #0x6a0
  4014a0:	add	x23, x23, #0x1a0
  4014a4:	bl	401320 <tigetstr@plt>
  4014a8:	mov	x1, x0
  4014ac:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4014b0:	add	x0, x0, #0x6a8
  4014b4:	str	x1, [x23, #136]
  4014b8:	bl	401320 <tigetstr@plt>
  4014bc:	mov	x1, x0
  4014c0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4014c4:	add	x0, x0, #0x6b0
  4014c8:	str	x1, [x23, #96]
  4014cc:	bl	401320 <tigetstr@plt>
  4014d0:	cmp	x0, #0x0
  4014d4:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4014d8:	add	x1, x1, #0x6b8
  4014dc:	csel	x1, x1, x0, eq  // eq = none
  4014e0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4014e4:	add	x0, x0, #0x6c0
  4014e8:	str	x1, [x23, #112]
  4014ec:	bl	401320 <tigetstr@plt>
  4014f0:	mov	x1, x0
  4014f4:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4014f8:	add	x0, x0, #0x6c8
  4014fc:	str	x1, [x23, #80]
  401500:	bl	401320 <tigetstr@plt>
  401504:	mov	x1, x0
  401508:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40150c:	add	x0, x0, #0x6d0
  401510:	str	x1, [x23, #152]
  401514:	bl	401320 <tigetstr@plt>
  401518:	mov	x1, x0
  40151c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401520:	add	x0, x0, #0x6d8
  401524:	str	x1, [x23, #56]
  401528:	bl	401320 <tigetstr@plt>
  40152c:	mov	x1, x0
  401530:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401534:	add	x0, x0, #0x6e0
  401538:	str	x1, [x23, #32]
  40153c:	bl	401320 <tigetstr@plt>
  401540:	mov	x1, x0
  401544:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401548:	add	x0, x0, #0x6e8
  40154c:	str	x1, [x23, #64]
  401550:	bl	401320 <tigetstr@plt>
  401554:	mov	x1, x0
  401558:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40155c:	add	x0, x0, #0x6f0
  401560:	str	x1, [x23, #72]
  401564:	bl	401320 <tigetstr@plt>
  401568:	mov	x1, x0
  40156c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401570:	add	x0, x0, #0x6f8
  401574:	str	x1, [x23, #48]
  401578:	bl	401320 <tigetstr@plt>
  40157c:	str	x0, [x23, #40]
  401580:	ldr	x1, [x23, #72]
  401584:	cbz	x1, 401728 <tigetstr@plt+0x408>
  401588:	ldr	x1, [x23, #56]
  40158c:	cbz	x1, 4016b0 <tigetstr@plt+0x390>
  401590:	ldr	x1, [x23, #64]
  401594:	cbz	x1, 401794 <tigetstr@plt+0x474>
  401598:	ldr	x1, [x23, #48]
  40159c:	cbz	x1, 401718 <tigetstr@plt+0x3f8>
  4015a0:	cbz	x0, 401740 <tigetstr@plt+0x420>
  4015a4:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4015a8:	add	x0, x0, #0x700
  4015ac:	bl	401320 <tigetstr@plt>
  4015b0:	str	x0, [x23, #120]
  4015b4:	cbz	x0, 401738 <tigetstr@plt+0x418>
  4015b8:	ldr	x0, [x23, #56]
  4015bc:	cmp	x0, #0x0
  4015c0:	cset	w1, eq  // eq = none
  4015c4:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4015c8:	add	x0, x0, #0x708
  4015cc:	str	w1, [x23, #104]
  4015d0:	bl	401190 <tigetflag@plt>
  4015d4:	cbz	w0, 4015e0 <tigetstr@plt+0x2c0>
  4015d8:	ldr	x0, [x23, #72]
  4015dc:	cbz	x0, 401778 <tigetstr@plt+0x458>
  4015e0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4015e4:	add	x0, x0, #0x710
  4015e8:	bl	401190 <tigetflag@plt>
  4015ec:	cbz	w0, 4015f8 <tigetstr@plt+0x2d8>
  4015f0:	ldr	x0, [x23, #56]
  4015f4:	cbz	x0, 401770 <tigetstr@plt+0x450>
  4015f8:	adrp	x25, 414000 <tigetstr@plt+0x12ce0>
  4015fc:	bl	401b90 <tigetstr@plt+0x870>
  401600:	ldr	w0, [x25, #376]
  401604:	cmp	w0, w19
  401608:	b.eq	401784 <tigetstr@plt+0x464>  // b.none
  40160c:	b.ge	401654 <tigetstr@plt+0x334>  // b.tcont
  401610:	adrp	x24, 403000 <tigetstr@plt+0x1ce0>
  401614:	add	x22, x25, #0x178
  401618:	add	x24, x24, #0x718
  40161c:	nop
  401620:	ldr	x0, [x20, w0, sxtw #3]
  401624:	mov	x1, x24
  401628:	bl	401140 <fopen@plt>
  40162c:	mov	x21, x0
  401630:	cbz	x0, 401930 <tigetstr@plt+0x610>
  401634:	bl	402400 <tigetstr@plt+0x10e0>
  401638:	mov	x0, x21
  40163c:	bl	401130 <fclose@plt>
  401640:	ldr	w0, [x22]
  401644:	add	w0, w0, #0x1
  401648:	str	w0, [x22]
  40164c:	cmp	w0, w19
  401650:	b.lt	401620 <tigetstr@plt+0x300>  // b.tstop
  401654:	ldr	x0, [x23, #8]
  401658:	bl	401240 <free@plt>
  40165c:	mov	w0, #0x0                   	// #0
  401660:	ldp	x19, x20, [sp, #16]
  401664:	ldp	x21, x22, [sp, #32]
  401668:	ldp	x23, x24, [sp, #48]
  40166c:	ldp	x25, x26, [sp, #64]
  401670:	ldr	x27, [sp, #80]
  401674:	ldp	x29, x30, [sp], #112
  401678:	ret
  40167c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401680:	add	x1, x1, #0x640
  401684:	mov	w2, #0x5                   	// #5
  401688:	mov	x0, #0x0                   	// #0
  40168c:	bl	401280 <dcgettext@plt>
  401690:	bl	401260 <warnx@plt>
  401694:	cbnz	w24, 4016e4 <tigetstr@plt+0x3c4>
  401698:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  40169c:	mov	x2, #0x0                   	// #0
  4016a0:	mov	w1, #0x1                   	// #1
  4016a4:	add	x0, x0, #0x698
  4016a8:	bl	4010c0 <setupterm@plt>
  4016ac:	b	401494 <tigetstr@plt+0x174>
  4016b0:	ldr	x1, [x23, #80]
  4016b4:	cbz	x1, 4017a0 <tigetstr@plt+0x480>
  4016b8:	ldr	x2, [x23, #64]
  4016bc:	str	x1, [x23, #56]
  4016c0:	ldr	x3, [x23, #152]
  4016c4:	str	x3, [x23, #32]
  4016c8:	cbnz	x2, 401598 <tigetstr@plt+0x278>
  4016cc:	ldr	x2, [x23, #48]
  4016d0:	str	x1, [x23, #64]
  4016d4:	cbnz	x2, 4015a0 <tigetstr@plt+0x280>
  4016d8:	ldr	x1, [x23, #80]
  4016dc:	str	x1, [x23, #48]
  4016e0:	b	4015a0 <tigetstr@plt+0x280>
  4016e4:	mov	w2, #0x5                   	// #5
  4016e8:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4016ec:	mov	x0, #0x0                   	// #0
  4016f0:	add	x1, x1, #0x660
  4016f4:	bl	401280 <dcgettext@plt>
  4016f8:	mov	x1, x22
  4016fc:	bl	401260 <warnx@plt>
  401700:	b	401698 <tigetstr@plt+0x378>
  401704:	ldr	x2, [x23, #64]
  401708:	str	x1, [x23, #56]
  40170c:	ldr	x3, [x23, #152]
  401710:	str	x3, [x23, #32]
  401714:	cbz	x2, 4016cc <tigetstr@plt+0x3ac>
  401718:	ldr	x1, [x23, #80]
  40171c:	cbz	x1, 4015a0 <tigetstr@plt+0x280>
  401720:	str	x1, [x23, #48]
  401724:	b	4015a0 <tigetstr@plt+0x280>
  401728:	ldr	x1, [x23, #48]
  40172c:	cbz	x1, 401750 <tigetstr@plt+0x430>
  401730:	str	x1, [x23, #72]
  401734:	b	401588 <tigetstr@plt+0x268>
  401738:	mov	w1, #0x0                   	// #0
  40173c:	b	4015c4 <tigetstr@plt+0x2a4>
  401740:	ldr	x0, [x23, #152]
  401744:	cbz	x0, 4015a4 <tigetstr@plt+0x284>
  401748:	str	x0, [x23, #40]
  40174c:	b	4015a4 <tigetstr@plt+0x284>
  401750:	ldr	x1, [x23, #80]
  401754:	cbz	x1, 401588 <tigetstr@plt+0x268>
  401758:	ldr	x2, [x23, #56]
  40175c:	str	x1, [x23, #72]
  401760:	cbz	x2, 401704 <tigetstr@plt+0x3e4>
  401764:	ldr	x2, [x23, #64]
  401768:	cbnz	x2, 401598 <tigetstr@plt+0x278>
  40176c:	b	4016cc <tigetstr@plt+0x3ac>
  401770:	ldr	x0, [x23, #120]
  401774:	cbnz	x0, 4015f8 <tigetstr@plt+0x2d8>
  401778:	mov	w0, #0x1                   	// #1
  40177c:	str	w0, [x23, #128]
  401780:	b	4015f8 <tigetstr@plt+0x2d8>
  401784:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401788:	ldr	x0, [x0, #392]
  40178c:	bl	402400 <tigetstr@plt+0x10e0>
  401790:	b	401654 <tigetstr@plt+0x334>
  401794:	ldr	x1, [x23, #80]
  401798:	cbnz	x1, 4016cc <tigetstr@plt+0x3ac>
  40179c:	b	4015a0 <tigetstr@plt+0x280>
  4017a0:	ldr	x1, [x23, #64]
  4017a4:	cbnz	x1, 401598 <tigetstr@plt+0x278>
  4017a8:	b	4015a0 <tigetstr@plt+0x280>
  4017ac:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4017b0:	mov	w2, #0x5                   	// #5
  4017b4:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4017b8:	add	x1, x1, #0x610
  4017bc:	ldr	x19, [x0, #360]
  4017c0:	mov	x0, #0x0                   	// #0
  4017c4:	bl	401280 <dcgettext@plt>
  4017c8:	mov	x1, x0
  4017cc:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  4017d0:	mov	x0, x19
  4017d4:	ldr	x2, [x2, #400]
  4017d8:	bl	4012e0 <fprintf@plt>
  4017dc:	mov	w0, #0x1                   	// #1
  4017e0:	bl	4010a0 <exit@plt>
  4017e4:	adrp	x3, 414000 <tigetstr@plt+0x12ce0>
  4017e8:	mov	w2, #0x5                   	// #5
  4017ec:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4017f0:	mov	x0, #0x0                   	// #0
  4017f4:	ldr	x19, [x3, #384]
  4017f8:	add	x1, x1, #0x498
  4017fc:	bl	401280 <dcgettext@plt>
  401800:	mov	x1, x19
  401804:	bl	401090 <fputs@plt>
  401808:	mov	w2, #0x5                   	// #5
  40180c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401810:	mov	x0, #0x0                   	// #0
  401814:	add	x1, x1, #0x4a8
  401818:	bl	401280 <dcgettext@plt>
  40181c:	mov	x1, x0
  401820:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  401824:	mov	x0, x19
  401828:	ldr	x2, [x2, #400]
  40182c:	bl	4012e0 <fprintf@plt>
  401830:	mov	x1, x19
  401834:	mov	w0, #0xa                   	// #10
  401838:	bl	4010f0 <fputc@plt>
  40183c:	mov	w2, #0x5                   	// #5
  401840:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401844:	mov	x0, #0x0                   	// #0
  401848:	add	x1, x1, #0x4c8
  40184c:	bl	401280 <dcgettext@plt>
  401850:	mov	x1, x19
  401854:	bl	401090 <fputs@plt>
  401858:	mov	w2, #0x5                   	// #5
  40185c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401860:	mov	x0, #0x0                   	// #0
  401864:	add	x1, x1, #0x4e0
  401868:	bl	401280 <dcgettext@plt>
  40186c:	mov	x1, x19
  401870:	bl	401090 <fputs@plt>
  401874:	mov	w2, #0x5                   	// #5
  401878:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  40187c:	mov	x0, #0x0                   	// #0
  401880:	add	x1, x1, #0x4f0
  401884:	bl	401280 <dcgettext@plt>
  401888:	mov	x1, x19
  40188c:	bl	401090 <fputs@plt>
  401890:	mov	w2, #0x5                   	// #5
  401894:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401898:	mov	x0, #0x0                   	// #0
  40189c:	add	x1, x1, #0x538
  4018a0:	bl	401280 <dcgettext@plt>
  4018a4:	mov	x1, x19
  4018a8:	bl	401090 <fputs@plt>
  4018ac:	mov	x1, x19
  4018b0:	mov	w0, #0xa                   	// #10
  4018b4:	bl	4010f0 <fputc@plt>
  4018b8:	mov	w2, #0x5                   	// #5
  4018bc:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4018c0:	mov	x0, #0x0                   	// #0
  4018c4:	add	x1, x1, #0x588
  4018c8:	bl	401280 <dcgettext@plt>
  4018cc:	mov	x19, x0
  4018d0:	mov	w2, #0x5                   	// #5
  4018d4:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4018d8:	mov	x0, #0x0                   	// #0
  4018dc:	add	x1, x1, #0x5a0
  4018e0:	bl	401280 <dcgettext@plt>
  4018e4:	mov	x4, x0
  4018e8:	adrp	x3, 403000 <tigetstr@plt+0x1ce0>
  4018ec:	add	x3, x3, #0x5b0
  4018f0:	mov	x2, x19
  4018f4:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4018f8:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4018fc:	add	x1, x1, #0x5c0
  401900:	add	x0, x0, #0x5d0
  401904:	bl	4012b0 <printf@plt>
  401908:	mov	w2, #0x5                   	// #5
  40190c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401910:	mov	x0, #0x0                   	// #0
  401914:	add	x1, x1, #0x5e8
  401918:	bl	401280 <dcgettext@plt>
  40191c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401920:	add	x1, x1, #0x608
  401924:	bl	4012b0 <printf@plt>
  401928:	mov	w0, #0x0                   	// #0
  40192c:	bl	4010a0 <exit@plt>
  401930:	mov	w2, #0x5                   	// #5
  401934:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401938:	add	x1, x1, #0x720
  40193c:	bl	401280 <dcgettext@plt>
  401940:	ldrsw	x2, [x25, #376]
  401944:	mov	x1, x0
  401948:	mov	w0, #0x1                   	// #1
  40194c:	ldr	x2, [x20, x2, lsl #3]
  401950:	bl	4012f0 <err@plt>
  401954:	mov	x29, #0x0                   	// #0
  401958:	mov	x30, #0x0                   	// #0
  40195c:	mov	x5, x0
  401960:	ldr	x1, [sp]
  401964:	add	x2, sp, #0x8
  401968:	mov	x6, sp
  40196c:	movz	x0, #0x0, lsl #48
  401970:	movk	x0, #0x0, lsl #32
  401974:	movk	x0, #0x40, lsl #16
  401978:	movk	x0, #0x1330
  40197c:	movz	x3, #0x0, lsl #48
  401980:	movk	x3, #0x0, lsl #32
  401984:	movk	x3, #0x40, lsl #16
  401988:	movk	x3, #0x3308
  40198c:	movz	x4, #0x0, lsl #48
  401990:	movk	x4, #0x0, lsl #32
  401994:	movk	x4, #0x40, lsl #16
  401998:	movk	x4, #0x3388
  40199c:	bl	401180 <__libc_start_main@plt>
  4019a0:	bl	401200 <abort@plt>
  4019a4:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  4019a8:	ldr	x0, [x0, #4064]
  4019ac:	cbz	x0, 4019b4 <tigetstr@plt+0x694>
  4019b0:	b	4011e0 <__gmon_start__@plt>
  4019b4:	ret
  4019b8:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4019bc:	add	x0, x0, #0x168
  4019c0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4019c4:	add	x1, x1, #0x168
  4019c8:	cmp	x1, x0
  4019cc:	b.eq	4019e4 <tigetstr@plt+0x6c4>  // b.none
  4019d0:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4019d4:	ldr	x1, [x1, #952]
  4019d8:	cbz	x1, 4019e4 <tigetstr@plt+0x6c4>
  4019dc:	mov	x16, x1
  4019e0:	br	x16
  4019e4:	ret
  4019e8:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4019ec:	add	x0, x0, #0x168
  4019f0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4019f4:	add	x1, x1, #0x168
  4019f8:	sub	x1, x1, x0
  4019fc:	lsr	x2, x1, #63
  401a00:	add	x1, x2, x1, asr #3
  401a04:	cmp	xzr, x1, asr #1
  401a08:	asr	x1, x1, #1
  401a0c:	b.eq	401a24 <tigetstr@plt+0x704>  // b.none
  401a10:	adrp	x2, 403000 <tigetstr@plt+0x1ce0>
  401a14:	ldr	x2, [x2, #960]
  401a18:	cbz	x2, 401a24 <tigetstr@plt+0x704>
  401a1c:	mov	x16, x2
  401a20:	br	x16
  401a24:	ret
  401a28:	stp	x29, x30, [sp, #-32]!
  401a2c:	mov	x29, sp
  401a30:	str	x19, [sp, #16]
  401a34:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401a38:	ldrb	w0, [x19, #408]
  401a3c:	cbnz	w0, 401a4c <tigetstr@plt+0x72c>
  401a40:	bl	4019b8 <tigetstr@plt+0x698>
  401a44:	mov	w0, #0x1                   	// #1
  401a48:	strb	w0, [x19, #408]
  401a4c:	ldr	x19, [sp, #16]
  401a50:	ldp	x29, x30, [sp], #32
  401a54:	ret
  401a58:	b	4019e8 <tigetstr@plt+0x6c8>
  401a5c:	nop
  401a60:	stp	x29, x30, [sp, #-16]!
  401a64:	mov	w0, #0x0                   	// #0
  401a68:	mov	x29, sp
  401a6c:	bl	401080 <_exit@plt>
  401a70:	stp	x29, x30, [sp, #-32]!
  401a74:	mov	x29, sp
  401a78:	str	x19, [sp, #16]
  401a7c:	mov	w19, w0
  401a80:	bl	401100 <putwchar@plt>
  401a84:	cmn	w0, #0x1
  401a88:	csinv	w0, w19, wzr, ne  // ne = any
  401a8c:	ldr	x19, [sp, #16]
  401a90:	ldp	x29, x30, [sp], #32
  401a94:	ret
  401a98:	stp	x29, x30, [sp, #-96]!
  401a9c:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  401aa0:	mov	x29, sp
  401aa4:	stp	x19, x20, [sp, #16]
  401aa8:	add	x20, x1, #0x1a0
  401aac:	str	w0, [x1, #416]
  401ab0:	ldr	w19, [x20, #4]
  401ab4:	cmp	w0, w19
  401ab8:	b.lt	401b50 <tigetstr@plt+0x830>  // b.tstop
  401abc:	stp	x25, x26, [sp, #64]
  401ac0:	mov	w26, #0xfffffff4            	// #-12
  401ac4:	movk	x26, #0x5, lsl #32
  401ac8:	mov	w25, #0xc                   	// #12
  401acc:	stp	x21, x22, [sp, #32]
  401ad0:	mov	w22, w0
  401ad4:	stp	x23, x24, [sp, #48]
  401ad8:	mov	w24, #0x7fffffff            	// #2147483647
  401adc:	mov	w23, #0x3ffffffe            	// #1073741822
  401ae0:	str	x27, [sp, #80]
  401ae4:	b	401b20 <tigetstr@plt+0x800>
  401ae8:	lsl	w19, w19, #1
  401aec:	smull	x21, w19, w25
  401af0:	cmp	x21, #0x0
  401af4:	cset	w27, ne  // ne = any
  401af8:	ldr	x0, [x20, #8]
  401afc:	mov	x1, x21
  401b00:	str	w19, [x20, #4]
  401b04:	bl	4011c0 <realloc@plt>
  401b08:	cmp	x0, #0x0
  401b0c:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  401b10:	b.ne	401b7c <tigetstr@plt+0x85c>  // b.any
  401b14:	str	x0, [x20, #8]
  401b18:	cmp	w19, w22
  401b1c:	b.gt	401b40 <tigetstr@plt+0x820>
  401b20:	cmp	w19, w24
  401b24:	b.eq	401b5c <tigetstr@plt+0x83c>  // b.none
  401b28:	cmp	w19, w23
  401b2c:	b.le	401ae8 <tigetstr@plt+0x7c8>
  401b30:	mov	x21, x26
  401b34:	mov	w27, #0x1                   	// #1
  401b38:	mov	w19, #0x7fffffff            	// #2147483647
  401b3c:	b	401af8 <tigetstr@plt+0x7d8>
  401b40:	ldp	x21, x22, [sp, #32]
  401b44:	ldp	x23, x24, [sp, #48]
  401b48:	ldp	x25, x26, [sp, #64]
  401b4c:	ldr	x27, [sp, #80]
  401b50:	ldp	x19, x20, [sp, #16]
  401b54:	ldp	x29, x30, [sp], #96
  401b58:	ret
  401b5c:	mov	w2, #0x5                   	// #5
  401b60:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401b64:	mov	x0, #0x0                   	// #0
  401b68:	add	x1, x1, #0x3c8
  401b6c:	bl	401280 <dcgettext@plt>
  401b70:	mov	x1, x0
  401b74:	mov	w0, #0x1                   	// #1
  401b78:	bl	401290 <errx@plt>
  401b7c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401b80:	mov	x2, x21
  401b84:	add	x1, x1, #0x3e0
  401b88:	mov	w0, #0x1                   	// #1
  401b8c:	bl	4012f0 <err@plt>
  401b90:	stp	x29, x30, [sp, #-48]!
  401b94:	mov	x29, sp
  401b98:	stp	x19, x20, [sp, #16]
  401b9c:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401ba0:	add	x19, x20, #0x1a0
  401ba4:	str	x21, [sp, #32]
  401ba8:	ldr	x0, [x19, #8]
  401bac:	cbz	x0, 401bec <tigetstr@plt+0x8cc>
  401bb0:	ldr	w21, [x20, #416]
  401bb4:	mov	w2, #0xc                   	// #12
  401bb8:	mov	w1, #0x0                   	// #0
  401bbc:	smull	x2, w21, w2
  401bc0:	bl	4011a0 <memset@plt>
  401bc4:	str	wzr, [x19, #16]
  401bc8:	tbnz	w21, #31, 401c18 <tigetstr@plt+0x8f8>
  401bcc:	ldr	w0, [x19, #20]
  401bd0:	str	wzr, [x20, #416]
  401bd4:	and	w0, w0, #0x1
  401bd8:	str	w0, [x19, #20]
  401bdc:	ldp	x19, x20, [sp, #16]
  401be0:	ldr	x21, [sp, #32]
  401be4:	ldp	x29, x30, [sp], #48
  401be8:	ret
  401bec:	mov	w2, #0x2000                	// #8192
  401bf0:	mov	x1, #0xc                   	// #12
  401bf4:	mov	x0, #0x2000                	// #8192
  401bf8:	str	w2, [x19, #4]
  401bfc:	bl	4011b0 <calloc@plt>
  401c00:	cbnz	x0, 401c40 <tigetstr@plt+0x920>
  401c04:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401c08:	mov	x2, #0xc                   	// #12
  401c0c:	add	x1, x1, #0x3e0
  401c10:	mov	w0, #0x1                   	// #1
  401c14:	bl	4012f0 <err@plt>
  401c18:	mov	w0, #0x0                   	// #0
  401c1c:	bl	401a98 <tigetstr@plt+0x778>
  401c20:	ldr	w0, [x19, #20]
  401c24:	str	wzr, [x20, #416]
  401c28:	and	w0, w0, #0x1
  401c2c:	str	w0, [x19, #20]
  401c30:	ldp	x19, x20, [sp, #16]
  401c34:	ldr	x21, [sp, #32]
  401c38:	ldp	x29, x30, [sp], #48
  401c3c:	ret
  401c40:	ldr	w21, [x20, #416]
  401c44:	str	x0, [x19, #8]
  401c48:	b	401bc4 <tigetstr@plt+0x8a4>
  401c4c:	nop
  401c50:	stp	x29, x30, [sp, #-32]!
  401c54:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401c58:	mov	x29, sp
  401c5c:	stp	x19, x20, [sp, #16]
  401c60:	ldr	x20, [x0, #384]
  401c64:	bl	4012c0 <__errno_location@plt>
  401c68:	mov	x19, x0
  401c6c:	mov	x0, x20
  401c70:	str	wzr, [x19]
  401c74:	bl	401310 <ferror@plt>
  401c78:	cbz	w0, 401d18 <tigetstr@plt+0x9f8>
  401c7c:	ldr	w0, [x19]
  401c80:	cmp	w0, #0x9
  401c84:	b.ne	401cc8 <tigetstr@plt+0x9a8>  // b.any
  401c88:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401c8c:	ldr	x20, [x0, #360]
  401c90:	str	wzr, [x19]
  401c94:	mov	x0, x20
  401c98:	bl	401310 <ferror@plt>
  401c9c:	cbnz	w0, 401cb0 <tigetstr@plt+0x990>
  401ca0:	mov	x0, x20
  401ca4:	bl	401250 <fflush@plt>
  401ca8:	cbz	w0, 401cf8 <tigetstr@plt+0x9d8>
  401cac:	nop
  401cb0:	ldr	w0, [x19]
  401cb4:	cmp	w0, #0x9
  401cb8:	b.ne	401cf0 <tigetstr@plt+0x9d0>  // b.any
  401cbc:	ldp	x19, x20, [sp, #16]
  401cc0:	ldp	x29, x30, [sp], #32
  401cc4:	ret
  401cc8:	cmp	w0, #0x20
  401ccc:	b.eq	401c88 <tigetstr@plt+0x968>  // b.none
  401cd0:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	add	x1, x1, #0x400
  401cdc:	cbz	w0, 401d44 <tigetstr@plt+0xa24>
  401ce0:	mov	x0, #0x0                   	// #0
  401ce4:	bl	401280 <dcgettext@plt>
  401ce8:	bl	401230 <warn@plt>
  401cec:	nop
  401cf0:	mov	w0, #0x1                   	// #1
  401cf4:	bl	401080 <_exit@plt>
  401cf8:	mov	x0, x20
  401cfc:	bl	401110 <fileno@plt>
  401d00:	tbnz	w0, #31, 401cb0 <tigetstr@plt+0x990>
  401d04:	bl	4010b0 <dup@plt>
  401d08:	tbnz	w0, #31, 401cb0 <tigetstr@plt+0x990>
  401d0c:	bl	4011d0 <close@plt>
  401d10:	cbz	w0, 401cbc <tigetstr@plt+0x99c>
  401d14:	b	401cb0 <tigetstr@plt+0x990>
  401d18:	mov	x0, x20
  401d1c:	bl	401250 <fflush@plt>
  401d20:	cbnz	w0, 401c7c <tigetstr@plt+0x95c>
  401d24:	mov	x0, x20
  401d28:	bl	401110 <fileno@plt>
  401d2c:	tbnz	w0, #31, 401c7c <tigetstr@plt+0x95c>
  401d30:	bl	4010b0 <dup@plt>
  401d34:	tbnz	w0, #31, 401c7c <tigetstr@plt+0x95c>
  401d38:	bl	4011d0 <close@plt>
  401d3c:	cbz	w0, 401c88 <tigetstr@plt+0x968>
  401d40:	b	401c7c <tigetstr@plt+0x95c>
  401d44:	mov	x0, #0x0                   	// #0
  401d48:	bl	401280 <dcgettext@plt>
  401d4c:	bl	401260 <warnx@plt>
  401d50:	b	401cf0 <tigetstr@plt+0x9d0>
  401d54:	nop
  401d58:	stp	x29, x30, [sp, #-32]!
  401d5c:	mov	x29, sp
  401d60:	stp	x19, x20, [sp, #16]
  401d64:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401d68:	add	x20, x20, #0x1a0
  401d6c:	mov	w19, w0
  401d70:	ldr	w0, [x20, #24]
  401d74:	cbnz	w0, 401db8 <tigetstr@plt+0xa98>
  401d78:	ldr	w0, [x20, #28]
  401d7c:	cbnz	w0, 401dc8 <tigetstr@plt+0xaa8>
  401d80:	cmp	w19, #0x4
  401d84:	b.eq	401e28 <tigetstr@plt+0xb08>  // b.none
  401d88:	b.le	401de0 <tigetstr@plt+0xac0>
  401d8c:	cmp	w19, #0x8
  401d90:	b.eq	401e58 <tigetstr@plt+0xb38>  // b.none
  401d94:	cmp	w19, #0x10
  401d98:	b.ne	401dec <tigetstr@plt+0xacc>  // b.any
  401d9c:	ldr	x0, [x20, #72]
  401da0:	cbz	x0, 401db8 <tigetstr@plt+0xa98>
  401da4:	nop
  401da8:	adrp	x2, 401000 <_exit@plt-0x80>
  401dac:	mov	w1, #0x1                   	// #1
  401db0:	add	x2, x2, #0xa70
  401db4:	bl	4010d0 <tputs@plt>
  401db8:	str	w19, [x20, #28]
  401dbc:	ldp	x19, x20, [sp, #16]
  401dc0:	ldp	x29, x30, [sp], #32
  401dc4:	ret
  401dc8:	cbnz	w19, 401e34 <tigetstr@plt+0xb14>
  401dcc:	cmp	w0, #0x8
  401dd0:	b.eq	401e64 <tigetstr@plt+0xb44>  // b.none
  401dd4:	ldr	x0, [x20, #40]
  401dd8:	cbnz	x0, 401da8 <tigetstr@plt+0xa88>
  401ddc:	b	401db8 <tigetstr@plt+0xa98>
  401de0:	cmp	w19, #0x2
  401de4:	b.eq	401e10 <tigetstr@plt+0xaf0>  // b.none
  401de8:	b.le	401df8 <tigetstr@plt+0xad8>
  401dec:	ldr	x0, [x20, #80]
  401df0:	cbnz	x0, 401da8 <tigetstr@plt+0xa88>
  401df4:	b	401db8 <tigetstr@plt+0xa98>
  401df8:	cbz	w19, 401db8 <tigetstr@plt+0xa98>
  401dfc:	cmp	w19, #0x1
  401e00:	b.ne	401dec <tigetstr@plt+0xacc>  // b.any
  401e04:	ldr	x0, [x20, #48]
  401e08:	cbnz	x0, 401da8 <tigetstr@plt+0xa88>
  401e0c:	b	401db8 <tigetstr@plt+0xa98>
  401e10:	ldr	x0, [x20, #56]
  401e14:	cbz	x0, 401e28 <tigetstr@plt+0xb08>
  401e18:	adrp	x2, 401000 <_exit@plt-0x80>
  401e1c:	mov	w1, #0x1                   	// #1
  401e20:	add	x2, x2, #0xa70
  401e24:	bl	4010d0 <tputs@plt>
  401e28:	ldr	x0, [x20, #64]
  401e2c:	cbnz	x0, 401da8 <tigetstr@plt+0xa88>
  401e30:	b	401db8 <tigetstr@plt+0xa98>
  401e34:	mov	w0, #0x0                   	// #0
  401e38:	bl	401d58 <tigetstr@plt+0xa38>
  401e3c:	cmp	w19, #0x4
  401e40:	b.eq	401e28 <tigetstr@plt+0xb08>  // b.none
  401e44:	b.gt	401d8c <tigetstr@plt+0xa6c>
  401e48:	cmp	w19, #0x2
  401e4c:	b.eq	401e10 <tigetstr@plt+0xaf0>  // b.none
  401e50:	b.gt	401dec <tigetstr@plt+0xacc>
  401e54:	b	401dfc <tigetstr@plt+0xadc>
  401e58:	ldr	x0, [x20, #56]
  401e5c:	cbnz	x0, 401da8 <tigetstr@plt+0xa88>
  401e60:	b	401db8 <tigetstr@plt+0xa98>
  401e64:	ldr	x0, [x20, #32]
  401e68:	cbnz	x0, 401da8 <tigetstr@plt+0xa88>
  401e6c:	b	401db8 <tigetstr@plt+0xa98>
  401e70:	stp	x29, x30, [sp, #-96]!
  401e74:	mov	x29, sp
  401e78:	stp	x25, x26, [sp, #64]
  401e7c:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  401e80:	ldr	w0, [x26, #416]
  401e84:	stp	x19, x20, [sp, #16]
  401e88:	add	x19, x26, #0x1a0
  401e8c:	cmp	w0, #0x0
  401e90:	b.le	401f54 <tigetstr@plt+0xc34>
  401e94:	ldr	x1, [x19, #8]
  401e98:	stp	x23, x24, [sp, #48]
  401e9c:	adrp	x23, 401000 <_exit@plt-0x80>
  401ea0:	add	x23, x23, #0xa70
  401ea4:	mov	w24, #0x0                   	// #0
  401ea8:	mov	w25, #0xc                   	// #12
  401eac:	stp	x21, x22, [sp, #32]
  401eb0:	mov	w21, #0x0                   	// #0
  401eb4:	mov	w22, #0x0                   	// #0
  401eb8:	stp	x27, x28, [sp, #80]
  401ebc:	nop
  401ec0:	smull	x20, w21, w25
  401ec4:	add	x2, x1, x20
  401ec8:	ldrsb	w0, [x1, x20]
  401ecc:	cmp	w0, w22
  401ed0:	b.eq	401ee8 <tigetstr@plt+0xbc8>  // b.none
  401ed4:	bl	401d58 <tigetstr@plt+0xa38>
  401ed8:	add	w24, w24, #0x1
  401edc:	ldr	x1, [x19, #8]
  401ee0:	add	x2, x1, x20
  401ee4:	ldrsb	w22, [x1, x20]
  401ee8:	ldr	w0, [x2, #4]
  401eec:	cbnz	w0, 401f78 <tigetstr@plt+0xc58>
  401ef0:	ldr	w0, [x19, #88]
  401ef4:	cbz	w0, 401ff4 <tigetstr@plt+0xcd4>
  401ef8:	ldr	x0, [x19, #96]
  401efc:	cbz	x0, 401f14 <tigetstr@plt+0xbf4>
  401f00:	mov	x2, x23
  401f04:	mov	w1, #0x1                   	// #1
  401f08:	bl	4010d0 <tputs@plt>
  401f0c:	ldr	x1, [x19, #8]
  401f10:	add	x2, x1, x20
  401f14:	ldr	w0, [x2, #8]
  401f18:	cmp	w0, #0x1
  401f1c:	b.le	401f64 <tigetstr@plt+0xc44>
  401f20:	ldr	w2, [x19]
  401f24:	add	w21, w0, w21
  401f28:	cmp	w2, w21
  401f2c:	b.gt	401ec0 <tigetstr@plt+0xba0>
  401f30:	cbz	w22, 401f3c <tigetstr@plt+0xc1c>
  401f34:	mov	w0, #0x0                   	// #0
  401f38:	bl	401d58 <tigetstr@plt+0xa38>
  401f3c:	ldr	w0, [x19, #128]
  401f40:	cbz	w0, 402034 <tigetstr@plt+0xd14>
  401f44:	cbnz	w24, 402084 <tigetstr@plt+0xd64>
  401f48:	ldp	x21, x22, [sp, #32]
  401f4c:	ldp	x23, x24, [sp, #48]
  401f50:	ldp	x27, x28, [sp, #80]
  401f54:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401f58:	mov	w0, #0xa                   	// #10
  401f5c:	bl	401100 <putwchar@plt>
  401f60:	b	40205c <tigetstr@plt+0xd3c>
  401f64:	ldr	w0, [x19]
  401f68:	add	w21, w21, #0x1
  401f6c:	cmp	w0, w21
  401f70:	b.gt	401ec0 <tigetstr@plt+0xba0>
  401f74:	b	401f30 <tigetstr@plt+0xc10>
  401f78:	ldr	w28, [x2, #8]
  401f7c:	bl	401100 <putwchar@plt>
  401f80:	ldr	w0, [x19, #104]
  401f84:	cbz	w0, 401fe8 <tigetstr@plt+0xcc8>
  401f88:	ldr	w0, [x19, #28]
  401f8c:	tbz	w0, #3, 401fe8 <tigetstr@plt+0xcc8>
  401f90:	cmp	w28, #0x0
  401f94:	mov	w27, #0x0                   	// #0
  401f98:	b.le	401fe8 <tigetstr@plt+0xcc8>
  401f9c:	nop
  401fa0:	ldr	x0, [x19, #112]
  401fa4:	cbz	x0, 401fb4 <tigetstr@plt+0xc94>
  401fa8:	mov	x2, x23
  401fac:	mov	w1, #0x1                   	// #1
  401fb0:	bl	4010d0 <tputs@plt>
  401fb4:	add	w27, w27, #0x1
  401fb8:	cmp	w28, w27
  401fbc:	b.ne	401fa0 <tigetstr@plt+0xc80>  // b.any
  401fc0:	mov	w27, #0x0                   	// #0
  401fc4:	nop
  401fc8:	ldr	x0, [x19, #120]
  401fcc:	cbz	x0, 401fdc <tigetstr@plt+0xcbc>
  401fd0:	mov	x2, x23
  401fd4:	mov	w1, #0x1                   	// #1
  401fd8:	bl	4010d0 <tputs@plt>
  401fdc:	add	w27, w27, #0x1
  401fe0:	cmp	w28, w27
  401fe4:	b.ne	401fc8 <tigetstr@plt+0xca8>  // b.any
  401fe8:	ldr	x1, [x19, #8]
  401fec:	add	x2, x1, x20
  401ff0:	b	401f14 <tigetstr@plt+0xbf4>
  401ff4:	mov	w0, #0x20                  	// #32
  401ff8:	bl	401100 <putwchar@plt>
  401ffc:	ldr	w0, [x19, #104]
  402000:	cbz	w0, 401fe8 <tigetstr@plt+0xcc8>
  402004:	ldr	w0, [x19, #28]
  402008:	tbz	w0, #3, 401fe8 <tigetstr@plt+0xcc8>
  40200c:	ldr	x0, [x19, #112]
  402010:	cbz	x0, 402020 <tigetstr@plt+0xd00>
  402014:	mov	x2, x23
  402018:	mov	w1, #0x1                   	// #1
  40201c:	bl	4010d0 <tputs@plt>
  402020:	ldr	x0, [x19, #120]
  402024:	cbnz	x0, 401f00 <tigetstr@plt+0xbe0>
  402028:	ldr	x1, [x19, #8]
  40202c:	add	x2, x1, x20
  402030:	b	401f14 <tigetstr@plt+0xbf4>
  402034:	mov	w0, #0xa                   	// #10
  402038:	bl	401100 <putwchar@plt>
  40203c:	ldr	w0, [x19, #24]
  402040:	cmp	w0, #0x0
  402044:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  402048:	b.ne	402114 <tigetstr@plt+0xdf4>  // b.any
  40204c:	ldp	x21, x22, [sp, #32]
  402050:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  402054:	ldp	x23, x24, [sp, #48]
  402058:	ldp	x27, x28, [sp, #80]
  40205c:	ldr	x0, [x20, #384]
  402060:	bl	401250 <fflush@plt>
  402064:	ldr	w0, [x19, #88]
  402068:	cbz	w0, 402074 <tigetstr@plt+0xd54>
  40206c:	sub	w0, w0, #0x1
  402070:	str	w0, [x19, #88]
  402074:	ldp	x19, x20, [sp, #16]
  402078:	ldp	x25, x26, [sp, #64]
  40207c:	ldp	x29, x30, [sp], #96
  402080:	b	401b90 <tigetstr@plt+0x870>
  402084:	ldr	w22, [x26, #416]
  402088:	mov	x1, #0x4                   	// #4
  40208c:	add	w20, w22, #0x1
  402090:	sxtw	x20, w20
  402094:	mov	x0, x20
  402098:	bl	4011b0 <calloc@plt>
  40209c:	mov	x21, x0
  4020a0:	cbnz	x0, 402140 <tigetstr@plt+0xe20>
  4020a4:	cbz	x20, 402344 <tigetstr@plt+0x1024>
  4020a8:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4020ac:	mov	x2, #0x4                   	// #4
  4020b0:	add	x1, x1, #0x3e0
  4020b4:	mov	w0, #0x1                   	// #1
  4020b8:	bl	4012f0 <err@plt>
  4020bc:	mov	x20, x0
  4020c0:	mov	w23, #0x0                   	// #0
  4020c4:	nop
  4020c8:	mov	w0, #0xd                   	// #13
  4020cc:	bl	401100 <putwchar@plt>
  4020d0:	mov	w0, #0x20                  	// #32
  4020d4:	str	w0, [x20]
  4020d8:	str	wzr, [x20]
  4020dc:	ldr	w0, [x20, #-4]!
  4020e0:	cmp	w0, #0x20
  4020e4:	b.eq	4020d8 <tigetstr@plt+0xdb8>  // b.none
  4020e8:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  4020ec:	mov	x0, x21
  4020f0:	ldr	x1, [x20, #384]
  4020f4:	bl	401270 <fputws@plt>
  4020f8:	cbnz	w23, 4022e4 <tigetstr@plt+0xfc4>
  4020fc:	mov	x0, x21
  402100:	bl	401240 <free@plt>
  402104:	mov	w0, #0xa                   	// #10
  402108:	bl	401100 <putwchar@plt>
  40210c:	ldr	w0, [x19, #24]
  402110:	cbz	w0, 4022a8 <tigetstr@plt+0xf88>
  402114:	ldr	w20, [x26, #416]
  402118:	mov	x1, #0x4                   	// #4
  40211c:	add	w22, w20, #0x1
  402120:	sxtw	x22, w22
  402124:	mov	x0, x22
  402128:	bl	4011b0 <calloc@plt>
  40212c:	mov	x21, x0
  402130:	cbnz	x0, 4021c4 <tigetstr@plt+0xea4>
  402134:	cbnz	x22, 4020a8 <tigetstr@plt+0xd88>
  402138:	str	wzr, [x22]
  40213c:	brk	#0x3e8
  402140:	cmp	w22, #0x0
  402144:	b.le	4020bc <tigetstr@plt+0xd9c>
  402148:	mov	x20, x0
  40214c:	mov	w23, #0x0                   	// #0
  402150:	mov	w1, #0x0                   	// #0
  402154:	mov	w4, #0xc                   	// #12
  402158:	mov	w6, #0x5f                  	// #95
  40215c:	mov	w5, #0x20                  	// #32
  402160:	ldr	x3, [x19, #8]
  402164:	b	402178 <tigetstr@plt+0xe58>
  402168:	stur	w5, [x20, #-4]
  40216c:	add	w1, w1, #0x1
  402170:	cmp	w22, w1
  402174:	b.le	4020c8 <tigetstr@plt+0xda8>
  402178:	smull	x2, w1, w4
  40217c:	add	x20, x20, #0x4
  402180:	add	x0, x3, x2
  402184:	ldrsb	w2, [x3, x2]
  402188:	cmp	w2, #0x8
  40218c:	b.eq	4021bc <tigetstr@plt+0xe9c>  // b.none
  402190:	cmp	w2, #0x10
  402194:	b.ne	402168 <tigetstr@plt+0xe48>  // b.any
  402198:	ldr	w2, [x0, #4]
  40219c:	mov	w23, #0x1                   	// #1
  4021a0:	stur	w2, [x20, #-4]
  4021a4:	ldr	w2, [x0, #8]
  4021a8:	sub	w0, w2, #0x1
  4021ac:	cmp	w2, w23
  4021b0:	add	w0, w1, w0
  4021b4:	csel	w1, w0, w1, gt
  4021b8:	b	40216c <tigetstr@plt+0xe4c>
  4021bc:	stur	w6, [x20, #-4]
  4021c0:	b	40216c <tigetstr@plt+0xe4c>
  4021c4:	mov	x1, x0
  4021c8:	cmp	w20, #0x0
  4021cc:	b.le	402270 <tigetstr@plt+0xf50>
  4021d0:	ldr	x1, [x19, #8]
  4021d4:	sub	w3, w20, #0x1
  4021d8:	mov	w0, #0xc                   	// #12
  4021dc:	mov	x4, x21
  4021e0:	add	x2, x1, #0xc
  4021e4:	mov	w11, #0x76                  	// #118
  4021e8:	mov	w10, #0x58                  	// #88
  4021ec:	mov	w9, #0x5f                  	// #95
  4021f0:	mov	w8, #0x21                  	// #33
  4021f4:	mov	w7, #0x67                  	// #103
  4021f8:	umaddl	x5, w3, w0, x2
  4021fc:	mov	w6, #0x5e                  	// #94
  402200:	mov	w0, #0x20                  	// #32
  402204:	b	402230 <tigetstr@plt+0xf10>
  402208:	cmp	w1, #0x1
  40220c:	b.eq	4022c4 <tigetstr@plt+0xfa4>  // b.none
  402210:	cmp	w1, #0x2
  402214:	b.ne	4022b8 <tigetstr@plt+0xf98>  // b.any
  402218:	stur	w6, [x4, #-4]
  40221c:	nop
  402220:	cmp	x5, x2
  402224:	mov	x1, x2
  402228:	b.eq	402268 <tigetstr@plt+0xf48>  // b.none
  40222c:	add	x2, x2, #0xc
  402230:	ldrsb	w1, [x1]
  402234:	add	x4, x4, #0x4
  402238:	cmp	w1, #0x4
  40223c:	b.eq	4022cc <tigetstr@plt+0xfac>  // b.none
  402240:	b.le	402208 <tigetstr@plt+0xee8>
  402244:	cmp	w1, #0x8
  402248:	b.eq	4022dc <tigetstr@plt+0xfbc>  // b.none
  40224c:	cmp	w1, #0x10
  402250:	b.ne	4022d4 <tigetstr@plt+0xfb4>  // b.any
  402254:	stur	w8, [x4, #-4]
  402258:	cmp	x5, x2
  40225c:	mov	x1, x2
  402260:	b.ne	40222c <tigetstr@plt+0xf0c>  // b.any
  402264:	nop
  402268:	add	x1, x3, #0x1
  40226c:	add	x1, x21, x1, lsl #2
  402270:	mov	w0, #0x20                  	// #32
  402274:	str	w0, [x1]
  402278:	str	wzr, [x1]
  40227c:	ldr	w2, [x1, #-4]!
  402280:	cmp	w2, #0x20
  402284:	b.eq	402278 <tigetstr@plt+0xf58>  // b.none
  402288:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  40228c:	mov	x0, x21
  402290:	ldr	x1, [x20, #384]
  402294:	bl	401270 <fputws@plt>
  402298:	mov	w0, #0xa                   	// #10
  40229c:	bl	401100 <putwchar@plt>
  4022a0:	mov	x0, x21
  4022a4:	bl	401240 <free@plt>
  4022a8:	ldp	x21, x22, [sp, #32]
  4022ac:	ldp	x23, x24, [sp, #48]
  4022b0:	ldp	x27, x28, [sp, #80]
  4022b4:	b	40205c <tigetstr@plt+0xd3c>
  4022b8:	cbnz	w1, 4022d4 <tigetstr@plt+0xfb4>
  4022bc:	stur	w0, [x4, #-4]
  4022c0:	b	402220 <tigetstr@plt+0xf00>
  4022c4:	stur	w7, [x4, #-4]
  4022c8:	b	402220 <tigetstr@plt+0xf00>
  4022cc:	stur	w11, [x4, #-4]
  4022d0:	b	402220 <tigetstr@plt+0xf00>
  4022d4:	stur	w10, [x4, #-4]
  4022d8:	b	402220 <tigetstr@plt+0xf00>
  4022dc:	stur	w9, [x4, #-4]
  4022e0:	b	402220 <tigetstr@plt+0xf00>
  4022e4:	mov	w0, #0xd                   	// #13
  4022e8:	bl	401100 <putwchar@plt>
  4022ec:	ldr	w0, [x21]
  4022f0:	mov	x22, x21
  4022f4:	cbz	w0, 402310 <tigetstr@plt+0xff0>
  4022f8:	cmp	w0, #0x5f
  4022fc:	b.ne	402304 <tigetstr@plt+0xfe4>  // b.any
  402300:	mov	w0, #0x20                  	// #32
  402304:	bl	401100 <putwchar@plt>
  402308:	ldr	w0, [x22, #4]!
  40230c:	cbnz	w0, 4022f8 <tigetstr@plt+0xfd8>
  402310:	mov	w0, #0xd                   	// #13
  402314:	bl	401100 <putwchar@plt>
  402318:	ldr	w0, [x21]
  40231c:	mov	x22, x21
  402320:	cbz	w0, 4020fc <tigetstr@plt+0xddc>
  402324:	nop
  402328:	cmp	w0, #0x5f
  40232c:	b.ne	402334 <tigetstr@plt+0x1014>  // b.any
  402330:	mov	w0, #0x20                  	// #32
  402334:	bl	401100 <putwchar@plt>
  402338:	ldr	w0, [x22, #4]!
  40233c:	cbnz	w0, 402328 <tigetstr@plt+0x1008>
  402340:	b	4020fc <tigetstr@plt+0xddc>
  402344:	mov	w0, #0xd                   	// #13
  402348:	bl	401100 <putwchar@plt>
  40234c:	str	wzr, [x20]
  402350:	brk	#0x3e8
  402354:	nop
  402358:	stp	x29, x30, [sp, #-48]!
  40235c:	mov	x29, sp
  402360:	stp	x19, x20, [sp, #16]
  402364:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  402368:	add	x19, x20, #0x1a0
  40236c:	stp	x21, x22, [sp, #32]
  402370:	ldr	w22, [x20, #416]
  402374:	ldr	w1, [x19, #88]
  402378:	ldr	w21, [x19, #16]
  40237c:	add	w1, w1, #0x1
  402380:	str	w1, [x19, #88]
  402384:	bl	401e70 <tigetstr@plt+0xb50>
  402388:	str	w21, [x19, #16]
  40238c:	tbnz	w21, #31, 4023ec <tigetstr@plt+0x10cc>
  402390:	ldr	w0, [x20, #416]
  402394:	cmp	w21, w0
  402398:	b.gt	4023f4 <tigetstr@plt+0x10d4>
  40239c:	ldr	x0, [x19, #136]
  4023a0:	str	w22, [x20, #416]
  4023a4:	cbz	x0, 4023d0 <tigetstr@plt+0x10b0>
  4023a8:	adrp	x20, 401000 <_exit@plt-0x80>
  4023ac:	add	x20, x20, #0xa70
  4023b0:	mov	x2, x20
  4023b4:	mov	w1, #0x1                   	// #1
  4023b8:	bl	4010d0 <tputs@plt>
  4023bc:	ldr	x0, [x19, #136]
  4023c0:	cbz	x0, 4023d0 <tigetstr@plt+0x10b0>
  4023c4:	mov	x2, x20
  4023c8:	mov	w1, #0x1                   	// #1
  4023cc:	bl	4010d0 <tputs@plt>
  4023d0:	ldr	w0, [x19, #88]
  4023d4:	ldp	x21, x22, [sp, #32]
  4023d8:	add	w0, w0, #0x1
  4023dc:	str	w0, [x19, #88]
  4023e0:	ldp	x19, x20, [sp, #16]
  4023e4:	ldp	x29, x30, [sp], #48
  4023e8:	ret
  4023ec:	str	wzr, [x19, #16]
  4023f0:	b	40239c <tigetstr@plt+0x107c>
  4023f4:	mov	w0, w21
  4023f8:	bl	401a98 <tigetstr@plt+0x778>
  4023fc:	b	40239c <tigetstr@plt+0x107c>
  402400:	stp	x29, x30, [sp, #-80]!
  402404:	mov	x29, sp
  402408:	stp	x19, x20, [sp, #16]
  40240c:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  402410:	add	x20, x20, #0x1a0
  402414:	stp	x21, x22, [sp, #32]
  402418:	mov	x22, #0x5f                  	// #95
  40241c:	mov	x21, x0
  402420:	movk	x22, #0x1, lsl #32
  402424:	stp	x23, x24, [sp, #48]
  402428:	mov	w23, #0x1                   	// #1
  40242c:	nop
  402430:	mov	x0, x21
  402434:	bl	4011f0 <getwc@plt>
  402438:	mov	w19, w0
  40243c:	cmn	w0, #0x1
  402440:	b.eq	402498 <tigetstr@plt+0x1178>  // b.none
  402444:	cmp	w19, #0xe
  402448:	b.eq	402670 <tigetstr@plt+0x1350>  // b.none
  40244c:	b.hi	4024f0 <tigetstr@plt+0x11d0>  // b.pmore
  402450:	cmp	w19, #0xa
  402454:	b.eq	4025ac <tigetstr@plt+0x128c>  // b.none
  402458:	b.ls	4024b8 <tigetstr@plt+0x1198>  // b.plast
  40245c:	cmp	w19, #0xc
  402460:	b.eq	402660 <tigetstr@plt+0x1340>  // b.none
  402464:	cmp	w19, #0xd
  402468:	b.ne	4025b4 <tigetstr@plt+0x1294>  // b.any
  40246c:	ldr	w0, [x20]
  402470:	str	wzr, [x20, #16]
  402474:	tbz	w0, #31, 402430 <tigetstr@plt+0x1110>
  402478:	mov	w0, #0x0                   	// #0
  40247c:	bl	401a98 <tigetstr@plt+0x778>
  402480:	mov	x0, x21
  402484:	bl	4011f0 <getwc@plt>
  402488:	mov	w19, w0
  40248c:	cmn	w0, #0x1
  402490:	b.ne	402444 <tigetstr@plt+0x1124>  // b.any
  402494:	nop
  402498:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40249c:	ldr	w0, [x0, #416]
  4024a0:	cbnz	w0, 402a84 <tigetstr@plt+0x1764>
  4024a4:	ldp	x19, x20, [sp, #16]
  4024a8:	ldp	x21, x22, [sp, #32]
  4024ac:	ldp	x23, x24, [sp, #48]
  4024b0:	ldp	x29, x30, [sp], #80
  4024b4:	ret
  4024b8:	cmp	w19, #0x8
  4024bc:	b.eq	402680 <tigetstr@plt+0x1360>  // b.none
  4024c0:	cmp	w19, #0x9
  4024c4:	b.ne	4025b4 <tigetstr@plt+0x1294>  // b.any
  4024c8:	ldr	w0, [x20, #16]
  4024cc:	add	w0, w0, #0x8
  4024d0:	and	w0, w0, #0xfffffff8
  4024d4:	str	w0, [x20, #16]
  4024d8:	tbnz	w0, #31, 402534 <tigetstr@plt+0x1214>
  4024dc:	ldr	w1, [x20]
  4024e0:	cmp	w0, w1
  4024e4:	b.le	402430 <tigetstr@plt+0x1110>
  4024e8:	bl	401a98 <tigetstr@plt+0x778>
  4024ec:	b	402480 <tigetstr@plt+0x1160>
  4024f0:	cmp	w19, #0x20
  4024f4:	b.eq	402698 <tigetstr@plt+0x1378>  // b.none
  4024f8:	b.ls	40253c <tigetstr@plt+0x121c>  // b.plast
  4024fc:	cmp	w19, #0x5f
  402500:	b.ne	4025b4 <tigetstr@plt+0x1294>  // b.any
  402504:	ldr	w0, [x20, #16]
  402508:	mov	w1, #0xc                   	// #12
  40250c:	ldr	x5, [x20, #8]
  402510:	smull	x1, w0, w1
  402514:	add	x2, x5, x1
  402518:	ldp	w4, w3, [x2, #4]
  40251c:	cbnz	w4, 4026b0 <tigetstr@plt+0x1390>
  402520:	tbnz	w3, #31, 4026b0 <tigetstr@plt+0x1390>
  402524:	stur	x22, [x2, #4]
  402528:	add	w0, w0, #0x1
  40252c:	str	w0, [x20, #16]
  402530:	tbz	w0, #31, 4024dc <tigetstr@plt+0x11bc>
  402534:	str	wzr, [x20, #16]
  402538:	b	402430 <tigetstr@plt+0x1110>
  40253c:	cmp	w19, #0xf
  402540:	b.eq	4026a0 <tigetstr@plt+0x1380>  // b.none
  402544:	cmp	w19, #0x1b
  402548:	b.ne	4025b4 <tigetstr@plt+0x1294>  // b.any
  40254c:	mov	x0, x21
  402550:	bl	4011f0 <getwc@plt>
  402554:	cmp	w0, #0x38
  402558:	b.eq	402a2c <tigetstr@plt+0x170c>  // b.none
  40255c:	cmp	w0, #0x39
  402560:	b.eq	402a5c <tigetstr@plt+0x173c>  // b.none
  402564:	cmp	w0, #0x37
  402568:	b.eq	402a54 <tigetstr@plt+0x1734>  // b.none
  40256c:	mov	x1, x21
  402570:	stp	x25, x26, [sp, #64]
  402574:	bl	401170 <ungetwc@plt>
  402578:	mov	x0, x21
  40257c:	bl	4011f0 <getwc@plt>
  402580:	mov	w19, w0
  402584:	mov	w2, #0x5                   	// #5
  402588:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  40258c:	mov	x0, #0x0                   	// #0
  402590:	add	x1, x1, #0x410
  402594:	bl	401280 <dcgettext@plt>
  402598:	mov	x1, x0
  40259c:	mov	w3, w19
  4025a0:	mov	w2, #0x1b                  	// #27
  4025a4:	mov	w0, #0x1                   	// #1
  4025a8:	bl	401290 <errx@plt>
  4025ac:	bl	401e70 <tigetstr@plt+0xb50>
  4025b0:	b	402430 <tigetstr@plt+0x1110>
  4025b4:	mov	w0, w19
  4025b8:	bl	4012a0 <iswprint@plt>
  4025bc:	cbz	w0, 402430 <tigetstr@plt+0x1110>
  4025c0:	mov	w0, w19
  4025c4:	stp	x25, x26, [sp, #64]
  4025c8:	bl	401150 <wcwidth@plt>
  4025cc:	ldr	w26, [x20, #16]
  4025d0:	mov	w25, w0
  4025d4:	add	w24, w26, w0
  4025d8:	mov	w0, w24
  4025dc:	bl	401a98 <tigetstr@plt+0x778>
  4025e0:	mov	w1, #0xc                   	// #12
  4025e4:	sxtw	x8, w26
  4025e8:	ldr	x7, [x20, #8]
  4025ec:	smull	x5, w26, w1
  4025f0:	add	x1, x7, x5
  4025f4:	ldr	w3, [x1, #4]
  4025f8:	cbz	w3, 402ae4 <tigetstr@plt+0x17c4>
  4025fc:	cmp	w3, #0x5f
  402600:	b.eq	402efc <tigetstr@plt+0x1bdc>  // b.none
  402604:	cmp	w3, w19
  402608:	b.eq	402b60 <tigetstr@plt+0x1840>  // b.none
  40260c:	ldr	w2, [x1, #8]
  402610:	add	w24, w26, w2
  402614:	cmp	w2, #0x0
  402618:	b.le	402644 <tigetstr@plt+0x1324>
  40261c:	sub	w2, w2, #0x1
  402620:	add	x7, x7, #0xc
  402624:	add	x2, x2, x8
  402628:	ldrsb	w0, [x20, #20]
  40262c:	add	x2, x2, x2, lsl #1
  402630:	add	x2, x7, x2, lsl #2
  402634:	nop
  402638:	strb	w0, [x1], #12
  40263c:	cmp	x1, x2
  402640:	b.ne	402638 <tigetstr@plt+0x1318>  // b.any
  402644:	str	w24, [x20, #16]
  402648:	tbnz	w24, #31, 402aac <tigetstr@plt+0x178c>
  40264c:	ldr	w0, [x20]
  402650:	cmp	w0, w24
  402654:	b.lt	402ec0 <tigetstr@plt+0x1ba0>  // b.tstop
  402658:	ldp	x25, x26, [sp, #64]
  40265c:	b	402430 <tigetstr@plt+0x1110>
  402660:	bl	401e70 <tigetstr@plt+0xb50>
  402664:	mov	w0, w19
  402668:	bl	401100 <putwchar@plt>
  40266c:	b	402430 <tigetstr@plt+0x1110>
  402670:	ldr	w0, [x20, #20]
  402674:	orr	w0, w0, #0x1
  402678:	str	w0, [x20, #20]
  40267c:	b	402430 <tigetstr@plt+0x1110>
  402680:	ldr	w0, [x20, #16]
  402684:	sub	w0, w0, #0x1
  402688:	str	w0, [x20, #16]
  40268c:	tbz	w0, #31, 4024dc <tigetstr@plt+0x11bc>
  402690:	str	wzr, [x20, #16]
  402694:	b	402430 <tigetstr@plt+0x1110>
  402698:	ldr	w0, [x20, #16]
  40269c:	b	402528 <tigetstr@plt+0x1208>
  4026a0:	ldr	w0, [x20, #20]
  4026a4:	and	w0, w0, #0xfffffffe
  4026a8:	str	w0, [x20, #20]
  4026ac:	b	402430 <tigetstr@plt+0x1110>
  4026b0:	cmp	w0, #0x0
  4026b4:	b.le	4032a4 <tigetstr@plt+0x1f84>
  4026b8:	sub	x1, x1, #0x4
  4026bc:	mov	w4, w0
  4026c0:	add	x1, x5, x1
  4026c4:	mov	w2, #0x0                   	// #0
  4026c8:	tbz	w3, #31, 402a98 <tigetstr@plt+0x1778>
  4026cc:	ldr	w3, [x1], #-12
  4026d0:	subs	w4, w4, #0x1
  4026d4:	mov	w2, #0x1                   	// #1
  4026d8:	b.ne	4026c8 <tigetstr@plt+0x13a8>  // b.any
  4026dc:	str	wzr, [x20, #16]
  4026e0:	cmp	w3, #0x0
  4026e4:	b.le	402a14 <tigetstr@plt+0x16f4>
  4026e8:	sub	w0, w3, #0x1
  4026ec:	ldrsb	w19, [x20, #20]
  4026f0:	cmp	w0, #0xe
  4026f4:	b.ls	4032d8 <tigetstr@plt+0x1fb8>  // b.plast
  4026f8:	dup	v21.16b, w19
  4026fc:	lsr	w30, w3, #4
  402700:	movi	v0.16b, #0x8
  402704:	mov	w1, #0xc                   	// #12
  402708:	mov	w0, #0xc0                  	// #192
  40270c:	smaddl	x1, w4, w1, x5
  402710:	umaddl	x30, w30, w0, x1
  402714:	orr	v21.16b, v21.16b, v0.16b
  402718:	ldr	b3, [x1, #12]
  40271c:	mov	x2, x1
  402720:	ldr	b0, [x1]
  402724:	add	x18, x1, #0x18
  402728:	ldr	b2, [x1, #24]
  40272c:	add	x17, x1, #0x24
  402730:	ldr	b1, [x1, #36]
  402734:	add	x16, x1, #0x30
  402738:	mov	v0.b[1], v3.b[0]
  40273c:	ldr	b20, [x1, #48]
  402740:	ldr	b19, [x1, #60]
  402744:	add	x15, x1, #0x3c
  402748:	ldr	b18, [x1, #72]
  40274c:	add	x14, x1, #0x48
  402750:	ldr	b17, [x1, #84]
  402754:	add	x13, x1, #0x54
  402758:	mov	v0.b[2], v2.b[0]
  40275c:	ldr	b16, [x1, #96]
  402760:	ldr	b7, [x1, #108]
  402764:	add	x12, x1, #0x60
  402768:	ldr	b6, [x1, #120]
  40276c:	add	x11, x1, #0x6c
  402770:	ldr	b5, [x1, #132]
  402774:	add	x10, x1, #0x78
  402778:	mov	v0.b[3], v1.b[0]
  40277c:	ldr	b4, [x1, #144]
  402780:	ldr	b3, [x1, #156]
  402784:	add	x9, x1, #0x84
  402788:	ldr	b2, [x1, #168]
  40278c:	add	x8, x1, #0x90
  402790:	ldr	b1, [x1, #180]
  402794:	add	x7, x1, #0x9c
  402798:	mov	v0.b[4], v20.b[0]
  40279c:	add	x6, x1, #0xa8
  4027a0:	add	x0, x1, #0xb4
  4027a4:	add	x1, x1, #0xc0
  4027a8:	cmp	x1, x30
  4027ac:	mov	v0.b[5], v19.b[0]
  4027b0:	mov	v0.b[6], v18.b[0]
  4027b4:	mov	v0.b[7], v17.b[0]
  4027b8:	mov	v0.b[8], v16.b[0]
  4027bc:	mov	v0.b[9], v7.b[0]
  4027c0:	mov	v0.b[10], v6.b[0]
  4027c4:	mov	v0.b[11], v5.b[0]
  4027c8:	mov	v0.b[12], v4.b[0]
  4027cc:	mov	v0.b[13], v3.b[0]
  4027d0:	mov	v0.b[14], v2.b[0]
  4027d4:	mov	v0.b[15], v1.b[0]
  4027d8:	orr	v0.16b, v0.16b, v21.16b
  4027dc:	str	b0, [x2], #12
  4027e0:	st1	{v0.b}[1], [x2]
  4027e4:	st1	{v0.b}[2], [x18]
  4027e8:	st1	{v0.b}[3], [x17]
  4027ec:	st1	{v0.b}[4], [x16]
  4027f0:	st1	{v0.b}[5], [x15]
  4027f4:	st1	{v0.b}[6], [x14]
  4027f8:	st1	{v0.b}[7], [x13]
  4027fc:	st1	{v0.b}[8], [x12]
  402800:	st1	{v0.b}[9], [x11]
  402804:	st1	{v0.b}[10], [x10]
  402808:	st1	{v0.b}[11], [x9]
  40280c:	st1	{v0.b}[12], [x8]
  402810:	st1	{v0.b}[13], [x7]
  402814:	st1	{v0.b}[14], [x6]
  402818:	st1	{v0.b}[15], [x0]
  40281c:	b.ne	402718 <tigetstr@plt+0x13f8>  // b.any
  402820:	and	w0, w3, #0xfffffff0
  402824:	cmp	w3, w0
  402828:	add	w1, w4, w0
  40282c:	b.eq	402a08 <tigetstr@plt+0x16e8>  // b.none
  402830:	mov	w2, #0xc                   	// #12
  402834:	add	w6, w0, #0x1
  402838:	cmp	w3, w6
  40283c:	smull	x1, w1, w2
  402840:	ldrb	w2, [x5, x1]
  402844:	orr	w2, w19, w2
  402848:	orr	w2, w2, #0x8
  40284c:	strb	w2, [x5, x1]
  402850:	b.le	402a08 <tigetstr@plt+0x16e8>
  402854:	add	x6, x1, #0xc
  402858:	add	w2, w0, #0x2
  40285c:	cmp	w3, w2
  402860:	ldrb	w2, [x5, x6]
  402864:	orr	w2, w19, w2
  402868:	orr	w2, w2, #0x8
  40286c:	strb	w2, [x5, x6]
  402870:	b.le	402a08 <tigetstr@plt+0x16e8>
  402874:	add	x6, x1, #0x18
  402878:	add	w2, w0, #0x3
  40287c:	cmp	w3, w2
  402880:	ldrb	w2, [x5, x6]
  402884:	orr	w2, w19, w2
  402888:	orr	w2, w2, #0x8
  40288c:	strb	w2, [x5, x6]
  402890:	b.le	402a08 <tigetstr@plt+0x16e8>
  402894:	add	x6, x1, #0x24
  402898:	add	w2, w0, #0x4
  40289c:	cmp	w3, w2
  4028a0:	ldrb	w2, [x5, x6]
  4028a4:	orr	w2, w19, w2
  4028a8:	orr	w2, w2, #0x8
  4028ac:	strb	w2, [x5, x6]
  4028b0:	b.le	402a08 <tigetstr@plt+0x16e8>
  4028b4:	add	x6, x1, #0x30
  4028b8:	add	w2, w0, #0x5
  4028bc:	cmp	w3, w2
  4028c0:	ldrb	w2, [x5, x6]
  4028c4:	orr	w2, w19, w2
  4028c8:	orr	w2, w2, #0x8
  4028cc:	strb	w2, [x5, x6]
  4028d0:	b.le	402a08 <tigetstr@plt+0x16e8>
  4028d4:	add	x6, x1, #0x3c
  4028d8:	add	w2, w0, #0x6
  4028dc:	cmp	w3, w2
  4028e0:	ldrb	w2, [x5, x6]
  4028e4:	orr	w2, w19, w2
  4028e8:	orr	w2, w2, #0x8
  4028ec:	strb	w2, [x5, x6]
  4028f0:	b.le	402a08 <tigetstr@plt+0x16e8>
  4028f4:	add	x6, x1, #0x48
  4028f8:	add	w2, w0, #0x7
  4028fc:	cmp	w3, w2
  402900:	ldrb	w2, [x5, x6]
  402904:	orr	w2, w19, w2
  402908:	orr	w2, w2, #0x8
  40290c:	strb	w2, [x5, x6]
  402910:	b.le	402a08 <tigetstr@plt+0x16e8>
  402914:	add	x6, x1, #0x54
  402918:	add	w2, w0, #0x8
  40291c:	cmp	w3, w2
  402920:	ldrb	w2, [x5, x6]
  402924:	orr	w2, w19, w2
  402928:	orr	w2, w2, #0x8
  40292c:	strb	w2, [x5, x6]
  402930:	b.le	402a08 <tigetstr@plt+0x16e8>
  402934:	add	x6, x1, #0x60
  402938:	add	w2, w0, #0x9
  40293c:	cmp	w3, w2
  402940:	ldrb	w2, [x5, x6]
  402944:	orr	w2, w19, w2
  402948:	orr	w2, w2, #0x8
  40294c:	strb	w2, [x5, x6]
  402950:	b.le	402a08 <tigetstr@plt+0x16e8>
  402954:	add	x6, x1, #0x6c
  402958:	add	w2, w0, #0xa
  40295c:	cmp	w3, w2
  402960:	ldrb	w2, [x5, x6]
  402964:	orr	w2, w19, w2
  402968:	orr	w2, w2, #0x8
  40296c:	strb	w2, [x5, x6]
  402970:	b.le	402a08 <tigetstr@plt+0x16e8>
  402974:	add	x6, x1, #0x78
  402978:	add	w2, w0, #0xb
  40297c:	cmp	w3, w2
  402980:	ldrb	w2, [x5, x6]
  402984:	orr	w2, w19, w2
  402988:	orr	w2, w2, #0x8
  40298c:	strb	w2, [x5, x6]
  402990:	b.le	402a08 <tigetstr@plt+0x16e8>
  402994:	add	x6, x1, #0x84
  402998:	add	w2, w0, #0xc
  40299c:	cmp	w3, w2
  4029a0:	ldrb	w2, [x5, x6]
  4029a4:	orr	w2, w19, w2
  4029a8:	orr	w2, w2, #0x8
  4029ac:	strb	w2, [x5, x6]
  4029b0:	b.le	402a08 <tigetstr@plt+0x16e8>
  4029b4:	add	x6, x1, #0x90
  4029b8:	add	w2, w0, #0xd
  4029bc:	cmp	w3, w2
  4029c0:	ldrb	w2, [x5, x6]
  4029c4:	orr	w2, w19, w2
  4029c8:	orr	w2, w2, #0x8
  4029cc:	strb	w2, [x5, x6]
  4029d0:	b.le	402a08 <tigetstr@plt+0x16e8>
  4029d4:	add	x2, x1, #0x9c
  4029d8:	add	w0, w0, #0xe
  4029dc:	cmp	w3, w0
  4029e0:	ldrb	w0, [x5, x2]
  4029e4:	orr	w0, w19, w0
  4029e8:	orr	w0, w0, #0x8
  4029ec:	strb	w0, [x5, x2]
  4029f0:	b.le	402a08 <tigetstr@plt+0x16e8>
  4029f4:	add	x1, x1, #0xa8
  4029f8:	ldrb	w0, [x5, x1]
  4029fc:	orr	w0, w19, w0
  402a00:	orr	w0, w0, #0x8
  402a04:	strb	w0, [x5, x1]
  402a08:	add	w4, w4, w3
  402a0c:	str	w4, [x20, #16]
  402a10:	tbnz	w4, #31, 402534 <tigetstr@plt+0x1214>
  402a14:	ldr	w0, [x20]
  402a18:	cmp	w4, w0
  402a1c:	b.le	402430 <tigetstr@plt+0x1110>
  402a20:	mov	w0, w4
  402a24:	bl	401a98 <tigetstr@plt+0x778>
  402a28:	b	402430 <tigetstr@plt+0x1110>
  402a2c:	ldr	w0, [x20, #144]
  402a30:	cmp	w0, #0x0
  402a34:	cbz	w0, 402acc <tigetstr@plt+0x17ac>
  402a38:	b.le	4032cc <tigetstr@plt+0x1fac>
  402a3c:	ldr	w1, [x20, #20]
  402a40:	sub	w0, w0, #0x1
  402a44:	str	w0, [x20, #144]
  402a48:	and	w0, w1, #0xfffffffb
  402a4c:	str	w0, [x20, #20]
  402a50:	b	402430 <tigetstr@plt+0x1110>
  402a54:	bl	402358 <tigetstr@plt+0x1038>
  402a58:	b	402430 <tigetstr@plt+0x1110>
  402a5c:	ldr	w0, [x20, #144]
  402a60:	cmp	w0, #0x0
  402a64:	cbz	w0, 402ab8 <tigetstr@plt+0x1798>
  402a68:	b.ge	402ed0 <tigetstr@plt+0x1bb0>  // b.tcont
  402a6c:	ldr	w1, [x20, #20]
  402a70:	add	w0, w0, #0x1
  402a74:	str	w0, [x20, #144]
  402a78:	and	w0, w1, #0xfffffffd
  402a7c:	str	w0, [x20, #20]
  402a80:	b	402430 <tigetstr@plt+0x1110>
  402a84:	ldp	x19, x20, [sp, #16]
  402a88:	ldp	x21, x22, [sp, #32]
  402a8c:	ldp	x23, x24, [sp, #48]
  402a90:	ldp	x29, x30, [sp], #80
  402a94:	b	401e70 <tigetstr@plt+0xb50>
  402a98:	cbz	w2, 402b58 <tigetstr@plt+0x1838>
  402a9c:	str	w4, [x20, #16]
  402aa0:	cmp	w3, #0x0
  402aa4:	b.gt	4026e8 <tigetstr@plt+0x13c8>
  402aa8:	b	402a14 <tigetstr@plt+0x16f4>
  402aac:	str	wzr, [x20, #16]
  402ab0:	ldp	x25, x26, [sp, #64]
  402ab4:	b	402430 <tigetstr@plt+0x1110>
  402ab8:	ldr	w0, [x20, #20]
  402abc:	str	w23, [x20, #144]
  402ac0:	orr	w0, w0, #0x4
  402ac4:	str	w0, [x20, #20]
  402ac8:	b	402430 <tigetstr@plt+0x1110>
  402acc:	ldr	w0, [x20, #20]
  402ad0:	mov	w1, #0xffffffff            	// #-1
  402ad4:	str	w1, [x20, #144]
  402ad8:	orr	w0, w0, #0x2
  402adc:	str	w0, [x20, #20]
  402ae0:	b	402430 <tigetstr@plt+0x1110>
  402ae4:	str	w19, [x1, #4]
  402ae8:	cmp	w25, #0x0
  402aec:	b.le	4032e4 <tigetstr@plt+0x1fc4>
  402af0:	sub	w4, w25, #0x1
  402af4:	add	x3, x7, #0xc
  402af8:	add	x4, x4, x8
  402afc:	ldrsb	w6, [x20, #20]
  402b00:	mov	x2, x1
  402b04:	add	x4, x4, x4, lsl #1
  402b08:	add	x3, x3, x4, lsl #2
  402b0c:	nop
  402b10:	strb	w6, [x2], #12
  402b14:	cmp	x2, x3
  402b18:	b.ne	402b10 <tigetstr@plt+0x17f0>  // b.any
  402b1c:	str	w25, [x1, #8]
  402b20:	cmp	w25, #0x1
  402b24:	b.le	402644 <tigetstr@plt+0x1324>
  402b28:	sub	w2, w25, #0x2
  402b2c:	add	x1, x5, #0x14
  402b30:	add	x2, x2, x8
  402b34:	add	x3, x7, #0x20
  402b38:	add	x1, x7, x1
  402b3c:	mov	w0, #0xffffffff            	// #-1
  402b40:	add	x2, x2, x2, lsl #1
  402b44:	add	x2, x3, x2, lsl #2
  402b48:	str	w0, [x1], #12
  402b4c:	cmp	x1, x2
  402b50:	b.ne	402b48 <tigetstr@plt+0x1828>  // b.any
  402b54:	b	402644 <tigetstr@plt+0x1324>
  402b58:	mov	w4, w0
  402b5c:	b	402aa0 <tigetstr@plt+0x1780>
  402b60:	cmp	w25, #0x0
  402b64:	b.le	402644 <tigetstr@plt+0x1324>
  402b68:	sub	w0, w25, #0x1
  402b6c:	ldrsb	w15, [x20, #20]
  402b70:	cmp	w0, #0xe
  402b74:	b.ls	4032ec <tigetstr@plt+0x1fcc>  // b.plast
  402b78:	dup	v21.16b, w15
  402b7c:	lsr	w16, w25, #4
  402b80:	movi	v0.16b, #0x10
  402b84:	mov	w0, #0xc0                  	// #192
  402b88:	umaddl	x16, w16, w0, x1
  402b8c:	orr	v21.16b, v21.16b, v0.16b
  402b90:	ldr	b3, [x1, #12]
  402b94:	mov	x2, x1
  402b98:	ldr	b0, [x1]
  402b9c:	add	x14, x1, #0x18
  402ba0:	ldr	b2, [x1, #24]
  402ba4:	add	x13, x1, #0x24
  402ba8:	ldr	b1, [x1, #36]
  402bac:	add	x12, x1, #0x30
  402bb0:	mov	v0.b[1], v3.b[0]
  402bb4:	ldr	b20, [x1, #48]
  402bb8:	ldr	b19, [x1, #60]
  402bbc:	add	x0, x1, #0x3c
  402bc0:	ldr	b18, [x1, #72]
  402bc4:	add	x11, x1, #0x48
  402bc8:	ldr	b17, [x1, #84]
  402bcc:	add	x10, x1, #0x54
  402bd0:	mov	v0.b[2], v2.b[0]
  402bd4:	ldr	b16, [x1, #96]
  402bd8:	ldr	b7, [x1, #108]
  402bdc:	add	x9, x1, #0x60
  402be0:	ldr	b6, [x1, #120]
  402be4:	add	x8, x1, #0x6c
  402be8:	ldr	b5, [x1, #132]
  402bec:	add	x6, x1, #0x78
  402bf0:	mov	v0.b[3], v1.b[0]
  402bf4:	ldr	b4, [x1, #144]
  402bf8:	ldr	b3, [x1, #156]
  402bfc:	add	x5, x1, #0x84
  402c00:	ldr	b2, [x1, #168]
  402c04:	add	x4, x1, #0x90
  402c08:	ldr	b1, [x1, #180]
  402c0c:	add	x3, x1, #0x9c
  402c10:	mov	v0.b[4], v20.b[0]
  402c14:	mov	v0.b[5], v19.b[0]
  402c18:	mov	v0.b[6], v18.b[0]
  402c1c:	mov	v0.b[7], v17.b[0]
  402c20:	mov	v0.b[8], v16.b[0]
  402c24:	mov	v0.b[9], v7.b[0]
  402c28:	mov	v0.b[10], v6.b[0]
  402c2c:	mov	v0.b[11], v5.b[0]
  402c30:	mov	v0.b[12], v4.b[0]
  402c34:	mov	v0.b[13], v3.b[0]
  402c38:	mov	v0.b[14], v2.b[0]
  402c3c:	mov	v0.b[15], v1.b[0]
  402c40:	orr	v0.16b, v0.16b, v21.16b
  402c44:	str	b0, [x2], #12
  402c48:	st1	{v0.b}[1], [x2]
  402c4c:	add	x2, x1, #0xa8
  402c50:	st1	{v0.b}[2], [x14]
  402c54:	st1	{v0.b}[3], [x13]
  402c58:	st1	{v0.b}[4], [x12]
  402c5c:	st1	{v0.b}[5], [x0]
  402c60:	add	x0, x1, #0xb4
  402c64:	st1	{v0.b}[6], [x11]
  402c68:	add	x1, x1, #0xc0
  402c6c:	st1	{v0.b}[7], [x10]
  402c70:	cmp	x1, x16
  402c74:	st1	{v0.b}[8], [x9]
  402c78:	st1	{v0.b}[9], [x8]
  402c7c:	st1	{v0.b}[10], [x6]
  402c80:	st1	{v0.b}[11], [x5]
  402c84:	st1	{v0.b}[12], [x4]
  402c88:	st1	{v0.b}[13], [x3]
  402c8c:	st1	{v0.b}[14], [x2]
  402c90:	st1	{v0.b}[15], [x0]
  402c94:	b.ne	402b90 <tigetstr@plt+0x1870>  // b.any
  402c98:	tst	x25, #0xf
  402c9c:	and	w0, w25, #0xfffffff0
  402ca0:	b.eq	402644 <tigetstr@plt+0x1324>  // b.none
  402ca4:	add	w4, w26, w0
  402ca8:	mov	w2, #0xc                   	// #12
  402cac:	add	w1, w0, #0x1
  402cb0:	cmp	w25, w1
  402cb4:	smull	x4, w4, w2
  402cb8:	ldrb	w3, [x7, x4]
  402cbc:	orr	w3, w15, w3
  402cc0:	orr	w3, w3, #0x10
  402cc4:	strb	w3, [x7, x4]
  402cc8:	b.le	402644 <tigetstr@plt+0x1324>
  402ccc:	add	w1, w26, w1
  402cd0:	add	w3, w0, #0x2
  402cd4:	cmp	w25, w3
  402cd8:	smull	x1, w1, w2
  402cdc:	ldrb	w4, [x7, x1]
  402ce0:	orr	w4, w15, w4
  402ce4:	orr	w4, w4, #0x10
  402ce8:	strb	w4, [x7, x1]
  402cec:	b.le	402644 <tigetstr@plt+0x1324>
  402cf0:	add	w1, w26, w3
  402cf4:	add	w3, w0, #0x3
  402cf8:	cmp	w25, w3
  402cfc:	smull	x1, w1, w2
  402d00:	ldrb	w4, [x7, x1]
  402d04:	orr	w4, w15, w4
  402d08:	orr	w4, w4, #0x10
  402d0c:	strb	w4, [x7, x1]
  402d10:	b.le	402644 <tigetstr@plt+0x1324>
  402d14:	add	w3, w26, w3
  402d18:	add	w1, w0, #0x4
  402d1c:	cmp	w25, w1
  402d20:	smull	x3, w3, w2
  402d24:	ldrb	w4, [x7, x3]
  402d28:	orr	w4, w15, w4
  402d2c:	orr	w4, w4, #0x10
  402d30:	strb	w4, [x7, x3]
  402d34:	b.le	402644 <tigetstr@plt+0x1324>
  402d38:	add	w1, w26, w1
  402d3c:	add	w3, w0, #0x5
  402d40:	cmp	w25, w3
  402d44:	smull	x1, w1, w2
  402d48:	ldrb	w4, [x7, x1]
  402d4c:	orr	w4, w15, w4
  402d50:	orr	w4, w4, #0x10
  402d54:	strb	w4, [x7, x1]
  402d58:	b.le	402644 <tigetstr@plt+0x1324>
  402d5c:	add	w1, w26, w3
  402d60:	add	w3, w0, #0x6
  402d64:	cmp	w25, w3
  402d68:	smull	x1, w1, w2
  402d6c:	ldrb	w4, [x7, x1]
  402d70:	orr	w4, w15, w4
  402d74:	orr	w4, w4, #0x10
  402d78:	strb	w4, [x7, x1]
  402d7c:	b.le	402644 <tigetstr@plt+0x1324>
  402d80:	add	w3, w26, w3
  402d84:	add	w1, w0, #0x7
  402d88:	cmp	w25, w1
  402d8c:	smull	x3, w3, w2
  402d90:	ldrb	w4, [x7, x3]
  402d94:	orr	w4, w15, w4
  402d98:	orr	w4, w4, #0x10
  402d9c:	strb	w4, [x7, x3]
  402da0:	b.le	402644 <tigetstr@plt+0x1324>
  402da4:	add	w3, w26, w1
  402da8:	add	w1, w0, #0x8
  402dac:	cmp	w25, w1
  402db0:	smull	x3, w3, w2
  402db4:	ldrb	w4, [x7, x3]
  402db8:	orr	w4, w15, w4
  402dbc:	orr	w4, w4, #0x10
  402dc0:	strb	w4, [x7, x3]
  402dc4:	b.le	402644 <tigetstr@plt+0x1324>
  402dc8:	add	w1, w26, w1
  402dcc:	add	w4, w0, #0x9
  402dd0:	cmp	w25, w4
  402dd4:	smull	x1, w1, w2
  402dd8:	ldrb	w3, [x7, x1]
  402ddc:	orr	w3, w15, w3
  402de0:	orr	w3, w3, #0x10
  402de4:	strb	w3, [x7, x1]
  402de8:	b.le	402644 <tigetstr@plt+0x1324>
  402dec:	add	w4, w26, w4
  402df0:	add	w1, w0, #0xa
  402df4:	cmp	w25, w1
  402df8:	smull	x2, w4, w2
  402dfc:	ldrb	w3, [x7, x2]
  402e00:	orr	w3, w15, w3
  402e04:	orr	w3, w3, #0x10
  402e08:	strb	w3, [x7, x2]
  402e0c:	b.le	402644 <tigetstr@plt+0x1324>
  402e10:	add	w2, w26, w1
  402e14:	mov	w3, #0xc                   	// #12
  402e18:	add	w1, w0, #0xb
  402e1c:	cmp	w25, w1
  402e20:	smull	x2, w2, w3
  402e24:	ldrb	w4, [x7, x2]
  402e28:	orr	w4, w15, w4
  402e2c:	orr	w4, w4, #0x10
  402e30:	strb	w4, [x7, x2]
  402e34:	b.le	402644 <tigetstr@plt+0x1324>
  402e38:	add	w2, w26, w1
  402e3c:	add	w1, w0, w3
  402e40:	cmp	w25, w1
  402e44:	smull	x2, w2, w3
  402e48:	ldrb	w4, [x7, x2]
  402e4c:	orr	w4, w15, w4
  402e50:	orr	w4, w4, #0x10
  402e54:	strb	w4, [x7, x2]
  402e58:	b.le	402644 <tigetstr@plt+0x1324>
  402e5c:	add	w2, w26, w1
  402e60:	add	w1, w0, #0xd
  402e64:	cmp	w25, w1
  402e68:	smull	x2, w2, w3
  402e6c:	ldrb	w4, [x7, x2]
  402e70:	orr	w4, w15, w4
  402e74:	orr	w4, w4, #0x10
  402e78:	strb	w4, [x7, x2]
  402e7c:	b.le	402644 <tigetstr@plt+0x1324>
  402e80:	add	w1, w26, w1
  402e84:	add	w0, w0, #0xe
  402e88:	cmp	w25, w0
  402e8c:	smull	x1, w1, w3
  402e90:	ldrb	w2, [x7, x1]
  402e94:	orr	w2, w15, w2
  402e98:	orr	w2, w2, #0x10
  402e9c:	strb	w2, [x7, x1]
  402ea0:	b.le	402644 <tigetstr@plt+0x1324>
  402ea4:	add	w0, w26, w0
  402ea8:	smull	x0, w0, w3
  402eac:	ldrb	w1, [x7, x0]
  402eb0:	orr	w1, w15, w1
  402eb4:	orr	w1, w1, #0x10
  402eb8:	strb	w1, [x7, x0]
  402ebc:	b	402644 <tigetstr@plt+0x1324>
  402ec0:	mov	w0, w24
  402ec4:	bl	401a98 <tigetstr@plt+0x778>
  402ec8:	ldp	x25, x26, [sp, #64]
  402ecc:	b	402430 <tigetstr@plt+0x1110>
  402ed0:	ldr	w19, [x20, #16]
  402ed4:	ldr	w24, [x20]
  402ed8:	str	wzr, [x20, #144]
  402edc:	bl	401e70 <tigetstr@plt+0xb50>
  402ee0:	str	w19, [x20, #16]
  402ee4:	tbnz	w19, #31, 403298 <tigetstr@plt+0x1f78>
  402ee8:	ldr	w0, [x20]
  402eec:	cmp	w19, w0
  402ef0:	b.gt	4032b4 <tigetstr@plt+0x1f94>
  402ef4:	str	w24, [x20]
  402ef8:	b	402430 <tigetstr@plt+0x1110>
  402efc:	str	w19, [x1, #4]
  402f00:	cmp	w25, #0x0
  402f04:	b.le	4032e4 <tigetstr@plt+0x1fc4>
  402f08:	sub	w0, w25, #0x1
  402f0c:	ldrsb	w13, [x20, #20]
  402f10:	cmp	w0, #0xe
  402f14:	b.ls	4032c4 <tigetstr@plt+0x1fa4>  // b.plast
  402f18:	dup	v21.16b, w13
  402f1c:	lsr	w16, w25, #4
  402f20:	movi	v0.16b, #0x8
  402f24:	mov	w0, #0xc0                  	// #192
  402f28:	mov	x2, x1
  402f2c:	umaddl	x16, w16, w0, x1
  402f30:	orr	v21.16b, v21.16b, v0.16b
  402f34:	nop
  402f38:	ldr	b3, [x2, #12]
  402f3c:	mov	x3, x2
  402f40:	ldr	b0, [x2]
  402f44:	add	x15, x2, #0x18
  402f48:	ldr	b2, [x2, #24]
  402f4c:	add	x14, x2, #0x24
  402f50:	ldr	b1, [x2, #36]
  402f54:	add	x9, x2, #0x30
  402f58:	mov	v0.b[1], v3.b[0]
  402f5c:	ldr	b20, [x2, #48]
  402f60:	ldr	b19, [x2, #60]
  402f64:	add	x6, x2, #0x3c
  402f68:	ldr	b18, [x2, #72]
  402f6c:	add	x4, x2, #0x48
  402f70:	ldr	b17, [x2, #84]
  402f74:	add	x12, x2, #0x54
  402f78:	mov	v0.b[2], v2.b[0]
  402f7c:	ldr	b16, [x2, #96]
  402f80:	ldr	b7, [x2, #108]
  402f84:	add	x0, x2, #0x60
  402f88:	ldr	b6, [x2, #120]
  402f8c:	add	x11, x2, #0x6c
  402f90:	ldr	b5, [x2, #132]
  402f94:	add	x10, x2, #0x78
  402f98:	mov	v0.b[3], v1.b[0]
  402f9c:	ldr	b4, [x2, #144]
  402fa0:	ldr	b3, [x2, #156]
  402fa4:	ldr	b2, [x2, #168]
  402fa8:	ldr	b1, [x2, #180]
  402fac:	mov	v0.b[4], v20.b[0]
  402fb0:	mov	v0.b[5], v19.b[0]
  402fb4:	mov	v0.b[6], v18.b[0]
  402fb8:	mov	v0.b[7], v17.b[0]
  402fbc:	mov	v0.b[8], v16.b[0]
  402fc0:	mov	v0.b[9], v7.b[0]
  402fc4:	mov	v0.b[10], v6.b[0]
  402fc8:	mov	v0.b[11], v5.b[0]
  402fcc:	mov	v0.b[12], v4.b[0]
  402fd0:	mov	v0.b[13], v3.b[0]
  402fd4:	mov	v0.b[14], v2.b[0]
  402fd8:	mov	v0.b[15], v1.b[0]
  402fdc:	orr	v0.16b, v0.16b, v21.16b
  402fe0:	str	b0, [x3], #12
  402fe4:	st1	{v0.b}[1], [x3]
  402fe8:	add	x3, x2, #0xa8
  402fec:	st1	{v0.b}[2], [x15]
  402ff0:	st1	{v0.b}[3], [x14]
  402ff4:	st1	{v0.b}[4], [x9]
  402ff8:	add	x9, x2, #0x84
  402ffc:	st1	{v0.b}[5], [x6]
  403000:	add	x6, x2, #0x90
  403004:	st1	{v0.b}[6], [x4]
  403008:	add	x4, x2, #0x9c
  40300c:	st1	{v0.b}[7], [x12]
  403010:	st1	{v0.b}[8], [x0]
  403014:	add	x0, x2, #0xb4
  403018:	st1	{v0.b}[9], [x11]
  40301c:	add	x2, x2, #0xc0
  403020:	st1	{v0.b}[10], [x10]
  403024:	cmp	x2, x16
  403028:	st1	{v0.b}[11], [x9]
  40302c:	st1	{v0.b}[12], [x6]
  403030:	st1	{v0.b}[13], [x4]
  403034:	st1	{v0.b}[14], [x3]
  403038:	st1	{v0.b}[15], [x0]
  40303c:	b.ne	402f38 <tigetstr@plt+0x1c18>  // b.any
  403040:	tst	x25, #0xf
  403044:	and	w0, w25, #0xfffffff0
  403048:	b.eq	403264 <tigetstr@plt+0x1f44>  // b.none
  40304c:	add	w6, w26, w0
  403050:	mov	w2, #0xc                   	// #12
  403054:	add	w3, w0, #0x1
  403058:	cmp	w25, w3
  40305c:	smull	x6, w6, w2
  403060:	ldrb	w4, [x7, x6]
  403064:	orr	w4, w13, w4
  403068:	orr	w4, w4, #0x8
  40306c:	strb	w4, [x7, x6]
  403070:	b.le	4032f4 <tigetstr@plt+0x1fd4>
  403074:	add	w4, w26, w3
  403078:	add	w3, w0, #0x2
  40307c:	cmp	w25, w3
  403080:	smull	x4, w4, w2
  403084:	ldrb	w6, [x7, x4]
  403088:	orr	w6, w13, w6
  40308c:	orr	w6, w6, #0x8
  403090:	strb	w6, [x7, x4]
  403094:	b.le	403264 <tigetstr@plt+0x1f44>
  403098:	add	w4, w26, w3
  40309c:	add	w3, w0, #0x3
  4030a0:	cmp	w3, w25
  4030a4:	smull	x4, w4, w2
  4030a8:	ldrb	w6, [x7, x4]
  4030ac:	orr	w6, w13, w6
  4030b0:	orr	w6, w6, #0x8
  4030b4:	strb	w6, [x7, x4]
  4030b8:	b.ge	403264 <tigetstr@plt+0x1f44>  // b.tcont
  4030bc:	add	w3, w26, w3
  4030c0:	add	w6, w0, #0x4
  4030c4:	cmp	w25, w6
  4030c8:	smull	x3, w3, w2
  4030cc:	ldrb	w4, [x7, x3]
  4030d0:	orr	w4, w13, w4
  4030d4:	orr	w4, w4, #0x8
  4030d8:	strb	w4, [x7, x3]
  4030dc:	b.le	403264 <tigetstr@plt+0x1f44>
  4030e0:	add	w3, w26, w6
  4030e4:	add	w4, w0, #0x5
  4030e8:	cmp	w25, w4
  4030ec:	smull	x3, w3, w2
  4030f0:	ldrb	w6, [x7, x3]
  4030f4:	orr	w6, w13, w6
  4030f8:	orr	w6, w6, #0x8
  4030fc:	strb	w6, [x7, x3]
  403100:	b.le	403264 <tigetstr@plt+0x1f44>
  403104:	add	w4, w26, w4
  403108:	add	w3, w0, #0x6
  40310c:	cmp	w25, w3
  403110:	smull	x4, w4, w2
  403114:	ldrb	w6, [x7, x4]
  403118:	orr	w6, w13, w6
  40311c:	orr	w6, w6, #0x8
  403120:	strb	w6, [x7, x4]
  403124:	b.le	403264 <tigetstr@plt+0x1f44>
  403128:	add	w4, w26, w3
  40312c:	add	w3, w0, #0x7
  403130:	cmp	w25, w3
  403134:	smull	x4, w4, w2
  403138:	ldrb	w6, [x7, x4]
  40313c:	orr	w6, w13, w6
  403140:	orr	w6, w6, #0x8
  403144:	strb	w6, [x7, x4]
  403148:	b.le	403264 <tigetstr@plt+0x1f44>
  40314c:	add	w4, w26, w3
  403150:	add	w3, w0, #0x8
  403154:	cmp	w25, w3
  403158:	smull	x4, w4, w2
  40315c:	ldrb	w6, [x7, x4]
  403160:	orr	w6, w13, w6
  403164:	orr	w6, w6, #0x8
  403168:	strb	w6, [x7, x4]
  40316c:	b.le	403264 <tigetstr@plt+0x1f44>
  403170:	add	w4, w26, w3
  403174:	add	w3, w0, #0x9
  403178:	cmp	w25, w3
  40317c:	smull	x4, w4, w2
  403180:	ldrb	w6, [x7, x4]
  403184:	orr	w6, w13, w6
  403188:	orr	w6, w6, #0x8
  40318c:	strb	w6, [x7, x4]
  403190:	b.le	403264 <tigetstr@plt+0x1f44>
  403194:	add	w4, w26, w3
  403198:	add	w3, w0, #0xa
  40319c:	cmp	w25, w3
  4031a0:	smull	x2, w4, w2
  4031a4:	ldrb	w4, [x7, x2]
  4031a8:	orr	w4, w13, w4
  4031ac:	orr	w4, w4, #0x8
  4031b0:	strb	w4, [x7, x2]
  4031b4:	b.le	403264 <tigetstr@plt+0x1f44>
  4031b8:	add	w3, w26, w3
  4031bc:	mov	w4, #0xc                   	// #12
  4031c0:	add	w2, w0, #0xb
  4031c4:	cmp	w25, w2
  4031c8:	smull	x3, w3, w4
  4031cc:	ldrb	w6, [x7, x3]
  4031d0:	orr	w6, w13, w6
  4031d4:	orr	w6, w6, #0x8
  4031d8:	strb	w6, [x7, x3]
  4031dc:	b.le	403264 <tigetstr@plt+0x1f44>
  4031e0:	add	w3, w26, w2
  4031e4:	add	w2, w0, w4
  4031e8:	cmp	w25, w2
  4031ec:	smull	x3, w3, w4
  4031f0:	ldrb	w6, [x7, x3]
  4031f4:	orr	w6, w13, w6
  4031f8:	orr	w6, w6, #0x8
  4031fc:	strb	w6, [x7, x3]
  403200:	b.le	403264 <tigetstr@plt+0x1f44>
  403204:	add	w3, w26, w2
  403208:	add	w2, w0, #0xd
  40320c:	cmp	w25, w2
  403210:	smull	x3, w3, w4
  403214:	ldrb	w6, [x7, x3]
  403218:	orr	w6, w13, w6
  40321c:	orr	w6, w6, #0x8
  403220:	strb	w6, [x7, x3]
  403224:	b.le	403264 <tigetstr@plt+0x1f44>
  403228:	add	w2, w26, w2
  40322c:	add	w0, w0, #0xe
  403230:	cmp	w25, w0
  403234:	smull	x2, w2, w4
  403238:	ldrb	w3, [x7, x2]
  40323c:	orr	w3, w13, w3
  403240:	orr	w3, w3, #0x8
  403244:	strb	w3, [x7, x2]
  403248:	b.le	403264 <tigetstr@plt+0x1f44>
  40324c:	add	w0, w26, w0
  403250:	smull	x0, w0, w4
  403254:	ldrb	w2, [x7, x0]
  403258:	orr	w2, w13, w2
  40325c:	orr	w2, w2, #0x8
  403260:	strb	w2, [x7, x0]
  403264:	str	w25, [x1, #8]
  403268:	sub	w2, w25, #0x2
  40326c:	add	x0, x5, #0x14
  403270:	add	x2, x2, x8
  403274:	add	x1, x7, #0x20
  403278:	add	x0, x7, x0
  40327c:	mov	w3, #0xffffffff            	// #-1
  403280:	add	x2, x2, x2, lsl #1
  403284:	add	x1, x1, x2, lsl #2
  403288:	str	w3, [x0], #12
  40328c:	cmp	x0, x1
  403290:	b.ne	403288 <tigetstr@plt+0x1f68>  // b.any
  403294:	b	402644 <tigetstr@plt+0x1324>
  403298:	str	w24, [x20]
  40329c:	str	wzr, [x20, #16]
  4032a0:	b	402430 <tigetstr@plt+0x1110>
  4032a4:	mov	w4, w0
  4032a8:	cmp	w3, #0x0
  4032ac:	b.gt	4026e8 <tigetstr@plt+0x13c8>
  4032b0:	b	402a10 <tigetstr@plt+0x16f0>
  4032b4:	mov	w0, w19
  4032b8:	bl	401a98 <tigetstr@plt+0x778>
  4032bc:	str	w24, [x20]
  4032c0:	b	402430 <tigetstr@plt+0x1110>
  4032c4:	mov	w0, #0x0                   	// #0
  4032c8:	b	40304c <tigetstr@plt+0x1d2c>
  4032cc:	str	wzr, [x20, #144]
  4032d0:	bl	402358 <tigetstr@plt+0x1038>
  4032d4:	b	402430 <tigetstr@plt+0x1110>
  4032d8:	mov	w1, w4
  4032dc:	mov	w0, #0x0                   	// #0
  4032e0:	b	402830 <tigetstr@plt+0x1510>
  4032e4:	str	w25, [x1, #8]
  4032e8:	b	402644 <tigetstr@plt+0x1324>
  4032ec:	mov	w0, #0x0                   	// #0
  4032f0:	b	402ca4 <tigetstr@plt+0x1984>
  4032f4:	str	w25, [x1, #8]
  4032f8:	cmp	w25, #0x1
  4032fc:	b.gt	403268 <tigetstr@plt+0x1f48>
  403300:	b	402644 <tigetstr@plt+0x1324>
  403304:	nop
  403308:	stp	x29, x30, [sp, #-64]!
  40330c:	mov	x29, sp
  403310:	stp	x19, x20, [sp, #16]
  403314:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  403318:	add	x20, x20, #0xde0
  40331c:	stp	x21, x22, [sp, #32]
  403320:	adrp	x21, 413000 <tigetstr@plt+0x11ce0>
  403324:	add	x21, x21, #0xdd8
  403328:	sub	x20, x20, x21
  40332c:	mov	w22, w0
  403330:	stp	x23, x24, [sp, #48]
  403334:	mov	x23, x1
  403338:	mov	x24, x2
  40333c:	bl	401040 <_exit@plt-0x40>
  403340:	cmp	xzr, x20, asr #3
  403344:	b.eq	403370 <tigetstr@plt+0x2050>  // b.none
  403348:	asr	x20, x20, #3
  40334c:	mov	x19, #0x0                   	// #0
  403350:	ldr	x3, [x21, x19, lsl #3]
  403354:	mov	x2, x24
  403358:	add	x19, x19, #0x1
  40335c:	mov	x1, x23
  403360:	mov	w0, w22
  403364:	blr	x3
  403368:	cmp	x20, x19
  40336c:	b.ne	403350 <tigetstr@plt+0x2030>  // b.any
  403370:	ldp	x19, x20, [sp, #16]
  403374:	ldp	x21, x22, [sp, #32]
  403378:	ldp	x23, x24, [sp, #48]
  40337c:	ldp	x29, x30, [sp], #64
  403380:	ret
  403384:	nop
  403388:	ret
  40338c:	nop
  403390:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  403394:	mov	x1, #0x0                   	// #0
  403398:	ldr	x2, [x2, #352]
  40339c:	b	4010e0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004033a0 <.fini>:
  4033a0:	stp	x29, x30, [sp, #-16]!
  4033a4:	mov	x29, sp
  4033a8:	ldp	x29, x30, [sp], #16
  4033ac:	ret
