

================================================================
== Vivado HLS Report for 'axi_stream_to_vga'
================================================================
* Date:           Mon Jun  3 10:28:17 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AXI_STREAM_TO_VGA_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  420002|  420002|  420002|  420002|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  420000|  420000|         2|          1|          1|  420000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

 <State 1> : 0.80ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%R_temp_V_read_assign = alloca i4"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%G_temp_V_read_assign = alloca i4"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%B_temp_V_read_assign = alloca i4"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %selftest), !map !69"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_V), !map !75"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %R_V), !map !79"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %G_V), !map !83"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %B_V), !map !87"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %V_SYNC_V), !map !91"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %H_SYNC_V), !map !95"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @axi_stream_to_vga_st) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%selftest_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %selftest)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga_bram_read_address.cpp:53]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %selftest, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga_bram_read_address.cpp:54]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %R_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga_bram_read_address.cpp:55]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %G_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga_bram_read_address.cpp:56]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %B_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga_bram_read_address.cpp:57]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %H_SYNC_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga_bram_read_address.cpp:58]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %V_SYNC_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [vga_bram_read_address.cpp:59]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @color_blinking_V, i32 1, [1 x i8]* @p_str2) nounwind" [vga_bram_read_address.cpp:73]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%color_blinking_V_loa = load i4* @color_blinking_V, align 1" [vga_bram_read_address.cpp:76]
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%op2_V_read_assign = add i4 %color_blinking_V_loa, 1" [vga_bram_read_address.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "store i4 %op2_V_read_assign, i4* @color_blinking_V, align 1" [vga_bram_read_address.cpp:76]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P(i8* %inStream_V_V, i32 1)" [vga_bram_read_address.cpp:85]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%tmp_6_i = sub i4 -2, %color_blinking_V_loa" [vga_bram_read_address.cpp:17->vga_bram_read_address.cpp:130]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "br label %.preheader" [vga_bram_read_address.cpp:87]

 <State 2> : 2.82ns
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %codeRepl ], [ %indvar_flatten_next, %9 ]"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%y = phi i10 [ 0, %codeRepl ], [ %y_mid2, %9 ]" [vga_bram_read_address.cpp:88]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x = phi i10 [ 0, %codeRepl ], [ %x_1, %9 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %y, i32 1, i32 9)" [vga_bram_read_address.cpp:95]
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%icmp = icmp ne i9 %tmp_4, 0" [vga_bram_read_address.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.91ns)   --->   "%tmp_2 = icmp ugt i10 %y, 34" [vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.91ns)   --->   "%tmp_3 = icmp ult i10 %y, -509" [vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.28ns)   --->   "%tmp2 = and i1 %tmp_2, %tmp_3" [vga_bram_read_address.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -104288"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %10, label %.preheader.preheader"
ST_2 : Operation 42 [1/1] (0.91ns)   --->   "%tmp_s = icmp eq i10 %x, -224" [vga_bram_read_address.cpp:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.40ns)   --->   "%x_mid2 = select i1 %tmp_s, i10 0, i10 %x" [vga_bram_read_address.cpp:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_coordinate_V_mid2)   --->   "%y_coordinate_V_mid2_s = select i1 %tmp_s, i10 -34, i10 -35" [vga_bram_read_address.cpp:93]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%y_coordinate_V_mid2 = add i10 %y, %y_coordinate_V_mid2_s" [vga_bram_read_address.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%y_s = add i10 %y, 1" [vga_bram_read_address.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %y_s, i32 1, i32 9)" [vga_bram_read_address.cpp:95]
ST_2 : Operation 48 [1/1] (0.88ns)   --->   "%icmp1 = icmp ne i9 %tmp_5, 0" [vga_bram_read_address.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.17ns)   --->   "%not_mid2 = select i1 %tmp_s, i1 %icmp1, i1 %icmp" [vga_bram_read_address.cpp:95]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.91ns)   --->   "%tmp_2_mid1 = icmp ugt i10 %y_s, 34" [vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.91ns)   --->   "%tmp_3_mid1 = icmp ult i10 %y_s, -509" [vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp2_mid1 = and i1 %tmp_2_mid1, %tmp_3_mid1" [vga_bram_read_address.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp2_mid2 = select i1 %tmp_s, i1 %tmp2_mid1, i1 %tmp2" [vga_bram_read_address.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.40ns)   --->   "%y_mid2 = select i1 %tmp_s, i10 %y_s, i10 %y" [vga_bram_read_address.cpp:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %x_mid2 to i11" [vga_bram_read_address.cpp:92]
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%p_Val2_s = add i11 %tmp_5_cast, -144" [vga_bram_read_address.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.91ns)   --->   "%not_1 = icmp ugt i10 %x_mid2, 95" [vga_bram_read_address.cpp:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.91ns)   --->   "%tmp_6 = icmp ugt i10 %x_mid2, 143" [vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.91ns)   --->   "%tmp_7 = icmp ult i10 %x_mid2, -240" [vga_bram_read_address.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp1 = and i1 %tmp_6, %tmp_7" [vga_bram_read_address.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond2 = and i1 %tmp2_mid2, %tmp1" [vga_bram_read_address.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %or_cond2, label %0, label %8" [vga_bram_read_address.cpp:101]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %not_mid2)" [vga_bram_read_address.cpp:146]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)" [vga_bram_read_address.cpp:147]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %selftest_read, label %3, label %1" [vga_bram_read_address.cpp:110]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.get_checkerboard_color.exit_crit_edge" [vga_bram_read_address.cpp:112]
ST_2 : Operation 67 [1/1] (0.67ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 68 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 69 [1/1] (0.69ns)   --->   "store i4 -1, i4* %R_temp_V_read_assign"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga_bram_read_address.cpp:112]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)" [vga_bram_read_address.cpp:115]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%R_temp_V = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %tmp_V, i32 4, i32 7)" [vga_bram_read_address.cpp:115]
ST_2 : Operation 73 [1/1] (0.67ns)   --->   "store i4 %R_temp_V, i4* %B_temp_V_read_assign" [vga_bram_read_address.cpp:116]
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "store i4 %R_temp_V, i4* %G_temp_V_read_assign" [vga_bram_read_address.cpp:116]
ST_2 : Operation 75 [1/1] (0.69ns)   --->   "store i4 %R_temp_V, i4* %R_temp_V_read_assign" [vga_bram_read_address.cpp:116]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga_bram_read_address.cpp:118]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %y_coordinate_V_mid2, i32 5)" [vga_bram_read_address.cpp:6->vga_bram_read_address.cpp:130]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 5)" [vga_bram_read_address.cpp:92]
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i1 %tmp_9 to i19" [vga_bram_read_address.cpp:92]
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_2_i = call i21 @_ssdm_op_BitConcatenate.i21.i1.i19.i1(i1 false, i19 %tmp_1_i, i1 %tmp_8)" [vga_bram_read_address.cpp:92]
ST_2 : Operation 81 [1/1] (0.72ns)   --->   "switch i21 %tmp_2_i, label %get_checkerboard_color.exit [
    i21 0, label %4
    i21 1, label %5
    i21 2, label %6
    i21 3, label %7
  ]" [vga_bram_read_address.cpp:6->vga_bram_read_address.cpp:130]
ST_2 : Operation 82 [1/1] (0.67ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 83 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 84 [1/1] (0.69ns)   --->   "store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign" [vga_bram_read_address.cpp:27->vga_bram_read_address.cpp:130]
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga_bram_read_address.cpp:30->vga_bram_read_address.cpp:130]
ST_2 : Operation 86 [1/1] (0.67ns)   --->   "store i4 %tmp_6_i, i4* %B_temp_V_read_assign" [vga_bram_read_address.cpp:17->vga_bram_read_address.cpp:130]
ST_2 : Operation 87 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 88 [1/1] (0.69ns)   --->   "store i4 0, i4* %R_temp_V_read_assign"
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga_bram_read_address.cpp:24->vga_bram_read_address.cpp:130]
ST_2 : Operation 90 [1/1] (0.67ns)   --->   "store i4 %tmp_6_i, i4* %B_temp_V_read_assign" [vga_bram_read_address.cpp:17->vga_bram_read_address.cpp:130]
ST_2 : Operation 91 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 92 [1/1] (0.69ns)   --->   "store i4 0, i4* %R_temp_V_read_assign"
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga_bram_read_address.cpp:18->vga_bram_read_address.cpp:130]
ST_2 : Operation 94 [1/1] (0.67ns)   --->   "store i4 0, i4* %B_temp_V_read_assign"
ST_2 : Operation 95 [1/1] (0.65ns)   --->   "store i4 0, i4* %G_temp_V_read_assign"
ST_2 : Operation 96 [1/1] (0.69ns)   --->   "store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign" [vga_bram_read_address.cpp:9->vga_bram_read_address.cpp:130]
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br label %get_checkerboard_color.exit" [vga_bram_read_address.cpp:12->vga_bram_read_address.cpp:130]
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %not_mid2)" [vga_bram_read_address.cpp:138]
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)" [vga_bram_read_address.cpp:139]
ST_2 : Operation 100 [1/1] (0.78ns)   --->   "%x_1 = add i10 %x_mid2, 1" [vga_bram_read_address.cpp:88]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 0.00ns
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [vga_bram_read_address.cpp:89]
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [vga_bram_read_address.cpp:90]
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 0)" [vga_bram_read_address.cpp:143]
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 0)" [vga_bram_read_address.cpp:144]
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 0)" [vga_bram_read_address.cpp:145]
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %9"
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%R_temp_V_read_assign_1 = load i4* %R_temp_V_read_assign" [vga_bram_read_address.cpp:135]
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%G_temp_V_read_assign_1 = load i4* %G_temp_V_read_assign" [vga_bram_read_address.cpp:136]
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%B_temp_V_read_assign_1 = load i4* %B_temp_V_read_assign" [vga_bram_read_address.cpp:137]
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 %R_temp_V_read_assign_1)" [vga_bram_read_address.cpp:135]
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 %G_temp_V_read_assign_1)" [vga_bram_read_address.cpp:136]
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 %B_temp_V_read_assign_1)" [vga_bram_read_address.cpp:137]
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %9" [vga_bram_read_address.cpp:140]
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [vga_bram_read_address.cpp:150]
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader" [vga_bram_read_address.cpp:88]

 <State 4> : 0.00ns
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [vga_bram_read_address.cpp:152]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ selftest]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ R_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color_blinking_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
R_temp_V_read_assign   (alloca         ) [ 00110]
G_temp_V_read_assign   (alloca         ) [ 00110]
B_temp_V_read_assign   (alloca         ) [ 00110]
StgValue_8             (specbitsmap    ) [ 00000]
StgValue_9             (specbitsmap    ) [ 00000]
StgValue_10            (specbitsmap    ) [ 00000]
StgValue_11            (specbitsmap    ) [ 00000]
StgValue_12            (specbitsmap    ) [ 00000]
StgValue_13            (specbitsmap    ) [ 00000]
StgValue_14            (specbitsmap    ) [ 00000]
StgValue_15            (spectopmodule  ) [ 00000]
selftest_read          (read           ) [ 00110]
StgValue_17            (specinterface  ) [ 00000]
StgValue_18            (specinterface  ) [ 00000]
StgValue_19            (specinterface  ) [ 00000]
StgValue_20            (specinterface  ) [ 00000]
StgValue_21            (specinterface  ) [ 00000]
StgValue_22            (specinterface  ) [ 00000]
StgValue_23            (specinterface  ) [ 00000]
StgValue_24            (specreset      ) [ 00000]
color_blinking_V_loa   (load           ) [ 00000]
op2_V_read_assign      (add            ) [ 00110]
StgValue_27            (store          ) [ 00000]
tmp                    (nbreadreq      ) [ 00110]
tmp_6_i                (sub            ) [ 00110]
StgValue_30            (br             ) [ 01110]
indvar_flatten         (phi            ) [ 00100]
y                      (phi            ) [ 00100]
x                      (phi            ) [ 00100]
tmp_4                  (partselect     ) [ 00000]
icmp                   (icmp           ) [ 00000]
tmp_2                  (icmp           ) [ 00000]
tmp_3                  (icmp           ) [ 00000]
tmp2                   (and            ) [ 00000]
exitcond_flatten       (icmp           ) [ 00110]
indvar_flatten_next    (add            ) [ 01110]
StgValue_41            (br             ) [ 00000]
tmp_s                  (icmp           ) [ 00000]
x_mid2                 (select         ) [ 00000]
y_coordinate_V_mid2_s  (select         ) [ 00000]
y_coordinate_V_mid2    (add            ) [ 00000]
y_s                    (add            ) [ 00000]
tmp_5                  (partselect     ) [ 00000]
icmp1                  (icmp           ) [ 00000]
not_mid2               (select         ) [ 00000]
tmp_2_mid1             (icmp           ) [ 00000]
tmp_3_mid1             (icmp           ) [ 00000]
tmp2_mid1              (and            ) [ 00000]
tmp2_mid2              (select         ) [ 00000]
y_mid2                 (select         ) [ 01110]
tmp_5_cast             (zext           ) [ 00000]
p_Val2_s               (add            ) [ 00000]
not_1                  (icmp           ) [ 00000]
tmp_6                  (icmp           ) [ 00000]
tmp_7                  (icmp           ) [ 00000]
tmp1                   (and            ) [ 00000]
or_cond2               (and            ) [ 00110]
StgValue_62            (br             ) [ 00000]
StgValue_63            (write          ) [ 00000]
StgValue_64            (write          ) [ 00000]
StgValue_65            (br             ) [ 00000]
StgValue_66            (br             ) [ 00000]
StgValue_67            (store          ) [ 00000]
StgValue_68            (store          ) [ 00000]
StgValue_69            (store          ) [ 00000]
StgValue_70            (br             ) [ 00000]
tmp_V                  (read           ) [ 00000]
R_temp_V               (partselect     ) [ 00000]
StgValue_73            (store          ) [ 00000]
StgValue_74            (store          ) [ 00000]
StgValue_75            (store          ) [ 00000]
StgValue_76            (br             ) [ 00000]
tmp_8                  (bitselect      ) [ 00000]
tmp_9                  (bitselect      ) [ 00000]
tmp_1_i                (zext           ) [ 00000]
tmp_2_i                (bitconcatenate ) [ 00110]
StgValue_81            (switch         ) [ 00000]
StgValue_82            (store          ) [ 00000]
StgValue_83            (store          ) [ 00000]
StgValue_84            (store          ) [ 00000]
StgValue_85            (br             ) [ 00000]
StgValue_86            (store          ) [ 00000]
StgValue_87            (store          ) [ 00000]
StgValue_88            (store          ) [ 00000]
StgValue_89            (br             ) [ 00000]
StgValue_90            (store          ) [ 00000]
StgValue_91            (store          ) [ 00000]
StgValue_92            (store          ) [ 00000]
StgValue_93            (br             ) [ 00000]
StgValue_94            (store          ) [ 00000]
StgValue_95            (store          ) [ 00000]
StgValue_96            (store          ) [ 00000]
StgValue_97            (br             ) [ 00000]
StgValue_98            (write          ) [ 00000]
StgValue_99            (write          ) [ 00000]
x_1                    (add            ) [ 01110]
tmp_1                  (specregionbegin) [ 00000]
StgValue_102           (specpipeline   ) [ 00000]
StgValue_103           (write          ) [ 00000]
StgValue_104           (write          ) [ 00000]
StgValue_105           (write          ) [ 00000]
StgValue_106           (br             ) [ 00000]
R_temp_V_read_assign_1 (load           ) [ 00000]
G_temp_V_read_assign_1 (load           ) [ 00000]
B_temp_V_read_assign_1 (load           ) [ 00000]
StgValue_110           (write          ) [ 00000]
StgValue_111           (write          ) [ 00000]
StgValue_112           (write          ) [ 00000]
StgValue_113           (br             ) [ 00000]
empty                  (specregionend  ) [ 00000]
StgValue_115           (br             ) [ 01110]
StgValue_116           (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="selftest">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selftest"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="G_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="V_SYNC_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="H_SYNC_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="color_blinking_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_blinking_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_stream_to_vga_st"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i19.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="R_temp_V_read_assign_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="G_temp_V_read_assign_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="G_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B_temp_V_read_assign_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="selftest_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selftest_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_nbreadreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_63/2 StgValue_98/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_64/2 StgValue_99/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_V_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_103/3 StgValue_110/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_104/3 StgValue_111/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_105/3 StgValue_112/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="19" slack="1"/>
<pin id="194" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="19" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="y_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="1"/>
<pin id="205" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="y_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="x_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/2 StgValue_82/2 StgValue_94/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/2 StgValue_83/2 StgValue_87/2 StgValue_91/2 StgValue_95/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="0" index="1" bw="4" slack="1"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/2 StgValue_96/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="0" index="1" bw="4" slack="1"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/2 StgValue_90/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="1"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/2 StgValue_92/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="color_blinking_V_loa_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="color_blinking_V_loa/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="op2_V_read_assign_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_V_read_assign/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="StgValue_27_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_6_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="0" index="3" bw="5" slack="0"/>
<pin id="275" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="10" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="exitcond_flatten_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="19" slack="0"/>
<pin id="306" dir="0" index="1" bw="18" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="indvar_flatten_next_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="19" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="9" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="x_mid2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="y_coordinate_V_mid2_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="0" index="2" bw="7" slack="0"/>
<pin id="334" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_coordinate_V_mid2_s/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="y_coordinate_V_mid2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_coordinate_V_mid2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="y_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="0" index="3" bw="5" slack="0"/>
<pin id="355" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="not_mid2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="not_mid2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_2_mid1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_mid1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_3_mid1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="10" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_mid1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp2_mid1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2_mid1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp2_mid2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_mid2/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="y_mid2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="10" slack="0"/>
<pin id="404" dir="0" index="2" bw="10" slack="0"/>
<pin id="405" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_5_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Val2_s_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="not_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_6_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_7_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_cond2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="StgValue_69_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="4" slack="1"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="R_temp_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="0" index="2" bw="4" slack="0"/>
<pin id="459" dir="0" index="3" bw="4" slack="0"/>
<pin id="460" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="R_temp_V/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="StgValue_73_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="1"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="StgValue_74_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="1"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="StgValue_75_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="4" slack="1"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="10" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_9_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="11" slack="0"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_1_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_2_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="21" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="0" index="3" bw="1" slack="0"/>
<pin id="505" dir="1" index="4" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="x_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="R_temp_V_read_assign_1_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="2"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_temp_V_read_assign_1/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="G_temp_V_read_assign_1_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="2"/>
<pin id="522" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_temp_V_read_assign_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="B_temp_V_read_assign_1_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="2"/>
<pin id="526" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_temp_V_read_assign_1/3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="R_temp_V_read_assign_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_temp_V_read_assign "/>
</bind>
</comp>

<comp id="537" class="1005" name="G_temp_V_read_assign_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="G_temp_V_read_assign "/>
</bind>
</comp>

<comp id="544" class="1005" name="B_temp_V_read_assign_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="1"/>
<pin id="546" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_temp_V_read_assign "/>
</bind>
</comp>

<comp id="552" class="1005" name="selftest_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="selftest_read "/>
</bind>
</comp>

<comp id="556" class="1005" name="op2_V_read_assign_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_6_i_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="1"/>
<pin id="567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="570" class="1005" name="exitcond_flatten_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="574" class="1005" name="indvar_flatten_next_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="19" slack="0"/>
<pin id="576" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="579" class="1005" name="y_mid2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="0"/>
<pin id="581" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="or_cond2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="x_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="0"/>
<pin id="593" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="80" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="86" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="118" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="82" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="118" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="82" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="118" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="82" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="82" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="82" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="247"><net_src comp="82" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="248" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="207" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="284"><net_src comp="270" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="207" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="207" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="286" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="196" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="196" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="218" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="218" pin="4"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="316" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="207" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="330" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="207" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="70" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="52" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="364"><net_src comp="350" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="316" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="280" pin="2"/><net_sink comp="366" pin=2"/></net>

<net id="374"><net_src comp="366" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="379"><net_src comp="344" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="344" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="375" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="316" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="298" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="316" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="344" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="207" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="322" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="72" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="322" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="419" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="430"><net_src comp="322" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="322" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="426" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="393" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="84" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="88" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="162" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="90" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="92" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="469"><net_src comp="455" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="455" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="455" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="94" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="338" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="96" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="98" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="413" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="96" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="100" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="102" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="480" pin="3"/><net_sink comp="500" pin=3"/></net>

<net id="514"><net_src comp="322" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="70" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="523"><net_src comp="520" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="527"><net_src comp="524" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="531"><net_src comp="122" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="540"><net_src comp="126" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="547"><net_src comp="130" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="555"><net_src comp="134" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="252" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="564"><net_src comp="140" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="264" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="573"><net_src comp="304" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="310" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="582"><net_src comp="401" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="587"><net_src comp="444" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="510" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_V | {3 }
	Port: G_V | {3 }
	Port: B_V | {3 }
	Port: V_SYNC_V | {2 }
	Port: H_SYNC_V | {2 }
	Port: color_blinking_V | {1 }
 - Input state : 
	Port: axi_stream_to_vga : selftest | {1 }
	Port: axi_stream_to_vga : inStream_V_V | {1 2 }
	Port: axi_stream_to_vga : color_blinking_V | {1 }
  - Chain level:
	State 1
		op2_V_read_assign : 1
		StgValue_27 : 2
		tmp_6_i : 1
	State 2
		tmp_4 : 1
		icmp : 2
		tmp_2 : 1
		tmp_3 : 1
		tmp2 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_41 : 2
		tmp_s : 1
		x_mid2 : 2
		y_coordinate_V_mid2_s : 2
		y_coordinate_V_mid2 : 3
		y_s : 1
		tmp_5 : 2
		icmp1 : 3
		not_mid2 : 4
		tmp_2_mid1 : 2
		tmp_3_mid1 : 2
		tmp2_mid1 : 3
		tmp2_mid2 : 3
		y_mid2 : 2
		tmp_5_cast : 3
		p_Val2_s : 4
		not_1 : 3
		tmp_6 : 3
		tmp_7 : 3
		tmp1 : 4
		or_cond2 : 4
		StgValue_62 : 4
		StgValue_63 : 5
		StgValue_64 : 4
		StgValue_73 : 1
		StgValue_74 : 1
		StgValue_75 : 1
		tmp_8 : 4
		tmp_9 : 5
		tmp_1_i : 6
		tmp_2_i : 7
		StgValue_81 : 8
		StgValue_98 : 5
		StgValue_99 : 4
		x_1 : 3
	State 3
		StgValue_110 : 1
		StgValue_111 : 1
		StgValue_112 : 1
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          icmp_fu_280         |    0    |    13   |
|          |         tmp_2_fu_286         |    0    |    13   |
|          |         tmp_3_fu_292         |    0    |    13   |
|          |    exitcond_flatten_fu_304   |    0    |    20   |
|          |         tmp_s_fu_316         |    0    |    13   |
|   icmp   |         icmp1_fu_360         |    0    |    13   |
|          |       tmp_2_mid1_fu_375      |    0    |    13   |
|          |       tmp_3_mid1_fu_381      |    0    |    13   |
|          |         not_1_fu_419         |    0    |    13   |
|          |         tmp_6_fu_426         |    0    |    13   |
|          |         tmp_7_fu_432         |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |   op2_V_read_assign_fu_252   |    0    |    12   |
|          |  indvar_flatten_next_fu_310  |    0    |    26   |
|    add   |  y_coordinate_V_mid2_fu_338  |    0    |    17   |
|          |          y_s_fu_344          |    0    |    17   |
|          |        p_Val2_s_fu_413       |    0    |    17   |
|          |          x_1_fu_510          |    0    |    17   |
|----------|------------------------------|---------|---------|
|          |         x_mid2_fu_322        |    0    |    10   |
|          | y_coordinate_V_mid2_s_fu_330 |    0    |    7    |
|  select  |        not_mid2_fu_366       |    0    |    2    |
|          |       tmp2_mid2_fu_393       |    0    |    2    |
|          |         y_mid2_fu_401        |    0    |    10   |
|----------|------------------------------|---------|---------|
|    sub   |        tmp_6_i_fu_264        |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |          tmp2_fu_298         |    0    |    2    |
|    and   |       tmp2_mid1_fu_387       |    0    |    2    |
|          |          tmp1_fu_438         |    0    |    2    |
|          |        or_cond2_fu_444       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |   selftest_read_read_fu_134  |    0    |    0    |
|          |       tmp_V_read_fu_162      |    0    |    0    |
|----------|------------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_140     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       grp_write_fu_148       |    0    |    0    |
|          |       grp_write_fu_155       |    0    |    0    |
|   write  |       grp_write_fu_168       |    0    |    0    |
|          |       grp_write_fu_176       |    0    |    0    |
|          |       grp_write_fu_184       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_4_fu_270         |    0    |    0    |
|partselect|         tmp_5_fu_350         |    0    |    0    |
|          |        R_temp_V_fu_455       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       tmp_5_cast_fu_409      |    0    |    0    |
|          |        tmp_1_i_fu_496        |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_8_fu_480         |    0    |    0    |
|          |         tmp_9_fu_488         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        tmp_2_i_fu_500        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   307   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|B_temp_V_read_assign_reg_544|    4   |
|G_temp_V_read_assign_reg_537|    4   |
|R_temp_V_read_assign_reg_528|    4   |
|  exitcond_flatten_reg_570  |    1   |
| indvar_flatten_next_reg_574|   19   |
|   indvar_flatten_reg_192   |   19   |
|  op2_V_read_assign_reg_556 |    4   |
|      or_cond2_reg_584      |    1   |
|    selftest_read_reg_552   |    1   |
|       tmp_6_i_reg_565      |    4   |
|         tmp_reg_561        |    1   |
|         x_1_reg_591        |   10   |
|          x_reg_214         |   10   |
|       y_mid2_reg_579       |   10   |
|          y_reg_203         |   10   |
+----------------------------+--------+
|            Total           |   102  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_168 |  p2  |   2  |   4  |    8   ||    9    |
| grp_write_fu_176 |  p2  |   2  |   4  |    8   ||    9    |
| grp_write_fu_184 |  p2  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.968  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   307  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   102  |   334  |
+-----------+--------+--------+--------+
