Dennis Abts and John Kim. 2011. High performance datacenter networks 1st Ed. In Synthesis Lectures on Computer Architecture, Vol. 14, Morgan and Claypool, Chapter 1.6, 7--9. DOI:http://dx.doi.org/10.2200/S00341ED1V01Y201103CAC014
Berkeley Logic Synthesis and Verification Group 2008. ABC: A system for sequential synthesis and verification. http://www.eecs.berkeley.edu/alanmi/abc/.
Pankaj Chauhan , Edmund M. Clarke , Daniel Kroening, A SAT-based algorithm for reparameterization in symbolic simulation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996711]
Hana Chockler , Alexander Ivrii , Arie Matsliah, Computing interpolants without proofs, Proceedings of the 8th international conference on Hardware and Software: verification and testing, p.72-85, November 06-08, 2012, Haifa, Israel[doi>10.1007/978-3-642-39611-3_12]
William Craig. 1957. Linear reasoning: A new form of the Herbrand-Gentzen theorem. J. Symb. Logic 22, 3 (Sept. 1957), 250--268.
Edsger W. Dijkstra, Program Inversion, Program Construction, International Summer Schoo, p.54-57, July 26-August 06, 1978
Niklas Een , Alan Mishchenko , Robert Brayton, Efficient implementation of property directed reachability, Proceedings of the International Conference on Formal Methods in Computer-Aided Design, p.125-134, October 30-November 02, 2011, Austin, Texas
Niklas EÃ©n and Niklas SÃ¶rensson. 2003. An extensible sat-solver. In Proceedings of the 6th International Conference on Theory and Applications of Satisfiability Testing (SAT'03), Armando Tacchella and Enrico Giunchiglia (Eds.), Lecture Notes in Computer Science, Vol. 2919., Springer-Verlag, Berlin Heidelberg, 502--518. DOI:http://dx.doi.org/10.1007/978-3-540-24605-3_37
M. K. Ganai , A. Gupta , P. Ashar, Efficient SAT-based unbounded symbolic model checking using circuit cofactoring, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.510-517, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382631]
Robert GlÃ¼ck , Masahiko Kawabe, A Method for Automatic Program Inversion Based on LR(0) Parsing, Fundamenta Informaticae, v.66 n.4, p.367-395, January 2005
Orna Grumberg, Assaf Schuster, and Avi Yadgar. 2004. Memory efficient all-solutions SAT solver and its application for reachability analysis. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design (FMCAD'11), Andrew K. Martin and Alan J. Hu (Eds.), Lecture Notes in Computer Science, vol. 3312, Springer-Verlag, Berlin, 275--289. DOI:http://dx.doi.org/10.1007/978-3-540-30494-4_20
IEEE. 2012. IEEE Standard for Ethernet, Section Four. Retrieved January 25, 2013 from http://standards.ieee.org/getieee802/download/802.3-2012_section4.pdf.
Jie-Hong R. Jiang , Hsuan-Po Lin , Wei-Lun Hung, Interpolating functions from large Boolean relations, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687544]
HoonSang Jin , Fabio Somenzi, Prime clauses for fast enumeration of satisfying assignments to boolean circuits, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065775]
Hsiou-Yuan Liu , Yen-Cheng Chou , Chen-Hsuan Lin , Jie-Hong R. Jiang, Towards completely automatic decoder synthesis, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Hsiou-Yuan Liu , Yen-Cheng Chou , Chen-Hsuan Lin , Jie-Hong R. Jiang, Automatic Decoder Synthesis: Methods and Case Studies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.9, p.1319-1331, September 2012[doi>10.1109/TCAD.2012.2191288]
Kenneth L. McMillan, Applying SAT Methods in Unbounded Symbolic Model Checking, Proceedings of the 14th International Conference on Computer Aided Verification, p.250-264, July 27-31, 2002
Kenneth L. McMillan. 2003. Interpolation and SAT-based model checking. In Proceedings of the 15th International Conference on Computer Aided Verification (CAV'03). Fabio Somenzi and Warren A. Hunt Jr. (Eds.), Lecture Notes in Computer Science, vol. 2725, Springer-Verlag, Berlin, Heidelberg, 1--13. DOI:http://dx.doi.org/10.1007/978-3-540-45069-6_1
PCI-SIG. 2009. PCI Express Base 2.1 specification. Retrieved January 25, 2013 from http://www.pcisig.com/members/downloads/specifications/pciexpress/PCI_Express_Base_r2_1_04Mar09.pdf.
Kavita Ravi and Fabio Somenzi. 2004. Minimal assignments for bounded model checking. In Proceedings of the 10th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS'04). Andreas Podelski Kurt Jensen (Eds.), Lecture Notes in Computer Science, vol. 2988, Springer-Verlag, Berlin, Heidelberg, 31--45. DOI:http://dx.doi.org/10.1007/978-3-540-24730-2_3
ShengYu Shen , Ying Qin , SiKun Li, Minimizing counterexample with unit core extraction and incremental SAT, Proceedings of the 6th international conference on Verification, Model Checking, and Abstract Interpretation, January 17-19, 2005, Paris, France[doi>10.1007/978-3-540-30579-8_20]
ShengYu Shen , Ying Qin , KeFei Wang , ZhengBin Pang , JianMin Zhang , SiKun Li, Inferring Assertion for Complementary Synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.8, p.1288-1292, August 2012[doi>10.1109/TCAD.2012.2190735]
ShengYu Shen , Ying Qin , KeFei Wang , LiQuan Xiao , JianMin Zhang , SiKun Li, Synthesizing complementary circuits automatically, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.8, p.1191-1202, August 2010[doi>10.1109/TCAD.2010.2049152]
ShengYu Shen , Ying Qin , LiQuan Xiao , KeFei Wang , JianMin Zhang , SiKun Li, A Halting Algorithm to Determine the Existence of the Decoder, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.10, p.1556-1563, October 2011[doi>10.1109/TCAD.2011.2159792]
ShengYu Shen , JianMin Zhang , Ying Qin , SiKun Li, Synthesizing complementary circuits automatically, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687472]
Saurabh Srivastava , Sumit Gulwani , Swarat Chaudhuri , Jeffrey S. Foster, Path-based inductive synthesis for program inversion, Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation, June 04-08, 2011, San Jose, California, USA[doi>10.1145/1993498.1993557]
Kuan-Hua Tu , Jie-Hong R. Jiang, Synthesis of feedback decoders for initialized encoders, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488794]
A. X. Widmer , P. A. Franaszek, A DC-balanced, partitioned-block, 8B/10B transmission code, IBM Journal of Research and Development, v.27 n.5, p.440-451, September 1983[doi>10.1147/rd.275.0440]
