#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 14 21:57:36 2018
# Process ID: 30516
# Current directory: /home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.runs/synth_1
# Command line: vivado -log bcdAdder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bcdAdder.tcl
# Log file: /home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.runs/synth_1/bcdAdder.vds
# Journal file: /home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source bcdAdder.tcl -notrace
Command: synth_design -top bcdAdder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30523 
WARNING: [Synth 8-976] sum12_out has already been declared [/home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.srcs/sources_1/new/bcd_adder.v:12]
WARNING: [Synth 8-2654] second declaration of sum12_out ignored [/home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.srcs/sources_1/new/bcd_adder.v:12]
INFO: [Synth 8-994] sum12_out is declared here [/home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.srcs/sources_1/new/bcd_adder.v:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1268.188 ; gain = 85.238 ; free physical = 1408 ; free virtual = 21673
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcdAdder' [/home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.srcs/sources_1/new/bcd_adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'fourBitAdder' [/home/2017csb1113/Desktop/2017csb1113/task3/fourbitadder1.v:2]
INFO: [Synth 8-6157] synthesizing module 'fullAdder' [/home/2017csb1113/Desktop/2017csb1113/task3/fulladder1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fullAdder' (1#1) [/home/2017csb1113/Desktop/2017csb1113/task3/fulladder1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fourBitAdder' (2#1) [/home/2017csb1113/Desktop/2017csb1113/task3/fourbitadder1.v:2]
INFO: [Synth 8-226] default block is never used [/home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.srcs/sources_1/new/bcd_adder.v:90]
WARNING: [Synth 8-3848] Net cout8_out in module/entity bcdAdder does not have driver. [/home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.srcs/sources_1/new/bcd_adder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bcdAdder' (3#1) [/home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.srcs/sources_1/new/bcd_adder.v:2]
WARNING: [Synth 8-3917] design bcdAdder has port sum12_out[11] driven by constant 0
WARNING: [Synth 8-3917] design bcdAdder has port sum12_out[10] driven by constant 0
WARNING: [Synth 8-3917] design bcdAdder has port sum12_out[9] driven by constant 0
WARNING: [Synth 8-3331] design bcdAdder has unconnected port cout8_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.438 ; gain = 114.488 ; free physical = 1426 ; free virtual = 21691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.438 ; gain = 114.488 ; free physical = 1425 ; free virtual = 21690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.438 ; gain = 114.488 ; free physical = 1425 ; free virtual = 21690
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/2017csb1113/Desktop/2017csb1113/task3/constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/2017csb1113/Desktop/2017csb1113/task3/constraint.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/2017csb1113/Desktop/2017csb1113/task3/constraint.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/2017csb1113/Desktop/2017csb1113/task3/constraint.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/2017csb1113/Desktop/2017csb1113/task3/constraint.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/2017csb1113/Desktop/2017csb1113/task3/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/2017csb1113/Desktop/2017csb1113/task3/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bcdAdder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bcdAdder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.797 ; gain = 0.000 ; free physical = 1178 ; free virtual = 21443
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1255 ; free virtual = 21520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1255 ; free virtual = 21520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1256 ; free virtual = 21521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1247 ; free virtual = 21512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 16    
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bcdAdder 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module fullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design bcdAdder has port sum12_out[11] driven by constant 0
WARNING: [Synth 8-3917] design bcdAdder has port sum12_out[10] driven by constant 0
WARNING: [Synth 8-3917] design bcdAdder has port sum12_out[9] driven by constant 0
WARNING: [Synth 8-3331] design bcdAdder has unconnected port cout8_out
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1236 ; free virtual = 21503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1111 ; free virtual = 21378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1109 ; free virtual = 21376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1109 ; free virtual = 21376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1109 ; free virtual = 21376
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1109 ; free virtual = 21376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1109 ; free virtual = 21376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1109 ; free virtual = 21376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1109 ; free virtual = 21376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1109 ; free virtual = 21376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |    11|
|7     |LUT5   |     3|
|8     |LUT6   |    10|
|9     |FDCE   |    20|
|10    |FDRE   |     4|
|11    |IBUF   |    18|
|12    |OBUF   |    23|
|13    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   103|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1109 ; free virtual = 21376
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1652.797 ; gain = 114.488 ; free physical = 1163 ; free virtual = 21430
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.797 ; gain = 469.848 ; free physical = 1163 ; free virtual = 21430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 13 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1652.797 ; gain = 469.984 ; free physical = 1161 ; free virtual = 21427
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/2017csb1113/Desktop/2017csb1113/task3/task3/task3.runs/synth_1/bcdAdder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bcdAdder_utilization_synth.rpt -pb bcdAdder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1676.809 ; gain = 0.000 ; free physical = 1162 ; free virtual = 21429
INFO: [Common 17-206] Exiting Vivado at Sun Oct 14 21:58:05 2018...
