Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c1f4db5da62b455a8d499357099c6af8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tbc_behav xil_defaultlib.tbc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [C:/Users/Langchu HUANG/OneDrive - SUSTech/Desktop/piano/piano.srcs/sources_1/new/music_lib.v:32]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port bpm [C:/Users/Langchu HUANG/OneDrive - SUSTech/Desktop/piano/piano.srcs/sources_1/new/music_lib.v:44]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 6 for port note [C:/Users/Langchu HUANG/OneDrive - SUSTech/Desktop/piano/piano.srcs/sources_1/new/TOP.v:57]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Button_Debouncer
Compiling module xil_defaultlib.State_FSM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.mem_lib
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.mem_music
Compiling module xil_defaultlib.BPM_Counter
Compiling module xil_defaultlib.note_swift
Compiling module xil_defaultlib.music_lib
Compiling module xil_defaultlib.tub_7_library
Compiling module xil_defaultlib.seg_light_7
Compiling module xil_defaultlib.Buzzer
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.led_ctrl
Compiling module xil_defaultlib.note_MUX
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tbc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbc_behav
