PPA Report for sync_reset_regfile_pipeline.v (Module: sync_reset_regfile_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 321
FF Count: 1064
IO Count: 79
Cell Count: 1686

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 435.16 MHz
End-to-End Path Delay: 6.802 ns
Reg-to-Reg Critical Path Delay: 2.050 ns

POWER METRICS:
-------------
Total Power Consumption: 0.491 W
