Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 23:15:08 2022
| Host         : LAPTOP-6EJINDQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.721        0.000                      0                  224        0.184        0.000                      0                  224        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.721        0.000                      0                  224        0.184        0.000                      0                  224        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_sequential_M_state_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.039ns (21.455%)  route 3.804ns (78.545%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          1.471     9.396    manual_t/M_button_cond_out[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I0_O)        0.149     9.545 r  manual_t/FSM_sequential_M_state_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.504    10.050    manual_t/FSM_sequential_M_state_q[1]_rep__1_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.442    14.846    manual_t/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[1]_rep__1/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y54         FDRE (Setup_fdre_C_D)       -0.298    14.771    manual_t/FSM_sequential_M_state_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_sequential_M_state_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.043ns (21.509%)  route 3.806ns (78.491%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          1.454     9.379    manual_t/M_button_cond_out[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I0_O)        0.153     9.532 r  manual_t/FSM_sequential_M_state_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.524    10.056    manual_t/FSM_sequential_M_state_q[1]_rep_i_1_n_0
    SLICE_X54Y55         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.442    14.846    manual_t/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[1]_rep/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y55         FDRE (Setup_fdre_C_D)       -0.252    14.817    manual_t/FSM_sequential_M_state_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_sequential_M_state_q_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.014ns (20.804%)  route 3.860ns (79.196%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          1.420     9.345    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X54Y56         LUT3 (Prop_lut3_I0_O)        0.124     9.469 r  button_cond_gen_0[0].button_cond/FSM_sequential_M_state_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.612    10.081    manual_t/FSM_sequential_M_state_q_reg[0]_rep_1
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.442    14.846    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y56         FDRE (Setup_fdre_C_D)       -0.067    15.002    manual_t/FSM_sequential_M_state_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_sequential_M_state_q_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.042ns (22.299%)  route 3.631ns (77.701%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          1.420     9.345    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X54Y56         LUT3 (Prop_lut3_I0_O)        0.152     9.497 r  button_cond_gen_0[0].button_cond/FSM_sequential_M_state_q[0]_rep__2_i_1/O
                         net (fo=1, routed)           0.383     9.880    manual_t/FSM_sequential_M_state_q_reg[0]_rep__2_0
    SLICE_X54Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.442    14.846    manual_t/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep__2/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y56         FDRE (Setup_fdre_C_D)       -0.252    14.817    manual_t/FSM_sequential_M_state_q_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_b_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.006ns (22.385%)  route 3.488ns (77.615%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          0.884     8.809    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X56Y56         LUT3 (Prop_lut3_I0_O)        0.116     8.925 r  button_cond_gen_0[0].button_cond/M_reg_b_q[15]_i_1/O
                         net (fo=16, routed)          0.777     9.701    manual_t/E[0]
    SLICE_X59Y54         FDRE                                         r  manual_t/M_reg_b_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.912    manual_t/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  manual_t/M_reg_b_q_reg[10]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y54         FDRE (Setup_fdre_C_CE)      -0.409    14.740    manual_t/M_reg_b_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_b_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.006ns (22.460%)  route 3.473ns (77.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          0.884     8.809    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X56Y56         LUT3 (Prop_lut3_I0_O)        0.116     8.925 r  button_cond_gen_0[0].button_cond/M_reg_b_q[15]_i_1/O
                         net (fo=16, routed)          0.762     9.686    manual_t/E[0]
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509    14.913    manual_t/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[8]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.409    14.727    manual_t/M_reg_b_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_b_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.006ns (22.460%)  route 3.473ns (77.540%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          0.884     8.809    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X56Y56         LUT3 (Prop_lut3_I0_O)        0.116     8.925 r  button_cond_gen_0[0].button_cond/M_reg_b_q[15]_i_1/O
                         net (fo=16, routed)          0.762     9.686    manual_t/E[0]
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509    14.913    manual_t/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[9]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y55         FDRE (Setup_fdre_C_CE)      -0.409    14.727    manual_t/M_reg_b_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_a_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.039ns (23.638%)  route 3.356ns (76.362%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          0.743     8.668    manual_t/M_button_cond_out[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.149     8.817 r  manual_t/M_reg_a_q[15]_i_1/O
                         net (fo=16, routed)          0.785     9.603    manual_t/M_reg_a_d_0
    SLICE_X57Y55         FDRE                                         r  manual_t/M_reg_a_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.443    14.847    manual_t/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  manual_t/M_reg_a_q_reg[5]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y55         FDRE (Setup_fdre_C_CE)      -0.413    14.657    manual_t/M_reg_a_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_b_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.006ns (22.471%)  route 3.471ns (77.529%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          0.884     8.809    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X56Y56         LUT3 (Prop_lut3_I0_O)        0.116     8.925 r  button_cond_gen_0[0].button_cond/M_reg_b_q[15]_i_1/O
                         net (fo=16, routed)          0.759     9.684    manual_t/E[0]
    SLICE_X58Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.912    manual_t/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[12]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y55         FDRE (Setup_fdre_C_CE)      -0.409    14.740    manual_t/M_reg_b_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_b_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.006ns (22.471%)  route 3.471ns (77.529%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.207    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.822     6.547    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.124     6.671 f  button_cond_gen_0[0].button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.573     7.244    button_cond_gen_0[0].button_cond/M_last_q_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  button_cond_gen_0[0].button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.433     7.801    button_cond_gen_0[0].button_cond/M_last_q_i_3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  button_cond_gen_0[0].button_cond/M_last_q_i_1/O
                         net (fo=14, routed)          0.884     8.809    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X56Y56         LUT3 (Prop_lut3_I0_O)        0.116     8.925 r  button_cond_gen_0[0].button_cond/M_reg_b_q[15]_i_1/O
                         net (fo=16, routed)          0.759     9.684    manual_t/E[0]
    SLICE_X58Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.912    manual_t/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[7]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y55         FDRE (Setup_fdre_C_CE)      -0.409    14.740    manual_t/M_reg_b_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.271%)  route 0.145ns (50.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDSE (Prop_fdse_C_Q)         0.141     1.679 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.145     1.824    reset_cond/M_stage_d[2]
    SLICE_X60Y47         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.865     2.055    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.555    
    SLICE_X60Y47         FDSE (Hold_fdse_C_D)         0.085     1.640    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_b_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.721%)  route 0.283ns (63.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.539    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDSE (Prop_fdse_C_Q)         0.164     1.703 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=56, routed)          0.283     1.985    manual_t/M_reg_a_q_reg[15]_0[0]
    SLICE_X59Y54         FDRE                                         r  manual_t/M_reg_b_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    manual_t/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  manual_t/M_reg_b_q_reg[10]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X59Y54         FDRE (Hold_fdre_C_R)        -0.018     1.788    manual_t/M_reg_b_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_b_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.140%)  route 0.316ns (65.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.539    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDSE (Prop_fdse_C_Q)         0.164     1.703 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=56, routed)          0.316     2.019    manual_t/M_reg_a_q_reg[15]_0[0]
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.863     2.053    manual_t/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[8]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X62Y55         FDRE (Hold_fdre_C_R)        -0.018     1.790    manual_t/M_reg_b_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_b_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.140%)  route 0.316ns (65.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.539    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDSE (Prop_fdse_C_Q)         0.164     1.703 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=56, routed)          0.316     2.019    manual_t/M_reg_a_q_reg[15]_0[0]
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.863     2.053    manual_t/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[9]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X62Y55         FDRE (Hold_fdre_C_R)        -0.018     1.790    manual_t/M_reg_b_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.590     1.534    button_cond_gen_0[0].button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.849    button_cond_gen_0[0].button_cond/sync/M_pipe_d[1]
    SLICE_X62Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     2.049    button_cond_gen_0[0].button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.066     1.600    button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.590     1.534    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.823    button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.933 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X60Y61         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.049    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.134     1.668    button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.590     1.534    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.824    button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.934 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X60Y60         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.049    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.134     1.668    button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.825    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.935 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    button_cond_gen_0[0].button_cond/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.050    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.134     1.669    button_cond_gen_0[0].button_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.589     1.533    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.127     1.823    button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.933 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X60Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.858     2.047    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.134     1.667    button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDSE (Prop_fdse_C_Q)         0.141     1.679 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.199     1.877    reset_cond/M_stage_d[1]
    SLICE_X61Y46         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y46         FDSE (Hold_fdse_C_D)         0.066     1.604    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.720ns  (logic 26.506ns (42.261%)  route 36.214ns (57.739%))
  Logic Levels:           101  (CARRY4=80 LUT4=2 LUT5=14 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.448    48.730    manual_t/M_reg_b_q_reg[15]_24[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.332    49.062 r  manual_t/io_led_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.062    manual_t/io_led_OBUF[1]_inst_i_35_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.595 r  manual_t/io_led_OBUF[1]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.595    manual_t/io_led_OBUF[1]_inst_i_27_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.712 r  manual_t/io_led_OBUF[1]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.712    manual_t/io_led_OBUF[1]_inst_i_22_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.829 r  manual_t/io_led_OBUF[1]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.829    manual_t/io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.946 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.946    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.103 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    51.793    manual_t/M_reg_b_q_reg[15]_26[0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I3_O)        0.332    52.125 r  manual_t/io_led_OBUF[0]_inst_i_45/O
                         net (fo=1, routed)           0.000    52.125    manual_t/io_led_OBUF[0]_inst_i_45_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.675 r  manual_t/io_led_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.675    manual_t/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.789 r  manual_t/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.789    manual_t/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.903 r  manual_t/io_led_OBUF[0]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.903    manual_t/io_led_OBUF[0]_inst_i_27_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.017 r  manual_t/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.017    manual_t/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.288 f  manual_t/io_led_OBUF[0]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.672    53.961    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_0[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.373    54.334 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.998    55.332    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.456 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.963    56.419    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    56.543 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.264    57.807    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    57.931 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.851    58.782    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I3_O)        0.150    58.932 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.163    64.095    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.768    67.863 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    67.863    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.522ns  (logic 26.291ns (42.050%)  route 36.232ns (57.950%))
  Logic Levels:           101  (CARRY4=80 LUT4=2 LUT5=14 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.448    48.730    manual_t/M_reg_b_q_reg[15]_24[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.332    49.062 r  manual_t/io_led_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.062    manual_t/io_led_OBUF[1]_inst_i_35_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.595 r  manual_t/io_led_OBUF[1]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.595    manual_t/io_led_OBUF[1]_inst_i_27_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.712 r  manual_t/io_led_OBUF[1]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.712    manual_t/io_led_OBUF[1]_inst_i_22_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.829 r  manual_t/io_led_OBUF[1]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.829    manual_t/io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.946 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.946    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.103 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    51.793    manual_t/M_reg_b_q_reg[15]_26[0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I3_O)        0.332    52.125 r  manual_t/io_led_OBUF[0]_inst_i_45/O
                         net (fo=1, routed)           0.000    52.125    manual_t/io_led_OBUF[0]_inst_i_45_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.675 r  manual_t/io_led_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.675    manual_t/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.789 r  manual_t/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.789    manual_t/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.903 r  manual_t/io_led_OBUF[0]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.903    manual_t/io_led_OBUF[0]_inst_i_27_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.017 r  manual_t/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.017    manual_t/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.288 f  manual_t/io_led_OBUF[0]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.672    53.961    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_0[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.373    54.334 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.998    55.332    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.456 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.963    56.419    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    56.543 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.264    57.807    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    57.931 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.818    58.749    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y57         LUT4 (Prop_lut4_I2_O)        0.124    58.873 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.214    64.087    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    67.665 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    67.665    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.486ns  (logic 26.280ns (42.057%)  route 36.206ns (57.943%))
  Logic Levels:           101  (CARRY4=80 LUT4=2 LUT5=14 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.448    48.730    manual_t/M_reg_b_q_reg[15]_24[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.332    49.062 r  manual_t/io_led_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.062    manual_t/io_led_OBUF[1]_inst_i_35_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.595 r  manual_t/io_led_OBUF[1]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.595    manual_t/io_led_OBUF[1]_inst_i_27_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.712 r  manual_t/io_led_OBUF[1]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.712    manual_t/io_led_OBUF[1]_inst_i_22_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.829 r  manual_t/io_led_OBUF[1]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.829    manual_t/io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.946 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.946    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.103 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    51.793    manual_t/M_reg_b_q_reg[15]_26[0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I3_O)        0.332    52.125 r  manual_t/io_led_OBUF[0]_inst_i_45/O
                         net (fo=1, routed)           0.000    52.125    manual_t/io_led_OBUF[0]_inst_i_45_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.675 r  manual_t/io_led_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.675    manual_t/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.789 r  manual_t/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.789    manual_t/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.903 r  manual_t/io_led_OBUF[0]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.903    manual_t/io_led_OBUF[0]_inst_i_27_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.017 r  manual_t/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.017    manual_t/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.288 f  manual_t/io_led_OBUF[0]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.672    53.961    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_0[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.373    54.334 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.998    55.332    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.456 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.963    56.419    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    56.543 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.264    57.807    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    57.931 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.851    58.782    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.124    58.906 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.156    64.061    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    67.629 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    67.629    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.317ns  (logic 26.280ns (42.172%)  route 36.037ns (57.828%))
  Logic Levels:           101  (CARRY4=80 LUT4=2 LUT5=14 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.448    48.730    manual_t/M_reg_b_q_reg[15]_24[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.332    49.062 r  manual_t/io_led_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.062    manual_t/io_led_OBUF[1]_inst_i_35_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.595 r  manual_t/io_led_OBUF[1]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.595    manual_t/io_led_OBUF[1]_inst_i_27_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.712 r  manual_t/io_led_OBUF[1]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.712    manual_t/io_led_OBUF[1]_inst_i_22_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.829 r  manual_t/io_led_OBUF[1]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.829    manual_t/io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.946 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.946    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.103 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    51.793    manual_t/M_reg_b_q_reg[15]_26[0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I3_O)        0.332    52.125 r  manual_t/io_led_OBUF[0]_inst_i_45/O
                         net (fo=1, routed)           0.000    52.125    manual_t/io_led_OBUF[0]_inst_i_45_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.675 r  manual_t/io_led_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.675    manual_t/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.789 r  manual_t/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.789    manual_t/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.903 r  manual_t/io_led_OBUF[0]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.903    manual_t/io_led_OBUF[0]_inst_i_27_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.017 r  manual_t/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.017    manual_t/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.288 f  manual_t/io_led_OBUF[0]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.672    53.961    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_0[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.373    54.334 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.998    55.332    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.456 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.963    56.419    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    56.543 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.264    57.807    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    57.931 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.841    58.772    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.124    58.896 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.996    63.892    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    67.460 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    67.460    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.197ns  (logic 26.291ns (42.270%)  route 35.907ns (57.730%))
  Logic Levels:           101  (CARRY4=80 LUT4=2 LUT5=14 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.448    48.730    manual_t/M_reg_b_q_reg[15]_24[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.332    49.062 r  manual_t/io_led_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.062    manual_t/io_led_OBUF[1]_inst_i_35_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.595 r  manual_t/io_led_OBUF[1]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.595    manual_t/io_led_OBUF[1]_inst_i_27_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.712 r  manual_t/io_led_OBUF[1]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.712    manual_t/io_led_OBUF[1]_inst_i_22_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.829 r  manual_t/io_led_OBUF[1]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.829    manual_t/io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.946 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.946    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.103 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    51.793    manual_t/M_reg_b_q_reg[15]_26[0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I3_O)        0.332    52.125 r  manual_t/io_led_OBUF[0]_inst_i_45/O
                         net (fo=1, routed)           0.000    52.125    manual_t/io_led_OBUF[0]_inst_i_45_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.675 r  manual_t/io_led_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.675    manual_t/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.789 r  manual_t/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.789    manual_t/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.903 r  manual_t/io_led_OBUF[0]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.903    manual_t/io_led_OBUF[0]_inst_i_27_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.017 r  manual_t/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.017    manual_t/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.288 r  manual_t/io_led_OBUF[0]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.672    53.961    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_0[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.373    54.334 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.998    55.332    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.456 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.963    56.419    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    56.543 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.264    57.807    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    57.931 f  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.611    58.542    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I3_O)        0.124    58.666 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.096    63.762    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    67.340 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    67.340    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.171ns  (logic 26.519ns (42.655%)  route 35.652ns (57.345%))
  Logic Levels:           101  (CARRY4=80 LUT4=2 LUT5=14 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.448    48.730    manual_t/M_reg_b_q_reg[15]_24[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.332    49.062 r  manual_t/io_led_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.062    manual_t/io_led_OBUF[1]_inst_i_35_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.595 r  manual_t/io_led_OBUF[1]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.595    manual_t/io_led_OBUF[1]_inst_i_27_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.712 r  manual_t/io_led_OBUF[1]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.712    manual_t/io_led_OBUF[1]_inst_i_22_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.829 r  manual_t/io_led_OBUF[1]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.829    manual_t/io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.946 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.946    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.103 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    51.793    manual_t/M_reg_b_q_reg[15]_26[0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I3_O)        0.332    52.125 r  manual_t/io_led_OBUF[0]_inst_i_45/O
                         net (fo=1, routed)           0.000    52.125    manual_t/io_led_OBUF[0]_inst_i_45_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.675 r  manual_t/io_led_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.675    manual_t/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.789 r  manual_t/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.789    manual_t/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.903 r  manual_t/io_led_OBUF[0]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.903    manual_t/io_led_OBUF[0]_inst_i_27_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.017 r  manual_t/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.017    manual_t/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.288 f  manual_t/io_led_OBUF[0]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.672    53.961    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_0[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.373    54.334 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.998    55.332    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.456 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.963    56.419    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    56.543 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.264    57.807    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    57.931 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.611    58.542    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.153    58.695 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.841    63.536    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.778    67.314 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    67.314    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.837ns  (logic 26.533ns (42.907%)  route 35.304ns (57.093%))
  Logic Levels:           101  (CARRY4=80 LUT4=2 LUT5=14 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.448    48.730    manual_t/M_reg_b_q_reg[15]_24[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.332    49.062 r  manual_t/io_led_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.062    manual_t/io_led_OBUF[1]_inst_i_35_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.595 r  manual_t/io_led_OBUF[1]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.595    manual_t/io_led_OBUF[1]_inst_i_27_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.712 r  manual_t/io_led_OBUF[1]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.712    manual_t/io_led_OBUF[1]_inst_i_22_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.829 r  manual_t/io_led_OBUF[1]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.829    manual_t/io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.946 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.946    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.103 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    51.793    manual_t/M_reg_b_q_reg[15]_26[0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I3_O)        0.332    52.125 r  manual_t/io_led_OBUF[0]_inst_i_45/O
                         net (fo=1, routed)           0.000    52.125    manual_t/io_led_OBUF[0]_inst_i_45_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.675 r  manual_t/io_led_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.675    manual_t/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.789 r  manual_t/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.789    manual_t/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.903 r  manual_t/io_led_OBUF[0]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.903    manual_t/io_led_OBUF[0]_inst_i_27_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.017 r  manual_t/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.017    manual_t/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.288 f  manual_t/io_led_OBUF[0]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.672    53.961    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_0[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.373    54.334 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.998    55.332    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.456 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.963    56.419    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    56.543 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.264    57.807    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.124    57.931 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.841    58.772    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I3_O)        0.152    58.924 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.264    63.187    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.793    66.980 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    66.980    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.455ns  (logic 26.010ns (44.495%)  route 32.445ns (55.505%))
  Logic Levels:           99  (CARRY4=80 LUT4=1 LUT5=14 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.448    48.730    manual_t/M_reg_b_q_reg[15]_24[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.332    49.062 r  manual_t/io_led_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.062    manual_t/io_led_OBUF[1]_inst_i_35_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.595 r  manual_t/io_led_OBUF[1]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.595    manual_t/io_led_OBUF[1]_inst_i_27_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.712 r  manual_t/io_led_OBUF[1]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.712    manual_t/io_led_OBUF[1]_inst_i_22_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.829 r  manual_t/io_led_OBUF[1]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.829    manual_t/io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.946 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.946    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.103 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.690    51.793    manual_t/M_reg_b_q_reg[15]_26[0]
    SLICE_X55Y44         LUT5 (Prop_lut5_I3_O)        0.332    52.125 r  manual_t/io_led_OBUF[0]_inst_i_45/O
                         net (fo=1, routed)           0.000    52.125    manual_t/io_led_OBUF[0]_inst_i_45_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.675 r  manual_t/io_led_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.675    manual_t/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.789 r  manual_t/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.789    manual_t/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.903 r  manual_t/io_led_OBUF[0]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.903    manual_t/io_led_OBUF[0]_inst_i_27_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.017 r  manual_t/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.017    manual_t/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.288 r  manual_t/io_led_OBUF[0]_inst_i_17/CO[0]
                         net (fo=1, routed)           0.672    53.961    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_0[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.373    54.334 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.998    55.332    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    55.456 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.963    56.419    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    56.543 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.509    60.052    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    63.598 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    63.598    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.081ns  (logic 24.474ns (44.433%)  route 30.607ns (55.567%))
  Logic Levels:           93  (CARRY4=75 LUT4=1 LUT5=13 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.448    48.730    manual_t/M_reg_b_q_reg[15]_24[0]
    SLICE_X56Y45         LUT5 (Prop_lut5_I1_O)        0.332    49.062 r  manual_t/io_led_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.062    manual_t/io_led_OBUF[1]_inst_i_35_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.595 r  manual_t/io_led_OBUF[1]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.595    manual_t/io_led_OBUF[1]_inst_i_27_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.712 r  manual_t/io_led_OBUF[1]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.712    manual_t/io_led_OBUF[1]_inst_i_22_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.829 r  manual_t/io_led_OBUF[1]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.829    manual_t/io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.946 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.946    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.103 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.204    51.307    manual_t/the_alu/multiplierUnit/CO[0]
    SLICE_X54Y46         LUT6 (Prop_lut6_I5_O)        0.332    51.639 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.456    52.095    manual_t/the_alu/multiplierUnit/io_led_OBUF[1]_inst_i_6_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124    52.219 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.054    53.273    manual_t/the_alu/multiplierUnit/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I2_O)        0.124    53.397 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.281    56.678    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    60.224 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    60.224    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.219ns  (logic 23.106ns (43.416%)  route 30.113ns (56.584%))
  Logic Levels:           87  (CARRY4=70 LUT4=1 LUT5=13 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.559     5.143    manual_t/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  manual_t/FSM_sequential_M_state_q_reg[0]_rep/Q
                         net (fo=110, routed)         3.066     8.665    manual_t/FSM_sequential_M_state_q_reg[0]_rep_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I1_O)        0.124     8.789 r  manual_t/io_led_OBUF[15]_inst_i_68/O
                         net (fo=1, routed)           0.000     8.789    manual_t/io_led_OBUF[15]_inst_i_68_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.321 r  manual_t/io_led_OBUF[15]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.321    manual_t/io_led_OBUF[15]_inst_i_52_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.435 r  manual_t/io_led_OBUF[15]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.435    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.549 r  manual_t/io_led_OBUF[15]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.549    manual_t/io_led_OBUF[15]_inst_i_32_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.663 r  manual_t/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.663    manual_t/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.934 r  manual_t/io_led_OBUF[15]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.403    11.337    manual_t/CO[0]
    SLICE_X64Y52         LUT5 (Prop_lut5_I1_O)        0.373    11.710 r  manual_t/io_led_OBUF[14]_inst_i_35/O
                         net (fo=1, routed)           0.000    11.710    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.243 r  manual_t/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.243    manual_t/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.360 r  manual_t/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.360    manual_t/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.477 r  manual_t/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.477    manual_t/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.594 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.594    manual_t/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.751 r  manual_t/io_led_OBUF[14]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.566    14.318    manual_t/M_reg_b_q_reg[15]_0[0]
    SLICE_X61Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.106 r  manual_t/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.106    manual_t/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.220 r  manual_t/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.220    manual_t/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.334 r  manual_t/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.334    manual_t/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.448 r  manual_t/io_led_OBUF[13]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.448    manual_t/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.605 r  manual_t/io_led_OBUF[13]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.387    16.991    manual_t/M_reg_b_q_reg[15]_2[0]
    SLICE_X62Y51         LUT5 (Prop_lut5_I1_O)        0.329    17.320 r  manual_t/io_led_OBUF[11]_inst_i_61/O
                         net (fo=1, routed)           0.000    17.320    manual_t/io_led_OBUF[11]_inst_i_61_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.870 r  manual_t/io_led_OBUF[11]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.870    manual_t/io_led_OBUF[11]_inst_i_45_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  manual_t/io_led_OBUF[11]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.984    manual_t/io_led_OBUF[11]_inst_i_35_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  manual_t/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.098    manual_t/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  manual_t/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.212    manual_t/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.369 r  manual_t/io_led_OBUF[12]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.543    19.912    manual_t/M_reg_b_q_reg[15]_4[0]
    SLICE_X58Y49         LUT5 (Prop_lut5_I3_O)        0.329    20.241 r  manual_t/io_led_OBUF[11]_inst_i_55/O
                         net (fo=1, routed)           0.000    20.241    manual_t/io_led_OBUF[11]_inst_i_55_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.642 r  manual_t/io_led_OBUF[11]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.001    20.643    manual_t/io_led_OBUF[11]_inst_i_44_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.757 r  manual_t/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.757    manual_t/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.871 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.871    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.985    manual_t/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.142 r  manual_t/io_led_OBUF[11]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.518    22.659    manual_t/M_reg_b_q_reg[15]_6[0]
    SLICE_X59Y49         LUT5 (Prop_lut5_I3_O)        0.329    22.988 r  manual_t/io_led_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    22.988    manual_t/io_led_OBUF[6]_inst_i_93_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.389 r  manual_t/io_led_OBUF[6]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.001    23.390    manual_t/io_led_OBUF[6]_inst_i_71_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  manual_t/io_led_OBUF[10]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.504    manual_t/io_led_OBUF[10]_inst_i_28_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.618 r  manual_t/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.618    manual_t/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.732 r  manual_t/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.732    manual_t/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.889 r  manual_t/io_led_OBUF[10]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.542    25.431    manual_t/M_reg_b_q_reg[15]_8[0]
    SLICE_X57Y50         LUT5 (Prop_lut5_I3_O)        0.329    25.760 r  manual_t/io_led_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    25.760    manual_t/io_led_OBUF[6]_inst_i_89_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.161 r  manual_t/io_led_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000    26.161    manual_t/io_led_OBUF[6]_inst_i_66_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.275 r  manual_t/io_led_OBUF[6]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.275    manual_t/io_led_OBUF[6]_inst_i_50_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.389 r  manual_t/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.389    manual_t/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.503 r  manual_t/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.503    manual_t/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.660 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[1]
                         net (fo=20, routed)          1.549    28.209    manual_t/M_reg_b_q_reg[15]_10[0]
    SLICE_X55Y49         LUT5 (Prop_lut5_I1_O)        0.329    28.538 r  manual_t/io_led_OBUF[6]_inst_i_87/O
                         net (fo=1, routed)           0.000    28.538    manual_t/io_led_OBUF[6]_inst_i_87_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.088 r  manual_t/io_led_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.001    29.089    manual_t/io_led_OBUF[6]_inst_i_61_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.203 r  manual_t/io_led_OBUF[6]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.203    manual_t/io_led_OBUF[6]_inst_i_45_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.317 r  manual_t/io_led_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.317    manual_t/io_led_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.431 r  manual_t/io_led_OBUF[8]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.431    manual_t/io_led_OBUF[8]_inst_i_14_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.588 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.078    30.666    manual_t/M_reg_b_q_reg[15]_12[0]
    SLICE_X54Y49         LUT5 (Prop_lut5_I1_O)        0.329    30.995 r  manual_t/io_led_OBUF[6]_inst_i_83/O
                         net (fo=1, routed)           0.000    30.995    manual_t/io_led_OBUF[6]_inst_i_83_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.528 r  manual_t/io_led_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.001    31.529    manual_t/io_led_OBUF[6]_inst_i_56_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.646 r  manual_t/io_led_OBUF[6]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.646    manual_t/io_led_OBUF[6]_inst_i_40_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.763 r  manual_t/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.763    manual_t/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.880 r  manual_t/io_led_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.880    manual_t/io_led_OBUF[6]_inst_i_11_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.037 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[1]
                         net (fo=20, routed)          1.515    33.552    manual_t/M_reg_b_q_reg[15]_14[0]
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.332    33.884 r  manual_t/io_led_OBUF[6]_inst_i_79/O
                         net (fo=1, routed)           0.000    33.884    manual_t/io_led_OBUF[6]_inst_i_79_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.434 r  manual_t/io_led_OBUF[6]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.434    manual_t/io_led_OBUF[6]_inst_i_55_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.548 r  manual_t/io_led_OBUF[6]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    34.548    manual_t/io_led_OBUF[6]_inst_i_39_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.662 r  manual_t/io_led_OBUF[6]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001    34.663    manual_t/io_led_OBUF[6]_inst_i_26_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.777 r  manual_t/io_led_OBUF[6]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.777    manual_t/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.934 r  manual_t/io_led_OBUF[6]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.879    36.813    manual_t/M_reg_b_q_reg[15]_16[0]
    SLICE_X63Y46         LUT5 (Prop_lut5_I3_O)        0.329    37.142 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.142    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.543 r  manual_t/io_led_OBUF[5]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.543    manual_t/io_led_OBUF[5]_inst_i_27_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  manual_t/io_led_OBUF[5]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.657    manual_t/io_led_OBUF[5]_inst_i_22_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  manual_t/io_led_OBUF[5]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.771    manual_t/io_led_OBUF[5]_inst_i_17_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.885 r  manual_t/io_led_OBUF[5]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.001    37.886    manual_t/io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.043 r  manual_t/io_led_OBUF[5]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.653    39.696    manual_t/M_reg_b_q_reg[15]_18[0]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.329    40.025 r  manual_t/io_led_OBUF[4]_inst_i_36/O
                         net (fo=1, routed)           0.000    40.025    manual_t/io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.575 r  manual_t/io_led_OBUF[4]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.575    manual_t/io_led_OBUF[4]_inst_i_28_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.689 r  manual_t/io_led_OBUF[4]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.689    manual_t/io_led_OBUF[4]_inst_i_23_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.803 r  manual_t/io_led_OBUF[4]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.803    manual_t/io_led_OBUF[4]_inst_i_18_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.917 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.917    manual_t/io_led_OBUF[4]_inst_i_10_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.074 r  manual_t/io_led_OBUF[4]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.795    42.869    manual_t/M_reg_b_q_reg[15]_20[0]
    SLICE_X57Y42         LUT5 (Prop_lut5_I1_O)        0.329    43.198 r  manual_t/io_led_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    43.198    manual_t/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.748 r  manual_t/io_led_OBUF[3]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.748    manual_t/io_led_OBUF[3]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.862 r  manual_t/io_led_OBUF[3]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.862    manual_t/io_led_OBUF[3]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.976 r  manual_t/io_led_OBUF[3]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.976    manual_t/io_led_OBUF[3]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.090 r  manual_t/io_led_OBUF[3]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.090    manual_t/io_led_OBUF[3]_inst_i_18_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.247 r  manual_t/io_led_OBUF[3]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.665    45.912    manual_t/M_reg_b_q_reg[15]_22[0]
    SLICE_X60Y43         LUT5 (Prop_lut5_I1_O)        0.329    46.241 r  manual_t/io_led_OBUF[2]_inst_i_37/O
                         net (fo=1, routed)           0.000    46.241    manual_t/io_led_OBUF[2]_inst_i_37_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.774 r  manual_t/io_led_OBUF[2]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.774    manual_t/io_led_OBUF[2]_inst_i_29_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.891 r  manual_t/io_led_OBUF[2]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.891    manual_t/io_led_OBUF[2]_inst_i_24_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.008 r  manual_t/io_led_OBUF[2]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.008    manual_t/io_led_OBUF[2]_inst_i_19_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.125 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    47.125    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.282 r  manual_t/io_led_OBUF[2]_inst_i_15/CO[1]
                         net (fo=20, routed)          1.945    49.227    manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_3_0[0]
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.332    49.559 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.475    50.034    manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_8_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.124    50.158 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.218    51.376    manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I3_O)        0.124    51.500 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.312    54.811    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    58.362 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    58.362    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manual_t/M_reg_fn_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.431ns (62.898%)  route 0.844ns (37.102%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    manual_t/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  manual_t/M_reg_fn_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  manual_t/M_reg_fn_q_reg[5]/Q
                         net (fo=11, routed)          0.143     1.819    manual_t/the_alu/multiplierUnit/io_led[2]_0[3]
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.864 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.701     2.565    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.810 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.810    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_a_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.481ns (62.869%)  route 0.875ns (37.131%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.592     1.536    manual_t/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  manual_t/M_reg_a_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  manual_t/M_reg_a_q_reg[9]/Q
                         net (fo=15, routed)          0.138     1.815    manual_t/M_reg_a_q[9]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  manual_t/io_led_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.137     1.997    manual_t/the_alu/multiplierUnit/io_led[9]
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.045     2.042 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           0.600     2.641    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.891 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.891    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_b_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.433ns (59.869%)  route 0.960ns (40.131%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.508    manual_t/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_t/M_reg_b_q_reg[15]/Q
                         net (fo=21, routed)          0.250     1.899    manual_t/M_reg_b_q[15]
    SLICE_X57Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.944 r  manual_t/io_led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.124     2.068    manual_t/the_alu/multiplierUnit/io_led[15]
    SLICE_X57Y56         LUT6 (Prop_lut6_I1_O)        0.045     2.113 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.586     2.699    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.901 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.901    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_fn_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.434ns (60.496%)  route 0.937ns (39.504%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    manual_t/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  manual_t/M_reg_fn_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  manual_t/M_reg_fn_q_reg[5]/Q
                         net (fo=11, routed)          0.308     1.984    manual_t/the_alu/multiplierUnit/io_led[2]_0[3]
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.045     2.029 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.628     2.657    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.906 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.906    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_fn_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.436ns (55.985%)  route 1.129ns (44.015%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    manual_t/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  manual_t/M_reg_fn_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  manual_t/M_reg_fn_q_reg[5]/Q
                         net (fo=11, routed)          0.240     1.916    manual_t/the_alu/multiplierUnit/io_led[2]_0[3]
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.961 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.889     2.850    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     4.101 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.101    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_b_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.473ns (56.807%)  route 1.120ns (43.193%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.510    manual_t/clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  manual_t/M_reg_b_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  manual_t/M_reg_b_q_reg[6]/Q
                         net (fo=20, routed)          0.291     1.942    manual_t/M_reg_b_q[6]
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.987 r  manual_t/io_led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.069    manual_t/the_alu/multiplierUnit/io_led[6]
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.045     2.114 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.747     2.861    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.102 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.102    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_b_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.485ns (55.049%)  route 1.213ns (44.951%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.508    manual_t/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_t/M_reg_b_q_reg[13]/Q
                         net (fo=20, routed)          0.223     1.872    manual_t/M_reg_b_q[13]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.917 r  manual_t/io_led_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.110     2.027    manual_t/the_alu/multiplierUnit/io_led[13]
    SLICE_X56Y56         LUT6 (Prop_lut6_I3_O)        0.045     2.072 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.880     2.951    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.205 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.205    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.473ns (54.209%)  route 1.245ns (45.791%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    manual_t/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  manual_t/M_reg_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  manual_t/M_reg_b_q_reg[0]/Q
                         net (fo=41, routed)          0.360     2.036    manual_t/M_reg_b_q[0]
    SLICE_X59Y55         LUT6 (Prop_lut6_I5_O)        0.045     2.081 r  manual_t/io_led_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.210     2.291    manual_t/the_alu/multiplierUnit/io_led[7]_1
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.045     2.336 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.674     3.010    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.253 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.253    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_a_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.490ns (53.897%)  route 1.275ns (46.103%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    manual_t/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  manual_t/M_reg_a_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  manual_t/M_reg_a_q_reg[11]/Q
                         net (fo=16, routed)          0.191     1.867    manual_t/M_reg_a_q[11]
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.912 r  manual_t/io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.211     2.123    manual_t/the_alu/multiplierUnit/io_led[11]
    SLICE_X58Y56         LUT6 (Prop_lut6_I3_O)        0.045     2.168 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.872     3.041    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.300 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.300    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_fn_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.390ns (49.796%)  route 1.401ns (50.204%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.566     1.510    manual_t/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  manual_t/M_reg_fn_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  manual_t/M_reg_fn_q_reg[4]/Q
                         net (fo=13, routed)          0.283     1.934    manual_t/the_alu/multiplierUnit/io_led[2]_0[2]
    SLICE_X57Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.979 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           1.118     3.097    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.204     4.301 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.301    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.214ns  (logic 1.684ns (27.100%)  route 4.530ns (72.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           3.882     5.418    manual_t/io_dip_IBUF[14]
    SLICE_X56Y55         LUT2 (Prop_lut2_I0_O)        0.148     5.566 r  manual_t/M_reg_a_q[14]_i_1/O
                         net (fo=2, routed)           0.648     6.214    manual_t/M_reg_a_d[14]
    SLICE_X55Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.442     4.846    manual_t/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.153ns  (logic 1.684ns (27.367%)  route 4.469ns (72.633%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           3.882     5.418    manual_t/io_dip_IBUF[14]
    SLICE_X56Y55         LUT2 (Prop_lut2_I0_O)        0.148     5.566 r  manual_t/M_reg_a_q[14]_i_1/O
                         net (fo=2, routed)           0.587     6.153    manual_t/M_reg_a_d[14]
    SLICE_X56Y55         FDRE                                         r  manual_t/M_reg_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.443     4.847    manual_t/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  manual_t/M_reg_a_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.957ns  (logic 1.658ns (27.839%)  route 4.299ns (72.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           3.821     5.356    manual_t/io_dip_IBUF[15]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.480 r  manual_t/M_reg_a_q[15]_i_2/O
                         net (fo=2, routed)           0.477     5.957    manual_t/M_reg_a_d[15]
    SLICE_X56Y55         FDRE                                         r  manual_t/M_reg_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.443     4.847    manual_t/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  manual_t/M_reg_a_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.891ns  (logic 1.658ns (28.150%)  route 4.233ns (71.850%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           3.821     5.356    manual_t/io_dip_IBUF[15]
    SLICE_X54Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.480 r  manual_t/M_reg_a_q[15]_i_2/O
                         net (fo=2, routed)           0.411     5.891    manual_t/M_reg_a_d[15]
    SLICE_X55Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.442     4.846    manual_t/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 1.634ns (27.901%)  route 4.222ns (72.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.323     4.833    reset_cond/rst_n_IBUF
    SLICE_X60Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.957 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.899     5.856    reset_cond/M_reset_cond_in
    SLICE_X60Y47         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.519     4.924    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 1.634ns (27.901%)  route 4.222ns (72.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.323     4.833    reset_cond/rst_n_IBUF
    SLICE_X60Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.957 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.899     5.856    reset_cond/M_reset_cond_in
    SLICE_X60Y47         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.519     4.924    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y47         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.718ns  (logic 1.634ns (28.576%)  route 4.084ns (71.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.323     4.833    reset_cond/rst_n_IBUF
    SLICE_X60Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.957 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.760     5.718    reset_cond/M_reset_cond_in
    SLICE_X61Y46         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.718ns  (logic 1.634ns (28.576%)  route 4.084ns (71.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.323     4.833    reset_cond/rst_n_IBUF
    SLICE_X60Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.957 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.760     5.718    reset_cond/M_reset_cond_in
    SLICE_X61Y46         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y46         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.644ns (34.043%)  route 3.186ns (65.957%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_dip_IBUF[8]_inst/O
                         net (fo=1, routed)           2.018     3.510    manual_t/io_dip_IBUF[8]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.152     3.662 r  manual_t/M_reg_a_q[8]_i_1/O
                         net (fo=2, routed)           1.167     4.830    manual_t/M_reg_a_d[8]
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509     4.913    manual_t/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.759ns  (logic 1.649ns (34.639%)  route 3.111ns (65.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           1.863     3.387    manual_t/io_dip_IBUF[7]
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.511 r  manual_t/M_reg_a_q[7]_i_1/O
                         net (fo=2, routed)           1.248     4.759    manual_t/M_reg_a_d[7]
    SLICE_X58Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508     4.912    manual_t/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  manual_t/M_reg_b_q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.260ns (30.156%)  route 0.602ns (69.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.602     0.862    button_cond_gen_0[0].button_cond/sync/D[0]
    SLICE_X62Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     2.049    button_cond_gen_0[0].button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.275ns (28.881%)  route 0.677ns (71.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=2, routed)           0.677     0.907    manual_t/io_dip_IBUF[5]
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.952 r  manual_t/M_reg_fn_q[5]_i_2/O
                         net (fo=1, routed)           0.000     0.952    manual_t/M_reg_fn_q[5]_i_2_n_0
    SLICE_X58Y58         FDRE                                         r  manual_t/M_reg_fn_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.050    manual_t/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  manual_t/M_reg_fn_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.281ns (29.341%)  route 0.677ns (70.659%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=2, routed)           0.677     0.912    manual_t/io_dip_IBUF[4]
    SLICE_X57Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.957 r  manual_t/M_reg_a_q[4]_i_1/O
                         net (fo=2, routed)           0.000     0.957    manual_t/M_reg_a_d[4]
    SLICE_X57Y57         FDRE                                         r  manual_t/M_reg_a_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.833     2.023    manual_t/clk_IBUF_BUFG
    SLICE_X57Y57         FDRE                                         r  manual_t/M_reg_a_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.281ns (27.744%)  route 0.732ns (72.256%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=2, routed)           0.677     0.912    manual_t/io_dip_IBUF[4]
    SLICE_X57Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.957 r  manual_t/M_reg_a_q[4]_i_1/O
                         net (fo=2, routed)           0.055     1.013    manual_t/M_reg_a_d[4]
    SLICE_X56Y57         FDRE                                         r  manual_t/M_reg_b_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.833     2.023    manual_t/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  manual_t/M_reg_b_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.299ns (27.991%)  route 0.769ns (72.009%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=2, routed)           0.640     0.894    manual_t/io_dip_IBUF[3]
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.939 r  manual_t/M_reg_a_q[3]_i_1/O
                         net (fo=2, routed)           0.130     1.068    manual_t/M_reg_a_d[3]
    SLICE_X58Y57         FDRE                                         r  manual_t/M_reg_b_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.050    manual_t/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  manual_t/M_reg_b_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.282ns (25.486%)  route 0.824ns (74.514%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=2, routed)           0.677     0.912    manual_t/io_dip_IBUF[4]
    SLICE_X57Y57         LUT2 (Prop_lut2_I0_O)        0.046     0.958 r  manual_t/M_reg_fn_q[4]_i_1/O
                         net (fo=1, routed)           0.148     1.106    manual_t/M_reg_fn_q[4]_i_1_n_0
    SLICE_X57Y56         FDRE                                         r  manual_t/M_reg_fn_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     2.024    manual_t/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  manual_t/M_reg_fn_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.299ns (26.775%)  route 0.818ns (73.225%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=2, routed)           0.640     0.894    manual_t/io_dip_IBUF[3]
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.939 r  manual_t/M_reg_a_q[3]_i_1/O
                         net (fo=2, routed)           0.178     1.117    manual_t/M_reg_a_d[3]
    SLICE_X58Y56         FDRE                                         r  manual_t/M_reg_a_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    manual_t/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  manual_t/M_reg_a_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.298ns (25.592%)  route 0.867ns (74.408%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=2, routed)           0.746     0.999    manual_t/io_dip_IBUF[2]
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.044 r  manual_t/M_reg_a_q[2]_i_1/O
                         net (fo=2, routed)           0.122     1.166    manual_t/M_reg_a_d[2]
    SLICE_X58Y57         FDRE                                         r  manual_t/M_reg_b_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.050    manual_t/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  manual_t/M_reg_b_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[13]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.308ns (25.801%)  route 0.885ns (74.199%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[13] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[13]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_dip_IBUF[13]_inst/O
                         net (fo=1, routed)           0.885     1.148    manual_t/io_dip_IBUF[13]
    SLICE_X56Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.193 r  manual_t/M_reg_a_q[13]_i_1/O
                         net (fo=2, routed)           0.000     1.193    manual_t/M_reg_a_d[13]
    SLICE_X56Y55         FDRE                                         r  manual_t/M_reg_a_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     2.024    manual_t/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  manual_t/M_reg_a_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.287ns (23.620%)  route 0.927ns (76.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=2, routed)           0.745     0.987    manual_t/io_dip_IBUF[0]
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.032 r  manual_t/M_reg_fn_q[0]_i_1/O
                         net (fo=1, routed)           0.182     1.214    manual_t/M_reg_fn_q[0]_i_1_n_0
    SLICE_X58Y58         FDRE                                         r  manual_t/M_reg_fn_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.050    manual_t/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  manual_t/M_reg_fn_q_reg[0]/C





