//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<63>;
	.reg .f32 	%f<61>;
	.reg .b64 	%rd<35>;
	.loc	1 19 0                          // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_0];
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_1];
$L__tmp0:
	.loc	1 21 28                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:21:33
	shl.b32 	%r50, %r1, 9;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_2];
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_3];
	.loc	1 22 36                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:22:36
	mov.u32 	%r51, %tid.x;
	shl.b32 	%r52, %r51, 2;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_4];
	and.b32  	%r53, %r52, 508;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_5];
	.loc	1 22 23                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:22:23
	or.b32  	%r54, %r50, %r53;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_6];
	.loc	1 25 21                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:25:21
	bfe.s32 	%r55, %r1, 22, 1;
	shr.u32 	%r56, %r55, 24;
	add.s32 	%r57, %r54, %r56;
	shr.s32 	%r58, %r57, 8;
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_3_param_7];
	.loc	1 25 28                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:25:28
	shr.u32 	%r59, %r58, 26;
	add.s32 	%r60, %r58, %r59;
	and.b32  	%r61, %r60, -64;
	sub.s32 	%r62, %r58, %r61;
	.loc	1 26 34                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:26:34
	mul.wide.s32 	%rd33, %r54, 4;
	add.s64 	%rd1, %rd25, %rd33;
	mov.pred 	%p1, -1;
	.loc	1 26 39                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:26:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 27 30                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:27:30
	mul.wide.s32 	%rd34, %r62, 4;
	add.s64 	%rd2, %rd26, %rd34;
	.loc	1 27 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:27:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 28 30                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:28:30
	add.s64 	%rd6, %rd27, %rd34;
	.loc	1 28 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:28:35
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 29 30                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:29:30
	add.s64 	%rd10, %rd28, %rd34;
	.loc	1 29 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:29:35
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r15;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r17;
	.loc	1 30 31                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:30:31
	add.s64 	%rd14, %rd29, %rd34;
	.loc	1 30 36                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:30:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 31 31                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:31:31
	add.s64 	%rd18, %rd30, %rd34;
	.loc	1 31 36                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:31:36
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 32 31                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:32:31
	add.s64 	%rd22, %rd31, %rd33;
	.loc	1 32 36                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:32:36
	// begin inline asm
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	@%p1 ld.global.v4.b32 { %r26, %r27, %r28, %r29 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 36 18                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:36:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 37 26                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:37:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 26 39                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:26:39
	mov.b32 	%f13, %r5;
	.loc	1 27 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:27:35
	mov.b32 	%f14, %r9;
	.loc	1 33 18                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:33:18
	add.f32 	%f15, %f13, %f14;
	.loc	1 28 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:28:35
	mov.b32 	%f16, %r13;
	.loc	1 34 18                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:34:18
	sub.f32 	%f17, %f15, %f16;
	.loc	1 26 39                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:26:39
	mov.b32 	%f18, %r4;
	.loc	1 27 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:27:35
	mov.b32 	%f19, %r8;
	.loc	1 33 18                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:33:18
	add.f32 	%f20, %f18, %f19;
	.loc	1 28 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:28:35
	mov.b32 	%f21, %r12;
	.loc	1 34 18                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:34:18
	sub.f32 	%f22, %f20, %f21;
	.loc	1 26 39                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:26:39
	mov.b32 	%f23, %r3;
	.loc	1 27 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:27:35
	mov.b32 	%f24, %r7;
	.loc	1 33 18                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:33:18
	add.f32 	%f25, %f23, %f24;
	.loc	1 28 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:28:35
	mov.b32 	%f26, %r11;
	.loc	1 34 18                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:34:18
	sub.f32 	%f27, %f25, %f26;
	.loc	1 26 39                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:26:39
	mov.b32 	%f28, %r2;
	.loc	1 27 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:27:35
	mov.b32 	%f29, %r6;
	.loc	1 33 18                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:33:18
	add.f32 	%f30, %f28, %f29;
	.loc	1 28 35                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:28:35
	mov.b32 	%f31, %r10;
	.loc	1 34 18                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:34:18
	sub.f32 	%f32, %f30, %f31;
	.loc	1 32 36                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:32:36
	mov.b32 	%f33, %r29;
	mov.b32 	%f34, %r28;
	mov.b32 	%f35, %r27;
	mov.b32 	%f36, %r26;
	.loc	1 31 36                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:31:36
	mov.b32 	%f37, %r25;
	mov.b32 	%f38, %r24;
	mov.b32 	%f39, %r23;
	mov.b32 	%f40, %r22;
	.loc	1 30 36                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:30:36
	mov.b32 	%f41, %r21;
	mov.b32 	%f42, %r20;
	mov.b32 	%f43, %r19;
	mov.b32 	%f44, %r18;
	.loc	1 39 19                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:39:19
	mov.b32 	%r32, %f9;
	mov.b32 	%r31, 1065353216;
	// begin inline asm
	div.full.f32 %r30, %r31, %r32;
	// end inline asm
	mov.b32 	%f45, %r30;
	mov.b32 	%r35, %f10;
	// begin inline asm
	div.full.f32 %r33, %r31, %r35;
	// end inline asm
	mov.b32 	%f46, %r33;
	mov.b32 	%r38, %f11;
	// begin inline asm
	div.full.f32 %r36, %r31, %r38;
	// end inline asm
	mov.b32 	%f47, %r36;
	mov.b32 	%r41, %f12;
	// begin inline asm
	div.full.f32 %r39, %r31, %r41;
	// end inline asm
	mov.b32 	%f48, %r39;
	.loc	1 42 19                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:42:19
	mul.f32 	%f49, %f32, %f45;
	mul.f32 	%f50, %f27, %f46;
	mul.f32 	%f51, %f22, %f47;
	mul.f32 	%f52, %f17, %f48;
	.loc	1 44 20                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:44:20
	fma.rn.f32 	%f53, %f49, %f44, %f40;
	fma.rn.f32 	%f54, %f50, %f43, %f39;
	fma.rn.f32 	%f55, %f51, %f42, %f38;
	fma.rn.f32 	%f56, %f52, %f41, %f37;
	.loc	1 45 20                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:45:20
	add.f32 	%f57, %f53, %f36;
	add.f32 	%f58, %f54, %f35;
	add.f32 	%f59, %f55, %f34;
	add.f32 	%f60, %f56, %f33;
	.loc	1 46 39                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:46:39
	mov.b32 	%r42, %f30;
	mov.b32 	%r43, %f25;
	mov.b32 	%r44, %f20;
	mov.b32 	%r45, %f15;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd1 + 0 ], { %r42, %r43, %r44, %r45 };
	// end inline asm
	.loc	1 47 25                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:47:25
	add.s64 	%rd24, %rd32, %rd33;
	.loc	1 47 37                         // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:47:37
	mov.b32 	%r46, %f57;
	mov.b32 	%r47, %f58;
	mov.b32 	%r48, %f59;
	mov.b32 	%r49, %f60;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd24 + 0 ], { %r46, %r47, %r48, %r49 };
	// end inline asm
	.loc	1 47 4                          // cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py:47:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/vb/cvbcqcccvzgsajlgexglzdbx65m5rz5qrt4svh45xdf6vlygnakj.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 98
.b8 99
.b8 113
.b8 99
.b8 99
.b8 99
.b8 118
.b8 122
.b8 103
.b8 115
.b8 97
.b8 106
.b8 108
.b8 103
.b8 101
.b8 120
.b8 103
.b8 108
.b8 122
.b8 100
.b8 98
.b8 120
.b8 54
.b8 53
.b8 109
.b8 53
.b8 114
.b8 122
.b8 53
.b8 113
.b8 114
.b8 116
.b8 52
.b8 115
.b8 118
.b8 104
.b8 52
.b8 53
.b8 120
.b8 100
.b8 102
.b8 54
.b8 118
.b8 108
.b8 121
.b8 103
.b8 110
.b8 97
.b8 107
.b8 106
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 98
.b8 0
	}
	.section	.debug_macinfo	{	}
