;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* A1 */
A1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
A1__0__MASK EQU 0x04
A1__0__PC EQU CYREG_PRT0_PC2
A1__0__PORT EQU 0
A1__0__SHIFT EQU 2
A1__AG EQU CYREG_PRT0_AG
A1__AMUX EQU CYREG_PRT0_AMUX
A1__BIE EQU CYREG_PRT0_BIE
A1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A1__BYP EQU CYREG_PRT0_BYP
A1__CTL EQU CYREG_PRT0_CTL
A1__DM0 EQU CYREG_PRT0_DM0
A1__DM1 EQU CYREG_PRT0_DM1
A1__DM2 EQU CYREG_PRT0_DM2
A1__DR EQU CYREG_PRT0_DR
A1__INP_DIS EQU CYREG_PRT0_INP_DIS
A1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A1__LCD_EN EQU CYREG_PRT0_LCD_EN
A1__MASK EQU 0x04
A1__PORT EQU 0
A1__PRT EQU CYREG_PRT0_PRT
A1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A1__PS EQU CYREG_PRT0_PS
A1__SHIFT EQU 2
A1__SLW EQU CYREG_PRT0_SLW

/* A2 */
A2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
A2__0__MASK EQU 0x10
A2__0__PC EQU CYREG_PRT0_PC4
A2__0__PORT EQU 0
A2__0__SHIFT EQU 4
A2__AG EQU CYREG_PRT0_AG
A2__AMUX EQU CYREG_PRT0_AMUX
A2__BIE EQU CYREG_PRT0_BIE
A2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A2__BYP EQU CYREG_PRT0_BYP
A2__CTL EQU CYREG_PRT0_CTL
A2__DM0 EQU CYREG_PRT0_DM0
A2__DM1 EQU CYREG_PRT0_DM1
A2__DM2 EQU CYREG_PRT0_DM2
A2__DR EQU CYREG_PRT0_DR
A2__INP_DIS EQU CYREG_PRT0_INP_DIS
A2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A2__LCD_EN EQU CYREG_PRT0_LCD_EN
A2__MASK EQU 0x10
A2__PORT EQU 0
A2__PRT EQU CYREG_PRT0_PRT
A2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A2__PS EQU CYREG_PRT0_PS
A2__SHIFT EQU 4
A2__SLW EQU CYREG_PRT0_SLW

/* B1 */
B1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
B1__0__MASK EQU 0x08
B1__0__PC EQU CYREG_PRT0_PC3
B1__0__PORT EQU 0
B1__0__SHIFT EQU 3
B1__AG EQU CYREG_PRT0_AG
B1__AMUX EQU CYREG_PRT0_AMUX
B1__BIE EQU CYREG_PRT0_BIE
B1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B1__BYP EQU CYREG_PRT0_BYP
B1__CTL EQU CYREG_PRT0_CTL
B1__DM0 EQU CYREG_PRT0_DM0
B1__DM1 EQU CYREG_PRT0_DM1
B1__DM2 EQU CYREG_PRT0_DM2
B1__DR EQU CYREG_PRT0_DR
B1__INP_DIS EQU CYREG_PRT0_INP_DIS
B1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B1__LCD_EN EQU CYREG_PRT0_LCD_EN
B1__MASK EQU 0x08
B1__PORT EQU 0
B1__PRT EQU CYREG_PRT0_PRT
B1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B1__PS EQU CYREG_PRT0_PS
B1__SHIFT EQU 3
B1__SLW EQU CYREG_PRT0_SLW

/* B2 */
B2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
B2__0__MASK EQU 0x20
B2__0__PC EQU CYREG_PRT0_PC5
B2__0__PORT EQU 0
B2__0__SHIFT EQU 5
B2__AG EQU CYREG_PRT0_AG
B2__AMUX EQU CYREG_PRT0_AMUX
B2__BIE EQU CYREG_PRT0_BIE
B2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B2__BYP EQU CYREG_PRT0_BYP
B2__CTL EQU CYREG_PRT0_CTL
B2__DM0 EQU CYREG_PRT0_DM0
B2__DM1 EQU CYREG_PRT0_DM1
B2__DM2 EQU CYREG_PRT0_DM2
B2__DR EQU CYREG_PRT0_DR
B2__INP_DIS EQU CYREG_PRT0_INP_DIS
B2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B2__LCD_EN EQU CYREG_PRT0_LCD_EN
B2__MASK EQU 0x20
B2__PORT EQU 0
B2__PRT EQU CYREG_PRT0_PRT
B2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B2__PS EQU CYREG_PRT0_PS
B2__SHIFT EQU 5
B2__SLW EQU CYREG_PRT0_SLW

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT12_PC6
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x40
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 6
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

/* Tx */
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx__0__MASK EQU 0x80
Tx__0__PC EQU CYREG_PRT12_PC7
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 7
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x80
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 7
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1

/* PwmX */
PwmX__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
PwmX__0__MASK EQU 0x01
PwmX__0__PC EQU CYREG_PRT0_PC0
PwmX__0__PORT EQU 0
PwmX__0__SHIFT EQU 0
PwmX__AG EQU CYREG_PRT0_AG
PwmX__AMUX EQU CYREG_PRT0_AMUX
PwmX__BIE EQU CYREG_PRT0_BIE
PwmX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PwmX__BYP EQU CYREG_PRT0_BYP
PwmX__CTL EQU CYREG_PRT0_CTL
PwmX__DM0 EQU CYREG_PRT0_DM0
PwmX__DM1 EQU CYREG_PRT0_DM1
PwmX__DM2 EQU CYREG_PRT0_DM2
PwmX__DR EQU CYREG_PRT0_DR
PwmX__INP_DIS EQU CYREG_PRT0_INP_DIS
PwmX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PwmX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PwmX__LCD_EN EQU CYREG_PRT0_LCD_EN
PwmX__MASK EQU 0x01
PwmX__PORT EQU 0
PwmX__PRT EQU CYREG_PRT0_PRT
PwmX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PwmX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PwmX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PwmX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PwmX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PwmX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PwmX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PwmX__PS EQU CYREG_PRT0_PS
PwmX__SHIFT EQU 0
PwmX__SLW EQU CYREG_PRT0_SLW

/* PwmY */
PwmY__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
PwmY__0__MASK EQU 0x02
PwmY__0__PC EQU CYREG_PRT0_PC1
PwmY__0__PORT EQU 0
PwmY__0__SHIFT EQU 1
PwmY__AG EQU CYREG_PRT0_AG
PwmY__AMUX EQU CYREG_PRT0_AMUX
PwmY__BIE EQU CYREG_PRT0_BIE
PwmY__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PwmY__BYP EQU CYREG_PRT0_BYP
PwmY__CTL EQU CYREG_PRT0_CTL
PwmY__DM0 EQU CYREG_PRT0_DM0
PwmY__DM1 EQU CYREG_PRT0_DM1
PwmY__DM2 EQU CYREG_PRT0_DM2
PwmY__DR EQU CYREG_PRT0_DR
PwmY__INP_DIS EQU CYREG_PRT0_INP_DIS
PwmY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PwmY__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PwmY__LCD_EN EQU CYREG_PRT0_LCD_EN
PwmY__MASK EQU 0x02
PwmY__PORT EQU 0
PwmY__PRT EQU CYREG_PRT0_PRT
PwmY__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PwmY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PwmY__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PwmY__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PwmY__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PwmY__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PwmY__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PwmY__PS EQU CYREG_PRT0_PS
PwmY__SHIFT EQU 1
PwmY__SLW EQU CYREG_PRT0_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* chAx */
chAx__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
chAx__0__MASK EQU 0x01
chAx__0__PC EQU CYREG_PRT3_PC0
chAx__0__PORT EQU 3
chAx__0__SHIFT EQU 0
chAx__AG EQU CYREG_PRT3_AG
chAx__AMUX EQU CYREG_PRT3_AMUX
chAx__BIE EQU CYREG_PRT3_BIE
chAx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
chAx__BYP EQU CYREG_PRT3_BYP
chAx__CTL EQU CYREG_PRT3_CTL
chAx__DM0 EQU CYREG_PRT3_DM0
chAx__DM1 EQU CYREG_PRT3_DM1
chAx__DM2 EQU CYREG_PRT3_DM2
chAx__DR EQU CYREG_PRT3_DR
chAx__INP_DIS EQU CYREG_PRT3_INP_DIS
chAx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
chAx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
chAx__LCD_EN EQU CYREG_PRT3_LCD_EN
chAx__MASK EQU 0x01
chAx__PORT EQU 3
chAx__PRT EQU CYREG_PRT3_PRT
chAx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
chAx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
chAx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
chAx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
chAx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
chAx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
chAx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
chAx__PS EQU CYREG_PRT3_PS
chAx__SHIFT EQU 0
chAx__SLW EQU CYREG_PRT3_SLW

/* chAy */
chAy__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
chAy__0__MASK EQU 0x10
chAy__0__PC EQU CYREG_PRT3_PC4
chAy__0__PORT EQU 3
chAy__0__SHIFT EQU 4
chAy__AG EQU CYREG_PRT3_AG
chAy__AMUX EQU CYREG_PRT3_AMUX
chAy__BIE EQU CYREG_PRT3_BIE
chAy__BIT_MASK EQU CYREG_PRT3_BIT_MASK
chAy__BYP EQU CYREG_PRT3_BYP
chAy__CTL EQU CYREG_PRT3_CTL
chAy__DM0 EQU CYREG_PRT3_DM0
chAy__DM1 EQU CYREG_PRT3_DM1
chAy__DM2 EQU CYREG_PRT3_DM2
chAy__DR EQU CYREG_PRT3_DR
chAy__INP_DIS EQU CYREG_PRT3_INP_DIS
chAy__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
chAy__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
chAy__LCD_EN EQU CYREG_PRT3_LCD_EN
chAy__MASK EQU 0x10
chAy__PORT EQU 3
chAy__PRT EQU CYREG_PRT3_PRT
chAy__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
chAy__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
chAy__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
chAy__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
chAy__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
chAy__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
chAy__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
chAy__PS EQU CYREG_PRT3_PS
chAy__SHIFT EQU 4
chAy__SLW EQU CYREG_PRT3_SLW

/* chBx */
chBx__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
chBx__0__MASK EQU 0x02
chBx__0__PC EQU CYREG_PRT3_PC1
chBx__0__PORT EQU 3
chBx__0__SHIFT EQU 1
chBx__AG EQU CYREG_PRT3_AG
chBx__AMUX EQU CYREG_PRT3_AMUX
chBx__BIE EQU CYREG_PRT3_BIE
chBx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
chBx__BYP EQU CYREG_PRT3_BYP
chBx__CTL EQU CYREG_PRT3_CTL
chBx__DM0 EQU CYREG_PRT3_DM0
chBx__DM1 EQU CYREG_PRT3_DM1
chBx__DM2 EQU CYREG_PRT3_DM2
chBx__DR EQU CYREG_PRT3_DR
chBx__INP_DIS EQU CYREG_PRT3_INP_DIS
chBx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
chBx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
chBx__LCD_EN EQU CYREG_PRT3_LCD_EN
chBx__MASK EQU 0x02
chBx__PORT EQU 3
chBx__PRT EQU CYREG_PRT3_PRT
chBx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
chBx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
chBx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
chBx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
chBx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
chBx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
chBx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
chBx__PS EQU CYREG_PRT3_PS
chBx__SHIFT EQU 1
chBx__SLW EQU CYREG_PRT3_SLW

/* chBy */
chBy__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
chBy__0__MASK EQU 0x20
chBy__0__PC EQU CYREG_PRT3_PC5
chBy__0__PORT EQU 3
chBy__0__SHIFT EQU 5
chBy__AG EQU CYREG_PRT3_AG
chBy__AMUX EQU CYREG_PRT3_AMUX
chBy__BIE EQU CYREG_PRT3_BIE
chBy__BIT_MASK EQU CYREG_PRT3_BIT_MASK
chBy__BYP EQU CYREG_PRT3_BYP
chBy__CTL EQU CYREG_PRT3_CTL
chBy__DM0 EQU CYREG_PRT3_DM0
chBy__DM1 EQU CYREG_PRT3_DM1
chBy__DM2 EQU CYREG_PRT3_DM2
chBy__DR EQU CYREG_PRT3_DR
chBy__INP_DIS EQU CYREG_PRT3_INP_DIS
chBy__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
chBy__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
chBy__LCD_EN EQU CYREG_PRT3_LCD_EN
chBy__MASK EQU 0x20
chBy__PORT EQU 3
chBy__PRT EQU CYREG_PRT3_PRT
chBy__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
chBy__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
chBy__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
chBy__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
chBy__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
chBy__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
chBy__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
chBy__PS EQU CYREG_PRT3_PS
chBy__SHIFT EQU 5
chBy__SLW EQU CYREG_PRT3_SLW

/* isrRx */
isrRx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrRx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrRx__INTC_MASK EQU 0x04
isrRx__INTC_NUMBER EQU 2
isrRx__INTC_PRIOR_NUM EQU 7
isrRx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isrRx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrRx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isrXL */
isrXL__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrXL__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrXL__INTC_MASK EQU 0x08
isrXL__INTC_NUMBER EQU 3
isrXL__INTC_PRIOR_NUM EQU 7
isrXL__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isrXL__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrXL__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isrXP */
isrXP__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrXP__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrXP__INTC_MASK EQU 0x10
isrXP__INTC_NUMBER EQU 4
isrXP__INTC_PRIOR_NUM EQU 7
isrXP__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isrXP__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrXP__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isrYL */
isrYL__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrYL__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrYL__INTC_MASK EQU 0x20
isrYL__INTC_NUMBER EQU 5
isrYL__INTC_PRIOR_NUM EQU 7
isrYL__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isrYL__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrYL__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isrYP */
isrYP__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrYP__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrYP__INTC_MASK EQU 0x40
isrYP__INTC_NUMBER EQU 6
isrYP__INTC_PRIOR_NUM EQU 7
isrYP__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isrYP__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrYP__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* ResetPWM */
ResetPWM__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
ResetPWM__0__MASK EQU 0x80
ResetPWM__0__PC EQU CYREG_PRT0_PC7
ResetPWM__0__PORT EQU 0
ResetPWM__0__SHIFT EQU 7
ResetPWM__AG EQU CYREG_PRT0_AG
ResetPWM__AMUX EQU CYREG_PRT0_AMUX
ResetPWM__BIE EQU CYREG_PRT0_BIE
ResetPWM__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ResetPWM__BYP EQU CYREG_PRT0_BYP
ResetPWM__CTL EQU CYREG_PRT0_CTL
ResetPWM__DM0 EQU CYREG_PRT0_DM0
ResetPWM__DM1 EQU CYREG_PRT0_DM1
ResetPWM__DM2 EQU CYREG_PRT0_DM2
ResetPWM__DR EQU CYREG_PRT0_DR
ResetPWM__INP_DIS EQU CYREG_PRT0_INP_DIS
ResetPWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ResetPWM__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ResetPWM__LCD_EN EQU CYREG_PRT0_LCD_EN
ResetPWM__MASK EQU 0x80
ResetPWM__PORT EQU 0
ResetPWM__PRT EQU CYREG_PRT0_PRT
ResetPWM__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ResetPWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ResetPWM__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ResetPWM__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ResetPWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ResetPWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ResetPWM__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ResetPWM__PS EQU CYREG_PRT0_PS
ResetPWM__SHIFT EQU 7
ResetPWM__SLW EQU CYREG_PRT0_SLW

/* Reset_Pin */
Reset_Pin__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Reset_Pin__0__MASK EQU 0x40
Reset_Pin__0__PC EQU CYREG_PRT0_PC6
Reset_Pin__0__PORT EQU 0
Reset_Pin__0__SHIFT EQU 6
Reset_Pin__AG EQU CYREG_PRT0_AG
Reset_Pin__AMUX EQU CYREG_PRT0_AMUX
Reset_Pin__BIE EQU CYREG_PRT0_BIE
Reset_Pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reset_Pin__BYP EQU CYREG_PRT0_BYP
Reset_Pin__CTL EQU CYREG_PRT0_CTL
Reset_Pin__DM0 EQU CYREG_PRT0_DM0
Reset_Pin__DM1 EQU CYREG_PRT0_DM1
Reset_Pin__DM2 EQU CYREG_PRT0_DM2
Reset_Pin__DR EQU CYREG_PRT0_DR
Reset_Pin__INP_DIS EQU CYREG_PRT0_INP_DIS
Reset_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Reset_Pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reset_Pin__LCD_EN EQU CYREG_PRT0_LCD_EN
Reset_Pin__MASK EQU 0x40
Reset_Pin__PORT EQU 0
Reset_Pin__PRT EQU CYREG_PRT0_PRT
Reset_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reset_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reset_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reset_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reset_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reset_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reset_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reset_Pin__PS EQU CYREG_PRT0_PS
Reset_Pin__SHIFT EQU 6
Reset_Pin__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000007F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
