SRAM_512x4096.v,verilog,xil_defaultlib,../../../../softmax.srcs/sources_1/ip/SRAM_512x4096_1/sim/SRAM_512x4096.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
