Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat May  4 13:01:38 2019
| Host             : ALICE354D running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.342        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.202        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 58.0         |
| Junction Temperature (C) | 52.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.087 |       15 |       --- |             --- |
| Slice Logic              |     0.014 |    32707 |       --- |             --- |
|   LUT as Logic           |     0.011 |    10626 |     17600 |           60.38 |
|   CARRY4                 |     0.002 |      577 |      4400 |           13.11 |
|   Register               |     0.001 |    16296 |     35200 |           46.30 |
|   LUT as Shift Register  |    <0.001 |      798 |      6000 |           13.30 |
|   LUT as Distributed RAM |    <0.001 |       44 |      6000 |            0.73 |
|   F7/F8 Muxes            |    <0.001 |       19 |     17600 |            0.11 |
|   Others                 |     0.000 |     1871 |       --- |             --- |
| Signals                  |     0.018 |    24355 |       --- |             --- |
| Block RAM                |     0.017 |       17 |        60 |           28.33 |
| MMCM                     |     0.085 |        1 |         2 |           50.00 |
| PLL                      |     0.276 |        2 |         2 |          100.00 |
| DSPs                     |     0.008 |       12 |        80 |           15.00 |
| I/O                      |     0.267 |       16 |       100 |           16.00 |
| PS7                      |     1.430 |        1 |       --- |             --- |
| Static Power             |     0.139 |          |           |                 |
| Total                    |     2.342 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.189 |       0.179 |      0.010 |
| Vccaux    |       1.800 |     0.193 |       0.184 |      0.010 |
| Vcco33    |       3.300 |     0.080 |       0.079 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.787 |       0.748 |      0.039 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                        | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                                    | system_i/HDMI_OUT/rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN               |             6.7 |
| CLKFBIN_1                                                                                  | system_i/HDMI_OUT1/rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN              |             6.7 |
| PixelClkIO                                                                                 | system_i/HDMI_OUT/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk              |             6.7 |
| PixelClkIO_1                                                                               | system_i/HDMI_OUT1/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk             |             6.7 |
| SerialClkIO                                                                                | system_i/HDMI_OUT/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk             |             1.3 |
| SerialClkIO_1                                                                              | system_i/HDMI_OUT1/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk            |             1.3 |
| clk_fpga_0                                                                                 | system_i/Zynq_system/processing_system7_0/inst/FCLK_CLK_unbuffered[0]         |            20.0 |
| clk_fpga_1                                                                                 | system_i/Zynq_system/processing_system7_0/inst/FCLK_CLK1                      |            10.0 |
| clk_fpga_1                                                                                 | system_i/Zynq_system/processing_system7_0/inst/FCLK_CLK_unbuffered[1]         |            10.0 |
| clk_fpga_2                                                                                 | system_i/Zynq_system/processing_system7_0/inst/FCLK_CLK_unbuffered[2]         |             4.0 |
| clk_out1_system_clk_wiz_0_0                                                                | system_i/Zynq_system/pix_clk/clk_150_200_150/inst/clk_out1_system_clk_wiz_0_0 |             6.7 |
| clkfbout_system_clk_wiz_0_0                                                                | system_i/Zynq_system/pix_clk/clk_150_200_150/inst/clkfbout_system_clk_wiz_0_0 |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs          |            33.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| system_wrapper              |     2.202 |
|   dbg_hub                   |     0.003 |
|     inst                    |     0.003 |
|       BSCANID.u_xsdbm_id    |     0.003 |
|   system_i                  |     2.199 |
|     HDMI_OUT                |     0.292 |
|       hdmi_vid_out          |     0.003 |
|       ila_video_out         |     0.011 |
|       rgb2dvi               |     0.276 |
|     HDMI_OUT1               |     0.291 |
|       hdmi_vid_out          |     0.003 |
|       ila_video_out         |     0.011 |
|       rgb2dvi               |     0.276 |
|     TPG                     |     0.024 |
|       v_tpg                 |     0.024 |
|     Zynq_system             |     1.522 |
|       pix_clk               |     0.086 |
|       processing_system7_0  |     1.432 |
|       ps7_0_axi_periph      |     0.003 |
|     vdma_in_s2mm            |     0.030 |
|       axi_s2mm_interconnect |     0.002 |
|       axi_vdma_s2mm         |     0.021 |
|       s2mm_ila              |     0.007 |
|     vdma_out_mm2s           |     0.021 |
|       axi_mm2s_interconnect |     0.001 |
|       axi_vdma_mm2s         |     0.012 |
|       mm2s_ila              |     0.007 |
|     vdma_out_mm2s_user      |     0.020 |
|       axi_mm2s_interconnect |     0.001 |
|       axi_vdma_mm2s         |     0.012 |
|       mm2s_ila              |     0.007 |
+-----------------------------+-----------+


