;
; File Name: cydeviceiar_trm.inc
; 
; PSoC Creator  4.2
;
; Description:
; This file provides all of the address values for the entire PSoC device.
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#define CYDEV_FLASH_BASE 0x00000000
#define CYDEV_FLASH_SIZE 0x00020000
#define CYREG_FLASH_DATA_MBASE 0x00000000
#define CYREG_FLASH_DATA_MSIZE 0x00040000
#define CYDEV_SFLASH_BASE 0x0ffff000
#define CYDEV_SFLASH_SIZE 0x00001000
#define CYREG_SFLASH_PROT_ROW0 0x0ffff000
#define CYFLD_SFLASH_DATA8__OFFSET 0x00000000
#define CYFLD_SFLASH_DATA8__SIZE 0x00000008
#define CYREG_SFLASH_PROT_ROW1 0x0ffff001
#define CYREG_SFLASH_PROT_ROW2 0x0ffff002
#define CYREG_SFLASH_PROT_ROW3 0x0ffff003
#define CYREG_SFLASH_PROT_ROW4 0x0ffff004
#define CYREG_SFLASH_PROT_ROW5 0x0ffff005
#define CYREG_SFLASH_PROT_ROW6 0x0ffff006
#define CYREG_SFLASH_PROT_ROW7 0x0ffff007
#define CYREG_SFLASH_PROT_ROW8 0x0ffff008
#define CYREG_SFLASH_PROT_ROW9 0x0ffff009
#define CYREG_SFLASH_PROT_ROW10 0x0ffff00a
#define CYREG_SFLASH_PROT_ROW11 0x0ffff00b
#define CYREG_SFLASH_PROT_ROW12 0x0ffff00c
#define CYREG_SFLASH_PROT_ROW13 0x0ffff00d
#define CYREG_SFLASH_PROT_ROW14 0x0ffff00e
#define CYREG_SFLASH_PROT_ROW15 0x0ffff00f
#define CYREG_SFLASH_PROT_ROW16 0x0ffff010
#define CYREG_SFLASH_PROT_ROW17 0x0ffff011
#define CYREG_SFLASH_PROT_ROW18 0x0ffff012
#define CYREG_SFLASH_PROT_ROW19 0x0ffff013
#define CYREG_SFLASH_PROT_ROW20 0x0ffff014
#define CYREG_SFLASH_PROT_ROW21 0x0ffff015
#define CYREG_SFLASH_PROT_ROW22 0x0ffff016
#define CYREG_SFLASH_PROT_ROW23 0x0ffff017
#define CYREG_SFLASH_PROT_ROW24 0x0ffff018
#define CYREG_SFLASH_PROT_ROW25 0x0ffff019
#define CYREG_SFLASH_PROT_ROW26 0x0ffff01a
#define CYREG_SFLASH_PROT_ROW27 0x0ffff01b
#define CYREG_SFLASH_PROT_ROW28 0x0ffff01c
#define CYREG_SFLASH_PROT_ROW29 0x0ffff01d
#define CYREG_SFLASH_PROT_ROW30 0x0ffff01e
#define CYREG_SFLASH_PROT_ROW31 0x0ffff01f
#define CYREG_SFLASH_PROT_ROW32 0x0ffff020
#define CYREG_SFLASH_PROT_ROW33 0x0ffff021
#define CYREG_SFLASH_PROT_ROW34 0x0ffff022
#define CYREG_SFLASH_PROT_ROW35 0x0ffff023
#define CYREG_SFLASH_PROT_ROW36 0x0ffff024
#define CYREG_SFLASH_PROT_ROW37 0x0ffff025
#define CYREG_SFLASH_PROT_ROW38 0x0ffff026
#define CYREG_SFLASH_PROT_ROW39 0x0ffff027
#define CYREG_SFLASH_PROT_ROW40 0x0ffff028
#define CYREG_SFLASH_PROT_ROW41 0x0ffff029
#define CYREG_SFLASH_PROT_ROW42 0x0ffff02a
#define CYREG_SFLASH_PROT_ROW43 0x0ffff02b
#define CYREG_SFLASH_PROT_ROW44 0x0ffff02c
#define CYREG_SFLASH_PROT_ROW45 0x0ffff02d
#define CYREG_SFLASH_PROT_ROW46 0x0ffff02e
#define CYREG_SFLASH_PROT_ROW47 0x0ffff02f
#define CYREG_SFLASH_PROT_ROW48 0x0ffff030
#define CYREG_SFLASH_PROT_ROW49 0x0ffff031
#define CYREG_SFLASH_PROT_ROW50 0x0ffff032
#define CYREG_SFLASH_PROT_ROW51 0x0ffff033
#define CYREG_SFLASH_PROT_ROW52 0x0ffff034
#define CYREG_SFLASH_PROT_ROW53 0x0ffff035
#define CYREG_SFLASH_PROT_ROW54 0x0ffff036
#define CYREG_SFLASH_PROT_ROW55 0x0ffff037
#define CYREG_SFLASH_PROT_ROW56 0x0ffff038
#define CYREG_SFLASH_PROT_ROW57 0x0ffff039
#define CYREG_SFLASH_PROT_ROW58 0x0ffff03a
#define CYREG_SFLASH_PROT_ROW59 0x0ffff03b
#define CYREG_SFLASH_PROT_ROW60 0x0ffff03c
#define CYREG_SFLASH_PROT_ROW61 0x0ffff03d
#define CYREG_SFLASH_PROT_ROW62 0x0ffff03e
#define CYREG_SFLASH_PROT_ROW63 0x0ffff03f
#define CYREG_SFLASH_PROT_PROTECTION 0x0ffff0ff
#define CYFLD_SFLASH_PROT_LEVEL__OFFSET 0x00000000
#define CYFLD_SFLASH_PROT_LEVEL__SIZE 0x00000002
#define CYVAL_SFLASH_PROT_LEVEL_VIRGIN 0x00000001
#define CYVAL_SFLASH_PROT_LEVEL_OPEN 0x00000000
#define CYVAL_SFLASH_PROT_LEVEL_PROTECTED 0x00000002
#define CYVAL_SFLASH_PROT_LEVEL_KILL 0x00000003
#define CYREG_SFLASH_AV_PAIRS_8B0 0x0ffff100
#define CYREG_SFLASH_AV_PAIRS_8B1 0x0ffff101
#define CYREG_SFLASH_AV_PAIRS_8B2 0x0ffff102
#define CYREG_SFLASH_AV_PAIRS_8B3 0x0ffff103
#define CYREG_SFLASH_AV_PAIRS_8B4 0x0ffff104
#define CYREG_SFLASH_AV_PAIRS_8B5 0x0ffff105
#define CYREG_SFLASH_AV_PAIRS_8B6 0x0ffff106
#define CYREG_SFLASH_AV_PAIRS_8B7 0x0ffff107
#define CYREG_SFLASH_AV_PAIRS_8B8 0x0ffff108
#define CYREG_SFLASH_AV_PAIRS_8B9 0x0ffff109
#define CYREG_SFLASH_AV_PAIRS_8B10 0x0ffff10a
#define CYREG_SFLASH_AV_PAIRS_8B11 0x0ffff10b
#define CYREG_SFLASH_AV_PAIRS_8B12 0x0ffff10c
#define CYREG_SFLASH_AV_PAIRS_8B13 0x0ffff10d
#define CYREG_SFLASH_AV_PAIRS_8B14 0x0ffff10e
#define CYREG_SFLASH_AV_PAIRS_8B15 0x0ffff10f
#define CYREG_SFLASH_AV_PAIRS_8B16 0x0ffff110
#define CYREG_SFLASH_AV_PAIRS_8B17 0x0ffff111
#define CYREG_SFLASH_AV_PAIRS_8B18 0x0ffff112
#define CYREG_SFLASH_AV_PAIRS_8B19 0x0ffff113
#define CYREG_SFLASH_AV_PAIRS_8B20 0x0ffff114
#define CYREG_SFLASH_AV_PAIRS_8B21 0x0ffff115
#define CYREG_SFLASH_AV_PAIRS_8B22 0x0ffff116
#define CYREG_SFLASH_AV_PAIRS_8B23 0x0ffff117
#define CYREG_SFLASH_AV_PAIRS_8B24 0x0ffff118
#define CYREG_SFLASH_AV_PAIRS_8B25 0x0ffff119
#define CYREG_SFLASH_AV_PAIRS_8B26 0x0ffff11a
#define CYREG_SFLASH_AV_PAIRS_8B27 0x0ffff11b
#define CYREG_SFLASH_AV_PAIRS_8B28 0x0ffff11c
#define CYREG_SFLASH_AV_PAIRS_8B29 0x0ffff11d
#define CYREG_SFLASH_AV_PAIRS_8B30 0x0ffff11e
#define CYREG_SFLASH_AV_PAIRS_8B31 0x0ffff11f
#define CYREG_SFLASH_AV_PAIRS_8B32 0x0ffff120
#define CYREG_SFLASH_AV_PAIRS_8B33 0x0ffff121
#define CYREG_SFLASH_AV_PAIRS_8B34 0x0ffff122
#define CYREG_SFLASH_AV_PAIRS_8B35 0x0ffff123
#define CYREG_SFLASH_AV_PAIRS_8B36 0x0ffff124
#define CYREG_SFLASH_AV_PAIRS_8B37 0x0ffff125
#define CYREG_SFLASH_AV_PAIRS_8B38 0x0ffff126
#define CYREG_SFLASH_AV_PAIRS_8B39 0x0ffff127
#define CYREG_SFLASH_AV_PAIRS_8B40 0x0ffff128
#define CYREG_SFLASH_AV_PAIRS_8B41 0x0ffff129
#define CYREG_SFLASH_AV_PAIRS_8B42 0x0ffff12a
#define CYREG_SFLASH_AV_PAIRS_8B43 0x0ffff12b
#define CYREG_SFLASH_AV_PAIRS_8B44 0x0ffff12c
#define CYREG_SFLASH_AV_PAIRS_8B45 0x0ffff12d
#define CYREG_SFLASH_AV_PAIRS_8B46 0x0ffff12e
#define CYREG_SFLASH_AV_PAIRS_8B47 0x0ffff12f
#define CYREG_SFLASH_AV_PAIRS_8B48 0x0ffff130
#define CYREG_SFLASH_AV_PAIRS_8B49 0x0ffff131
#define CYREG_SFLASH_AV_PAIRS_8B50 0x0ffff132
#define CYREG_SFLASH_AV_PAIRS_8B51 0x0ffff133
#define CYREG_SFLASH_AV_PAIRS_8B52 0x0ffff134
#define CYREG_SFLASH_AV_PAIRS_8B53 0x0ffff135
#define CYREG_SFLASH_AV_PAIRS_8B54 0x0ffff136
#define CYREG_SFLASH_AV_PAIRS_8B55 0x0ffff137
#define CYREG_SFLASH_AV_PAIRS_8B56 0x0ffff138
#define CYREG_SFLASH_AV_PAIRS_8B57 0x0ffff139
#define CYREG_SFLASH_AV_PAIRS_8B58 0x0ffff13a
#define CYREG_SFLASH_AV_PAIRS_8B59 0x0ffff13b
#define CYREG_SFLASH_AV_PAIRS_8B60 0x0ffff13c
#define CYREG_SFLASH_AV_PAIRS_8B61 0x0ffff13d
#define CYREG_SFLASH_AV_PAIRS_8B62 0x0ffff13e
#define CYREG_SFLASH_AV_PAIRS_8B63 0x0ffff13f
#define CYREG_SFLASH_AV_PAIRS_8B64 0x0ffff140
#define CYREG_SFLASH_AV_PAIRS_8B65 0x0ffff141
#define CYREG_SFLASH_AV_PAIRS_8B66 0x0ffff142
#define CYREG_SFLASH_AV_PAIRS_8B67 0x0ffff143
#define CYREG_SFLASH_AV_PAIRS_8B68 0x0ffff144
#define CYREG_SFLASH_AV_PAIRS_8B69 0x0ffff145
#define CYREG_SFLASH_AV_PAIRS_8B70 0x0ffff146
#define CYREG_SFLASH_AV_PAIRS_8B71 0x0ffff147
#define CYREG_SFLASH_AV_PAIRS_8B72 0x0ffff148
#define CYREG_SFLASH_AV_PAIRS_8B73 0x0ffff149
#define CYREG_SFLASH_AV_PAIRS_8B74 0x0ffff14a
#define CYREG_SFLASH_AV_PAIRS_8B75 0x0ffff14b
#define CYREG_SFLASH_AV_PAIRS_8B76 0x0ffff14c
#define CYREG_SFLASH_AV_PAIRS_8B77 0x0ffff14d
#define CYREG_SFLASH_AV_PAIRS_8B78 0x0ffff14e
#define CYREG_SFLASH_AV_PAIRS_8B79 0x0ffff14f
#define CYREG_SFLASH_AV_PAIRS_8B80 0x0ffff150
#define CYREG_SFLASH_AV_PAIRS_8B81 0x0ffff151
#define CYREG_SFLASH_AV_PAIRS_8B82 0x0ffff152
#define CYREG_SFLASH_AV_PAIRS_8B83 0x0ffff153
#define CYREG_SFLASH_AV_PAIRS_8B84 0x0ffff154
#define CYREG_SFLASH_AV_PAIRS_8B85 0x0ffff155
#define CYREG_SFLASH_AV_PAIRS_8B86 0x0ffff156
#define CYREG_SFLASH_AV_PAIRS_8B87 0x0ffff157
#define CYREG_SFLASH_AV_PAIRS_8B88 0x0ffff158
#define CYREG_SFLASH_AV_PAIRS_8B89 0x0ffff159
#define CYREG_SFLASH_AV_PAIRS_8B90 0x0ffff15a
#define CYREG_SFLASH_AV_PAIRS_8B91 0x0ffff15b
#define CYREG_SFLASH_AV_PAIRS_8B92 0x0ffff15c
#define CYREG_SFLASH_AV_PAIRS_8B93 0x0ffff15d
#define CYREG_SFLASH_AV_PAIRS_8B94 0x0ffff15e
#define CYREG_SFLASH_AV_PAIRS_8B95 0x0ffff15f
#define CYREG_SFLASH_AV_PAIRS_8B96 0x0ffff160
#define CYREG_SFLASH_AV_PAIRS_8B97 0x0ffff161
#define CYREG_SFLASH_AV_PAIRS_8B98 0x0ffff162
#define CYREG_SFLASH_AV_PAIRS_8B99 0x0ffff163
#define CYREG_SFLASH_AV_PAIRS_8B100 0x0ffff164
#define CYREG_SFLASH_AV_PAIRS_8B101 0x0ffff165
#define CYREG_SFLASH_AV_PAIRS_8B102 0x0ffff166
#define CYREG_SFLASH_AV_PAIRS_8B103 0x0ffff167
#define CYREG_SFLASH_AV_PAIRS_8B104 0x0ffff168
#define CYREG_SFLASH_AV_PAIRS_8B105 0x0ffff169
#define CYREG_SFLASH_AV_PAIRS_8B106 0x0ffff16a
#define CYREG_SFLASH_AV_PAIRS_8B107 0x0ffff16b
#define CYREG_SFLASH_AV_PAIRS_8B108 0x0ffff16c
#define CYREG_SFLASH_AV_PAIRS_8B109 0x0ffff16d
#define CYREG_SFLASH_AV_PAIRS_8B110 0x0ffff16e
#define CYREG_SFLASH_AV_PAIRS_8B111 0x0ffff16f
#define CYREG_SFLASH_AV_PAIRS_8B112 0x0ffff170
#define CYREG_SFLASH_AV_PAIRS_8B113 0x0ffff171
#define CYREG_SFLASH_AV_PAIRS_8B114 0x0ffff172
#define CYREG_SFLASH_AV_PAIRS_8B115 0x0ffff173
#define CYREG_SFLASH_AV_PAIRS_8B116 0x0ffff174
#define CYREG_SFLASH_AV_PAIRS_8B117 0x0ffff175
#define CYREG_SFLASH_AV_PAIRS_8B118 0x0ffff176
#define CYREG_SFLASH_AV_PAIRS_8B119 0x0ffff177
#define CYREG_SFLASH_AV_PAIRS_8B120 0x0ffff178
#define CYREG_SFLASH_AV_PAIRS_8B121 0x0ffff179
#define CYREG_SFLASH_AV_PAIRS_8B122 0x0ffff17a
#define CYREG_SFLASH_AV_PAIRS_8B123 0x0ffff17b
#define CYREG_SFLASH_AV_PAIRS_8B124 0x0ffff17c
#define CYREG_SFLASH_AV_PAIRS_8B125 0x0ffff17d
#define CYREG_SFLASH_AV_PAIRS_8B126 0x0ffff17e
#define CYREG_SFLASH_AV_PAIRS_8B127 0x0ffff17f
#define CYREG_SFLASH_USBMODE_IMO_GAIN_TRIM 0x0ffff1c0
#define CYFLD_SFLASH_CLK_IMO_TRIM4__OFFSET 0x00000000
#define CYFLD_SFLASH_CLK_IMO_TRIM4__SIZE 0x00000005
#define CYREG_SFLASH_USBMODE_IMO_TEMPCO 0x0ffff1c1
#define CYFLD_SFLASH_WR_BG_TRIM5__OFFSET 0x00000000
#define CYFLD_SFLASH_WR_BG_TRIM5__SIZE 0x00000006
#define CYREG_SFLASH_CU_IMO_TRIM_USBMODE_24 0x0ffff1c2
#define CYREG_SFLASH_CU_IMO_TRIM_USBMODE_48 0x0ffff1c3
#define CYREG_SFLASH_AV_PAIRS_32B0 0x0ffff200
#define CYFLD_SFLASH_DATA32__OFFSET 0x00000000
#define CYFLD_SFLASH_DATA32__SIZE 0x00000020
#define CYREG_SFLASH_AV_PAIRS_32B1 0x0ffff204
#define CYREG_SFLASH_AV_PAIRS_32B2 0x0ffff208
#define CYREG_SFLASH_AV_PAIRS_32B3 0x0ffff20c
#define CYREG_SFLASH_AV_PAIRS_32B4 0x0ffff210
#define CYREG_SFLASH_AV_PAIRS_32B5 0x0ffff214
#define CYREG_SFLASH_AV_PAIRS_32B6 0x0ffff218
#define CYREG_SFLASH_AV_PAIRS_32B7 0x0ffff21c
#define CYREG_SFLASH_AV_PAIRS_32B8 0x0ffff220
#define CYREG_SFLASH_AV_PAIRS_32B9 0x0ffff224
#define CYREG_SFLASH_AV_PAIRS_32B10 0x0ffff228
#define CYREG_SFLASH_AV_PAIRS_32B11 0x0ffff22c
#define CYREG_SFLASH_AV_PAIRS_32B12 0x0ffff230
#define CYREG_SFLASH_AV_PAIRS_32B13 0x0ffff234
#define CYREG_SFLASH_AV_PAIRS_32B14 0x0ffff238
#define CYREG_SFLASH_AV_PAIRS_32B15 0x0ffff23c
#define CYREG_SFLASH_SILICON_ID 0x0ffff244
#define CYFLD_SFLASH_ID__OFFSET 0x00000000
#define CYFLD_SFLASH_ID__SIZE 0x00000010
#define CYREG_SFLASH_HIB_KEY_DELAY 0x0ffff250
#define CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET 0x00000000
#define CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE 0x0000000a
#define CYREG_SFLASH_DPSLP_KEY_DELAY 0x0ffff252
#define CYREG_SFLASH_SWD_CONFIG 0x0ffff254
#define CYFLD_SFLASH_SWD_SELECT__OFFSET 0x00000000
#define CYFLD_SFLASH_SWD_SELECT__SIZE 0x00000001
#define CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0 0x0ffff255
#define CYFLD_SFLASH_IDAC__OFFSET 0x00000000
#define CYFLD_SFLASH_IDAC__SIZE 0x00000005
#define CYFLD_SFLASH_SLOPE__OFFSET 0x00000005
#define CYFLD_SFLASH_SLOPE__SIZE 0x00000003
#define CYREG_SFLASH_SWD_LISTEN 0x0ffff258
#define CYFLD_SFLASH_CYCLES__OFFSET 0x00000000
#define CYFLD_SFLASH_CYCLES__SIZE 0x00000020
#define CYREG_SFLASH_FLASH_START 0x0ffff25c
#define CYFLD_SFLASH_ADDRESS__OFFSET 0x00000000
#define CYFLD_SFLASH_ADDRESS__SIZE 0x00000020
#define CYREG_SFLASH_CSD_TRIM1_HVIDAC 0x0ffff260
#define CYFLD_SFLASH_TRIM8__OFFSET 0x00000000
#define CYFLD_SFLASH_TRIM8__SIZE 0x00000008
#define CYREG_SFLASH_CSD_TRIM2_HVIDAC 0x0ffff261
#define CYREG_SFLASH_CSD_TRIM1_CSD 0x0ffff262
#define CYREG_SFLASH_CSD_TRIM2_CSD 0x0ffff263
#define CYREG_SFLASH_SAR_TEMP_MULTIPLIER 0x0ffff264
#define CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET 0x00000000
#define CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE 0x00000010
#define CYREG_SFLASH_SAR_TEMP_OFFSET 0x0ffff266
#define CYFLD_SFLASH_TEMP_OFFSET__OFFSET 0x00000000
#define CYFLD_SFLASH_TEMP_OFFSET__SIZE 0x00000010
#define CYREG_SFLASH_PROT_VIRGINKEY0 0x0ffff270
#define CYFLD_SFLASH_KEY8__OFFSET 0x00000000
#define CYFLD_SFLASH_KEY8__SIZE 0x00000008
#define CYREG_SFLASH_PROT_VIRGINKEY1 0x0ffff271
#define CYREG_SFLASH_PROT_VIRGINKEY2 0x0ffff272
#define CYREG_SFLASH_PROT_VIRGINKEY3 0x0ffff273
#define CYREG_SFLASH_PROT_VIRGINKEY4 0x0ffff274
#define CYREG_SFLASH_PROT_VIRGINKEY5 0x0ffff275
#define CYREG_SFLASH_PROT_VIRGINKEY6 0x0ffff276
#define CYREG_SFLASH_PROT_VIRGINKEY7 0x0ffff277
#define CYREG_SFLASH_DIE_LOT0 0x0ffff278
#define CYFLD_SFLASH_LOT__OFFSET 0x00000000
#define CYFLD_SFLASH_LOT__SIZE 0x00000008
#define CYREG_SFLASH_DIE_LOT1 0x0ffff279
#define CYREG_SFLASH_DIE_LOT2 0x0ffff27a
#define CYREG_SFLASH_DIE_WAFER 0x0ffff27b
#define CYFLD_SFLASH_WAFER__OFFSET 0x00000000
#define CYFLD_SFLASH_WAFER__SIZE 0x00000008
#define CYREG_SFLASH_DIE_X 0x0ffff27c
#define CYFLD_SFLASH_X__OFFSET 0x00000000
#define CYFLD_SFLASH_X__SIZE 0x00000008
#define CYREG_SFLASH_DIE_Y 0x0ffff27d
#define CYFLD_SFLASH_Y__OFFSET 0x00000000
#define CYFLD_SFLASH_Y__SIZE 0x00000008
#define CYREG_SFLASH_DIE_SORT 0x0ffff27e
#define CYFLD_SFLASH_S1_PASS__OFFSET 0x00000000
#define CYFLD_SFLASH_S1_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_S2_PASS__OFFSET 0x00000001
#define CYFLD_SFLASH_S2_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_S3_PASS__OFFSET 0x00000002
#define CYFLD_SFLASH_S3_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_CRI_PASS__OFFSET 0x00000003
#define CYFLD_SFLASH_CRI_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_CHI_PASS__OFFSET 0x00000004
#define CYFLD_SFLASH_CHI_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_ENG_PASS__OFFSET 0x00000005
#define CYFLD_SFLASH_ENG_PASS__SIZE 0x00000001
#define CYREG_SFLASH_DIE_MINOR 0x0ffff27f
#define CYFLD_SFLASH_MINOR__OFFSET 0x00000000
#define CYFLD_SFLASH_MINOR__SIZE 0x00000008
#define CYREG_SFLASH_CSD1_TRIM1_HVIDAC 0x0ffff280
#define CYREG_SFLASH_CSD1_TRIM2_HVIDAC 0x0ffff281
#define CYREG_SFLASH_CSD1_TRIM1_CSD 0x0ffff282
#define CYREG_SFLASH_CSD1_TRIM2_CSD 0x0ffff283
#define CYREG_SFLASH_IMO_TRIM_USBMODE_24 0x0ffff33e
#define CYFLD_SFLASH_TRIM_24__OFFSET 0x00000000
#define CYFLD_SFLASH_TRIM_24__SIZE 0x00000008
#define CYREG_SFLASH_IMO_TRIM_USBMODE_48 0x0ffff33f
#define CYREG_SFLASH_IMO_MAXF0 0x0ffff340
#define CYFLD_SFLASH_MAXFREQ__OFFSET 0x00000000
#define CYFLD_SFLASH_MAXFREQ__SIZE 0x00000006
#define CYREG_SFLASH_IMO_ABS0 0x0ffff341
#define CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET 0x00000000
#define CYFLD_SFLASH_ABS_TRIM_IMO__SIZE 0x00000006
#define CYREG_SFLASH_IMO_TMPCO0 0x0ffff342
#define CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET 0x00000000
#define CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE 0x00000006
#define CYREG_SFLASH_IMO_MAXF1 0x0ffff343
#define CYREG_SFLASH_IMO_ABS1 0x0ffff344
#define CYREG_SFLASH_IMO_TMPCO1 0x0ffff345
#define CYREG_SFLASH_IMO_MAXF2 0x0ffff346
#define CYREG_SFLASH_IMO_ABS2 0x0ffff347
#define CYREG_SFLASH_IMO_TMPCO2 0x0ffff348
#define CYREG_SFLASH_IMO_MAXF3 0x0ffff349
#define CYREG_SFLASH_IMO_ABS3 0x0ffff34a
#define CYREG_SFLASH_IMO_TMPCO3 0x0ffff34b
#define CYREG_SFLASH_IMO_ABS4 0x0ffff34c
#define CYREG_SFLASH_IMO_TMPCO4 0x0ffff34d
#define CYREG_SFLASH_IMO_TRIM0 0x0ffff350
#define CYFLD_SFLASH_OFFSET__OFFSET 0x00000000
#define CYFLD_SFLASH_OFFSET__SIZE 0x00000008
#define CYREG_SFLASH_IMO_TRIM1 0x0ffff351
#define CYREG_SFLASH_IMO_TRIM2 0x0ffff352
#define CYREG_SFLASH_IMO_TRIM3 0x0ffff353
#define CYREG_SFLASH_IMO_TRIM4 0x0ffff354
#define CYREG_SFLASH_IMO_TRIM5 0x0ffff355
#define CYREG_SFLASH_IMO_TRIM6 0x0ffff356
#define CYREG_SFLASH_IMO_TRIM7 0x0ffff357
#define CYREG_SFLASH_IMO_TRIM8 0x0ffff358
#define CYREG_SFLASH_IMO_TRIM9 0x0ffff359
#define CYREG_SFLASH_IMO_TRIM10 0x0ffff35a
#define CYREG_SFLASH_IMO_TRIM11 0x0ffff35b
#define CYREG_SFLASH_IMO_TRIM12 0x0ffff35c
#define CYREG_SFLASH_IMO_TRIM13 0x0ffff35d
#define CYREG_SFLASH_IMO_TRIM14 0x0ffff35e
#define CYREG_SFLASH_IMO_TRIM15 0x0ffff35f
#define CYREG_SFLASH_IMO_TRIM16 0x0ffff360
#define CYREG_SFLASH_IMO_TRIM17 0x0ffff361
#define CYREG_SFLASH_IMO_TRIM18 0x0ffff362
#define CYREG_SFLASH_IMO_TRIM19 0x0ffff363
#define CYREG_SFLASH_IMO_TRIM20 0x0ffff364
#define CYREG_SFLASH_IMO_TRIM21 0x0ffff365
#define CYREG_SFLASH_IMO_TRIM22 0x0ffff366
#define CYREG_SFLASH_IMO_TRIM23 0x0ffff367
#define CYREG_SFLASH_IMO_TRIM24 0x0ffff368
#define CYREG_SFLASH_IMO_TRIM25 0x0ffff369
#define CYREG_SFLASH_IMO_TRIM26 0x0ffff36a
#define CYREG_SFLASH_IMO_TRIM27 0x0ffff36b
#define CYREG_SFLASH_IMO_TRIM28 0x0ffff36c
#define CYREG_SFLASH_IMO_TRIM29 0x0ffff36d
#define CYREG_SFLASH_IMO_TRIM30 0x0ffff36e
#define CYREG_SFLASH_IMO_TRIM31 0x0ffff36f
#define CYREG_SFLASH_IMO_TRIM32 0x0ffff370
#define CYREG_SFLASH_IMO_TRIM33 0x0ffff371
#define CYREG_SFLASH_IMO_TRIM34 0x0ffff372
#define CYREG_SFLASH_IMO_TRIM35 0x0ffff373
#define CYREG_SFLASH_IMO_TRIM36 0x0ffff374
#define CYREG_SFLASH_IMO_TRIM37 0x0ffff375
#define CYREG_SFLASH_IMO_TRIM38 0x0ffff376
#define CYREG_SFLASH_IMO_TRIM39 0x0ffff377
#define CYREG_SFLASH_IMO_TRIM40 0x0ffff378
#define CYREG_SFLASH_IMO_TRIM41 0x0ffff379
#define CYREG_SFLASH_IMO_TRIM42 0x0ffff37a
#define CYREG_SFLASH_IMO_TRIM43 0x0ffff37b
#define CYREG_SFLASH_IMO_TRIM44 0x0ffff37c
#define CYREG_SFLASH_IMO_TRIM45 0x0ffff37d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH0 0x0ffff400
#define CYFLD_SFLASH_BYTE_MEM__OFFSET 0x00000000
#define CYFLD_SFLASH_BYTE_MEM__SIZE 0x00000008
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1 0x0ffff401
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH2 0x0ffff402
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH3 0x0ffff403
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH4 0x0ffff404
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH5 0x0ffff405
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH6 0x0ffff406
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH7 0x0ffff407
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH8 0x0ffff408
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH9 0x0ffff409
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH10 0x0ffff40a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH11 0x0ffff40b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH12 0x0ffff40c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH13 0x0ffff40d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH14 0x0ffff40e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH15 0x0ffff40f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH16 0x0ffff410
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH17 0x0ffff411
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH18 0x0ffff412
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH19 0x0ffff413
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH20 0x0ffff414
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH21 0x0ffff415
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH22 0x0ffff416
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH23 0x0ffff417
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH24 0x0ffff418
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH25 0x0ffff419
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH26 0x0ffff41a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH27 0x0ffff41b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH28 0x0ffff41c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH29 0x0ffff41d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH30 0x0ffff41e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH31 0x0ffff41f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH32 0x0ffff420
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH33 0x0ffff421
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH34 0x0ffff422
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH35 0x0ffff423
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH36 0x0ffff424
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH37 0x0ffff425
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH38 0x0ffff426
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH39 0x0ffff427
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH40 0x0ffff428
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH41 0x0ffff429
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH42 0x0ffff42a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH43 0x0ffff42b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH44 0x0ffff42c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH45 0x0ffff42d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH46 0x0ffff42e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH47 0x0ffff42f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH48 0x0ffff430
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH49 0x0ffff431
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH50 0x0ffff432
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH51 0x0ffff433
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH52 0x0ffff434
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH53 0x0ffff435
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH54 0x0ffff436
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH55 0x0ffff437
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH56 0x0ffff438
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH57 0x0ffff439
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH58 0x0ffff43a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH59 0x0ffff43b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH60 0x0ffff43c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH61 0x0ffff43d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH62 0x0ffff43e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH63 0x0ffff43f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH64 0x0ffff440
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH65 0x0ffff441
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH66 0x0ffff442
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH67 0x0ffff443
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH68 0x0ffff444
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH69 0x0ffff445
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH70 0x0ffff446
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH71 0x0ffff447
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH72 0x0ffff448
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH73 0x0ffff449
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH74 0x0ffff44a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH75 0x0ffff44b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH76 0x0ffff44c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH77 0x0ffff44d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH78 0x0ffff44e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH79 0x0ffff44f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH80 0x0ffff450
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH81 0x0ffff451
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH82 0x0ffff452
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH83 0x0ffff453
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH84 0x0ffff454
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH85 0x0ffff455
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH86 0x0ffff456
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH87 0x0ffff457
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH88 0x0ffff458
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH89 0x0ffff459
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH90 0x0ffff45a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH91 0x0ffff45b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH92 0x0ffff45c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH93 0x0ffff45d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH94 0x0ffff45e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH95 0x0ffff45f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH96 0x0ffff460
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH97 0x0ffff461
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH98 0x0ffff462
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH99 0x0ffff463
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH100 0x0ffff464
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH101 0x0ffff465
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH102 0x0ffff466
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH103 0x0ffff467
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH104 0x0ffff468
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH105 0x0ffff469
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH106 0x0ffff46a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH107 0x0ffff46b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH108 0x0ffff46c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH109 0x0ffff46d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH110 0x0ffff46e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH111 0x0ffff46f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH112 0x0ffff470
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH113 0x0ffff471
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH114 0x0ffff472
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH115 0x0ffff473
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH116 0x0ffff474
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH117 0x0ffff475
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH118 0x0ffff476
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH119 0x0ffff477
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH120 0x0ffff478
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH121 0x0ffff479
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH122 0x0ffff47a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH123 0x0ffff47b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH124 0x0ffff47c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH125 0x0ffff47d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH126 0x0ffff47e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH127 0x0ffff47f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH128 0x0ffff480
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH129 0x0ffff481
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH130 0x0ffff482
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH131 0x0ffff483
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH132 0x0ffff484
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH133 0x0ffff485
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH134 0x0ffff486
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH135 0x0ffff487
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH136 0x0ffff488
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH137 0x0ffff489
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH138 0x0ffff48a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH139 0x0ffff48b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH140 0x0ffff48c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH141 0x0ffff48d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH142 0x0ffff48e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH143 0x0ffff48f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH144 0x0ffff490
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH145 0x0ffff491
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH146 0x0ffff492
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH147 0x0ffff493
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH148 0x0ffff494
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH149 0x0ffff495
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH150 0x0ffff496
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH151 0x0ffff497
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH152 0x0ffff498
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH153 0x0ffff499
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH154 0x0ffff49a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH155 0x0ffff49b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH156 0x0ffff49c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH157 0x0ffff49d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH158 0x0ffff49e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH159 0x0ffff49f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH160 0x0ffff4a0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH161 0x0ffff4a1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH162 0x0ffff4a2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH163 0x0ffff4a3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH164 0x0ffff4a4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH165 0x0ffff4a5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH166 0x0ffff4a6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH167 0x0ffff4a7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH168 0x0ffff4a8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH169 0x0ffff4a9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH170 0x0ffff4aa
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH171 0x0ffff4ab
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH172 0x0ffff4ac
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH173 0x0ffff4ad
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH174 0x0ffff4ae
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH175 0x0ffff4af
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH176 0x0ffff4b0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH177 0x0ffff4b1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH178 0x0ffff4b2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH179 0x0ffff4b3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH180 0x0ffff4b4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH181 0x0ffff4b5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH182 0x0ffff4b6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH183 0x0ffff4b7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH184 0x0ffff4b8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH185 0x0ffff4b9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH186 0x0ffff4ba
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH187 0x0ffff4bb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH188 0x0ffff4bc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH189 0x0ffff4bd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH190 0x0ffff4be
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH191 0x0ffff4bf
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH192 0x0ffff4c0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH193 0x0ffff4c1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH194 0x0ffff4c2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH195 0x0ffff4c3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH196 0x0ffff4c4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH197 0x0ffff4c5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH198 0x0ffff4c6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH199 0x0ffff4c7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH200 0x0ffff4c8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH201 0x0ffff4c9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH202 0x0ffff4ca
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH203 0x0ffff4cb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH204 0x0ffff4cc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH205 0x0ffff4cd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH206 0x0ffff4ce
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH207 0x0ffff4cf
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH208 0x0ffff4d0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH209 0x0ffff4d1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH210 0x0ffff4d2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH211 0x0ffff4d3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH212 0x0ffff4d4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH213 0x0ffff4d5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH214 0x0ffff4d6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH215 0x0ffff4d7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH216 0x0ffff4d8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH217 0x0ffff4d9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH218 0x0ffff4da
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH219 0x0ffff4db
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH220 0x0ffff4dc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH221 0x0ffff4dd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH222 0x0ffff4de
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH223 0x0ffff4df
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH224 0x0ffff4e0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH225 0x0ffff4e1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH226 0x0ffff4e2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH227 0x0ffff4e3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH228 0x0ffff4e4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH229 0x0ffff4e5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH230 0x0ffff4e6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH231 0x0ffff4e7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH232 0x0ffff4e8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH233 0x0ffff4e9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH234 0x0ffff4ea
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH235 0x0ffff4eb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH236 0x0ffff4ec
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH237 0x0ffff4ed
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH238 0x0ffff4ee
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH239 0x0ffff4ef
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH240 0x0ffff4f0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH241 0x0ffff4f1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH242 0x0ffff4f2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH243 0x0ffff4f3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH244 0x0ffff4f4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH245 0x0ffff4f5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH246 0x0ffff4f6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH247 0x0ffff4f7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH248 0x0ffff4f8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH249 0x0ffff4f9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH250 0x0ffff4fa
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH251 0x0ffff4fb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH252 0x0ffff4fc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH253 0x0ffff4fd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH254 0x0ffff4fe
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH255 0x0ffff4ff
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH256 0x0ffff500
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH257 0x0ffff501
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH258 0x0ffff502
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH259 0x0ffff503
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH260 0x0ffff504
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH261 0x0ffff505
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH262 0x0ffff506
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH263 0x0ffff507
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH264 0x0ffff508
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH265 0x0ffff509
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH266 0x0ffff50a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH267 0x0ffff50b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH268 0x0ffff50c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH269 0x0ffff50d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH270 0x0ffff50e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH271 0x0ffff50f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH272 0x0ffff510
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH273 0x0ffff511
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH274 0x0ffff512
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH275 0x0ffff513
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH276 0x0ffff514
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH277 0x0ffff515
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH278 0x0ffff516
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH279 0x0ffff517
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH280 0x0ffff518
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH281 0x0ffff519
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH282 0x0ffff51a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH283 0x0ffff51b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH284 0x0ffff51c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH285 0x0ffff51d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH286 0x0ffff51e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH287 0x0ffff51f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH288 0x0ffff520
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH289 0x0ffff521
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH290 0x0ffff522
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH291 0x0ffff523
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH292 0x0ffff524
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH293 0x0ffff525
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH294 0x0ffff526
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH295 0x0ffff527
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH296 0x0ffff528
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH297 0x0ffff529
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH298 0x0ffff52a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH299 0x0ffff52b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH300 0x0ffff52c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH301 0x0ffff52d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH302 0x0ffff52e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH303 0x0ffff52f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH304 0x0ffff530
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH305 0x0ffff531
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH306 0x0ffff532
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH307 0x0ffff533
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH308 0x0ffff534
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH309 0x0ffff535
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH310 0x0ffff536
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH311 0x0ffff537
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH312 0x0ffff538
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH313 0x0ffff539
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH314 0x0ffff53a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH315 0x0ffff53b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH316 0x0ffff53c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH317 0x0ffff53d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH318 0x0ffff53e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH319 0x0ffff53f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH320 0x0ffff540
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH321 0x0ffff541
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH322 0x0ffff542
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH323 0x0ffff543
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH324 0x0ffff544
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH325 0x0ffff545
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH326 0x0ffff546
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH327 0x0ffff547
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH328 0x0ffff548
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH329 0x0ffff549
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH330 0x0ffff54a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH331 0x0ffff54b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH332 0x0ffff54c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH333 0x0ffff54d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH334 0x0ffff54e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH335 0x0ffff54f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH336 0x0ffff550
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH337 0x0ffff551
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH338 0x0ffff552
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH339 0x0ffff553
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH340 0x0ffff554
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH341 0x0ffff555
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH342 0x0ffff556
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH343 0x0ffff557
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH344 0x0ffff558
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH345 0x0ffff559
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH346 0x0ffff55a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH347 0x0ffff55b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH348 0x0ffff55c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH349 0x0ffff55d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH350 0x0ffff55e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH351 0x0ffff55f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH352 0x0ffff560
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH353 0x0ffff561
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH354 0x0ffff562
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH355 0x0ffff563
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH356 0x0ffff564
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH357 0x0ffff565
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH358 0x0ffff566
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH359 0x0ffff567
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH360 0x0ffff568
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH361 0x0ffff569
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH362 0x0ffff56a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH363 0x0ffff56b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH364 0x0ffff56c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH365 0x0ffff56d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH366 0x0ffff56e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH367 0x0ffff56f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH368 0x0ffff570
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH369 0x0ffff571
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH370 0x0ffff572
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH371 0x0ffff573
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH372 0x0ffff574
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH373 0x0ffff575
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH374 0x0ffff576
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH375 0x0ffff577
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH376 0x0ffff578
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH377 0x0ffff579
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH378 0x0ffff57a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH379 0x0ffff57b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH380 0x0ffff57c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH381 0x0ffff57d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH382 0x0ffff57e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH383 0x0ffff57f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH384 0x0ffff580
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH385 0x0ffff581
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH386 0x0ffff582
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH387 0x0ffff583
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH388 0x0ffff584
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH389 0x0ffff585
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH390 0x0ffff586
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH391 0x0ffff587
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH392 0x0ffff588
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH393 0x0ffff589
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH394 0x0ffff58a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH395 0x0ffff58b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH396 0x0ffff58c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH397 0x0ffff58d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH398 0x0ffff58e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH399 0x0ffff58f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH400 0x0ffff590
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH401 0x0ffff591
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH402 0x0ffff592
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH403 0x0ffff593
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH404 0x0ffff594
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH405 0x0ffff595
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH406 0x0ffff596
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH407 0x0ffff597
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH408 0x0ffff598
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH409 0x0ffff599
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH410 0x0ffff59a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH411 0x0ffff59b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH412 0x0ffff59c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH413 0x0ffff59d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH414 0x0ffff59e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH415 0x0ffff59f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH416 0x0ffff5a0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH417 0x0ffff5a1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH418 0x0ffff5a2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH419 0x0ffff5a3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH420 0x0ffff5a4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH421 0x0ffff5a5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH422 0x0ffff5a6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH423 0x0ffff5a7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH424 0x0ffff5a8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH425 0x0ffff5a9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH426 0x0ffff5aa
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH427 0x0ffff5ab
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH428 0x0ffff5ac
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH429 0x0ffff5ad
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH430 0x0ffff5ae
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH431 0x0ffff5af
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH432 0x0ffff5b0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH433 0x0ffff5b1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH434 0x0ffff5b2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH435 0x0ffff5b3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH436 0x0ffff5b4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH437 0x0ffff5b5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH438 0x0ffff5b6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH439 0x0ffff5b7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH440 0x0ffff5b8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH441 0x0ffff5b9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH442 0x0ffff5ba
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH443 0x0ffff5bb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH444 0x0ffff5bc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH445 0x0ffff5bd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH446 0x0ffff5be
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH447 0x0ffff5bf
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH448 0x0ffff5c0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH449 0x0ffff5c1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH450 0x0ffff5c2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH451 0x0ffff5c3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH452 0x0ffff5c4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH453 0x0ffff5c5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH454 0x0ffff5c6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH455 0x0ffff5c7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH456 0x0ffff5c8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH457 0x0ffff5c9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH458 0x0ffff5ca
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH459 0x0ffff5cb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH460 0x0ffff5cc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH461 0x0ffff5cd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH462 0x0ffff5ce
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH463 0x0ffff5cf
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH464 0x0ffff5d0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH465 0x0ffff5d1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH466 0x0ffff5d2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH467 0x0ffff5d3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH468 0x0ffff5d4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH469 0x0ffff5d5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH470 0x0ffff5d6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH471 0x0ffff5d7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH472 0x0ffff5d8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH473 0x0ffff5d9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH474 0x0ffff5da
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH475 0x0ffff5db
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH476 0x0ffff5dc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH477 0x0ffff5dd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH478 0x0ffff5de
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH479 0x0ffff5df
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH480 0x0ffff5e0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH481 0x0ffff5e1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH482 0x0ffff5e2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH483 0x0ffff5e3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH484 0x0ffff5e4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH485 0x0ffff5e5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH486 0x0ffff5e6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH487 0x0ffff5e7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH488 0x0ffff5e8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH489 0x0ffff5e9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH490 0x0ffff5ea
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH491 0x0ffff5eb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH492 0x0ffff5ec
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH493 0x0ffff5ed
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH494 0x0ffff5ee
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH495 0x0ffff5ef
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH496 0x0ffff5f0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH497 0x0ffff5f1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH498 0x0ffff5f2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH499 0x0ffff5f3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH500 0x0ffff5f4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH501 0x0ffff5f5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH502 0x0ffff5f6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH503 0x0ffff5f7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH504 0x0ffff5f8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH505 0x0ffff5f9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH506 0x0ffff5fa
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH507 0x0ffff5fb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH508 0x0ffff5fc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH509 0x0ffff5fd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH510 0x0ffff5fe
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH511 0x0ffff5ff
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH512 0x0ffff600
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH513 0x0ffff601
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH514 0x0ffff602
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH515 0x0ffff603
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH516 0x0ffff604
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH517 0x0ffff605
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH518 0x0ffff606
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH519 0x0ffff607
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH520 0x0ffff608
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH521 0x0ffff609
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH522 0x0ffff60a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH523 0x0ffff60b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH524 0x0ffff60c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH525 0x0ffff60d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH526 0x0ffff60e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH527 0x0ffff60f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH528 0x0ffff610
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH529 0x0ffff611
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH530 0x0ffff612
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH531 0x0ffff613
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH532 0x0ffff614
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH533 0x0ffff615
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH534 0x0ffff616
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH535 0x0ffff617
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH536 0x0ffff618
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH537 0x0ffff619
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH538 0x0ffff61a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH539 0x0ffff61b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH540 0x0ffff61c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH541 0x0ffff61d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH542 0x0ffff61e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH543 0x0ffff61f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH544 0x0ffff620
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH545 0x0ffff621
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH546 0x0ffff622
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH547 0x0ffff623
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH548 0x0ffff624
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH549 0x0ffff625
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH550 0x0ffff626
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH551 0x0ffff627
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH552 0x0ffff628
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH553 0x0ffff629
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH554 0x0ffff62a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH555 0x0ffff62b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH556 0x0ffff62c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH557 0x0ffff62d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH558 0x0ffff62e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH559 0x0ffff62f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH560 0x0ffff630
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH561 0x0ffff631
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH562 0x0ffff632
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH563 0x0ffff633
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH564 0x0ffff634
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH565 0x0ffff635
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH566 0x0ffff636
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH567 0x0ffff637
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH568 0x0ffff638
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH569 0x0ffff639
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH570 0x0ffff63a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH571 0x0ffff63b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH572 0x0ffff63c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH573 0x0ffff63d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH574 0x0ffff63e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH575 0x0ffff63f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH576 0x0ffff640
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH577 0x0ffff641
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH578 0x0ffff642
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH579 0x0ffff643
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH580 0x0ffff644
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH581 0x0ffff645
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH582 0x0ffff646
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH583 0x0ffff647
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH584 0x0ffff648
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH585 0x0ffff649
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH586 0x0ffff64a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH587 0x0ffff64b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH588 0x0ffff64c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH589 0x0ffff64d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH590 0x0ffff64e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH591 0x0ffff64f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH592 0x0ffff650
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH593 0x0ffff651
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH594 0x0ffff652
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH595 0x0ffff653
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH596 0x0ffff654
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH597 0x0ffff655
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH598 0x0ffff656
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH599 0x0ffff657
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH600 0x0ffff658
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH601 0x0ffff659
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH602 0x0ffff65a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH603 0x0ffff65b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH604 0x0ffff65c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH605 0x0ffff65d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH606 0x0ffff65e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH607 0x0ffff65f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH608 0x0ffff660
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH609 0x0ffff661
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH610 0x0ffff662
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH611 0x0ffff663
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH612 0x0ffff664
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH613 0x0ffff665
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH614 0x0ffff666
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH615 0x0ffff667
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH616 0x0ffff668
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH617 0x0ffff669
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH618 0x0ffff66a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH619 0x0ffff66b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH620 0x0ffff66c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH621 0x0ffff66d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH622 0x0ffff66e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH623 0x0ffff66f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH624 0x0ffff670
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH625 0x0ffff671
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH626 0x0ffff672
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH627 0x0ffff673
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH628 0x0ffff674
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH629 0x0ffff675
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH630 0x0ffff676
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH631 0x0ffff677
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH632 0x0ffff678
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH633 0x0ffff679
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH634 0x0ffff67a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH635 0x0ffff67b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH636 0x0ffff67c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH637 0x0ffff67d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH638 0x0ffff67e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH639 0x0ffff67f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH640 0x0ffff680
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH641 0x0ffff681
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH642 0x0ffff682
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH643 0x0ffff683
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH644 0x0ffff684
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH645 0x0ffff685
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH646 0x0ffff686
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH647 0x0ffff687
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH648 0x0ffff688
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH649 0x0ffff689
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH650 0x0ffff68a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH651 0x0ffff68b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH652 0x0ffff68c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH653 0x0ffff68d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH654 0x0ffff68e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH655 0x0ffff68f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH656 0x0ffff690
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH657 0x0ffff691
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH658 0x0ffff692
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH659 0x0ffff693
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH660 0x0ffff694
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH661 0x0ffff695
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH662 0x0ffff696
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH663 0x0ffff697
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH664 0x0ffff698
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH665 0x0ffff699
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH666 0x0ffff69a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH667 0x0ffff69b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH668 0x0ffff69c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH669 0x0ffff69d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH670 0x0ffff69e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH671 0x0ffff69f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH672 0x0ffff6a0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH673 0x0ffff6a1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH674 0x0ffff6a2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH675 0x0ffff6a3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH676 0x0ffff6a4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH677 0x0ffff6a5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH678 0x0ffff6a6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH679 0x0ffff6a7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH680 0x0ffff6a8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH681 0x0ffff6a9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH682 0x0ffff6aa
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH683 0x0ffff6ab
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH684 0x0ffff6ac
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH685 0x0ffff6ad
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH686 0x0ffff6ae
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH687 0x0ffff6af
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH688 0x0ffff6b0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH689 0x0ffff6b1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH690 0x0ffff6b2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH691 0x0ffff6b3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH692 0x0ffff6b4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH693 0x0ffff6b5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH694 0x0ffff6b6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH695 0x0ffff6b7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH696 0x0ffff6b8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH697 0x0ffff6b9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH698 0x0ffff6ba
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH699 0x0ffff6bb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH700 0x0ffff6bc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH701 0x0ffff6bd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH702 0x0ffff6be
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH703 0x0ffff6bf
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH704 0x0ffff6c0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH705 0x0ffff6c1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH706 0x0ffff6c2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH707 0x0ffff6c3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH708 0x0ffff6c4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH709 0x0ffff6c5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH710 0x0ffff6c6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH711 0x0ffff6c7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH712 0x0ffff6c8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH713 0x0ffff6c9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH714 0x0ffff6ca
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH715 0x0ffff6cb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH716 0x0ffff6cc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH717 0x0ffff6cd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH718 0x0ffff6ce
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH719 0x0ffff6cf
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH720 0x0ffff6d0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH721 0x0ffff6d1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH722 0x0ffff6d2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH723 0x0ffff6d3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH724 0x0ffff6d4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH725 0x0ffff6d5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH726 0x0ffff6d6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH727 0x0ffff6d7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH728 0x0ffff6d8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH729 0x0ffff6d9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH730 0x0ffff6da
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH731 0x0ffff6db
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH732 0x0ffff6dc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH733 0x0ffff6dd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH734 0x0ffff6de
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH735 0x0ffff6df
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH736 0x0ffff6e0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH737 0x0ffff6e1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH738 0x0ffff6e2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH739 0x0ffff6e3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH740 0x0ffff6e4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH741 0x0ffff6e5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH742 0x0ffff6e6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH743 0x0ffff6e7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH744 0x0ffff6e8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH745 0x0ffff6e9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH746 0x0ffff6ea
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH747 0x0ffff6eb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH748 0x0ffff6ec
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH749 0x0ffff6ed
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH750 0x0ffff6ee
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH751 0x0ffff6ef
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH752 0x0ffff6f0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH753 0x0ffff6f1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH754 0x0ffff6f2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH755 0x0ffff6f3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH756 0x0ffff6f4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH757 0x0ffff6f5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH758 0x0ffff6f6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH759 0x0ffff6f7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH760 0x0ffff6f8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH761 0x0ffff6f9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH762 0x0ffff6fa
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH763 0x0ffff6fb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH764 0x0ffff6fc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH765 0x0ffff6fd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH766 0x0ffff6fe
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH767 0x0ffff6ff
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH768 0x0ffff700
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH769 0x0ffff701
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH770 0x0ffff702
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH771 0x0ffff703
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH772 0x0ffff704
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH773 0x0ffff705
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH774 0x0ffff706
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH775 0x0ffff707
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH776 0x0ffff708
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH777 0x0ffff709
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH778 0x0ffff70a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH779 0x0ffff70b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH780 0x0ffff70c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH781 0x0ffff70d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH782 0x0ffff70e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH783 0x0ffff70f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH784 0x0ffff710
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH785 0x0ffff711
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH786 0x0ffff712
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH787 0x0ffff713
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH788 0x0ffff714
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH789 0x0ffff715
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH790 0x0ffff716
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH791 0x0ffff717
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH792 0x0ffff718
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH793 0x0ffff719
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH794 0x0ffff71a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH795 0x0ffff71b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH796 0x0ffff71c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH797 0x0ffff71d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH798 0x0ffff71e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH799 0x0ffff71f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH800 0x0ffff720
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH801 0x0ffff721
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH802 0x0ffff722
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH803 0x0ffff723
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH804 0x0ffff724
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH805 0x0ffff725
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH806 0x0ffff726
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH807 0x0ffff727
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH808 0x0ffff728
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH809 0x0ffff729
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH810 0x0ffff72a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH811 0x0ffff72b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH812 0x0ffff72c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH813 0x0ffff72d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH814 0x0ffff72e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH815 0x0ffff72f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH816 0x0ffff730
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH817 0x0ffff731
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH818 0x0ffff732
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH819 0x0ffff733
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH820 0x0ffff734
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH821 0x0ffff735
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH822 0x0ffff736
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH823 0x0ffff737
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH824 0x0ffff738
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH825 0x0ffff739
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH826 0x0ffff73a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH827 0x0ffff73b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH828 0x0ffff73c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH829 0x0ffff73d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH830 0x0ffff73e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH831 0x0ffff73f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH832 0x0ffff740
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH833 0x0ffff741
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH834 0x0ffff742
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH835 0x0ffff743
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH836 0x0ffff744
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH837 0x0ffff745
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH838 0x0ffff746
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH839 0x0ffff747
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH840 0x0ffff748
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH841 0x0ffff749
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH842 0x0ffff74a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH843 0x0ffff74b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH844 0x0ffff74c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH845 0x0ffff74d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH846 0x0ffff74e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH847 0x0ffff74f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH848 0x0ffff750
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH849 0x0ffff751
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH850 0x0ffff752
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH851 0x0ffff753
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH852 0x0ffff754
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH853 0x0ffff755
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH854 0x0ffff756
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH855 0x0ffff757
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH856 0x0ffff758
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH857 0x0ffff759
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH858 0x0ffff75a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH859 0x0ffff75b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH860 0x0ffff75c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH861 0x0ffff75d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH862 0x0ffff75e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH863 0x0ffff75f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH864 0x0ffff760
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH865 0x0ffff761
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH866 0x0ffff762
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH867 0x0ffff763
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH868 0x0ffff764
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH869 0x0ffff765
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH870 0x0ffff766
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH871 0x0ffff767
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH872 0x0ffff768
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH873 0x0ffff769
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH874 0x0ffff76a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH875 0x0ffff76b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH876 0x0ffff76c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH877 0x0ffff76d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH878 0x0ffff76e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH879 0x0ffff76f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH880 0x0ffff770
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH881 0x0ffff771
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH882 0x0ffff772
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH883 0x0ffff773
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH884 0x0ffff774
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH885 0x0ffff775
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH886 0x0ffff776
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH887 0x0ffff777
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH888 0x0ffff778
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH889 0x0ffff779
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH890 0x0ffff77a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH891 0x0ffff77b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH892 0x0ffff77c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH893 0x0ffff77d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH894 0x0ffff77e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH895 0x0ffff77f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH896 0x0ffff780
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH897 0x0ffff781
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH898 0x0ffff782
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH899 0x0ffff783
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH900 0x0ffff784
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH901 0x0ffff785
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH902 0x0ffff786
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH903 0x0ffff787
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH904 0x0ffff788
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH905 0x0ffff789
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH906 0x0ffff78a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH907 0x0ffff78b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH908 0x0ffff78c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH909 0x0ffff78d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH910 0x0ffff78e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH911 0x0ffff78f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH912 0x0ffff790
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH913 0x0ffff791
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH914 0x0ffff792
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH915 0x0ffff793
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH916 0x0ffff794
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH917 0x0ffff795
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH918 0x0ffff796
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH919 0x0ffff797
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH920 0x0ffff798
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH921 0x0ffff799
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH922 0x0ffff79a
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH923 0x0ffff79b
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH924 0x0ffff79c
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH925 0x0ffff79d
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH926 0x0ffff79e
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH927 0x0ffff79f
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH928 0x0ffff7a0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH929 0x0ffff7a1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH930 0x0ffff7a2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH931 0x0ffff7a3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH932 0x0ffff7a4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH933 0x0ffff7a5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH934 0x0ffff7a6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH935 0x0ffff7a7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH936 0x0ffff7a8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH937 0x0ffff7a9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH938 0x0ffff7aa
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH939 0x0ffff7ab
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH940 0x0ffff7ac
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH941 0x0ffff7ad
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH942 0x0ffff7ae
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH943 0x0ffff7af
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH944 0x0ffff7b0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH945 0x0ffff7b1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH946 0x0ffff7b2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH947 0x0ffff7b3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH948 0x0ffff7b4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH949 0x0ffff7b5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH950 0x0ffff7b6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH951 0x0ffff7b7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH952 0x0ffff7b8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH953 0x0ffff7b9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH954 0x0ffff7ba
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH955 0x0ffff7bb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH956 0x0ffff7bc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH957 0x0ffff7bd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH958 0x0ffff7be
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH959 0x0ffff7bf
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH960 0x0ffff7c0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH961 0x0ffff7c1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH962 0x0ffff7c2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH963 0x0ffff7c3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH964 0x0ffff7c4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH965 0x0ffff7c5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH966 0x0ffff7c6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH967 0x0ffff7c7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH968 0x0ffff7c8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH969 0x0ffff7c9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH970 0x0ffff7ca
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH971 0x0ffff7cb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH972 0x0ffff7cc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH973 0x0ffff7cd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH974 0x0ffff7ce
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH975 0x0ffff7cf
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH976 0x0ffff7d0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH977 0x0ffff7d1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH978 0x0ffff7d2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH979 0x0ffff7d3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH980 0x0ffff7d4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH981 0x0ffff7d5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH982 0x0ffff7d6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH983 0x0ffff7d7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH984 0x0ffff7d8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH985 0x0ffff7d9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH986 0x0ffff7da
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH987 0x0ffff7db
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH988 0x0ffff7dc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH989 0x0ffff7dd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH990 0x0ffff7de
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH991 0x0ffff7df
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH992 0x0ffff7e0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH993 0x0ffff7e1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH994 0x0ffff7e2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH995 0x0ffff7e3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH996 0x0ffff7e4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH997 0x0ffff7e5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH998 0x0ffff7e6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH999 0x0ffff7e7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1000 0x0ffff7e8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1001 0x0ffff7e9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1002 0x0ffff7ea
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1003 0x0ffff7eb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1004 0x0ffff7ec
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1005 0x0ffff7ed
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1006 0x0ffff7ee
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1007 0x0ffff7ef
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1008 0x0ffff7f0
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1009 0x0ffff7f1
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1010 0x0ffff7f2
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1011 0x0ffff7f3
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1012 0x0ffff7f4
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1013 0x0ffff7f5
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1014 0x0ffff7f6
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1015 0x0ffff7f7
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1016 0x0ffff7f8
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1017 0x0ffff7f9
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1018 0x0ffff7fa
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1019 0x0ffff7fb
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1020 0x0ffff7fc
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1021 0x0ffff7fd
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1022 0x0ffff7fe
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1023 0x0ffff7ff
#define CYREG_SFLASH_ALT_PROT_ROW0 0x0ffff800
#define CYREG_SFLASH_ALT_PROT_ROW1 0x0ffff801
#define CYREG_SFLASH_ALT_PROT_ROW2 0x0ffff802
#define CYREG_SFLASH_ALT_PROT_ROW3 0x0ffff803
#define CYREG_SFLASH_ALT_PROT_ROW4 0x0ffff804
#define CYREG_SFLASH_ALT_PROT_ROW5 0x0ffff805
#define CYREG_SFLASH_ALT_PROT_ROW6 0x0ffff806
#define CYREG_SFLASH_ALT_PROT_ROW7 0x0ffff807
#define CYREG_SFLASH_ALT_PROT_ROW8 0x0ffff808
#define CYREG_SFLASH_ALT_PROT_ROW9 0x0ffff809
#define CYREG_SFLASH_ALT_PROT_ROW10 0x0ffff80a
#define CYREG_SFLASH_ALT_PROT_ROW11 0x0ffff80b
#define CYREG_SFLASH_ALT_PROT_ROW12 0x0ffff80c
#define CYREG_SFLASH_ALT_PROT_ROW13 0x0ffff80d
#define CYREG_SFLASH_ALT_PROT_ROW14 0x0ffff80e
#define CYREG_SFLASH_ALT_PROT_ROW15 0x0ffff80f
#define CYREG_SFLASH_ALT_PROT_ROW16 0x0ffff810
#define CYREG_SFLASH_ALT_PROT_ROW17 0x0ffff811
#define CYREG_SFLASH_ALT_PROT_ROW18 0x0ffff812
#define CYREG_SFLASH_ALT_PROT_ROW19 0x0ffff813
#define CYREG_SFLASH_ALT_PROT_ROW20 0x0ffff814
#define CYREG_SFLASH_ALT_PROT_ROW21 0x0ffff815
#define CYREG_SFLASH_ALT_PROT_ROW22 0x0ffff816
#define CYREG_SFLASH_ALT_PROT_ROW23 0x0ffff817
#define CYREG_SFLASH_ALT_PROT_ROW24 0x0ffff818
#define CYREG_SFLASH_ALT_PROT_ROW25 0x0ffff819
#define CYREG_SFLASH_ALT_PROT_ROW26 0x0ffff81a
#define CYREG_SFLASH_ALT_PROT_ROW27 0x0ffff81b
#define CYREG_SFLASH_ALT_PROT_ROW28 0x0ffff81c
#define CYREG_SFLASH_ALT_PROT_ROW29 0x0ffff81d
#define CYREG_SFLASH_ALT_PROT_ROW30 0x0ffff81e
#define CYREG_SFLASH_ALT_PROT_ROW31 0x0ffff81f
#define CYREG_SFLASH_ALT_PROT_ROW32 0x0ffff820
#define CYREG_SFLASH_ALT_PROT_ROW33 0x0ffff821
#define CYREG_SFLASH_ALT_PROT_ROW34 0x0ffff822
#define CYREG_SFLASH_ALT_PROT_ROW35 0x0ffff823
#define CYREG_SFLASH_ALT_PROT_ROW36 0x0ffff824
#define CYREG_SFLASH_ALT_PROT_ROW37 0x0ffff825
#define CYREG_SFLASH_ALT_PROT_ROW38 0x0ffff826
#define CYREG_SFLASH_ALT_PROT_ROW39 0x0ffff827
#define CYREG_SFLASH_ALT_PROT_ROW40 0x0ffff828
#define CYREG_SFLASH_ALT_PROT_ROW41 0x0ffff829
#define CYREG_SFLASH_ALT_PROT_ROW42 0x0ffff82a
#define CYREG_SFLASH_ALT_PROT_ROW43 0x0ffff82b
#define CYREG_SFLASH_ALT_PROT_ROW44 0x0ffff82c
#define CYREG_SFLASH_ALT_PROT_ROW45 0x0ffff82d
#define CYREG_SFLASH_ALT_PROT_ROW46 0x0ffff82e
#define CYREG_SFLASH_ALT_PROT_ROW47 0x0ffff82f
#define CYREG_SFLASH_ALT_PROT_ROW48 0x0ffff830
#define CYREG_SFLASH_ALT_PROT_ROW49 0x0ffff831
#define CYREG_SFLASH_ALT_PROT_ROW50 0x0ffff832
#define CYREG_SFLASH_ALT_PROT_ROW51 0x0ffff833
#define CYREG_SFLASH_ALT_PROT_ROW52 0x0ffff834
#define CYREG_SFLASH_ALT_PROT_ROW53 0x0ffff835
#define CYREG_SFLASH_ALT_PROT_ROW54 0x0ffff836
#define CYREG_SFLASH_ALT_PROT_ROW55 0x0ffff837
#define CYREG_SFLASH_ALT_PROT_ROW56 0x0ffff838
#define CYREG_SFLASH_ALT_PROT_ROW57 0x0ffff839
#define CYREG_SFLASH_ALT_PROT_ROW58 0x0ffff83a
#define CYREG_SFLASH_ALT_PROT_ROW59 0x0ffff83b
#define CYREG_SFLASH_ALT_PROT_ROW60 0x0ffff83c
#define CYREG_SFLASH_ALT_PROT_ROW61 0x0ffff83d
#define CYREG_SFLASH_ALT_PROT_ROW62 0x0ffff83e
#define CYREG_SFLASH_ALT_PROT_ROW63 0x0ffff83f
#define CYREG_SFLASH_ALT_PROT_ROW64 0x0ffff840
#define CYREG_SFLASH_ALT_PROT_ROW65 0x0ffff841
#define CYREG_SFLASH_ALT_PROT_ROW66 0x0ffff842
#define CYREG_SFLASH_ALT_PROT_ROW67 0x0ffff843
#define CYREG_SFLASH_ALT_PROT_ROW68 0x0ffff844
#define CYREG_SFLASH_ALT_PROT_ROW69 0x0ffff845
#define CYREG_SFLASH_ALT_PROT_ROW70 0x0ffff846
#define CYREG_SFLASH_ALT_PROT_ROW71 0x0ffff847
#define CYREG_SFLASH_ALT_PROT_ROW72 0x0ffff848
#define CYREG_SFLASH_ALT_PROT_ROW73 0x0ffff849
#define CYREG_SFLASH_ALT_PROT_ROW74 0x0ffff84a
#define CYREG_SFLASH_ALT_PROT_ROW75 0x0ffff84b
#define CYREG_SFLASH_ALT_PROT_ROW76 0x0ffff84c
#define CYREG_SFLASH_ALT_PROT_ROW77 0x0ffff84d
#define CYREG_SFLASH_ALT_PROT_ROW78 0x0ffff84e
#define CYREG_SFLASH_ALT_PROT_ROW79 0x0ffff84f
#define CYREG_SFLASH_ALT_PROT_ROW80 0x0ffff850
#define CYREG_SFLASH_ALT_PROT_ROW81 0x0ffff851
#define CYREG_SFLASH_ALT_PROT_ROW82 0x0ffff852
#define CYREG_SFLASH_ALT_PROT_ROW83 0x0ffff853
#define CYREG_SFLASH_ALT_PROT_ROW84 0x0ffff854
#define CYREG_SFLASH_ALT_PROT_ROW85 0x0ffff855
#define CYREG_SFLASH_ALT_PROT_ROW86 0x0ffff856
#define CYREG_SFLASH_ALT_PROT_ROW87 0x0ffff857
#define CYREG_SFLASH_ALT_PROT_ROW88 0x0ffff858
#define CYREG_SFLASH_ALT_PROT_ROW89 0x0ffff859
#define CYREG_SFLASH_ALT_PROT_ROW90 0x0ffff85a
#define CYREG_SFLASH_ALT_PROT_ROW91 0x0ffff85b
#define CYREG_SFLASH_ALT_PROT_ROW92 0x0ffff85c
#define CYREG_SFLASH_ALT_PROT_ROW93 0x0ffff85d
#define CYREG_SFLASH_ALT_PROT_ROW94 0x0ffff85e
#define CYREG_SFLASH_ALT_PROT_ROW95 0x0ffff85f
#define CYREG_SFLASH_ALT_PROT_ROW96 0x0ffff860
#define CYREG_SFLASH_ALT_PROT_ROW97 0x0ffff861
#define CYREG_SFLASH_ALT_PROT_ROW98 0x0ffff862
#define CYREG_SFLASH_ALT_PROT_ROW99 0x0ffff863
#define CYREG_SFLASH_ALT_PROT_ROW100 0x0ffff864
#define CYREG_SFLASH_ALT_PROT_ROW101 0x0ffff865
#define CYREG_SFLASH_ALT_PROT_ROW102 0x0ffff866
#define CYREG_SFLASH_ALT_PROT_ROW103 0x0ffff867
#define CYREG_SFLASH_ALT_PROT_ROW104 0x0ffff868
#define CYREG_SFLASH_ALT_PROT_ROW105 0x0ffff869
#define CYREG_SFLASH_ALT_PROT_ROW106 0x0ffff86a
#define CYREG_SFLASH_ALT_PROT_ROW107 0x0ffff86b
#define CYREG_SFLASH_ALT_PROT_ROW108 0x0ffff86c
#define CYREG_SFLASH_ALT_PROT_ROW109 0x0ffff86d
#define CYREG_SFLASH_ALT_PROT_ROW110 0x0ffff86e
#define CYREG_SFLASH_ALT_PROT_ROW111 0x0ffff86f
#define CYREG_SFLASH_ALT_PROT_ROW112 0x0ffff870
#define CYREG_SFLASH_ALT_PROT_ROW113 0x0ffff871
#define CYREG_SFLASH_ALT_PROT_ROW114 0x0ffff872
#define CYREG_SFLASH_ALT_PROT_ROW115 0x0ffff873
#define CYREG_SFLASH_ALT_PROT_ROW116 0x0ffff874
#define CYREG_SFLASH_ALT_PROT_ROW117 0x0ffff875
#define CYREG_SFLASH_ALT_PROT_ROW118 0x0ffff876
#define CYREG_SFLASH_ALT_PROT_ROW119 0x0ffff877
#define CYREG_SFLASH_ALT_PROT_ROW120 0x0ffff878
#define CYREG_SFLASH_ALT_PROT_ROW121 0x0ffff879
#define CYREG_SFLASH_ALT_PROT_ROW122 0x0ffff87a
#define CYREG_SFLASH_ALT_PROT_ROW123 0x0ffff87b
#define CYREG_SFLASH_ALT_PROT_ROW124 0x0ffff87c
#define CYREG_SFLASH_ALT_PROT_ROW125 0x0ffff87d
#define CYREG_SFLASH_ALT_PROT_ROW126 0x0ffff87e
#define CYREG_SFLASH_ALT_PROT_ROW127 0x0ffff87f
#define CYREG_SFLASH_ALT_PROT_ROW128 0x0ffff880
#define CYREG_SFLASH_ALT_PROT_ROW129 0x0ffff881
#define CYREG_SFLASH_ALT_PROT_ROW130 0x0ffff882
#define CYREG_SFLASH_ALT_PROT_ROW131 0x0ffff883
#define CYREG_SFLASH_ALT_PROT_ROW132 0x0ffff884
#define CYREG_SFLASH_ALT_PROT_ROW133 0x0ffff885
#define CYREG_SFLASH_ALT_PROT_ROW134 0x0ffff886
#define CYREG_SFLASH_ALT_PROT_ROW135 0x0ffff887
#define CYREG_SFLASH_ALT_PROT_ROW136 0x0ffff888
#define CYREG_SFLASH_ALT_PROT_ROW137 0x0ffff889
#define CYREG_SFLASH_ALT_PROT_ROW138 0x0ffff88a
#define CYREG_SFLASH_ALT_PROT_ROW139 0x0ffff88b
#define CYREG_SFLASH_ALT_PROT_ROW140 0x0ffff88c
#define CYREG_SFLASH_ALT_PROT_ROW141 0x0ffff88d
#define CYREG_SFLASH_ALT_PROT_ROW142 0x0ffff88e
#define CYREG_SFLASH_ALT_PROT_ROW143 0x0ffff88f
#define CYREG_SFLASH_ALT_PROT_ROW144 0x0ffff890
#define CYREG_SFLASH_ALT_PROT_ROW145 0x0ffff891
#define CYREG_SFLASH_ALT_PROT_ROW146 0x0ffff892
#define CYREG_SFLASH_ALT_PROT_ROW147 0x0ffff893
#define CYREG_SFLASH_ALT_PROT_ROW148 0x0ffff894
#define CYREG_SFLASH_ALT_PROT_ROW149 0x0ffff895
#define CYREG_SFLASH_ALT_PROT_ROW150 0x0ffff896
#define CYREG_SFLASH_ALT_PROT_ROW151 0x0ffff897
#define CYREG_SFLASH_ALT_PROT_ROW152 0x0ffff898
#define CYREG_SFLASH_ALT_PROT_ROW153 0x0ffff899
#define CYREG_SFLASH_ALT_PROT_ROW154 0x0ffff89a
#define CYREG_SFLASH_ALT_PROT_ROW155 0x0ffff89b
#define CYREG_SFLASH_ALT_PROT_ROW156 0x0ffff89c
#define CYREG_SFLASH_ALT_PROT_ROW157 0x0ffff89d
#define CYREG_SFLASH_ALT_PROT_ROW158 0x0ffff89e
#define CYREG_SFLASH_ALT_PROT_ROW159 0x0ffff89f
#define CYREG_SFLASH_ALT_PROT_ROW160 0x0ffff8a0
#define CYREG_SFLASH_ALT_PROT_ROW161 0x0ffff8a1
#define CYREG_SFLASH_ALT_PROT_ROW162 0x0ffff8a2
#define CYREG_SFLASH_ALT_PROT_ROW163 0x0ffff8a3
#define CYREG_SFLASH_ALT_PROT_ROW164 0x0ffff8a4
#define CYREG_SFLASH_ALT_PROT_ROW165 0x0ffff8a5
#define CYREG_SFLASH_ALT_PROT_ROW166 0x0ffff8a6
#define CYREG_SFLASH_ALT_PROT_ROW167 0x0ffff8a7
#define CYREG_SFLASH_ALT_PROT_ROW168 0x0ffff8a8
#define CYREG_SFLASH_ALT_PROT_ROW169 0x0ffff8a9
#define CYREG_SFLASH_ALT_PROT_ROW170 0x0ffff8aa
#define CYREG_SFLASH_ALT_PROT_ROW171 0x0ffff8ab
#define CYREG_SFLASH_ALT_PROT_ROW172 0x0ffff8ac
#define CYREG_SFLASH_ALT_PROT_ROW173 0x0ffff8ad
#define CYREG_SFLASH_ALT_PROT_ROW174 0x0ffff8ae
#define CYREG_SFLASH_ALT_PROT_ROW175 0x0ffff8af
#define CYREG_SFLASH_ALT_PROT_ROW176 0x0ffff8b0
#define CYREG_SFLASH_ALT_PROT_ROW177 0x0ffff8b1
#define CYREG_SFLASH_ALT_PROT_ROW178 0x0ffff8b2
#define CYREG_SFLASH_ALT_PROT_ROW179 0x0ffff8b3
#define CYREG_SFLASH_ALT_PROT_ROW180 0x0ffff8b4
#define CYREG_SFLASH_ALT_PROT_ROW181 0x0ffff8b5
#define CYREG_SFLASH_ALT_PROT_ROW182 0x0ffff8b6
#define CYREG_SFLASH_ALT_PROT_ROW183 0x0ffff8b7
#define CYREG_SFLASH_ALT_PROT_ROW184 0x0ffff8b8
#define CYREG_SFLASH_ALT_PROT_ROW185 0x0ffff8b9
#define CYREG_SFLASH_ALT_PROT_ROW186 0x0ffff8ba
#define CYREG_SFLASH_ALT_PROT_ROW187 0x0ffff8bb
#define CYREG_SFLASH_ALT_PROT_ROW188 0x0ffff8bc
#define CYREG_SFLASH_ALT_PROT_ROW189 0x0ffff8bd
#define CYREG_SFLASH_ALT_PROT_ROW190 0x0ffff8be
#define CYREG_SFLASH_ALT_PROT_ROW191 0x0ffff8bf
#define CYREG_SFLASH_ALT_PROT_ROW192 0x0ffff8c0
#define CYREG_SFLASH_ALT_PROT_ROW193 0x0ffff8c1
#define CYREG_SFLASH_ALT_PROT_ROW194 0x0ffff8c2
#define CYREG_SFLASH_ALT_PROT_ROW195 0x0ffff8c3
#define CYREG_SFLASH_ALT_PROT_ROW196 0x0ffff8c4
#define CYREG_SFLASH_ALT_PROT_ROW197 0x0ffff8c5
#define CYREG_SFLASH_ALT_PROT_ROW198 0x0ffff8c6
#define CYREG_SFLASH_ALT_PROT_ROW199 0x0ffff8c7
#define CYREG_SFLASH_ALT_PROT_ROW200 0x0ffff8c8
#define CYREG_SFLASH_ALT_PROT_ROW201 0x0ffff8c9
#define CYREG_SFLASH_ALT_PROT_ROW202 0x0ffff8ca
#define CYREG_SFLASH_ALT_PROT_ROW203 0x0ffff8cb
#define CYREG_SFLASH_ALT_PROT_ROW204 0x0ffff8cc
#define CYREG_SFLASH_ALT_PROT_ROW205 0x0ffff8cd
#define CYREG_SFLASH_ALT_PROT_ROW206 0x0ffff8ce
#define CYREG_SFLASH_ALT_PROT_ROW207 0x0ffff8cf
#define CYREG_SFLASH_ALT_PROT_ROW208 0x0ffff8d0
#define CYREG_SFLASH_ALT_PROT_ROW209 0x0ffff8d1
#define CYREG_SFLASH_ALT_PROT_ROW210 0x0ffff8d2
#define CYREG_SFLASH_ALT_PROT_ROW211 0x0ffff8d3
#define CYREG_SFLASH_ALT_PROT_ROW212 0x0ffff8d4
#define CYREG_SFLASH_ALT_PROT_ROW213 0x0ffff8d5
#define CYREG_SFLASH_ALT_PROT_ROW214 0x0ffff8d6
#define CYREG_SFLASH_ALT_PROT_ROW215 0x0ffff8d7
#define CYREG_SFLASH_ALT_PROT_ROW216 0x0ffff8d8
#define CYREG_SFLASH_ALT_PROT_ROW217 0x0ffff8d9
#define CYREG_SFLASH_ALT_PROT_ROW218 0x0ffff8da
#define CYREG_SFLASH_ALT_PROT_ROW219 0x0ffff8db
#define CYREG_SFLASH_ALT_PROT_ROW220 0x0ffff8dc
#define CYREG_SFLASH_ALT_PROT_ROW221 0x0ffff8dd
#define CYREG_SFLASH_ALT_PROT_ROW222 0x0ffff8de
#define CYREG_SFLASH_ALT_PROT_ROW223 0x0ffff8df
#define CYREG_SFLASH_ALT_PROT_ROW224 0x0ffff8e0
#define CYREG_SFLASH_ALT_PROT_ROW225 0x0ffff8e1
#define CYREG_SFLASH_ALT_PROT_ROW226 0x0ffff8e2
#define CYREG_SFLASH_ALT_PROT_ROW227 0x0ffff8e3
#define CYREG_SFLASH_ALT_PROT_ROW228 0x0ffff8e4
#define CYREG_SFLASH_ALT_PROT_ROW229 0x0ffff8e5
#define CYREG_SFLASH_ALT_PROT_ROW230 0x0ffff8e6
#define CYREG_SFLASH_ALT_PROT_ROW231 0x0ffff8e7
#define CYREG_SFLASH_ALT_PROT_ROW232 0x0ffff8e8
#define CYREG_SFLASH_ALT_PROT_ROW233 0x0ffff8e9
#define CYREG_SFLASH_ALT_PROT_ROW234 0x0ffff8ea
#define CYREG_SFLASH_ALT_PROT_ROW235 0x0ffff8eb
#define CYREG_SFLASH_ALT_PROT_ROW236 0x0ffff8ec
#define CYREG_SFLASH_ALT_PROT_ROW237 0x0ffff8ed
#define CYREG_SFLASH_ALT_PROT_ROW238 0x0ffff8ee
#define CYREG_SFLASH_ALT_PROT_ROW239 0x0ffff8ef
#define CYREG_SFLASH_ALT_PROT_ROW240 0x0ffff8f0
#define CYREG_SFLASH_ALT_PROT_ROW241 0x0ffff8f1
#define CYREG_SFLASH_ALT_PROT_ROW242 0x0ffff8f2
#define CYREG_SFLASH_ALT_PROT_ROW243 0x0ffff8f3
#define CYREG_SFLASH_ALT_PROT_ROW244 0x0ffff8f4
#define CYREG_SFLASH_ALT_PROT_ROW245 0x0ffff8f5
#define CYREG_SFLASH_ALT_PROT_ROW246 0x0ffff8f6
#define CYREG_SFLASH_ALT_PROT_ROW247 0x0ffff8f7
#define CYREG_SFLASH_ALT_PROT_ROW248 0x0ffff8f8
#define CYREG_SFLASH_ALT_PROT_ROW249 0x0ffff8f9
#define CYREG_SFLASH_ALT_PROT_ROW250 0x0ffff8fa
#define CYREG_SFLASH_ALT_PROT_ROW251 0x0ffff8fb
#define CYREG_SFLASH_ALT_PROT_ROW252 0x0ffff8fc
#define CYREG_SFLASH_ALT_PROT_ROW253 0x0ffff8fd
#define CYREG_SFLASH_ALT_PROT_ROW254 0x0ffff8fe
#define CYREG_SFLASH_ALT_PROT_ROW255 0x0ffff8ff
#define CYREG_SFLASH_ALT_PP 0x0ffffb20
#define CYFLD_SFLASH_PERIOD__OFFSET 0x00000000
#define CYFLD_SFLASH_PERIOD__SIZE 0x00000018
#define CYFLD_SFLASH_PDAC__OFFSET 0x00000018
#define CYFLD_SFLASH_PDAC__SIZE 0x00000004
#define CYFLD_SFLASH_NDAC__OFFSET 0x0000001c
#define CYFLD_SFLASH_NDAC__SIZE 0x00000004
#define CYREG_SFLASH_ALT_E 0x0ffffb24
#define CYREG_SFLASH_ALT_P 0x0ffffb28
#define CYREG_SFLASH_ALT_EA_E 0x0ffffb2c
#define CYREG_SFLASH_ALT_EA_P 0x0ffffb30
#define CYREG_SFLASH_ALT_ES_E 0x0ffffb34
#define CYREG_SFLASH_ALT_ES_P_EO 0x0ffffb38
#define CYREG_SFLASH_ALT_E_VCTAT 0x0ffffb3c
#define CYFLD_SFLASH_VCTAT_SLOPE__OFFSET 0x00000000
#define CYFLD_SFLASH_VCTAT_SLOPE__SIZE 0x00000004
#define CYFLD_SFLASH_VCTAT_VOLTAGE__OFFSET 0x00000004
#define CYFLD_SFLASH_VCTAT_VOLTAGE__SIZE 0x00000002
#define CYFLD_SFLASH_VCTAT_ENABLE__OFFSET 0x00000006
#define CYFLD_SFLASH_VCTAT_ENABLE__SIZE 0x00000001
#define CYREG_SFLASH_ALT_P_VCTAT 0x0ffffb3d
#define CYDEV_ROM_BASE 0x10000000
#define CYDEV_ROM_SIZE 0x00002000
#define CYREG_ROM_DATA_MBASE 0x10000000
#define CYREG_ROM_DATA_MSIZE 0x00002000
#define CYDEV_SRAM_BASE 0x20000000
#define CYDEV_SRAM_SIZE 0x00004000
#define CYREG_SRAM_DATA_MBASE 0x20000000
#define CYREG_SRAM_DATA_MSIZE 0x00008000
#define CYDEV_PERI_BASE 0x40010000
#define CYDEV_PERI_SIZE 0x00010000
#define CYREG_PERI_DIV_CMD 0x40010000
#define CYFLD_PERI_SEL_DIV__OFFSET 0x00000000
#define CYFLD_PERI_SEL_DIV__SIZE 0x00000006
#define CYFLD_PERI_SEL_TYPE__OFFSET 0x00000006
#define CYFLD_PERI_SEL_TYPE__SIZE 0x00000002
#define CYFLD_PERI_PA_SEL_DIV__OFFSET 0x00000008
#define CYFLD_PERI_PA_SEL_DIV__SIZE 0x00000006
#define CYFLD_PERI_PA_SEL_TYPE__OFFSET 0x0000000e
#define CYFLD_PERI_PA_SEL_TYPE__SIZE 0x00000002
#define CYFLD_PERI_DISABLE__OFFSET 0x0000001e
#define CYFLD_PERI_DISABLE__SIZE 0x00000001
#define CYFLD_PERI_ENABLE__OFFSET 0x0000001f
#define CYFLD_PERI_ENABLE__SIZE 0x00000001
#define CYREG_PERI_PCLK_CTL0 0x40010100
#define CYREG_PERI_PCLK_CTL1 0x40010104
#define CYREG_PERI_PCLK_CTL2 0x40010108
#define CYREG_PERI_PCLK_CTL3 0x4001010c
#define CYREG_PERI_PCLK_CTL4 0x40010110
#define CYREG_PERI_PCLK_CTL5 0x40010114
#define CYREG_PERI_PCLK_CTL6 0x40010118
#define CYREG_PERI_PCLK_CTL7 0x4001011c
#define CYREG_PERI_PCLK_CTL8 0x40010120
#define CYREG_PERI_PCLK_CTL9 0x40010124
#define CYREG_PERI_PCLK_CTL10 0x40010128
#define CYREG_PERI_PCLK_CTL11 0x4001012c
#define CYREG_PERI_PCLK_CTL12 0x40010130
#define CYREG_PERI_PCLK_CTL13 0x40010134
#define CYREG_PERI_PCLK_CTL14 0x40010138
#define CYREG_PERI_PCLK_CTL15 0x4001013c
#define CYREG_PERI_PCLK_CTL16 0x40010140
#define CYREG_PERI_PCLK_CTL17 0x40010144
#define CYREG_PERI_PCLK_CTL18 0x40010148
#define CYREG_PERI_PCLK_CTL19 0x4001014c
#define CYREG_PERI_PCLK_CTL20 0x40010150
#define CYREG_PERI_PCLK_CTL21 0x40010154
#define CYREG_PERI_PCLK_CTL22 0x40010158
#define CYREG_PERI_PCLK_CTL23 0x4001015c
#define CYREG_PERI_PCLK_CTL24 0x40010160
#define CYREG_PERI_DIV_16_CTL0 0x40010300
#define CYFLD_PERI_EN__OFFSET 0x00000000
#define CYFLD_PERI_EN__SIZE 0x00000001
#define CYFLD_PERI_INT16_DIV__OFFSET 0x00000008
#define CYFLD_PERI_INT16_DIV__SIZE 0x00000010
#define CYREG_PERI_DIV_16_CTL1 0x40010304
#define CYREG_PERI_DIV_16_CTL2 0x40010308
#define CYREG_PERI_DIV_16_CTL3 0x4001030c
#define CYREG_PERI_DIV_16_CTL4 0x40010310
#define CYREG_PERI_DIV_16_CTL5 0x40010314
#define CYREG_PERI_DIV_16_CTL6 0x40010318
#define CYREG_PERI_DIV_16_CTL7 0x4001031c
#define CYREG_PERI_DIV_16_CTL8 0x40010320
#define CYREG_PERI_DIV_16_CTL9 0x40010324
#define CYREG_PERI_DIV_16_CTL10 0x40010328
#define CYREG_PERI_DIV_16_CTL11 0x4001032c
#define CYREG_PERI_DIV_16_CTL12 0x40010330
#define CYREG_PERI_DIV_16_CTL13 0x40010334
#define CYREG_PERI_DIV_16_CTL14 0x40010338
#define CYREG_PERI_DIV_16_CTL15 0x4001033c
#define CYREG_PERI_DIV_16_5_CTL0 0x40010400
#define CYFLD_PERI_FRAC5_DIV__OFFSET 0x00000003
#define CYFLD_PERI_FRAC5_DIV__SIZE 0x00000005
#define CYREG_PERI_DIV_16_5_CTL1 0x40010404
#define CYREG_PERI_DIV_16_5_CTL2 0x40010408
#define CYREG_PERI_DIV_16_5_CTL3 0x4001040c
#define CYREG_PERI_DIV_24_5_CTL 0x40010500
#define CYFLD_PERI_INT24_DIV__OFFSET 0x00000008
#define CYFLD_PERI_INT24_DIV__SIZE 0x00000018
#define CYREG_PERI_TR_CTL 0x40010600
#define CYFLD_PERI_TR_SEL__OFFSET 0x00000000
#define CYFLD_PERI_TR_SEL__SIZE 0x00000007
#define CYFLD_PERI_TR_GROUP__OFFSET 0x00000008
#define CYFLD_PERI_TR_GROUP__SIZE 0x00000004
#define CYFLD_PERI_TR_COUNT__OFFSET 0x00000010
#define CYFLD_PERI_TR_COUNT__SIZE 0x00000008
#define CYFLD_PERI_TR_OUT__OFFSET 0x0000001e
#define CYFLD_PERI_TR_OUT__SIZE 0x00000001
#define CYFLD_PERI_TR_ACT__OFFSET 0x0000001f
#define CYFLD_PERI_TR_ACT__SIZE 0x00000001
#define CYDEV_PERI_TR_GROUP0_BASE 0x40012000
#define CYDEV_PERI_TR_GROUP0_SIZE 0x00000200
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL0 0x40012000
#define CYFLD_PERI_TR_GROUP_SEL__OFFSET 0x00000000
#define CYFLD_PERI_TR_GROUP_SEL__SIZE 0x00000006
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL1 0x40012004
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL2 0x40012008
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL3 0x4001200c
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL4 0x40012010
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL5 0x40012014
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL6 0x40012018
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL7 0x4001201c
#define CYDEV_PERI_TR_GROUP1_BASE 0x40012200
#define CYDEV_PERI_TR_GROUP1_SIZE 0x00000200
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL0 0x40012200
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL1 0x40012204
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL2 0x40012208
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL3 0x4001220c
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL4 0x40012210
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL5 0x40012214
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL6 0x40012218
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL7 0x4001221c
#define CYDEV_PERI_TR_GROUP2_BASE 0x40012400
#define CYDEV_PERI_TR_GROUP2_SIZE 0x00000200
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL0 0x40012400
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL1 0x40012404
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL2 0x40012408
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL3 0x4001240c
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL4 0x40012410
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL5 0x40012414
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL6 0x40012418
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL7 0x4001241c
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL8 0x40012420
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL9 0x40012424
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL10 0x40012428
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL11 0x4001242c
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL12 0x40012430
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL13 0x40012434
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL14 0x40012438
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL15 0x4001243c
#define CYDEV_PERI_TR_GROUP3_BASE 0x40012600
#define CYDEV_PERI_TR_GROUP3_SIZE 0x00000200
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL0 0x40012600
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL1 0x40012604
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL2 0x40012608
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL3 0x4001260c
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL4 0x40012610
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL5 0x40012614
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL6 0x40012618
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL7 0x4001261c
#define CYDEV_HSIOM_BASE 0x40020000
#define CYDEV_HSIOM_SIZE 0x00004000
#define CYREG_HSIOM_PORT_SEL0 0x40020000
#define CYFLD_HSIOM_IO0_SEL__OFFSET 0x00000000
#define CYFLD_HSIOM_IO0_SEL__SIZE 0x00000004
#define CYVAL_HSIOM_IO0_SEL_GPIO 0x00000000
#define CYVAL_HSIOM_IO0_SEL_GPIO_DSI 0x00000001
#define CYVAL_HSIOM_IO0_SEL_DSI_DSI 0x00000002
#define CYVAL_HSIOM_IO0_SEL_DSI_GPIO 0x00000003
#define CYVAL_HSIOM_IO0_SEL_CSD_SENSE 0x00000004
#define CYVAL_HSIOM_IO0_SEL_CSD_SHIELD 0x00000005
#define CYVAL_HSIOM_IO0_SEL_AMUXA 0x00000006
#define CYVAL_HSIOM_IO0_SEL_AMUXB 0x00000007
#define CYVAL_HSIOM_IO0_SEL_ACT_0 0x00000008
#define CYVAL_HSIOM_IO0_SEL_ACT_1 0x00000009
#define CYVAL_HSIOM_IO0_SEL_ACT_2 0x0000000a
#define CYVAL_HSIOM_IO0_SEL_ACT_3 0x0000000b
#define CYVAL_HSIOM_IO0_SEL_LCD_COM 0x0000000c
#define CYVAL_HSIOM_IO0_SEL_LCD_SEG 0x0000000d
#define CYVAL_HSIOM_IO0_SEL_DS_0 0x0000000c
#define CYVAL_HSIOM_IO0_SEL_DS_1 0x0000000d
#define CYVAL_HSIOM_IO0_SEL_DS_2 0x0000000e
#define CYVAL_HSIOM_IO0_SEL_DS_3 0x0000000f
#define CYFLD_HSIOM_IO1_SEL__OFFSET 0x00000004
#define CYFLD_HSIOM_IO1_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO2_SEL__OFFSET 0x00000008
#define CYFLD_HSIOM_IO2_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO3_SEL__OFFSET 0x0000000c
#define CYFLD_HSIOM_IO3_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO4_SEL__OFFSET 0x00000010
#define CYFLD_HSIOM_IO4_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO5_SEL__OFFSET 0x00000014
#define CYFLD_HSIOM_IO5_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO6_SEL__OFFSET 0x00000018
#define CYFLD_HSIOM_IO6_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO7_SEL__OFFSET 0x0000001c
#define CYFLD_HSIOM_IO7_SEL__SIZE 0x00000004
#define CYREG_HSIOM_PORT_SEL1 0x40020100
#define CYREG_HSIOM_PORT_SEL2 0x40020200
#define CYREG_HSIOM_PORT_SEL3 0x40020300
#define CYREG_HSIOM_PORT_SEL4 0x40020400
#define CYREG_HSIOM_PORT_SEL5 0x40020500
#define CYREG_HSIOM_PORT_SEL6 0x40020600
#define CYREG_HSIOM_PORT_SEL7 0x40020700
#define CYREG_HSIOM_PORT_SEL8 0x40020800
#define CYREG_HSIOM_PORT_SEL9 0x40020900
#define CYREG_HSIOM_PORT_SEL10 0x40020a00
#define CYREG_HSIOM_PORT_SEL11 0x40020b00
#define CYREG_HSIOM_PORT_SEL12 0x40020c00
#define CYREG_HSIOM_PORT_SEL13 0x40020d00
#define CYREG_HSIOM_AMUX_SPLIT_CTL0 0x40022100
#define CYFLD_HSIOM_SWITCH_AA_SL__OFFSET 0x00000000
#define CYFLD_HSIOM_SWITCH_AA_SL__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_AA_SR__OFFSET 0x00000001
#define CYFLD_HSIOM_SWITCH_AA_SR__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_AA_S0__OFFSET 0x00000002
#define CYFLD_HSIOM_SWITCH_AA_S0__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_BB_SL__OFFSET 0x00000004
#define CYFLD_HSIOM_SWITCH_BB_SL__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_BB_SR__OFFSET 0x00000005
#define CYFLD_HSIOM_SWITCH_BB_SR__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_BB_S0__OFFSET 0x00000006
#define CYFLD_HSIOM_SWITCH_BB_S0__SIZE 0x00000001
#define CYREG_HSIOM_AMUX_SPLIT_CTL1 0x40022104
#define CYREG_HSIOM_AMUX_SPLIT_CTL2 0x40022108
#define CYDEV_TST_BASE 0x40030000
#define CYDEV_TST_SIZE 0x00010000
#define CYREG_TST_CTRL 0x40030000
#define CYFLD_TST_SCAN_MODE__OFFSET 0x0000001d
#define CYFLD_TST_SCAN_MODE__SIZE 0x00000001
#define CYREG_TST_ADFT_CTRL 0x40030004
#define CYFLD_TST_ADFT_MUX_SEL_0A__OFFSET 0x00000000
#define CYFLD_TST_ADFT_MUX_SEL_0A__SIZE 0x00000003
#define CYVAL_TST_ADFT_MUX_SEL_0A_NC0 0x00000000
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN1 0x00000001
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN2 0x00000002
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN3 0x00000003
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN4 0x00000004
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN5 0x00000005
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN6 0x00000006
#define CYVAL_TST_ADFT_MUX_SEL_0A_NC7 0x00000007
#define CYFLD_TST_ADFT_MUX_SEL_1A__OFFSET 0x00000003
#define CYFLD_TST_ADFT_MUX_SEL_1A__SIZE 0x00000003
#define CYFLD_TST_ADFT_MUX_SEL_0B__OFFSET 0x00000006
#define CYFLD_TST_ADFT_MUX_SEL_0B__SIZE 0x00000003
#define CYFLD_TST_ADFT_MUX_SEL_1B__OFFSET 0x00000009
#define CYFLD_TST_ADFT_MUX_SEL_1B__SIZE 0x00000003
#define CYFLD_TST_ENABLE__OFFSET 0x0000001f
#define CYFLD_TST_ENABLE__SIZE 0x00000001
#define CYREG_TST_DDFT_CTRL 0x40030008
#define CYFLD_TST_DFT_SEL0__OFFSET 0x00000000
#define CYFLD_TST_DFT_SEL0__SIZE 0x00000006
#define CYFLD_TST_DFT_SEL1__OFFSET 0x00000008
#define CYFLD_TST_DFT_SEL1__SIZE 0x00000006
#define CYFLD_TST_EDGE__OFFSET 0x0000001c
#define CYFLD_TST_EDGE__SIZE 0x00000001
#define CYVAL_TST_EDGE_POSEDGE 0x00000000
#define CYVAL_TST_EDGE_NEGEDGE 0x00000001
#define CYFLD_TST_DIVIDE__OFFSET 0x0000001d
#define CYFLD_TST_DIVIDE__SIZE 0x00000002
#define CYVAL_TST_DIVIDE_DIRECT 0x00000000
#define CYVAL_TST_DIVIDE_DIV_BY_2 0x00000001
#define CYVAL_TST_DIVIDE_DIV_BY_4 0x00000002
#define CYVAL_TST_DIVIDE_DIV_BY_8 0x00000003
#define CYREG_TST_MODE 0x40030014
#define CYFLD_TST_SWD_CONNECTED__OFFSET 0x00000002
#define CYFLD_TST_SWD_CONNECTED__SIZE 0x00000001
#define CYFLD_TST_POR_BYPASS__OFFSET 0x0000001e
#define CYFLD_TST_POR_BYPASS__SIZE 0x00000001
#define CYFLD_TST_TEST_MODE__OFFSET 0x0000001f
#define CYFLD_TST_TEST_MODE__SIZE 0x00000001
#define CYREG_TST_TRIM_CNTR1 0x40030018
#define CYFLD_TST_COUNTER__OFFSET 0x00000000
#define CYFLD_TST_COUNTER__SIZE 0x00000010
#define CYFLD_TST_COUNTER_DONE__OFFSET 0x0000001f
#define CYFLD_TST_COUNTER_DONE__SIZE 0x00000001
#define CYREG_TST_TRIM_CNTR2 0x4003001c
#define CYDEV_GPIO_BASE 0x40040000
#define CYDEV_GPIO_SIZE 0x00004000
#define CYDEV_GPIO_PRT0_BASE 0x40040000
#define CYDEV_GPIO_PRT0_SIZE 0x00000100
#define CYREG_GPIO_PRT0_DR 0x40040000
#define CYFLD_GPIO_PRT_DATA0__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_DATA0__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA1__OFFSET 0x00000001
#define CYFLD_GPIO_PRT_DATA1__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA2__OFFSET 0x00000002
#define CYFLD_GPIO_PRT_DATA2__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA3__OFFSET 0x00000003
#define CYFLD_GPIO_PRT_DATA3__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA4__OFFSET 0x00000004
#define CYFLD_GPIO_PRT_DATA4__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA5__OFFSET 0x00000005
#define CYFLD_GPIO_PRT_DATA5__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA6__OFFSET 0x00000006
#define CYFLD_GPIO_PRT_DATA6__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA7__OFFSET 0x00000007
#define CYFLD_GPIO_PRT_DATA7__SIZE 0x00000001
#define CYREG_GPIO_PRT0_PS 0x40040004
#define CYFLD_GPIO_PRT_FLT_DATA__OFFSET 0x00000008
#define CYFLD_GPIO_PRT_FLT_DATA__SIZE 0x00000001
#define CYREG_GPIO_PRT0_PC 0x40040008
#define CYFLD_GPIO_PRT_DM0__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_DM0__SIZE 0x00000003
#define CYVAL_GPIO_PRT_DM0_OFF 0x00000000
#define CYVAL_GPIO_PRT_DM0_INPUT 0x00000001
#define CYVAL_GPIO_PRT_DM0_0_PU 0x00000002
#define CYVAL_GPIO_PRT_DM0_PD_1 0x00000003
#define CYVAL_GPIO_PRT_DM0_0_Z 0x00000004
#define CYVAL_GPIO_PRT_DM0_Z_1 0x00000005
#define CYVAL_GPIO_PRT_DM0_0_1 0x00000006
#define CYVAL_GPIO_PRT_DM0_PD_PU 0x00000007
#define CYFLD_GPIO_PRT_DM1__OFFSET 0x00000003
#define CYFLD_GPIO_PRT_DM1__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM2__OFFSET 0x00000006
#define CYFLD_GPIO_PRT_DM2__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM3__OFFSET 0x00000009
#define CYFLD_GPIO_PRT_DM3__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM4__OFFSET 0x0000000c
#define CYFLD_GPIO_PRT_DM4__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM5__OFFSET 0x0000000f
#define CYFLD_GPIO_PRT_DM5__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM6__OFFSET 0x00000012
#define CYFLD_GPIO_PRT_DM6__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM7__OFFSET 0x00000015
#define CYFLD_GPIO_PRT_DM7__SIZE 0x00000003
#define CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET 0x00000018
#define CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PORT_SLOW__OFFSET 0x00000019
#define CYFLD_GPIO_PRT_PORT_SLOW__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET 0x0000001e
#define CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE 0x00000002
#define CYREG_GPIO_PRT0_INTR_CFG 0x4004000c
#define CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_EDGE0_SEL__SIZE 0x00000002
#define CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE 0x00000000
#define CYVAL_GPIO_PRT_EDGE0_SEL_RISING 0x00000001
#define CYVAL_GPIO_PRT_EDGE0_SEL_FALLING 0x00000002
#define CYVAL_GPIO_PRT_EDGE0_SEL_BOTH 0x00000003
#define CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET 0x00000002
#define CYFLD_GPIO_PRT_EDGE1_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET 0x00000004
#define CYFLD_GPIO_PRT_EDGE2_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET 0x00000006
#define CYFLD_GPIO_PRT_EDGE3_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET 0x00000008
#define CYFLD_GPIO_PRT_EDGE4_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET 0x0000000a
#define CYFLD_GPIO_PRT_EDGE5_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET 0x0000000c
#define CYFLD_GPIO_PRT_EDGE6_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET 0x0000000e
#define CYFLD_GPIO_PRT_EDGE7_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET 0x00000010
#define CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE 0x00000002
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE 0x00000000
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING 0x00000001
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING 0x00000002
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH 0x00000003
#define CYFLD_GPIO_PRT_FLT_SEL__OFFSET 0x00000012
#define CYFLD_GPIO_PRT_FLT_SEL__SIZE 0x00000003
#define CYREG_GPIO_PRT0_INTR 0x40040010
#define CYFLD_GPIO_PRT_PS_DATA0__OFFSET 0x00000010
#define CYFLD_GPIO_PRT_PS_DATA0__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA1__OFFSET 0x00000011
#define CYFLD_GPIO_PRT_PS_DATA1__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA2__OFFSET 0x00000012
#define CYFLD_GPIO_PRT_PS_DATA2__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA3__OFFSET 0x00000013
#define CYFLD_GPIO_PRT_PS_DATA3__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA4__OFFSET 0x00000014
#define CYFLD_GPIO_PRT_PS_DATA4__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA5__OFFSET 0x00000015
#define CYFLD_GPIO_PRT_PS_DATA5__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA6__OFFSET 0x00000016
#define CYFLD_GPIO_PRT_PS_DATA6__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA7__OFFSET 0x00000017
#define CYFLD_GPIO_PRT_PS_DATA7__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET 0x00000018
#define CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE 0x00000001
#define CYREG_GPIO_PRT0_PC2 0x40040018
#define CYFLD_GPIO_PRT_INP_DIS0__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_INP_DIS0__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS1__OFFSET 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS1__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS2__OFFSET 0x00000002
#define CYFLD_GPIO_PRT_INP_DIS2__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS3__OFFSET 0x00000003
#define CYFLD_GPIO_PRT_INP_DIS3__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS4__OFFSET 0x00000004
#define CYFLD_GPIO_PRT_INP_DIS4__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS5__OFFSET 0x00000005
#define CYFLD_GPIO_PRT_INP_DIS5__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS6__OFFSET 0x00000006
#define CYFLD_GPIO_PRT_INP_DIS6__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS7__OFFSET 0x00000007
#define CYFLD_GPIO_PRT_INP_DIS7__SIZE 0x00000001
#define CYREG_GPIO_PRT0_DR_SET 0x40040040
#define CYFLD_GPIO_PRT_DATA__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_DATA__SIZE 0x00000008
#define CYREG_GPIO_PRT0_DR_CLR 0x40040044
#define CYREG_GPIO_PRT0_DR_INV 0x40040048
#define CYDEV_GPIO_PRT1_BASE 0x40040100
#define CYDEV_GPIO_PRT1_SIZE 0x00000100
#define CYREG_GPIO_PRT1_DR 0x40040100
#define CYREG_GPIO_PRT1_PS 0x40040104
#define CYREG_GPIO_PRT1_PC 0x40040108
#define CYREG_GPIO_PRT1_INTR_CFG 0x4004010c
#define CYREG_GPIO_PRT1_INTR 0x40040110
#define CYREG_GPIO_PRT1_PC2 0x40040118
#define CYREG_GPIO_PRT1_DR_SET 0x40040140
#define CYREG_GPIO_PRT1_DR_CLR 0x40040144
#define CYREG_GPIO_PRT1_DR_INV 0x40040148
#define CYDEV_GPIO_PRT2_BASE 0x40040200
#define CYDEV_GPIO_PRT2_SIZE 0x00000100
#define CYREG_GPIO_PRT2_DR 0x40040200
#define CYREG_GPIO_PRT2_PS 0x40040204
#define CYREG_GPIO_PRT2_PC 0x40040208
#define CYREG_GPIO_PRT2_INTR_CFG 0x4004020c
#define CYREG_GPIO_PRT2_INTR 0x40040210
#define CYREG_GPIO_PRT2_PC2 0x40040218
#define CYREG_GPIO_PRT2_DR_SET 0x40040240
#define CYREG_GPIO_PRT2_DR_CLR 0x40040244
#define CYREG_GPIO_PRT2_DR_INV 0x40040248
#define CYDEV_GPIO_PRT3_BASE 0x40040300
#define CYDEV_GPIO_PRT3_SIZE 0x00000100
#define CYREG_GPIO_PRT3_DR 0x40040300
#define CYREG_GPIO_PRT3_PS 0x40040304
#define CYREG_GPIO_PRT3_PC 0x40040308
#define CYREG_GPIO_PRT3_INTR_CFG 0x4004030c
#define CYREG_GPIO_PRT3_INTR 0x40040310
#define CYREG_GPIO_PRT3_PC2 0x40040318
#define CYREG_GPIO_PRT3_DR_SET 0x40040340
#define CYREG_GPIO_PRT3_DR_CLR 0x40040344
#define CYREG_GPIO_PRT3_DR_INV 0x40040348
#define CYDEV_GPIO_PRT4_BASE 0x40040400
#define CYDEV_GPIO_PRT4_SIZE 0x00000100
#define CYREG_GPIO_PRT4_DR 0x40040400
#define CYREG_GPIO_PRT4_PS 0x40040404
#define CYREG_GPIO_PRT4_PC 0x40040408
#define CYREG_GPIO_PRT4_INTR_CFG 0x4004040c
#define CYREG_GPIO_PRT4_INTR 0x40040410
#define CYREG_GPIO_PRT4_PC2 0x40040418
#define CYREG_GPIO_PRT4_DR_SET 0x40040440
#define CYREG_GPIO_PRT4_DR_CLR 0x40040444
#define CYREG_GPIO_PRT4_DR_INV 0x40040448
#define CYDEV_GPIO_PRT5_BASE 0x40040500
#define CYDEV_GPIO_PRT5_SIZE 0x00000100
#define CYREG_GPIO_PRT5_DR 0x40040500
#define CYREG_GPIO_PRT5_PS 0x40040504
#define CYREG_GPIO_PRT5_PC 0x40040508
#define CYREG_GPIO_PRT5_INTR_CFG 0x4004050c
#define CYREG_GPIO_PRT5_INTR 0x40040510
#define CYREG_GPIO_PRT5_PC2 0x40040518
#define CYREG_GPIO_PRT5_DR_SET 0x40040540
#define CYREG_GPIO_PRT5_DR_CLR 0x40040544
#define CYREG_GPIO_PRT5_DR_INV 0x40040548
#define CYDEV_GPIO_PRT6_BASE 0x40040600
#define CYDEV_GPIO_PRT6_SIZE 0x00000100
#define CYREG_GPIO_PRT6_DR 0x40040600
#define CYREG_GPIO_PRT6_PS 0x40040604
#define CYREG_GPIO_PRT6_PC 0x40040608
#define CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET 0x0000001b
#define CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET 0x0000001c
#define CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE 0x00000002
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0 0x00000000
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1 0x00000001
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2 0x00000002
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3 0x00000003
#define CYREG_GPIO_PRT6_INTR_CFG 0x4004060c
#define CYREG_GPIO_PRT6_INTR 0x40040610
#define CYREG_GPIO_PRT6_PC2 0x40040618
#define CYREG_GPIO_PRT6_DR_SET 0x40040640
#define CYREG_GPIO_PRT6_DR_CLR 0x40040644
#define CYREG_GPIO_PRT6_DR_INV 0x40040648
#define CYDEV_GPIO_PRT7_BASE 0x40040700
#define CYDEV_GPIO_PRT7_SIZE 0x00000100
#define CYREG_GPIO_PRT7_DR 0x40040700
#define CYREG_GPIO_PRT7_PS 0x40040704
#define CYREG_GPIO_PRT7_PC 0x40040708
#define CYREG_GPIO_PRT7_INTR_CFG 0x4004070c
#define CYREG_GPIO_PRT7_INTR 0x40040710
#define CYREG_GPIO_PRT7_PC2 0x40040718
#define CYREG_GPIO_PRT7_DR_SET 0x40040740
#define CYREG_GPIO_PRT7_DR_CLR 0x40040744
#define CYREG_GPIO_PRT7_DR_INV 0x40040748
#define CYDEV_GPIO_PRT8_BASE 0x40040800
#define CYDEV_GPIO_PRT8_SIZE 0x00000100
#define CYREG_GPIO_PRT8_DR 0x40040800
#define CYREG_GPIO_PRT8_PS 0x40040804
#define CYREG_GPIO_PRT8_PC 0x40040808
#define CYREG_GPIO_PRT8_INTR_CFG 0x4004080c
#define CYREG_GPIO_PRT8_INTR 0x40040810
#define CYREG_GPIO_PRT8_PC2 0x40040818
#define CYREG_GPIO_PRT8_DR_SET 0x40040840
#define CYREG_GPIO_PRT8_DR_CLR 0x40040844
#define CYREG_GPIO_PRT8_DR_INV 0x40040848
#define CYDEV_GPIO_PRT9_BASE 0x40040900
#define CYDEV_GPIO_PRT9_SIZE 0x00000100
#define CYREG_GPIO_PRT9_DR 0x40040900
#define CYREG_GPIO_PRT9_PS 0x40040904
#define CYREG_GPIO_PRT9_PC 0x40040908
#define CYREG_GPIO_PRT9_INTR_CFG 0x4004090c
#define CYREG_GPIO_PRT9_INTR 0x40040910
#define CYREG_GPIO_PRT9_PC2 0x40040918
#define CYREG_GPIO_PRT9_DR_SET 0x40040940
#define CYREG_GPIO_PRT9_DR_CLR 0x40040944
#define CYREG_GPIO_PRT9_DR_INV 0x40040948
#define CYDEV_GPIO_PRT10_BASE 0x40040a00
#define CYDEV_GPIO_PRT10_SIZE 0x00000100
#define CYREG_GPIO_PRT10_DR 0x40040a00
#define CYREG_GPIO_PRT10_PS 0x40040a04
#define CYREG_GPIO_PRT10_PC 0x40040a08
#define CYREG_GPIO_PRT10_INTR_CFG 0x40040a0c
#define CYREG_GPIO_PRT10_INTR 0x40040a10
#define CYREG_GPIO_PRT10_PC2 0x40040a18
#define CYREG_GPIO_PRT10_DR_SET 0x40040a40
#define CYREG_GPIO_PRT10_DR_CLR 0x40040a44
#define CYREG_GPIO_PRT10_DR_INV 0x40040a48
#define CYDEV_GPIO_PRT11_BASE 0x40040b00
#define CYDEV_GPIO_PRT11_SIZE 0x00000100
#define CYREG_GPIO_PRT11_DR 0x40040b00
#define CYREG_GPIO_PRT11_PS 0x40040b04
#define CYREG_GPIO_PRT11_PC 0x40040b08
#define CYREG_GPIO_PRT11_INTR_CFG 0x40040b0c
#define CYREG_GPIO_PRT11_INTR 0x40040b10
#define CYREG_GPIO_PRT11_PC2 0x40040b18
#define CYREG_GPIO_PRT11_DR_SET 0x40040b40
#define CYREG_GPIO_PRT11_DR_CLR 0x40040b44
#define CYREG_GPIO_PRT11_DR_INV 0x40040b48
#define CYDEV_GPIO_PRT12_BASE 0x40040c00
#define CYDEV_GPIO_PRT12_SIZE 0x00000100
#define CYREG_GPIO_PRT12_DR 0x40040c00
#define CYREG_GPIO_PRT12_PS 0x40040c04
#define CYREG_GPIO_PRT12_PC 0x40040c08
#define CYREG_GPIO_PRT12_INTR_CFG 0x40040c0c
#define CYREG_GPIO_PRT12_INTR 0x40040c10
#define CYREG_GPIO_PRT12_SIO 0x40040c14
#define CYFLD_GPIO_PRT_PAIR_VREG01_EN__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_PAIR_VREG01_EN__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PAIR_IBUF01_SEL__OFFSET 0x00000001
#define CYFLD_GPIO_PRT_PAIR_IBUF01_SEL__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PAIR_VTRIP01_SEL__OFFSET 0x00000002
#define CYFLD_GPIO_PRT_PAIR_VTRIP01_SEL__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PAIR_VREF01_SEL__OFFSET 0x00000003
#define CYFLD_GPIO_PRT_PAIR_VREF01_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_PAIR_VOH01_SEL__OFFSET 0x00000005
#define CYFLD_GPIO_PRT_PAIR_VOH01_SEL__SIZE 0x00000003
#define CYREG_GPIO_PRT12_PC2 0x40040c18
#define CYREG_GPIO_PRT12_DR_SET 0x40040c40
#define CYREG_GPIO_PRT12_DR_CLR 0x40040c44
#define CYREG_GPIO_PRT12_DR_INV 0x40040c48
#define CYDEV_GPIO_PRT13_BASE 0x40040d00
#define CYDEV_GPIO_PRT13_SIZE 0x00000100
#define CYREG_GPIO_PRT13_DR 0x40040d00
#define CYREG_GPIO_PRT13_PS 0x40040d04
#define CYREG_GPIO_PRT13_INTR_CFG 0x40040d0c
#define CYREG_GPIO_PRT13_INTR 0x40040d10
#define CYREG_GPIO_PRT13_DR_SET 0x40040d40
#define CYREG_GPIO_PRT13_DR_CLR 0x40040d44
#define CYREG_GPIO_PRT13_DR_INV 0x40040d48
#define CYREG_GPIO_INTR_CAUSE 0x40041000
#define CYFLD_GPIO_PORT_INT__OFFSET 0x00000000
#define CYFLD_GPIO_PORT_INT__SIZE 0x0000000e
#define CYDEV_PRGIO_BASE 0x40050000
#define CYDEV_PRGIO_SIZE 0x00001000
#define CYDEV_PRGIO_PRT0_BASE 0x40050000
#define CYDEV_PRGIO_PRT0_SIZE 0x00000100
#define CYREG_PRGIO_PRT0_CTL 0x40050000
#define CYFLD_PRGIO_PRT_BYPASS__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_BYPASS__SIZE 0x00000008
#define CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE 0x00000005
#define CYFLD_PRGIO_PRT_HLD_OVR__OFFSET 0x00000018
#define CYFLD_PRGIO_PRT_HLD_OVR__SIZE 0x00000001
#define CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET 0x00000019
#define CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE 0x00000001
#define CYFLD_PRGIO_PRT_ENABLED__OFFSET 0x0000001f
#define CYFLD_PRGIO_PRT_ENABLED__SIZE 0x00000001
#define CYREG_PRGIO_PRT0_SYNC_CTL 0x40050010
#define CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE 0x00000008
#define CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE 0x00000008
#define CYREG_PRGIO_PRT0_LUT_SEL0 0x40050020
#define CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET 0x00000010
#define CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE 0x00000004
#define CYREG_PRGIO_PRT0_LUT_SEL1 0x40050024
#define CYREG_PRGIO_PRT0_LUT_SEL2 0x40050028
#define CYREG_PRGIO_PRT0_LUT_SEL3 0x4005002c
#define CYREG_PRGIO_PRT0_LUT_SEL4 0x40050030
#define CYREG_PRGIO_PRT0_LUT_SEL5 0x40050034
#define CYREG_PRGIO_PRT0_LUT_SEL6 0x40050038
#define CYREG_PRGIO_PRT0_LUT_SEL7 0x4005003c
#define CYREG_PRGIO_PRT0_LUT_CTL0 0x40050040
#define CYFLD_PRGIO_PRT_LUT__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_LUT__SIZE 0x00000008
#define CYFLD_PRGIO_PRT_LUT_OPC__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_LUT_OPC__SIZE 0x00000002
#define CYREG_PRGIO_PRT0_LUT_CTL1 0x40050044
#define CYREG_PRGIO_PRT0_LUT_CTL2 0x40050048
#define CYREG_PRGIO_PRT0_LUT_CTL3 0x4005004c
#define CYREG_PRGIO_PRT0_LUT_CTL4 0x40050050
#define CYREG_PRGIO_PRT0_LUT_CTL5 0x40050054
#define CYREG_PRGIO_PRT0_LUT_CTL6 0x40050058
#define CYREG_PRGIO_PRT0_LUT_CTL7 0x4005005c
#define CYREG_PRGIO_PRT0_DU_SEL 0x400500c0
#define CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET 0x00000010
#define CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET 0x00000018
#define CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE 0x00000002
#define CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET 0x0000001c
#define CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE 0x00000002
#define CYREG_PRGIO_PRT0_DU_CTL 0x400500c4
#define CYFLD_PRGIO_PRT_DU_SIZE__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_DU_SIZE__SIZE 0x00000003
#define CYFLD_PRGIO_PRT_DU_OPC__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_DU_OPC__SIZE 0x00000004
#define CYREG_PRGIO_PRT0_DATA 0x400500f0
#define CYFLD_PRGIO_PRT_DATA__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_DATA__SIZE 0x00000008
#define CYREG_PWR_CONTROL 0x400b0000
#define CYFLD__POWER_MODE__OFFSET 0x00000000
#define CYFLD__POWER_MODE__SIZE 0x00000004
#define CYVAL__POWER_MODE_RESET 0x00000000
#define CYVAL__POWER_MODE_ACTIVE 0x00000001
#define CYVAL__POWER_MODE_SLEEP 0x00000002
#define CYVAL__POWER_MODE_DEEP_SLEEP 0x00000003
#define CYVAL__POWER_MODE_HIBERNATE 0x00000004
#define CYFLD__DEBUG_SESSION__OFFSET 0x00000004
#define CYFLD__DEBUG_SESSION__SIZE 0x00000001
#define CYVAL__DEBUG_SESSION_NO_SESSION 0x00000000
#define CYVAL__DEBUG_SESSION_SESSION_ACTIVE 0x00000001
#define CYFLD__LPM_READY__OFFSET 0x00000005
#define CYFLD__LPM_READY__SIZE 0x00000001
#define CYFLD__EXT_VCCD__OFFSET 0x00000017
#define CYFLD__EXT_VCCD__SIZE 0x00000001
#define CYFLD__HVMON_ENABLE__OFFSET 0x00000018
#define CYFLD__HVMON_ENABLE__SIZE 0x00000001
#define CYFLD__HVMON_RELOAD__OFFSET 0x00000019
#define CYFLD__HVMON_RELOAD__SIZE 0x00000001
#define CYFLD__FIMO_DISABLE__OFFSET 0x0000001b
#define CYFLD__FIMO_DISABLE__SIZE 0x00000001
#define CYFLD__HIBERNATE_DISABLE__OFFSET 0x0000001c
#define CYFLD__HIBERNATE_DISABLE__SIZE 0x00000001
#define CYFLD__LFCLK_SHORT__OFFSET 0x0000001d
#define CYFLD__LFCLK_SHORT__SIZE 0x00000001
#define CYFLD__HIBERNATE__OFFSET 0x0000001f
#define CYFLD__HIBERNATE__SIZE 0x00000001
#define CYVAL__HIBERNATE_DEEP_SLEEP 0x00000000
#define CYVAL__HIBERNATE_HIBERNATE 0x00000001
#define CYREG_PWR_INTR 0x400b0004
#define CYFLD__LVD__OFFSET 0x00000001
#define CYFLD__LVD__SIZE 0x00000001
#define CYREG_PWR_INTR_MASK 0x400b0008
#define CYREG_PWR_KEY_DELAY 0x400b000c
#define CYFLD__WAKEUP_HOLDOFF__OFFSET 0x00000000
#define CYFLD__WAKEUP_HOLDOFF__SIZE 0x0000000a
#define CYREG_PWR_PWRSYS_CONFIG 0x400b0010
#define CYFLD__HIB_TEST_EN__OFFSET 0x00000008
#define CYFLD__HIB_TEST_EN__SIZE 0x00000001
#define CYFLD__HIB_TEST_REP__OFFSET 0x00000009
#define CYFLD__HIB_TEST_REP__SIZE 0x00000001
#define CYREG_PWR_BG_CONFIG 0x400b0014
#define CYFLD__BG_DFT_EN__OFFSET 0x00000000
#define CYFLD__BG_DFT_EN__SIZE 0x00000001
#define CYFLD__BG_DFT_VREF_SEL__OFFSET 0x00000001
#define CYFLD__BG_DFT_VREF_SEL__SIZE 0x00000004
#define CYFLD__BG_DFT_CORE_SEL__OFFSET 0x00000005
#define CYFLD__BG_DFT_CORE_SEL__SIZE 0x00000001
#define CYFLD__BG_DFT_ICORE_SEL__OFFSET 0x00000006
#define CYFLD__BG_DFT_ICORE_SEL__SIZE 0x00000002
#define CYFLD__BG_DFT_VCORE_SEL__OFFSET 0x00000008
#define CYFLD__BG_DFT_VCORE_SEL__SIZE 0x00000001
#define CYFLD__VREF_EN__OFFSET 0x00000010
#define CYFLD__VREF_EN__SIZE 0x00000003
#define CYREG_PWR_VMON_CONFIG 0x400b0018
#define CYFLD__LVD_EN__OFFSET 0x00000000
#define CYFLD__LVD_EN__SIZE 0x00000001
#define CYFLD__LVD_SEL__OFFSET 0x00000001
#define CYFLD__LVD_SEL__SIZE 0x00000004
#define CYFLD__VMON_DDFT_SEL__OFFSET 0x00000005
#define CYFLD__VMON_DDFT_SEL__SIZE 0x00000003
#define CYFLD__VMON_ADFT_SEL__OFFSET 0x00000008
#define CYFLD__VMON_ADFT_SEL__SIZE 0x00000002
#define CYREG_PWR_DFT_SELECT 0x400b001c
#define CYFLD__TVMON1_SEL__OFFSET 0x00000000
#define CYFLD__TVMON1_SEL__SIZE 0x00000003
#define CYFLD__TVMON2_SEL__OFFSET 0x00000003
#define CYFLD__TVMON2_SEL__SIZE 0x00000003
#define CYFLD__BYPASS__OFFSET 0x00000006
#define CYFLD__BYPASS__SIZE 0x00000001
#define CYFLD__ACTIVE_EN__OFFSET 0x00000007
#define CYFLD__ACTIVE_EN__SIZE 0x00000001
#define CYFLD__ACTIVE_INRUSH_DIS__OFFSET 0x00000008
#define CYFLD__ACTIVE_INRUSH_DIS__SIZE 0x00000001
#define CYFLD__LPCOMP_DIS__OFFSET 0x00000009
#define CYFLD__LPCOMP_DIS__SIZE 0x00000001
#define CYFLD__BLEED_EN__OFFSET 0x0000000a
#define CYFLD__BLEED_EN__SIZE 0x00000001
#define CYFLD__IPOR_EN__OFFSET 0x0000000b
#define CYFLD__IPOR_EN__SIZE 0x00000001
#define CYFLD__POWER_UP_RAW_BYP__OFFSET 0x0000000c
#define CYFLD__POWER_UP_RAW_BYP__SIZE 0x00000001
#define CYFLD__POWER_UP_RAW_CTL__OFFSET 0x0000000d
#define CYFLD__POWER_UP_RAW_CTL__SIZE 0x00000001
#define CYFLD__DEEPSLEEP_EN__OFFSET 0x0000000e
#define CYFLD__DEEPSLEEP_EN__SIZE 0x00000001
#define CYFLD__RSVD_BYPASS__OFFSET 0x0000000f
#define CYFLD__RSVD_BYPASS__SIZE 0x00000001
#define CYFLD__NWELL_OPEN__OFFSET 0x00000010
#define CYFLD__NWELL_OPEN__SIZE 0x00000001
#define CYFLD__HIBERNATE_OPEN__OFFSET 0x00000011
#define CYFLD__HIBERNATE_OPEN__SIZE 0x00000001
#define CYFLD__DEEPSLEEP_OPEN__OFFSET 0x00000012
#define CYFLD__DEEPSLEEP_OPEN__SIZE 0x00000001
#define CYFLD__QUIET_OPEN__OFFSET 0x00000013
#define CYFLD__QUIET_OPEN__SIZE 0x00000001
#define CYFLD__LFCLK_OPEN__OFFSET 0x00000014
#define CYFLD__LFCLK_OPEN__SIZE 0x00000001
#define CYFLD__QUIET_EN__OFFSET 0x00000016
#define CYFLD__QUIET_EN__SIZE 0x00000001
#define CYFLD__BREF_EN__OFFSET 0x00000017
#define CYFLD__BREF_EN__SIZE 0x00000001
#define CYFLD__BREF_OUTEN__OFFSET 0x00000018
#define CYFLD__BREF_OUTEN__SIZE 0x00000001
#define CYFLD__BREF_REFSW__OFFSET 0x00000019
#define CYFLD__BREF_REFSW__SIZE 0x00000001
#define CYFLD__BREF_TESTMODE__OFFSET 0x0000001a
#define CYFLD__BREF_TESTMODE__SIZE 0x00000001
#define CYFLD__NWELL_DIS__OFFSET 0x0000001b
#define CYFLD__NWELL_DIS__SIZE 0x00000001
#define CYFLD__HVMON_DFT_OVR__OFFSET 0x0000001c
#define CYFLD__HVMON_DFT_OVR__SIZE 0x00000001
#define CYFLD__IMO_REFGEN_DIS__OFFSET 0x0000001d
#define CYFLD__IMO_REFGEN_DIS__SIZE 0x00000001
#define CYFLD__POWER_UP_ACTIVE__OFFSET 0x0000001e
#define CYFLD__POWER_UP_ACTIVE__SIZE 0x00000001
#define CYFLD__POWER_UP_HIBDPSLP__OFFSET 0x0000001f
#define CYFLD__POWER_UP_HIBDPSLP__SIZE 0x00000001
#define CYREG_PWR_DDFT_SELECT 0x400b0020
#define CYFLD__DDFT1_SEL__OFFSET 0x00000000
#define CYFLD__DDFT1_SEL__SIZE 0x00000004
#define CYFLD__DDFT2_SEL__OFFSET 0x00000004
#define CYFLD__DDFT2_SEL__SIZE 0x00000004
#define CYREG_PWR_DFT_KEY 0x400b0024
#define CYFLD__KEY16__OFFSET 0x00000000
#define CYFLD__KEY16__SIZE 0x00000010
#define CYFLD__HBOD_OFF_AWAKE__OFFSET 0x00000010
#define CYFLD__HBOD_OFF_AWAKE__SIZE 0x00000001
#define CYFLD__BODS_OFF__OFFSET 0x00000011
#define CYFLD__BODS_OFF__SIZE 0x00000001
#define CYFLD__DFT_MODE__OFFSET 0x00000012
#define CYFLD__DFT_MODE__SIZE 0x00000001
#define CYFLD__IO_DISABLE_BYPASS__OFFSET 0x00000013
#define CYFLD__IO_DISABLE_BYPASS__SIZE 0x00000001
#define CYFLD__VMON_PD__OFFSET 0x00000014
#define CYFLD__VMON_PD__SIZE 0x00000001
#define CYREG_PWR_BOD_KEY 0x400b0028
#define CYREG_PWR_STOP 0x400b002c
#define CYFLD__TOKEN__OFFSET 0x00000000
#define CYFLD__TOKEN__SIZE 0x00000008
#define CYFLD__UNLOCK__OFFSET 0x00000008
#define CYFLD__UNLOCK__SIZE 0x00000008
#define CYFLD__POLARITY__OFFSET 0x00000010
#define CYFLD__POLARITY__SIZE 0x00000001
#define CYFLD__FREEZE__OFFSET 0x00000011
#define CYFLD__FREEZE__SIZE 0x00000001
#define CYFLD__STOP__OFFSET 0x0000001f
#define CYFLD__STOP__SIZE 0x00000001
#define CYREG_CLK_SELECT 0x400b0100
#define CYFLD__DIRECT_SEL__OFFSET 0x00000000
#define CYFLD__DIRECT_SEL__SIZE 0x00000003
#define CYVAL__DIRECT_SEL_IMO 0x00000000
#define CYVAL__DIRECT_SEL_EXTCLK 0x00000001
#define CYVAL__DIRECT_SEL_ECO 0x00000002
#define CYVAL__DIRECT_SEL_DSI0 0x00000004
#define CYVAL__DIRECT_SEL_DSI1 0x00000005
#define CYVAL__DIRECT_SEL_DSI2 0x00000006
#define CYVAL__DIRECT_SEL_DSI3 0x00000007
#define CYFLD__DBL_SEL__OFFSET 0x00000003
#define CYFLD__DBL_SEL__SIZE 0x00000003
#define CYVAL__DBL_SEL_IMO 0x00000000
#define CYVAL__DBL_SEL_EXTCLK 0x00000001
#define CYVAL__DBL_SEL_ECO 0x00000002
#define CYVAL__DBL_SEL_DSI0 0x00000004
#define CYVAL__DBL_SEL_DSI1 0x00000005
#define CYVAL__DBL_SEL_DSI2 0x00000006
#define CYVAL__DBL_SEL_DSI3 0x00000007
#define CYFLD__PLL_SEL__OFFSET 0x00000006
#define CYFLD__PLL_SEL__SIZE 0x00000003
#define CYVAL__PLL_SEL_IMO 0x00000000
#define CYVAL__PLL_SEL_EXTCLK 0x00000001
#define CYVAL__PLL_SEL_ECO 0x00000002
#define CYVAL__PLL_SEL_DPLL 0x00000003
#define CYVAL__PLL_SEL_DSI0 0x00000004
#define CYVAL__PLL_SEL_DSI1 0x00000005
#define CYVAL__PLL_SEL_DSI2 0x00000006
#define CYVAL__PLL_SEL_DSI3 0x00000007
#define CYFLD__DPLLIN_SEL__OFFSET 0x00000009
#define CYFLD__DPLLIN_SEL__SIZE 0x00000003
#define CYVAL__DPLLIN_SEL_IMO 0x00000000
#define CYVAL__DPLLIN_SEL_EXTCLK 0x00000001
#define CYVAL__DPLLIN_SEL_ECO 0x00000002
#define CYVAL__DPLLIN_SEL_DSI0 0x00000004
#define CYVAL__DPLLIN_SEL_DSI1 0x00000005
#define CYVAL__DPLLIN_SEL_DSI2 0x00000006
#define CYVAL__DPLLIN_SEL_DSI3 0x00000007
#define CYFLD__DPLLREF_SEL__OFFSET 0x0000000c
#define CYFLD__DPLLREF_SEL__SIZE 0x00000002
#define CYVAL__DPLLREF_SEL_DSI0 0x00000000
#define CYVAL__DPLLREF_SEL_DSI1 0x00000001
#define CYVAL__DPLLREF_SEL_DSI2 0x00000002
#define CYVAL__DPLLREF_SEL_DSI3 0x00000003
#define CYFLD__WDT_LOCK__OFFSET 0x0000000e
#define CYFLD__WDT_LOCK__SIZE 0x00000002
#define CYVAL__WDT_LOCK_NO_CHG 0x00000000
#define CYVAL__WDT_LOCK_CLR0 0x00000001
#define CYVAL__WDT_LOCK_CLR1 0x00000002
#define CYVAL__WDT_LOCK_SET01 0x00000003
#define CYFLD__HFCLK_SEL__OFFSET 0x00000010
#define CYFLD__HFCLK_SEL__SIZE 0x00000002
#define CYVAL__HFCLK_SEL_DIRECT_SEL 0x00000000
#define CYVAL__HFCLK_SEL_DBL 0x00000001
#define CYVAL__HFCLK_SEL_PLL 0x00000002
#define CYFLD__HALF_EN__OFFSET 0x00000012
#define CYFLD__HALF_EN__SIZE 0x00000001
#define CYFLD__SYSCLK_DIV__OFFSET 0x00000013
#define CYFLD__SYSCLK_DIV__SIZE 0x00000003
#define CYVAL__SYSCLK_DIV_NO_DIV 0x00000000
#define CYVAL__SYSCLK_DIV_DIV_BY_2 0x00000001
#define CYVAL__SYSCLK_DIV_DIV_BY_4 0x00000002
#define CYVAL__SYSCLK_DIV_DIV_BY_8 0x00000003
#define CYVAL__SYSCLK_DIV_DIV_BY_16 0x00000004
#define CYVAL__SYSCLK_DIV_DIV_BY_32 0x00000005
#define CYVAL__SYSCLK_DIV_DIV_BY_64 0x00000006
#define CYVAL__SYSCLK_DIV_DIV_BY_128 0x00000007
#define CYREG_CLK_ILO_CONFIG 0x400b0104
#define CYFLD__PD_MODE__OFFSET 0x00000000
#define CYFLD__PD_MODE__SIZE 0x00000001
#define CYVAL__PD_MODE_SLEEP 0x00000000
#define CYVAL__PD_MODE_COMA 0x00000001
#define CYFLD__TURBO__OFFSET 0x00000001
#define CYFLD__TURBO__SIZE 0x00000001
#define CYFLD__SATBIAS__OFFSET 0x00000002
#define CYFLD__SATBIAS__SIZE 0x00000001
#define CYVAL__SATBIAS_SATURATED 0x00000000
#define CYVAL__SATBIAS_SUBTHRESHOLD 0x00000001
#define CYFLD__ENABLE__OFFSET 0x0000001f
#define CYFLD__ENABLE__SIZE 0x00000001
#define CYREG_CLK_IMO_CONFIG 0x400b0108
#define CYFLD__FLASHPUMP_SEL__OFFSET 0x00000016
#define CYFLD__FLASHPUMP_SEL__SIZE 0x00000001
#define CYVAL__FLASHPUMP_SEL_GND 0x00000000
#define CYVAL__FLASHPUMP_SEL_CLK36 0x00000001
#define CYFLD__EN_FASTBIAS__OFFSET 0x00000017
#define CYFLD__EN_FASTBIAS__SIZE 0x00000001
#define CYFLD__TEST_FASTBIAS__OFFSET 0x00000018
#define CYFLD__TEST_FASTBIAS__SIZE 0x00000001
#define CYFLD__PUMP_SEL__OFFSET 0x00000019
#define CYFLD__PUMP_SEL__SIZE 0x00000003
#define CYVAL__PUMP_SEL_GND 0x00000000
#define CYVAL__PUMP_SEL_IMO 0x00000001
#define CYVAL__PUMP_SEL_DBL 0x00000002
#define CYVAL__PUMP_SEL_CLK36 0x00000003
#define CYVAL__PUMP_SEL_FF1 0x00000004
#define CYFLD__TEST_USB_MODE__OFFSET 0x0000001c
#define CYFLD__TEST_USB_MODE__SIZE 0x00000001
#define CYFLD__EN_CLK36__OFFSET 0x0000001d
#define CYFLD__EN_CLK36__SIZE 0x00000001
#define CYFLD__EN_CLK2X__OFFSET 0x0000001e
#define CYFLD__EN_CLK2X__SIZE 0x00000001
#define CYREG_CLK_IMO_SPREAD 0x400b010c
#define CYFLD__SS_VALUE__OFFSET 0x00000000
#define CYFLD__SS_VALUE__SIZE 0x00000005
#define CYFLD__SS_MAX__OFFSET 0x00000008
#define CYFLD__SS_MAX__SIZE 0x00000005
#define CYFLD__SS_RANGE__OFFSET 0x0000001c
#define CYFLD__SS_RANGE__SIZE 0x00000002
#define CYVAL__SS_RANGE_M1 0x00000000
#define CYVAL__SS_RANGE_M2 0x00000001
#define CYVAL__SS_RANGE_M4 0x00000002
#define CYFLD__SS_MODE__OFFSET 0x0000001e
#define CYFLD__SS_MODE__SIZE 0x00000002
#define CYVAL__SS_MODE_OFF 0x00000000
#define CYVAL__SS_MODE_TRIANGLE 0x00000001
#define CYVAL__SS_MODE_LFSR 0x00000002
#define CYVAL__SS_MODE_DSI 0x00000003
#define CYREG_CLK_DFT_SELECT 0x400b0110
#define CYFLD__DFT_SEL1__OFFSET 0x00000000
#define CYFLD__DFT_SEL1__SIZE 0x00000004
#define CYVAL__DFT_SEL1_NC 0x00000000
#define CYVAL__DFT_SEL1_ILO 0x00000001
#define CYVAL__DFT_SEL1_WCO 0x00000002
#define CYVAL__DFT_SEL1_IMO 0x00000003
#define CYVAL__DFT_SEL1_ECO 0x00000004
#define CYVAL__DFT_SEL1_PLL 0x00000005
#define CYVAL__DFT_SEL1_DPLL_OUT 0x00000006
#define CYVAL__DFT_SEL1_DPLL_REF 0x00000007
#define CYVAL__DFT_SEL1_DBL 0x00000008
#define CYVAL__DFT_SEL1_IMO2X 0x00000009
#define CYVAL__DFT_SEL1_IMO36 0x0000000a
#define CYVAL__DFT_SEL1_HFCLK 0x0000000b
#define CYVAL__DFT_SEL1_LFCLK 0x0000000c
#define CYVAL__DFT_SEL1_SYSCLK 0x0000000d
#define CYVAL__DFT_SEL1_EXTCLK 0x0000000e
#define CYVAL__DFT_SEL1_HALFSYSCLK 0x0000000f
#define CYFLD__DFT_DIV1__OFFSET 0x00000004
#define CYFLD__DFT_DIV1__SIZE 0x00000002
#define CYVAL__DFT_DIV1_NO_DIV 0x00000000
#define CYVAL__DFT_DIV1_DIV_BY_2 0x00000001
#define CYVAL__DFT_DIV1_DIV_BY_4 0x00000002
#define CYVAL__DFT_DIV1_DIV_BY_8 0x00000003
#define CYFLD__DFT_SEL2__OFFSET 0x00000008
#define CYFLD__DFT_SEL2__SIZE 0x00000004
#define CYVAL__DFT_SEL2_NC 0x00000000
#define CYVAL__DFT_SEL2_ILO 0x00000001
#define CYVAL__DFT_SEL2_WCO 0x00000002
#define CYVAL__DFT_SEL2_IMO 0x00000003
#define CYVAL__DFT_SEL2_ECO 0x00000004
#define CYVAL__DFT_SEL2_PLL 0x00000005
#define CYVAL__DFT_SEL2_DPLL_OUT 0x00000006
#define CYVAL__DFT_SEL2_DPLL_REF 0x00000007
#define CYVAL__DFT_SEL2_DBL 0x00000008
#define CYVAL__DFT_SEL2_IMO2X 0x00000009
#define CYVAL__DFT_SEL2_IMO36 0x0000000a
#define CYVAL__DFT_SEL2_HFCLK 0x0000000b
#define CYVAL__DFT_SEL2_LFCLK 0x0000000c
#define CYVAL__DFT_SEL2_SYSCLK 0x0000000d
#define CYVAL__DFT_SEL2_EXTCLK 0x0000000e
#define CYVAL__DFT_SEL2_HALFSYSCLK 0x0000000f
#define CYFLD__DFT_DIV2__OFFSET 0x0000000c
#define CYFLD__DFT_DIV2__SIZE 0x00000002
#define CYVAL__DFT_DIV2_NO_DIV 0x00000000
#define CYVAL__DFT_DIV2_DIV_BY_2 0x00000001
#define CYVAL__DFT_DIV2_DIV_BY_4 0x00000002
#define CYVAL__DFT_DIV2_DIV_BY_8 0x00000003
#define CYREG_WDT_CTRLOW 0x400b0200
#define CYFLD__WDT_CTR0__OFFSET 0x00000000
#define CYFLD__WDT_CTR0__SIZE 0x00000010
#define CYFLD__WDT_CTR1__OFFSET 0x00000010
#define CYFLD__WDT_CTR1__SIZE 0x00000010
#define CYREG_WDT_CTRHIGH 0x400b0204
#define CYFLD__WDT_CTR2__OFFSET 0x00000000
#define CYFLD__WDT_CTR2__SIZE 0x00000020
#define CYREG_WDT_MATCH 0x400b0208
#define CYFLD__WDT_MATCH0__OFFSET 0x00000000
#define CYFLD__WDT_MATCH0__SIZE 0x00000010
#define CYFLD__WDT_MATCH1__OFFSET 0x00000010
#define CYFLD__WDT_MATCH1__SIZE 0x00000010
#define CYREG_WDT_CONFIG 0x400b020c
#define CYFLD__WDT_MODE0__OFFSET 0x00000000
#define CYFLD__WDT_MODE0__SIZE 0x00000002
#define CYVAL__WDT_MODE0_NOTHING 0x00000000
#define CYVAL__WDT_MODE0_INT 0x00000001
#define CYVAL__WDT_MODE0_RESET 0x00000002
#define CYVAL__WDT_MODE0_INT_THEN_RESET 0x00000003
#define CYFLD__WDT_CLEAR0__OFFSET 0x00000002
#define CYFLD__WDT_CLEAR0__SIZE 0x00000001
#define CYFLD__WDT_CASCADE0_1__OFFSET 0x00000003
#define CYFLD__WDT_CASCADE0_1__SIZE 0x00000001
#define CYFLD__WDT_MODE1__OFFSET 0x00000008
#define CYFLD__WDT_MODE1__SIZE 0x00000002
#define CYVAL__WDT_MODE1_NOTHING 0x00000000
#define CYVAL__WDT_MODE1_INT 0x00000001
#define CYVAL__WDT_MODE1_RESET 0x00000002
#define CYVAL__WDT_MODE1_INT_THEN_RESET 0x00000003
#define CYFLD__WDT_CLEAR1__OFFSET 0x0000000a
#define CYFLD__WDT_CLEAR1__SIZE 0x00000001
#define CYFLD__WDT_CASCADE1_2__OFFSET 0x0000000b
#define CYFLD__WDT_CASCADE1_2__SIZE 0x00000001
#define CYFLD__WDT_MODE2__OFFSET 0x00000010
#define CYFLD__WDT_MODE2__SIZE 0x00000001
#define CYVAL__WDT_MODE2_NOTHING 0x00000000
#define CYVAL__WDT_MODE2_INT 0x00000001
#define CYFLD__WDT_BITS2__OFFSET 0x00000018
#define CYFLD__WDT_BITS2__SIZE 0x00000005
#define CYFLD__LFCLK_SEL__OFFSET 0x0000001e
#define CYFLD__LFCLK_SEL__SIZE 0x00000002
#define CYREG_WDT_CONTROL 0x400b0210
#define CYFLD__WDT_ENABLE0__OFFSET 0x00000000
#define CYFLD__WDT_ENABLE0__SIZE 0x00000001
#define CYFLD__WDT_ENABLED0__OFFSET 0x00000001
#define CYFLD__WDT_ENABLED0__SIZE 0x00000001
#define CYFLD__WDT_INT0__OFFSET 0x00000002
#define CYFLD__WDT_INT0__SIZE 0x00000001
#define CYFLD__WDT_RESET0__OFFSET 0x00000003
#define CYFLD__WDT_RESET0__SIZE 0x00000001
#define CYFLD__WDT_ENABLE1__OFFSET 0x00000008
#define CYFLD__WDT_ENABLE1__SIZE 0x00000001
#define CYFLD__WDT_ENABLED1__OFFSET 0x00000009
#define CYFLD__WDT_ENABLED1__SIZE 0x00000001
#define CYFLD__WDT_INT1__OFFSET 0x0000000a
#define CYFLD__WDT_INT1__SIZE 0x00000001
#define CYFLD__WDT_RESET1__OFFSET 0x0000000b
#define CYFLD__WDT_RESET1__SIZE 0x00000001
#define CYFLD__WDT_ENABLE2__OFFSET 0x00000010
#define CYFLD__WDT_ENABLE2__SIZE 0x00000001
#define CYFLD__WDT_ENABLED2__OFFSET 0x00000011
#define CYFLD__WDT_ENABLED2__SIZE 0x00000001
#define CYFLD__WDT_INT2__OFFSET 0x00000012
#define CYFLD__WDT_INT2__SIZE 0x00000001
#define CYFLD__WDT_RESET2__OFFSET 0x00000013
#define CYFLD__WDT_RESET2__SIZE 0x00000001
#define CYREG_RES_CAUSE 0x400b0300
#define CYFLD__RESET_WDT__OFFSET 0x00000000
#define CYFLD__RESET_WDT__SIZE 0x00000001
#define CYFLD__RESET_DSBOD__OFFSET 0x00000001
#define CYFLD__RESET_DSBOD__SIZE 0x00000001
#define CYFLD__RESET_LOCKUP__OFFSET 0x00000002
#define CYFLD__RESET_LOCKUP__SIZE 0x00000001
#define CYFLD__RESET_PROT_FAULT__OFFSET 0x00000003
#define CYFLD__RESET_PROT_FAULT__SIZE 0x00000001
#define CYFLD__RESET_SOFT__OFFSET 0x00000004
#define CYFLD__RESET_SOFT__SIZE 0x00000001
#define CYFLD__RESET_HVBOD__OFFSET 0x00000005
#define CYFLD__RESET_HVBOD__SIZE 0x00000001
#define CYFLD__RESET_PBOD__OFFSET 0x00000006
#define CYFLD__RESET_PBOD__SIZE 0x00000001
#define CYFLD__RESET_XRES__OFFSET 0x00000007
#define CYFLD__RESET_XRES__SIZE 0x00000001
#define CYREG_PWR_PWRSYS_TRIM1 0x400bff00
#define CYFLD__HIB_BIAS_TRIM__OFFSET 0x00000000
#define CYFLD__HIB_BIAS_TRIM__SIZE 0x00000003
#define CYFLD__BOD_TURBO_THRESH__OFFSET 0x00000003
#define CYFLD__BOD_TURBO_THRESH__SIZE 0x00000001
#define CYFLD__BOD_TRIM_TRIP__OFFSET 0x00000004
#define CYFLD__BOD_TRIM_TRIP__SIZE 0x00000004
#define CYREG_PWR_PWRSYS_TRIM2 0x400bff04
#define CYFLD__LFCLK_TRIM_LOAD__OFFSET 0x00000000
#define CYFLD__LFCLK_TRIM_LOAD__SIZE 0x00000002
#define CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET 0x00000002
#define CYFLD__LFCLK_TRIM_VOLTAGE__SIZE 0x00000002
#define CYFLD__DPSLP_TRIM_LOAD__OFFSET 0x00000004
#define CYFLD__DPSLP_TRIM_LOAD__SIZE 0x00000002
#define CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET 0x00000006
#define CYFLD__DPSLP_TRIM_LEAKAGE__SIZE 0x00000001
#define CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET 0x00000007
#define CYFLD__DPSLP_TRIM_VOLTAGE__SIZE 0x00000001
#define CYREG_PWR_PWRSYS_TRIM3 0x400bff08
#define CYFLD__NWELL_TRIM__OFFSET 0x00000000
#define CYFLD__NWELL_TRIM__SIZE 0x00000003
#define CYFLD__QUIET_TRIM__OFFSET 0x00000003
#define CYFLD__QUIET_TRIM__SIZE 0x00000005
#define CYREG_PWR_PWRSYS_TRIM4 0x400bff0c
#define CYFLD__HIB_TRIM_NWELL__OFFSET 0x00000000
#define CYFLD__HIB_TRIM_NWELL__SIZE 0x00000002
#define CYFLD__HIB_TRIM_LEAKAGE__OFFSET 0x00000002
#define CYFLD__HIB_TRIM_LEAKAGE__SIZE 0x00000001
#define CYFLD__HIB_TRIM_VOLTAGE__OFFSET 0x00000003
#define CYFLD__HIB_TRIM_VOLTAGE__SIZE 0x00000001
#define CYFLD__HIB_TRIM_REFERENCE__OFFSET 0x00000004
#define CYFLD__HIB_TRIM_REFERENCE__SIZE 0x00000002
#define CYREG_PWR_BG_TRIM1 0x400bff10
#define CYFLD__INL_TRIM_MAIN__OFFSET 0x00000000
#define CYFLD__INL_TRIM_MAIN__SIZE 0x00000003
#define CYFLD__INL_CROSS_MAIN__OFFSET 0x00000003
#define CYFLD__INL_CROSS_MAIN__SIZE 0x00000004
#define CYREG_PWR_BG_TRIM2 0x400bff14
#define CYFLD__VCTAT_SLOPE__OFFSET 0x00000000
#define CYFLD__VCTAT_SLOPE__SIZE 0x00000004
#define CYFLD__VCTAT_VOLTAGE__OFFSET 0x00000004
#define CYFLD__VCTAT_VOLTAGE__SIZE 0x00000002
#define CYFLD__VCTAT_ENABLE__OFFSET 0x00000006
#define CYFLD__VCTAT_ENABLE__SIZE 0x00000001
#define CYFLD__VCTAT_VOLTAGE_MSB__OFFSET 0x00000007
#define CYFLD__VCTAT_VOLTAGE_MSB__SIZE 0x00000001
#define CYREG_PWR_BG_TRIM3 0x400bff18
#define CYFLD__INL_TRIM_IMO__OFFSET 0x00000000
#define CYFLD__INL_TRIM_IMO__SIZE 0x00000003
#define CYFLD__INL_CROSS_IMO__OFFSET 0x00000003
#define CYFLD__INL_CROSS_IMO__SIZE 0x00000004
#define CYREG_PWR_BG_TRIM4 0x400bff1c
#define CYFLD__ABS_TRIM_IMO__OFFSET 0x00000000
#define CYFLD__ABS_TRIM_IMO__SIZE 0x00000006
#define CYREG_PWR_BG_TRIM5 0x400bff20
#define CYFLD__TMPCO_TRIM_IMO__OFFSET 0x00000000
#define CYFLD__TMPCO_TRIM_IMO__SIZE 0x00000006
#define CYREG_CLK_ILO_TRIM 0x400bff24
#define CYFLD__TRIM__OFFSET 0x00000000
#define CYFLD__TRIM__SIZE 0x00000004
#define CYFLD__COARSE_TRIM__OFFSET 0x00000004
#define CYFLD__COARSE_TRIM__SIZE 0x00000004
#define CYREG_CLK_IMO_TRIM1 0x400bff28
#define CYFLD__OFFSET__OFFSET 0x00000000
#define CYFLD__OFFSET__SIZE 0x00000008
#define CYREG_CLK_IMO_TRIM2 0x400bff2c
#define CYFLD__FREQ__OFFSET 0x00000000
#define CYFLD__FREQ__SIZE 0x00000006
#define CYREG_CLK_IMO_TRIM3 0x400bff30
#define CYFLD__TRIM_CLK36__OFFSET 0x00000000
#define CYFLD__TRIM_CLK36__SIZE 0x00000004
#define CYREG_CLK_IMO_TRIM4 0x400bff34
#define CYFLD__GAIN__OFFSET 0x00000000
#define CYFLD__GAIN__SIZE 0x00000005
#define CYFLD__FSOFFSET__OFFSET 0x00000005
#define CYFLD__FSOFFSET__SIZE 0x00000003
#define CYREG_PWR_RSVD_TRIM 0x400bff38
#define CYFLD__RSVD_TRIM__OFFSET 0x00000000
#define CYFLD__RSVD_TRIM__SIZE 0x00000004
#define CYDEV_CLK_BASE 0x400c0000
#define CYDEV_CLK_SIZE 0x00010000
#define CYREG_CLK_ECO_CONFIG 0x400c0008
#define CYFLD_CLK_CLK_EN__OFFSET 0x00000000
#define CYFLD_CLK_CLK_EN__SIZE 0x00000001
#define CYFLD_CLK_AGC_EN__OFFSET 0x00000001
#define CYFLD_CLK_AGC_EN__SIZE 0x00000001
#define CYFLD_CLK_ENABLE__OFFSET 0x0000001f
#define CYFLD_CLK_ENABLE__SIZE 0x00000001
#define CYREG_CLK_ECO_STATUS 0x400c000c
#define CYFLD_CLK_WATCHDOG_ERROR__OFFSET 0x00000000
#define CYFLD_CLK_WATCHDOG_ERROR__SIZE 0x00000001
#define CYREG_CLK_PLL0_CONFIG 0x400c0014
#define CYFLD_CLK_FEEDBACK_DIV__OFFSET 0x00000000
#define CYFLD_CLK_FEEDBACK_DIV__SIZE 0x00000008
#define CYFLD_CLK_REFERENCE_DIV__OFFSET 0x00000008
#define CYFLD_CLK_REFERENCE_DIV__SIZE 0x00000006
#define CYFLD_CLK_OUTPUT_DIV__OFFSET 0x0000000e
#define CYFLD_CLK_OUTPUT_DIV__SIZE 0x00000002
#define CYVAL_CLK_OUTPUT_DIV_PASS 0x00000000
#define CYVAL_CLK_OUTPUT_DIV_DIV2 0x00000001
#define CYVAL_CLK_OUTPUT_DIV_DIV4 0x00000002
#define CYVAL_CLK_OUTPUT_DIV_DIV8 0x00000003
#define CYFLD_CLK_ICP_SEL__OFFSET 0x00000010
#define CYFLD_CLK_ICP_SEL__SIZE 0x00000003
#define CYFLD_CLK_BYPASS_SEL__OFFSET 0x00000014
#define CYFLD_CLK_BYPASS_SEL__SIZE 0x00000002
#define CYVAL_CLK_BYPASS_SEL_AUTO 0x00000000
#define CYVAL_CLK_BYPASS_SEL_AUTO1 0x00000001
#define CYVAL_CLK_BYPASS_SEL_PLL_REF 0x00000002
#define CYVAL_CLK_BYPASS_SEL_PLL_OUT 0x00000003
#define CYFLD_CLK_ISOLATE_N__OFFSET 0x0000001e
#define CYFLD_CLK_ISOLATE_N__SIZE 0x00000001
#define CYREG_CLK_PLL0_STATUS 0x400c0018
#define CYFLD_CLK_LOCKED__OFFSET 0x00000000
#define CYFLD_CLK_LOCKED__SIZE 0x00000001
#define CYREG_CLK_PLL0_TEST 0x400c001c
#define CYFLD_CLK_TEST_MODE__OFFSET 0x00000000
#define CYFLD_CLK_TEST_MODE__SIZE 0x00000003
#define CYVAL_CLK_TEST_MODE_NORMAL 0x00000000
#define CYVAL_CLK_TEST_MODE_TEST_VC_LKG 0x00000001
#define CYVAL_CLK_TEST_MODE_TEST_CP_DN 0x00000002
#define CYVAL_CLK_TEST_MODE_TEST_CP_UP 0x00000003
#define CYVAL_CLK_TEST_MODE_USER_EXT_FL 0x00000004
#define CYVAL_CLK_TEST_MODE_TEST_CTR_PQ 0x00000005
#define CYVAL_CLK_TEST_MODE_TEST_LD_DLY 0x00000006
#define CYVAL_CLK_TEST_MODE_TEST_CTR_ALT 0x00000007
#define CYFLD_CLK_FAST_LOCK_EN__OFFSET 0x00000003
#define CYFLD_CLK_FAST_LOCK_EN__SIZE 0x00000001
#define CYFLD_CLK_UNLOCK_OCCURRED__OFFSET 0x00000004
#define CYFLD_CLK_UNLOCK_OCCURRED__SIZE 0x00000001
#define CYREG_CLK_PLL1_CONFIG 0x400c0020
#define CYREG_CLK_PLL1_STATUS 0x400c0024
#define CYREG_CLK_PLL1_TEST 0x400c0028
#define CYREG_CLK_OSCINTF_CTL 0x400c0050
#define CYFLD_CLK_PORT_SEL__OFFSET 0x00000000
#define CYFLD_CLK_PORT_SEL__SIZE 0x00000001
#define CYREG_CLK_PLL0_TRIM 0x400cff04
#define CYFLD_CLK_VCO_GAIN__OFFSET 0x00000000
#define CYFLD_CLK_VCO_GAIN__SIZE 0x00000002
#define CYFLD_CLK_LOCK_WINDOW__OFFSET 0x00000002
#define CYFLD_CLK_LOCK_WINDOW__SIZE 0x00000002
#define CYVAL_CLK_LOCK_WINDOW_DELAY_25NS 0x00000000
#define CYVAL_CLK_LOCK_WINDOW_DELAY_50NS 0x00000001
#define CYVAL_CLK_LOCK_WINDOW_DELAY_75NS 0x00000002
#define CYVAL_CLK_LOCK_WINDOW_DELAY_100NS 0x00000003
#define CYFLD_CLK_LOCK_DELAY__OFFSET 0x00000004
#define CYFLD_CLK_LOCK_DELAY__SIZE 0x00000002
#define CYVAL_CLK_LOCK_DELAY_PFD_CLK_16 0x00000000
#define CYVAL_CLK_LOCK_DELAY_PFD_CLK_32 0x00000001
#define CYVAL_CLK_LOCK_DELAY_PFD_CLK_48 0x00000002
#define CYVAL_CLK_LOCK_DELAY_PFD_CLK_64 0x00000003
#define CYREG_CLK_PLL1_TRIM 0x400cff08
#define CYREG_CLK_ECO_TRIM0 0x400cff0c
#define CYFLD_CLK_WDTRIM__OFFSET 0x00000000
#define CYFLD_CLK_WDTRIM__SIZE 0x00000002
#define CYFLD_CLK_ATRIM__OFFSET 0x00000002
#define CYFLD_CLK_ATRIM__SIZE 0x00000003
#define CYREG_CLK_ECO_TRIM1 0x400cff10
#define CYFLD_CLK_FTRIM__OFFSET 0x00000000
#define CYFLD_CLK_FTRIM__SIZE 0x00000002
#define CYFLD_CLK_RTRIM__OFFSET 0x00000002
#define CYFLD_CLK_RTRIM__SIZE 0x00000002
#define CYFLD_CLK_GTRIM__OFFSET 0x00000004
#define CYFLD_CLK_GTRIM__SIZE 0x00000002
#define CYREG_CLK_ECO_TRIM2 0x400cff14
#define CYFLD_CLK_ITRIM__OFFSET 0x00000000
#define CYFLD_CLK_ITRIM__SIZE 0x00000006
#define CYDEV_UDB_BASE 0x400f0000
#define CYDEV_UDB_SIZE 0x00010000
#define CYDEV_UDB_W8_BASE 0x400f0000
#define CYDEV_UDB_W8_SIZE 0x00001000
#define CYREG_UDB_W8_A00 0x400f0000
#define CYFLD_UDB_W8_A0__OFFSET 0x00000000
#define CYFLD_UDB_W8_A0__SIZE 0x00000008
#define CYREG_UDB_W8_A01 0x400f0001
#define CYREG_UDB_W8_A02 0x400f0002
#define CYREG_UDB_W8_A03 0x400f0003
#define CYREG_UDB_W8_A04 0x400f0004
#define CYREG_UDB_W8_A05 0x400f0005
#define CYREG_UDB_W8_A06 0x400f0006
#define CYREG_UDB_W8_A07 0x400f0007
#define CYREG_UDB_W8_A10 0x400f0010
#define CYFLD_UDB_W8_A1__OFFSET 0x00000000
#define CYFLD_UDB_W8_A1__SIZE 0x00000008
#define CYREG_UDB_W8_A11 0x400f0011
#define CYREG_UDB_W8_A12 0x400f0012
#define CYREG_UDB_W8_A13 0x400f0013
#define CYREG_UDB_W8_A14 0x400f0014
#define CYREG_UDB_W8_A15 0x400f0015
#define CYREG_UDB_W8_A16 0x400f0016
#define CYREG_UDB_W8_A17 0x400f0017
#define CYREG_UDB_W8_D00 0x400f0020
#define CYFLD_UDB_W8_D0__OFFSET 0x00000000
#define CYFLD_UDB_W8_D0__SIZE 0x00000008
#define CYREG_UDB_W8_D01 0x400f0021
#define CYREG_UDB_W8_D02 0x400f0022
#define CYREG_UDB_W8_D03 0x400f0023
#define CYREG_UDB_W8_D04 0x400f0024
#define CYREG_UDB_W8_D05 0x400f0025
#define CYREG_UDB_W8_D06 0x400f0026
#define CYREG_UDB_W8_D07 0x400f0027
#define CYREG_UDB_W8_D10 0x400f0030
#define CYFLD_UDB_W8_D1__OFFSET 0x00000000
#define CYFLD_UDB_W8_D1__SIZE 0x00000008
#define CYREG_UDB_W8_D11 0x400f0031
#define CYREG_UDB_W8_D12 0x400f0032
#define CYREG_UDB_W8_D13 0x400f0033
#define CYREG_UDB_W8_D14 0x400f0034
#define CYREG_UDB_W8_D15 0x400f0035
#define CYREG_UDB_W8_D16 0x400f0036
#define CYREG_UDB_W8_D17 0x400f0037
#define CYREG_UDB_W8_F00 0x400f0040
#define CYFLD_UDB_W8_F0__OFFSET 0x00000000
#define CYFLD_UDB_W8_F0__SIZE 0x00000008
#define CYREG_UDB_W8_F01 0x400f0041
#define CYREG_UDB_W8_F02 0x400f0042
#define CYREG_UDB_W8_F03 0x400f0043
#define CYREG_UDB_W8_F04 0x400f0044
#define CYREG_UDB_W8_F05 0x400f0045
#define CYREG_UDB_W8_F06 0x400f0046
#define CYREG_UDB_W8_F07 0x400f0047
#define CYREG_UDB_W8_F10 0x400f0050
#define CYFLD_UDB_W8_F1__OFFSET 0x00000000
#define CYFLD_UDB_W8_F1__SIZE 0x00000008
#define CYREG_UDB_W8_F11 0x400f0051
#define CYREG_UDB_W8_F12 0x400f0052
#define CYREG_UDB_W8_F13 0x400f0053
#define CYREG_UDB_W8_F14 0x400f0054
#define CYREG_UDB_W8_F15 0x400f0055
#define CYREG_UDB_W8_F16 0x400f0056
#define CYREG_UDB_W8_F17 0x400f0057
#define CYREG_UDB_W8_ST0 0x400f0060
#define CYFLD_UDB_W8_ST__OFFSET 0x00000000
#define CYFLD_UDB_W8_ST__SIZE 0x00000008
#define CYREG_UDB_W8_ST1 0x400f0061
#define CYREG_UDB_W8_ST2 0x400f0062
#define CYREG_UDB_W8_ST3 0x400f0063
#define CYREG_UDB_W8_ST4 0x400f0064
#define CYREG_UDB_W8_ST5 0x400f0065
#define CYREG_UDB_W8_ST6 0x400f0066
#define CYREG_UDB_W8_ST7 0x400f0067
#define CYREG_UDB_W8_CTL0 0x400f0070
#define CYFLD_UDB_W8_CTL__OFFSET 0x00000000
#define CYFLD_UDB_W8_CTL__SIZE 0x00000008
#define CYREG_UDB_W8_CTL1 0x400f0071
#define CYREG_UDB_W8_CTL2 0x400f0072
#define CYREG_UDB_W8_CTL3 0x400f0073
#define CYREG_UDB_W8_CTL4 0x400f0074
#define CYREG_UDB_W8_CTL5 0x400f0075
#define CYREG_UDB_W8_CTL6 0x400f0076
#define CYREG_UDB_W8_CTL7 0x400f0077
#define CYREG_UDB_W8_MSK0 0x400f0080
#define CYFLD_UDB_W8_MSK__OFFSET 0x00000000
#define CYFLD_UDB_W8_MSK__SIZE 0x00000007
#define CYREG_UDB_W8_MSK1 0x400f0081
#define CYREG_UDB_W8_MSK2 0x400f0082
#define CYREG_UDB_W8_MSK3 0x400f0083
#define CYREG_UDB_W8_MSK4 0x400f0084
#define CYREG_UDB_W8_MSK5 0x400f0085
#define CYREG_UDB_W8_MSK6 0x400f0086
#define CYREG_UDB_W8_MSK7 0x400f0087
#define CYREG_UDB_W8_ACTL0 0x400f0090
#define CYFLD_UDB_W8_FIFO0_CLR__OFFSET 0x00000000
#define CYFLD_UDB_W8_FIFO0_CLR__SIZE 0x00000001
#define CYVAL_UDB_W8_FIFO0_CLR_NORMAL 0x00000000
#define CYVAL_UDB_W8_FIFO0_CLR_CLEAR 0x00000001
#define CYFLD_UDB_W8_FIFO1_CLR__OFFSET 0x00000001
#define CYFLD_UDB_W8_FIFO1_CLR__SIZE 0x00000001
#define CYVAL_UDB_W8_FIFO1_CLR_NORMAL 0x00000000
#define CYVAL_UDB_W8_FIFO1_CLR_CLEAR 0x00000001
#define CYFLD_UDB_W8_FIFO0_LVL__OFFSET 0x00000002
#define CYFLD_UDB_W8_FIFO0_LVL__SIZE 0x00000001
#define CYVAL_UDB_W8_FIFO0_LVL_NORMAL 0x00000000
#define CYVAL_UDB_W8_FIFO0_LVL_MID 0x00000001
#define CYFLD_UDB_W8_FIFO1_LVL__OFFSET 0x00000003
#define CYFLD_UDB_W8_FIFO1_LVL__SIZE 0x00000001
#define CYVAL_UDB_W8_FIFO1_LVL_NORMAL 0x00000000
#define CYVAL_UDB_W8_FIFO1_LVL_MID 0x00000001
#define CYFLD_UDB_W8_INT_EN__OFFSET 0x00000004
#define CYFLD_UDB_W8_INT_EN__SIZE 0x00000001
#define CYVAL_UDB_W8_INT_EN_DISABLE 0x00000000
#define CYVAL_UDB_W8_INT_EN_ENABLE 0x00000001
#define CYFLD_UDB_W8_CNT_START__OFFSET 0x00000005
#define CYFLD_UDB_W8_CNT_START__SIZE 0x00000001
#define CYVAL_UDB_W8_CNT_START_DISABLE 0x00000000
#define CYVAL_UDB_W8_CNT_START_ENABLE 0x00000001
#define CYREG_UDB_W8_ACTL1 0x400f0091
#define CYREG_UDB_W8_ACTL2 0x400f0092
#define CYREG_UDB_W8_ACTL3 0x400f0093
#define CYREG_UDB_W8_ACTL4 0x400f0094
#define CYREG_UDB_W8_ACTL5 0x400f0095
#define CYREG_UDB_W8_ACTL6 0x400f0096
#define CYREG_UDB_W8_ACTL7 0x400f0097
#define CYREG_UDB_W8_MC0 0x400f00a0
#define CYFLD_UDB_W8_PLD0_MC__OFFSET 0x00000000
#define CYFLD_UDB_W8_PLD0_MC__SIZE 0x00000004
#define CYFLD_UDB_W8_PLD1_MC__OFFSET 0x00000004
#define CYFLD_UDB_W8_PLD1_MC__SIZE 0x00000004
#define CYREG_UDB_W8_MC1 0x400f00a1
#define CYREG_UDB_W8_MC2 0x400f00a2
#define CYREG_UDB_W8_MC3 0x400f00a3
#define CYREG_UDB_W8_MC4 0x400f00a4
#define CYREG_UDB_W8_MC5 0x400f00a5
#define CYREG_UDB_W8_MC6 0x400f00a6
#define CYREG_UDB_W8_MC7 0x400f00a7
#define CYDEV_UDB_CAT16_BASE 0x400f1000
#define CYDEV_UDB_CAT16_SIZE 0x00001000
#define CYREG_UDB_CAT16_A0 0x400f1000
#define CYFLD_UDB_CAT16_A0__OFFSET 0x00000000
#define CYFLD_UDB_CAT16_A0__SIZE 0x00000008
#define CYFLD_UDB_CAT16_A1__OFFSET 0x00000008
#define CYFLD_UDB_CAT16_A1__SIZE 0x00000008
#define CYREG_UDB_CAT16_A1 0x400f1002
#define CYREG_UDB_CAT16_A2 0x400f1004
#define CYREG_UDB_CAT16_A3 0x400f1006
#define CYREG_UDB_CAT16_A4 0x400f1008
#define CYREG_UDB_CAT16_A5 0x400f100a
#define CYREG_UDB_CAT16_A6 0x400f100c
#define CYREG_UDB_CAT16_A7 0x400f100e
#define CYREG_UDB_CAT16_D0 0x400f1040
#define CYFLD_UDB_CAT16_D0__OFFSET 0x00000000
#define CYFLD_UDB_CAT16_D0__SIZE 0x00000008
#define CYFLD_UDB_CAT16_D1__OFFSET 0x00000008
#define CYFLD_UDB_CAT16_D1__SIZE 0x00000008
#define CYREG_UDB_CAT16_D1 0x400f1042
#define CYREG_UDB_CAT16_D2 0x400f1044
#define CYREG_UDB_CAT16_D3 0x400f1046
#define CYREG_UDB_CAT16_D4 0x400f1048
#define CYREG_UDB_CAT16_D5 0x400f104a
#define CYREG_UDB_CAT16_D6 0x400f104c
#define CYREG_UDB_CAT16_D7 0x400f104e
#define CYREG_UDB_CAT16_F0 0x400f1080
#define CYFLD_UDB_CAT16_F0__OFFSET 0x00000000
#define CYFLD_UDB_CAT16_F0__SIZE 0x00000008
#define CYFLD_UDB_CAT16_F1__OFFSET 0x00000008
#define CYFLD_UDB_CAT16_F1__SIZE 0x00000008
#define CYREG_UDB_CAT16_F1 0x400f1082
#define CYREG_UDB_CAT16_F2 0x400f1084
#define CYREG_UDB_CAT16_F3 0x400f1086
#define CYREG_UDB_CAT16_F4 0x400f1088
#define CYREG_UDB_CAT16_F5 0x400f108a
#define CYREG_UDB_CAT16_F6 0x400f108c
#define CYREG_UDB_CAT16_F7 0x400f108e
#define CYREG_UDB_CAT16_CTL_ST0 0x400f10c0
#define CYFLD_UDB_CAT16_ST__OFFSET 0x00000000
#define CYFLD_UDB_CAT16_ST__SIZE 0x00000008
#define CYFLD_UDB_CAT16_CTL__OFFSET 0x00000008
#define CYFLD_UDB_CAT16_CTL__SIZE 0x00000008
#define CYREG_UDB_CAT16_CTL_ST1 0x400f10c2
#define CYREG_UDB_CAT16_CTL_ST2 0x400f10c4
#define CYREG_UDB_CAT16_CTL_ST3 0x400f10c6
#define CYREG_UDB_CAT16_CTL_ST4 0x400f10c8
#define CYREG_UDB_CAT16_CTL_ST5 0x400f10ca
#define CYREG_UDB_CAT16_CTL_ST6 0x400f10cc
#define CYREG_UDB_CAT16_CTL_ST7 0x400f10ce
#define CYREG_UDB_CAT16_ACTL_MSK0 0x400f1100
#define CYFLD_UDB_CAT16_MSK__OFFSET 0x00000000
#define CYFLD_UDB_CAT16_MSK__SIZE 0x00000008
#define CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET 0x00000008
#define CYFLD_UDB_CAT16_FIFO0_CLR__SIZE 0x00000001
#define CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL 0x00000000
#define CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR 0x00000001
#define CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET 0x00000009
#define CYFLD_UDB_CAT16_FIFO1_CLR__SIZE 0x00000001
#define CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL 0x00000000
#define CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR 0x00000001
#define CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET 0x0000000a
#define CYFLD_UDB_CAT16_FIFO0_LVL__SIZE 0x00000001
#define CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL 0x00000000
#define CYVAL_UDB_CAT16_FIFO0_LVL_MID 0x00000001
#define CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET 0x0000000b
#define CYFLD_UDB_CAT16_FIFO1_LVL__SIZE 0x00000001
#define CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL 0x00000000
#define CYVAL_UDB_CAT16_FIFO1_LVL_MID 0x00000001
#define CYFLD_UDB_CAT16_INT_EN__OFFSET 0x0000000c
#define CYFLD_UDB_CAT16_INT_EN__SIZE 0x00000001
#define CYVAL_UDB_CAT16_INT_EN_DISABLE 0x00000000
#define CYVAL_UDB_CAT16_INT_EN_ENABLE 0x00000001
#define CYFLD_UDB_CAT16_CNT_START__OFFSET 0x0000000d
#define CYFLD_UDB_CAT16_CNT_START__SIZE 0x00000001
#define CYVAL_UDB_CAT16_CNT_START_DISABLE 0x00000000
#define CYVAL_UDB_CAT16_CNT_START_ENABLE 0x00000001
#define CYREG_UDB_CAT16_ACTL_MSK1 0x400f1102
#define CYREG_UDB_CAT16_ACTL_MSK2 0x400f1104
#define CYREG_UDB_CAT16_ACTL_MSK3 0x400f1106
#define CYREG_UDB_CAT16_ACTL_MSK4 0x400f1108
#define CYREG_UDB_CAT16_ACTL_MSK5 0x400f110a
#define CYREG_UDB_CAT16_ACTL_MSK6 0x400f110c
#define CYREG_UDB_CAT16_ACTL_MSK7 0x400f110e
#define CYREG_UDB_CAT16_MC0 0x400f1140
#define CYFLD_UDB_CAT16_PLD0_MC__OFFSET 0x00000000
#define CYFLD_UDB_CAT16_PLD0_MC__SIZE 0x00000004
#define CYFLD_UDB_CAT16_PLD1_MC__OFFSET 0x00000004
#define CYFLD_UDB_CAT16_PLD1_MC__SIZE 0x00000004
#define CYREG_UDB_CAT16_MC1 0x400f1142
#define CYREG_UDB_CAT16_MC2 0x400f1144
#define CYREG_UDB_CAT16_MC3 0x400f1146
#define CYREG_UDB_CAT16_MC4 0x400f1148
#define CYREG_UDB_CAT16_MC5 0x400f114a
#define CYREG_UDB_CAT16_MC6 0x400f114c
#define CYREG_UDB_CAT16_MC7 0x400f114e
#define CYDEV_UDB_W16_BASE 0x400f1000
#define CYDEV_UDB_W16_SIZE 0x00001000
#define CYREG_UDB_W16_A00 0x400f1000
#define CYFLD_UDB_W16_A0_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_A0_LS__SIZE 0x00000008
#define CYFLD_UDB_W16_A0_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_A0_MS__SIZE 0x00000008
#define CYREG_UDB_W16_A01 0x400f1002
#define CYREG_UDB_W16_A02 0x400f1004
#define CYREG_UDB_W16_A03 0x400f1006
#define CYREG_UDB_W16_A04 0x400f1008
#define CYREG_UDB_W16_A05 0x400f100a
#define CYREG_UDB_W16_A06 0x400f100c
#define CYREG_UDB_W16_A10 0x400f1020
#define CYFLD_UDB_W16_A1_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_A1_LS__SIZE 0x00000008
#define CYFLD_UDB_W16_A1_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_A1_MS__SIZE 0x00000008
#define CYREG_UDB_W16_A11 0x400f1022
#define CYREG_UDB_W16_A12 0x400f1024
#define CYREG_UDB_W16_A13 0x400f1026
#define CYREG_UDB_W16_A14 0x400f1028
#define CYREG_UDB_W16_A15 0x400f102a
#define CYREG_UDB_W16_A16 0x400f102c
#define CYREG_UDB_W16_D00 0x400f1040
#define CYFLD_UDB_W16_D0_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_D0_LS__SIZE 0x00000008
#define CYFLD_UDB_W16_D0_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_D0_MS__SIZE 0x00000008
#define CYREG_UDB_W16_D01 0x400f1042
#define CYREG_UDB_W16_D02 0x400f1044
#define CYREG_UDB_W16_D03 0x400f1046
#define CYREG_UDB_W16_D04 0x400f1048
#define CYREG_UDB_W16_D05 0x400f104a
#define CYREG_UDB_W16_D06 0x400f104c
#define CYREG_UDB_W16_D10 0x400f1060
#define CYFLD_UDB_W16_D1_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_D1_LS__SIZE 0x00000008
#define CYFLD_UDB_W16_D1_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_D1_MS__SIZE 0x00000008
#define CYREG_UDB_W16_D11 0x400f1062
#define CYREG_UDB_W16_D12 0x400f1064
#define CYREG_UDB_W16_D13 0x400f1066
#define CYREG_UDB_W16_D14 0x400f1068
#define CYREG_UDB_W16_D15 0x400f106a
#define CYREG_UDB_W16_D16 0x400f106c
#define CYREG_UDB_W16_F00 0x400f1080
#define CYFLD_UDB_W16_F0_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_F0_LS__SIZE 0x00000008
#define CYFLD_UDB_W16_F0_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_F0_MS__SIZE 0x00000008
#define CYREG_UDB_W16_F01 0x400f1082
#define CYREG_UDB_W16_F02 0x400f1084
#define CYREG_UDB_W16_F03 0x400f1086
#define CYREG_UDB_W16_F04 0x400f1088
#define CYREG_UDB_W16_F05 0x400f108a
#define CYREG_UDB_W16_F06 0x400f108c
#define CYREG_UDB_W16_F10 0x400f10a0
#define CYFLD_UDB_W16_F1_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_F1_LS__SIZE 0x00000008
#define CYFLD_UDB_W16_F1_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_F1_MS__SIZE 0x00000008
#define CYREG_UDB_W16_F11 0x400f10a2
#define CYREG_UDB_W16_F12 0x400f10a4
#define CYREG_UDB_W16_F13 0x400f10a6
#define CYREG_UDB_W16_F14 0x400f10a8
#define CYREG_UDB_W16_F15 0x400f10aa
#define CYREG_UDB_W16_F16 0x400f10ac
#define CYREG_UDB_W16_ST0 0x400f10c0
#define CYFLD_UDB_W16_ST_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_ST_LS__SIZE 0x00000008
#define CYFLD_UDB_W16_ST_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_ST_MS__SIZE 0x00000008
#define CYREG_UDB_W16_ST1 0x400f10c2
#define CYREG_UDB_W16_ST2 0x400f10c4
#define CYREG_UDB_W16_ST3 0x400f10c6
#define CYREG_UDB_W16_ST4 0x400f10c8
#define CYREG_UDB_W16_ST5 0x400f10ca
#define CYREG_UDB_W16_ST6 0x400f10cc
#define CYREG_UDB_W16_CTL0 0x400f10e0
#define CYFLD_UDB_W16_CTL_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_CTL_LS__SIZE 0x00000008
#define CYFLD_UDB_W16_CTL_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_CTL_MS__SIZE 0x00000008
#define CYREG_UDB_W16_CTL1 0x400f10e2
#define CYREG_UDB_W16_CTL2 0x400f10e4
#define CYREG_UDB_W16_CTL3 0x400f10e6
#define CYREG_UDB_W16_CTL4 0x400f10e8
#define CYREG_UDB_W16_CTL5 0x400f10ea
#define CYREG_UDB_W16_CTL6 0x400f10ec
#define CYREG_UDB_W16_MSK0 0x400f1100
#define CYFLD_UDB_W16_MSK_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_MSK_LS__SIZE 0x00000007
#define CYFLD_UDB_W16_MSK_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_MSK_MS__SIZE 0x00000007
#define CYREG_UDB_W16_MSK1 0x400f1102
#define CYREG_UDB_W16_MSK2 0x400f1104
#define CYREG_UDB_W16_MSK3 0x400f1106
#define CYREG_UDB_W16_MSK4 0x400f1108
#define CYREG_UDB_W16_MSK5 0x400f110a
#define CYREG_UDB_W16_MSK6 0x400f110c
#define CYREG_UDB_W16_ACTL0 0x400f1120
#define CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE 0x00000001
#define CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL 0x00000000
#define CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR 0x00000001
#define CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET 0x00000001
#define CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE 0x00000001
#define CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL 0x00000000
#define CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR 0x00000001
#define CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET 0x00000002
#define CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE 0x00000001
#define CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL 0x00000000
#define CYVAL_UDB_W16_FIFO0_LVL_LS_MID 0x00000001
#define CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET 0x00000003
#define CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE 0x00000001
#define CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL 0x00000000
#define CYVAL_UDB_W16_FIFO1_LVL_LS_MID 0x00000001
#define CYFLD_UDB_W16_INT_EN_LS__OFFSET 0x00000004
#define CYFLD_UDB_W16_INT_EN_LS__SIZE 0x00000001
#define CYVAL_UDB_W16_INT_EN_LS_DISABLE 0x00000000
#define CYVAL_UDB_W16_INT_EN_LS_ENABLE 0x00000001
#define CYFLD_UDB_W16_CNT_START_LS__OFFSET 0x00000005
#define CYFLD_UDB_W16_CNT_START_LS__SIZE 0x00000001
#define CYVAL_UDB_W16_CNT_START_LS_DISABLE 0x00000000
#define CYVAL_UDB_W16_CNT_START_LS_ENABLE 0x00000001
#define CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE 0x00000001
#define CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL 0x00000000
#define CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR 0x00000001
#define CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET 0x00000009
#define CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE 0x00000001
#define CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL 0x00000000
#define CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR 0x00000001
#define CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET 0x0000000a
#define CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE 0x00000001
#define CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL 0x00000000
#define CYVAL_UDB_W16_FIFO0_LVL_MS_MID 0x00000001
#define CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET 0x0000000b
#define CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE 0x00000001
#define CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL 0x00000000
#define CYVAL_UDB_W16_FIFO1_LVL_MS_MID 0x00000001
#define CYFLD_UDB_W16_INT_EN_MS__OFFSET 0x0000000c
#define CYFLD_UDB_W16_INT_EN_MS__SIZE 0x00000001
#define CYVAL_UDB_W16_INT_EN_MS_DISABLE 0x00000000
#define CYVAL_UDB_W16_INT_EN_MS_ENABLE 0x00000001
#define CYFLD_UDB_W16_CNT_START_MS__OFFSET 0x0000000d
#define CYFLD_UDB_W16_CNT_START_MS__SIZE 0x00000001
#define CYVAL_UDB_W16_CNT_START_MS_DISABLE 0x00000000
#define CYVAL_UDB_W16_CNT_START_MS_ENABLE 0x00000001
#define CYREG_UDB_W16_ACTL1 0x400f1122
#define CYREG_UDB_W16_ACTL2 0x400f1124
#define CYREG_UDB_W16_ACTL3 0x400f1126
#define CYREG_UDB_W16_ACTL4 0x400f1128
#define CYREG_UDB_W16_ACTL5 0x400f112a
#define CYREG_UDB_W16_ACTL6 0x400f112c
#define CYREG_UDB_W16_MC0 0x400f1140
#define CYFLD_UDB_W16_PLD0_MC_LS__OFFSET 0x00000000
#define CYFLD_UDB_W16_PLD0_MC_LS__SIZE 0x00000004
#define CYFLD_UDB_W16_PLD1_MC_LS__OFFSET 0x00000004
#define CYFLD_UDB_W16_PLD1_MC_LS__SIZE 0x00000004
#define CYFLD_UDB_W16_PLD0_MC_MS__OFFSET 0x00000008
#define CYFLD_UDB_W16_PLD0_MC_MS__SIZE 0x00000004
#define CYFLD_UDB_W16_PLD1_MC_MS__OFFSET 0x0000000c
#define CYFLD_UDB_W16_PLD1_MC_MS__SIZE 0x00000004
#define CYREG_UDB_W16_MC1 0x400f1142
#define CYREG_UDB_W16_MC2 0x400f1144
#define CYREG_UDB_W16_MC3 0x400f1146
#define CYREG_UDB_W16_MC4 0x400f1148
#define CYREG_UDB_W16_MC5 0x400f114a
#define CYREG_UDB_W16_MC6 0x400f114c
#define CYDEV_UDB_W32_BASE 0x400f2000
#define CYDEV_UDB_W32_SIZE 0x00001000
#define CYREG_UDB_W32_A00 0x400f2000
#define CYFLD_UDB_W32_A0_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_A0_0__SIZE 0x00000008
#define CYFLD_UDB_W32_A0_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_A0_1__SIZE 0x00000008
#define CYFLD_UDB_W32_A0_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_A0_2__SIZE 0x00000008
#define CYFLD_UDB_W32_A0_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_A0_3__SIZE 0x00000008
#define CYREG_UDB_W32_A01 0x400f2004
#define CYREG_UDB_W32_A02 0x400f2008
#define CYREG_UDB_W32_A03 0x400f200c
#define CYREG_UDB_W32_A04 0x400f2010
#define CYREG_UDB_W32_A10 0x400f2040
#define CYFLD_UDB_W32_A1_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_A1_0__SIZE 0x00000008
#define CYFLD_UDB_W32_A1_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_A1_1__SIZE 0x00000008
#define CYFLD_UDB_W32_A1_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_A1_2__SIZE 0x00000008
#define CYFLD_UDB_W32_A1_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_A1_3__SIZE 0x00000008
#define CYREG_UDB_W32_A11 0x400f2044
#define CYREG_UDB_W32_A12 0x400f2048
#define CYREG_UDB_W32_A13 0x400f204c
#define CYREG_UDB_W32_A14 0x400f2050
#define CYREG_UDB_W32_D00 0x400f2080
#define CYFLD_UDB_W32_D0_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_D0_0__SIZE 0x00000008
#define CYFLD_UDB_W32_D0_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_D0_1__SIZE 0x00000008
#define CYFLD_UDB_W32_D0_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_D0_2__SIZE 0x00000008
#define CYFLD_UDB_W32_D0_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_D0_3__SIZE 0x00000008
#define CYREG_UDB_W32_D01 0x400f2084
#define CYREG_UDB_W32_D02 0x400f2088
#define CYREG_UDB_W32_D03 0x400f208c
#define CYREG_UDB_W32_D04 0x400f2090
#define CYREG_UDB_W32_D10 0x400f20c0
#define CYFLD_UDB_W32_D1_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_D1_0__SIZE 0x00000008
#define CYFLD_UDB_W32_D1_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_D1_1__SIZE 0x00000008
#define CYFLD_UDB_W32_D1_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_D1_2__SIZE 0x00000008
#define CYFLD_UDB_W32_D1_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_D1_3__SIZE 0x00000008
#define CYREG_UDB_W32_D11 0x400f20c4
#define CYREG_UDB_W32_D12 0x400f20c8
#define CYREG_UDB_W32_D13 0x400f20cc
#define CYREG_UDB_W32_D14 0x400f20d0
#define CYREG_UDB_W32_F00 0x400f2100
#define CYFLD_UDB_W32_F0_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_F0_0__SIZE 0x00000008
#define CYFLD_UDB_W32_F0_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_F0_1__SIZE 0x00000008
#define CYFLD_UDB_W32_F0_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_F0_2__SIZE 0x00000008
#define CYFLD_UDB_W32_F0_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_F0_3__SIZE 0x00000008
#define CYREG_UDB_W32_F01 0x400f2104
#define CYREG_UDB_W32_F02 0x400f2108
#define CYREG_UDB_W32_F03 0x400f210c
#define CYREG_UDB_W32_F04 0x400f2110
#define CYREG_UDB_W32_F10 0x400f2140
#define CYFLD_UDB_W32_F1_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_F1_0__SIZE 0x00000008
#define CYFLD_UDB_W32_F1_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_F1_1__SIZE 0x00000008
#define CYFLD_UDB_W32_F1_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_F1_2__SIZE 0x00000008
#define CYFLD_UDB_W32_F1_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_F1_3__SIZE 0x00000008
#define CYREG_UDB_W32_F11 0x400f2144
#define CYREG_UDB_W32_F12 0x400f2148
#define CYREG_UDB_W32_F13 0x400f214c
#define CYREG_UDB_W32_F14 0x400f2150
#define CYREG_UDB_W32_ST0 0x400f2180
#define CYFLD_UDB_W32_ST_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_ST_0__SIZE 0x00000008
#define CYFLD_UDB_W32_ST_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_ST_1__SIZE 0x00000008
#define CYFLD_UDB_W32_ST_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_ST_2__SIZE 0x00000008
#define CYFLD_UDB_W32_ST_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_ST_3__SIZE 0x00000008
#define CYREG_UDB_W32_ST1 0x400f2184
#define CYREG_UDB_W32_ST2 0x400f2188
#define CYREG_UDB_W32_ST3 0x400f218c
#define CYREG_UDB_W32_ST4 0x400f2190
#define CYREG_UDB_W32_CTL0 0x400f21c0
#define CYFLD_UDB_W32_CTL_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_CTL_0__SIZE 0x00000008
#define CYFLD_UDB_W32_CTL_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_CTL_1__SIZE 0x00000008
#define CYFLD_UDB_W32_CTL_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_CTL_2__SIZE 0x00000008
#define CYFLD_UDB_W32_CTL_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_CTL_3__SIZE 0x00000008
#define CYREG_UDB_W32_CTL1 0x400f21c4
#define CYREG_UDB_W32_CTL2 0x400f21c8
#define CYREG_UDB_W32_CTL3 0x400f21cc
#define CYREG_UDB_W32_CTL4 0x400f21d0
#define CYREG_UDB_W32_MSK0 0x400f2200
#define CYFLD_UDB_W32_MSK_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_MSK_0__SIZE 0x00000007
#define CYFLD_UDB_W32_MSK_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_MSK_1__SIZE 0x00000007
#define CYFLD_UDB_W32_MSK_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_MSK_2__SIZE 0x00000007
#define CYFLD_UDB_W32_MSK_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_MSK_3__SIZE 0x00000007
#define CYREG_UDB_W32_MSK1 0x400f2204
#define CYREG_UDB_W32_MSK2 0x400f2208
#define CYREG_UDB_W32_MSK3 0x400f220c
#define CYREG_UDB_W32_MSK4 0x400f2210
#define CYREG_UDB_W32_ACTL0 0x400f2240
#define CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_FIFO0_CLR_0__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR 0x00000001
#define CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET 0x00000001
#define CYFLD_UDB_W32_FIFO1_CLR_0__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR 0x00000001
#define CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET 0x00000002
#define CYFLD_UDB_W32_FIFO0_LVL_0__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO0_LVL_0_MID 0x00000001
#define CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET 0x00000003
#define CYFLD_UDB_W32_FIFO1_LVL_0__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO1_LVL_0_MID 0x00000001
#define CYFLD_UDB_W32_INT_EN_0__OFFSET 0x00000004
#define CYFLD_UDB_W32_INT_EN_0__SIZE 0x00000001
#define CYVAL_UDB_W32_INT_EN_0_DISABLE 0x00000000
#define CYVAL_UDB_W32_INT_EN_0_ENABLE 0x00000001
#define CYFLD_UDB_W32_CNT_START_0__OFFSET 0x00000005
#define CYFLD_UDB_W32_CNT_START_0__SIZE 0x00000001
#define CYVAL_UDB_W32_CNT_START_0_DISABLE 0x00000000
#define CYVAL_UDB_W32_CNT_START_0_ENABLE 0x00000001
#define CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_FIFO0_CLR_1__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR 0x00000001
#define CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET 0x00000009
#define CYFLD_UDB_W32_FIFO1_CLR_1__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR 0x00000001
#define CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET 0x0000000a
#define CYFLD_UDB_W32_FIFO0_LVL_1__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO0_LVL_1_MID 0x00000001
#define CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET 0x0000000b
#define CYFLD_UDB_W32_FIFO1_LVL_1__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO1_LVL_1_MID 0x00000001
#define CYFLD_UDB_W32_INT_EN_1__OFFSET 0x0000000c
#define CYFLD_UDB_W32_INT_EN_1__SIZE 0x00000001
#define CYVAL_UDB_W32_INT_EN_1_DISABLE 0x00000000
#define CYVAL_UDB_W32_INT_EN_1_ENABLE 0x00000001
#define CYFLD_UDB_W32_CNT_START_1__OFFSET 0x0000000d
#define CYFLD_UDB_W32_CNT_START_1__SIZE 0x00000001
#define CYVAL_UDB_W32_CNT_START_1_DISABLE 0x00000000
#define CYVAL_UDB_W32_CNT_START_1_ENABLE 0x00000001
#define CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_FIFO0_CLR_2__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR 0x00000001
#define CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET 0x00000011
#define CYFLD_UDB_W32_FIFO1_CLR_2__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR 0x00000001
#define CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET 0x00000012
#define CYFLD_UDB_W32_FIFO0_LVL_2__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO0_LVL_2_MID 0x00000001
#define CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET 0x00000013
#define CYFLD_UDB_W32_FIFO1_LVL_2__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO1_LVL_2_MID 0x00000001
#define CYFLD_UDB_W32_INT_EN_2__OFFSET 0x00000014
#define CYFLD_UDB_W32_INT_EN_2__SIZE 0x00000001
#define CYVAL_UDB_W32_INT_EN_2_DISABLE 0x00000000
#define CYVAL_UDB_W32_INT_EN_2_ENABLE 0x00000001
#define CYFLD_UDB_W32_CNT_START_2__OFFSET 0x00000015
#define CYFLD_UDB_W32_CNT_START_2__SIZE 0x00000001
#define CYVAL_UDB_W32_CNT_START_2_DISABLE 0x00000000
#define CYVAL_UDB_W32_CNT_START_2_ENABLE 0x00000001
#define CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_FIFO0_CLR_3__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR 0x00000001
#define CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET 0x00000019
#define CYFLD_UDB_W32_FIFO1_CLR_3__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR 0x00000001
#define CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET 0x0000001a
#define CYFLD_UDB_W32_FIFO0_LVL_3__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO0_LVL_3_MID 0x00000001
#define CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET 0x0000001b
#define CYFLD_UDB_W32_FIFO1_LVL_3__SIZE 0x00000001
#define CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL 0x00000000
#define CYVAL_UDB_W32_FIFO1_LVL_3_MID 0x00000001
#define CYFLD_UDB_W32_INT_EN_3__OFFSET 0x0000001c
#define CYFLD_UDB_W32_INT_EN_3__SIZE 0x00000001
#define CYVAL_UDB_W32_INT_EN_3_DISABLE 0x00000000
#define CYVAL_UDB_W32_INT_EN_3_ENABLE 0x00000001
#define CYFLD_UDB_W32_CNT_START_3__OFFSET 0x0000001d
#define CYFLD_UDB_W32_CNT_START_3__SIZE 0x00000001
#define CYVAL_UDB_W32_CNT_START_3_DISABLE 0x00000000
#define CYVAL_UDB_W32_CNT_START_3_ENABLE 0x00000001
#define CYREG_UDB_W32_ACTL1 0x400f2244
#define CYREG_UDB_W32_ACTL2 0x400f2248
#define CYREG_UDB_W32_ACTL3 0x400f224c
#define CYREG_UDB_W32_ACTL4 0x400f2250
#define CYREG_UDB_W32_MC0 0x400f2280
#define CYFLD_UDB_W32_PLD0_MC_0__OFFSET 0x00000000
#define CYFLD_UDB_W32_PLD0_MC_0__SIZE 0x00000004
#define CYFLD_UDB_W32_PLD1_MC_0__OFFSET 0x00000004
#define CYFLD_UDB_W32_PLD1_MC_0__SIZE 0x00000004
#define CYFLD_UDB_W32_PLD0_MC_1__OFFSET 0x00000008
#define CYFLD_UDB_W32_PLD0_MC_1__SIZE 0x00000004
#define CYFLD_UDB_W32_PLD1_MC_1__OFFSET 0x0000000c
#define CYFLD_UDB_W32_PLD1_MC_1__SIZE 0x00000004
#define CYFLD_UDB_W32_PLD0_MC_2__OFFSET 0x00000010
#define CYFLD_UDB_W32_PLD0_MC_2__SIZE 0x00000004
#define CYFLD_UDB_W32_PLD1_MC_2__OFFSET 0x00000014
#define CYFLD_UDB_W32_PLD1_MC_2__SIZE 0x00000004
#define CYFLD_UDB_W32_PLD0_MC_3__OFFSET 0x00000018
#define CYFLD_UDB_W32_PLD0_MC_3__SIZE 0x00000004
#define CYFLD_UDB_W32_PLD1_MC_3__OFFSET 0x0000001c
#define CYFLD_UDB_W32_PLD1_MC_3__SIZE 0x00000004
#define CYREG_UDB_W32_MC1 0x400f2284
#define CYREG_UDB_W32_MC2 0x400f2288
#define CYREG_UDB_W32_MC3 0x400f228c
#define CYREG_UDB_W32_MC4 0x400f2290
#define CYDEV_UDB_P0_BASE 0x400f3000
#define CYDEV_UDB_P0_SIZE 0x00000200
#define CYDEV_UDB_P0_U0_BASE 0x400f3000
#define CYDEV_UDB_P0_U0_SIZE 0x00000080
#define CYREG_UDB_P0_U0_PLD_IT0 0x400f3000
#define CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET 0x00000000
#define CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET 0x00000002
#define CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET 0x00000003
#define CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET 0x00000004
#define CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET 0x00000005
#define CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET 0x00000006
#define CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET 0x00000007
#define CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET 0x00000008
#define CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET 0x00000009
#define CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET 0x0000000a
#define CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET 0x0000000b
#define CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET 0x0000000c
#define CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET 0x0000000d
#define CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET 0x0000000e
#define CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET 0x0000000f
#define CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET 0x00000010
#define CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET 0x00000011
#define CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET 0x00000012
#define CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET 0x00000013
#define CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET 0x00000014
#define CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET 0x00000015
#define CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET 0x00000016
#define CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET 0x00000017
#define CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET 0x00000018
#define CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET 0x00000019
#define CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET 0x0000001a
#define CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET 0x0000001b
#define CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET 0x0000001c
#define CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET 0x0000001d
#define CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET 0x0000001e
#define CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET 0x0000001f
#define CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE 0x00000001
#define CYREG_UDB_P0_U0_PLD_IT1 0x400f3004
#define CYREG_UDB_P0_U0_PLD_IT2 0x400f3008
#define CYREG_UDB_P0_U0_PLD_IT3 0x400f300c
#define CYREG_UDB_P0_U0_PLD_IT4 0x400f3010
#define CYREG_UDB_P0_U0_PLD_IT5 0x400f3014
#define CYREG_UDB_P0_U0_PLD_IT6 0x400f3018
#define CYREG_UDB_P0_U0_PLD_IT7 0x400f301c
#define CYREG_UDB_P0_U0_PLD_IT8 0x400f3020
#define CYREG_UDB_P0_U0_PLD_IT9 0x400f3024
#define CYREG_UDB_P0_U0_PLD_IT10 0x400f3028
#define CYREG_UDB_P0_U0_PLD_IT11 0x400f302c
#define CYREG_UDB_P0_U0_PLD_ORT0 0x400f3030
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET 0x00000000
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET 0x00000001
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET 0x00000002
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET 0x00000003
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET 0x00000004
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET 0x00000005
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET 0x00000006
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET 0x00000007
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET 0x00000008
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET 0x00000009
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET 0x0000000a
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET 0x0000000b
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET 0x0000000c
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET 0x0000000d
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET 0x0000000e
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET 0x0000000f
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE 0x00000001
#define CYREG_UDB_P0_U0_PLD_ORT1 0x400f3032
#define CYREG_UDB_P0_U0_PLD_ORT2 0x400f3034
#define CYREG_UDB_P0_U0_PLD_ORT3 0x400f3036
#define CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST 0x400f3038
#define CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET 0x00000000
#define CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET 0x00000002
#define CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET 0x00000003
#define CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET 0x00000004
#define CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET 0x00000005
#define CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET 0x00000006
#define CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET 0x00000007
#define CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET 0x00000008
#define CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET 0x00000009
#define CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET 0x0000000a
#define CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET 0x0000000b
#define CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET 0x0000000c
#define CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET 0x0000000d
#define CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET 0x0000000e
#define CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET 0x0000000f
#define CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED 0x00000001
#define CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB 0x400f303a
#define CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET 0x00000000
#define CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE 0x00000002
#define CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H 0x00000002
#define CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L 0x00000003
#define CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET 0x00000002
#define CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE 0x00000002
#define CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H 0x00000002
#define CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L 0x00000003
#define CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET 0x00000004
#define CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE 0x00000002
#define CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H 0x00000002
#define CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L 0x00000003
#define CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET 0x00000006
#define CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE 0x00000002
#define CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H 0x00000002
#define CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L 0x00000003
#define CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET 0x00000008
#define CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE 0x00000002
#define CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H 0x00000002
#define CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L 0x00000003
#define CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET 0x0000000a
#define CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE 0x00000002
#define CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H 0x00000002
#define CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L 0x00000003
#define CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET 0x0000000c
#define CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE 0x00000002
#define CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H 0x00000002
#define CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L 0x00000003
#define CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET 0x0000000e
#define CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE 0x00000002
#define CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H 0x00000002
#define CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L 0x00000003
#define CYREG_UDB_P0_U0_PLD_MC_SET_RESET 0x400f303c
#define CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET 0x00000000
#define CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET 0x00000002
#define CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET 0x00000003
#define CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET 0x00000004
#define CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET 0x00000005
#define CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET 0x00000006
#define CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET 0x00000007
#define CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET 0x00000008
#define CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET 0x00000009
#define CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET 0x0000000a
#define CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET 0x0000000b
#define CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET 0x0000000c
#define CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET 0x0000000d
#define CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET 0x0000000e
#define CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET 0x0000000f
#define CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE 0x00000001
#define CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS 0x400f303e
#define CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET 0x00000000
#define CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL 0x00000001
#define CYFLD_UDB_P_U_NC1__OFFSET 0x00000001
#define CYFLD_UDB_P_U_NC1__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET 0x00000002
#define CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL 0x00000001
#define CYFLD_UDB_P_U_NC3__OFFSET 0x00000003
#define CYFLD_UDB_P_U_NC3__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET 0x00000004
#define CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL 0x00000001
#define CYFLD_UDB_P_U_NC5__OFFSET 0x00000005
#define CYFLD_UDB_P_U_NC5__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET 0x00000006
#define CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER 0x00000000
#define CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL 0x00000001
#define CYFLD_UDB_P_U_NC7__OFFSET 0x00000007
#define CYFLD_UDB_P_U_NC7__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET 0x00000008
#define CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL 0x00000001
#define CYFLD_UDB_P_U_NC9__OFFSET 0x00000009
#define CYFLD_UDB_P_U_NC9__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET 0x0000000a
#define CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL 0x00000001
#define CYFLD_UDB_P_U_NC11__OFFSET 0x0000000b
#define CYFLD_UDB_P_U_NC11__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET 0x0000000c
#define CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL 0x00000001
#define CYFLD_UDB_P_U_NC13__OFFSET 0x0000000d
#define CYFLD_UDB_P_U_NC13__SIZE 0x00000001
#define CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET 0x0000000e
#define CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER 0x00000000
#define CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL 0x00000001
#define CYFLD_UDB_P_U_NC15__OFFSET 0x0000000f
#define CYFLD_UDB_P_U_NC15__SIZE 0x00000001
#define CYREG_UDB_P0_U0_CFG0 0x400f3040
#define CYFLD_UDB_P_U_RAD0__OFFSET 0x00000000
#define CYFLD_UDB_P_U_RAD0__SIZE 0x00000003
#define CYVAL_UDB_P_U_RAD0_OFF 0x00000000
#define CYVAL_UDB_P_U_RAD0_DP_IN0 0x00000001
#define CYVAL_UDB_P_U_RAD0_DP_IN1 0x00000002
#define CYVAL_UDB_P_U_RAD0_DP_IN2 0x00000003
#define CYVAL_UDB_P_U_RAD0_DP_IN3 0x00000004
#define CYVAL_UDB_P_U_RAD0_DP_IN4 0x00000005
#define CYVAL_UDB_P_U_RAD0_DP_IN5 0x00000006
#define CYVAL_UDB_P_U_RAD0_RESERVED 0x00000007
#define CYFLD_UDB_P_U_RAD1__OFFSET 0x00000004
#define CYFLD_UDB_P_U_RAD1__SIZE 0x00000003
#define CYVAL_UDB_P_U_RAD1_OFF 0x00000000
#define CYVAL_UDB_P_U_RAD1_DP_IN0 0x00000001
#define CYVAL_UDB_P_U_RAD1_DP_IN1 0x00000002
#define CYVAL_UDB_P_U_RAD1_DP_IN2 0x00000003
#define CYVAL_UDB_P_U_RAD1_DP_IN3 0x00000004
#define CYVAL_UDB_P_U_RAD1_DP_IN4 0x00000005
#define CYVAL_UDB_P_U_RAD1_DP_IN5 0x00000006
#define CYVAL_UDB_P_U_RAD1_RESERVED 0x00000007
#define CYREG_UDB_P0_U0_CFG1 0x400f3041
#define CYFLD_UDB_P_U_RAD2__OFFSET 0x00000000
#define CYFLD_UDB_P_U_RAD2__SIZE 0x00000003
#define CYVAL_UDB_P_U_RAD2_OFF 0x00000000
#define CYVAL_UDB_P_U_RAD2_DP_IN0 0x00000001
#define CYVAL_UDB_P_U_RAD2_DP_IN1 0x00000002
#define CYVAL_UDB_P_U_RAD2_DP_IN2 0x00000003
#define CYVAL_UDB_P_U_RAD2_DP_IN3 0x00000004
#define CYVAL_UDB_P_U_RAD2_DP_IN4 0x00000005
#define CYVAL_UDB_P_U_RAD2_DP_IN5 0x00000006
#define CYVAL_UDB_P_U_RAD2_RESERVED 0x00000007
#define CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET 0x00000003
#define CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE 0x00000001
#define CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE 0x00000000
#define CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS 0x00000001
#define CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET 0x00000004
#define CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE 0x00000001
#define CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE 0x00000000
#define CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS 0x00000001
#define CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET 0x00000005
#define CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE 0x00000001
#define CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE 0x00000000
#define CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS 0x00000001
#define CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET 0x00000006
#define CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE 0x00000001
#define CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE 0x00000000
#define CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS 0x00000001
#define CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET 0x00000007
#define CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE 0x00000001
#define CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE 0x00000000
#define CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS 0x00000001
#define CYREG_UDB_P0_U0_CFG2 0x400f3042
#define CYFLD_UDB_P_U_F0_LD__OFFSET 0x00000000
#define CYFLD_UDB_P_U_F0_LD__SIZE 0x00000003
#define CYVAL_UDB_P_U_F0_LD_OFF 0x00000000
#define CYVAL_UDB_P_U_F0_LD_DP_IN0 0x00000001
#define CYVAL_UDB_P_U_F0_LD_DP_IN1 0x00000002
#define CYVAL_UDB_P_U_F0_LD_DP_IN2 0x00000003
#define CYVAL_UDB_P_U_F0_LD_DP_IN3 0x00000004
#define CYVAL_UDB_P_U_F0_LD_DP_IN4 0x00000005
#define CYVAL_UDB_P_U_F0_LD_DP_IN5 0x00000006
#define CYVAL_UDB_P_U_F0_LD_RESERVED 0x00000007
#define CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET 0x00000003
#define CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE 0x00000001
#define CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE 0x00000000
#define CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS 0x00000001
#define CYFLD_UDB_P_U_F1_LD__OFFSET 0x00000004
#define CYFLD_UDB_P_U_F1_LD__SIZE 0x00000003
#define CYVAL_UDB_P_U_F1_LD_OFF 0x00000000
#define CYVAL_UDB_P_U_F1_LD_DP_IN0 0x00000001
#define CYVAL_UDB_P_U_F1_LD_DP_IN1 0x00000002
#define CYVAL_UDB_P_U_F1_LD_DP_IN2 0x00000003
#define CYVAL_UDB_P_U_F1_LD_DP_IN3 0x00000004
#define CYVAL_UDB_P_U_F1_LD_DP_IN4 0x00000005
#define CYVAL_UDB_P_U_F1_LD_DP_IN5 0x00000006
#define CYVAL_UDB_P_U_F1_LD_RESERVED 0x00000007
#define CYREG_UDB_P0_U0_CFG3 0x400f3043
#define CYFLD_UDB_P_U_D0_LD__OFFSET 0x00000000
#define CYFLD_UDB_P_U_D0_LD__SIZE 0x00000003
#define CYVAL_UDB_P_U_D0_LD_OFF 0x00000000
#define CYVAL_UDB_P_U_D0_LD_DP_IN0 0x00000001
#define CYVAL_UDB_P_U_D0_LD_DP_IN1 0x00000002
#define CYVAL_UDB_P_U_D0_LD_DP_IN2 0x00000003
#define CYVAL_UDB_P_U_D0_LD_DP_IN3 0x00000004
#define CYVAL_UDB_P_U_D0_LD_DP_IN4 0x00000005
#define CYVAL_UDB_P_U_D0_LD_DP_IN5 0x00000006
#define CYVAL_UDB_P_U_D0_LD_RESERVED 0x00000007
#define CYFLD_UDB_P_U_D1_LD__OFFSET 0x00000004
#define CYFLD_UDB_P_U_D1_LD__SIZE 0x00000003
#define CYVAL_UDB_P_U_D1_LD_OFF 0x00000000
#define CYVAL_UDB_P_U_D1_LD_DP_IN0 0x00000001
#define CYVAL_UDB_P_U_D1_LD_DP_IN1 0x00000002
#define CYVAL_UDB_P_U_D1_LD_DP_IN2 0x00000003
#define CYVAL_UDB_P_U_D1_LD_DP_IN3 0x00000004
#define CYVAL_UDB_P_U_D1_LD_DP_IN4 0x00000005
#define CYVAL_UDB_P_U_D1_LD_DP_IN5 0x00000006
#define CYVAL_UDB_P_U_D1_LD_RESERVED 0x00000007
#define CYREG_UDB_P0_U0_CFG4 0x400f3044
#define CYFLD_UDB_P_U_SI_MUX__OFFSET 0x00000000
#define CYFLD_UDB_P_U_SI_MUX__SIZE 0x00000003
#define CYVAL_UDB_P_U_SI_MUX_OFF 0x00000000
#define CYVAL_UDB_P_U_SI_MUX_DP_IN0 0x00000001
#define CYVAL_UDB_P_U_SI_MUX_DP_IN1 0x00000002
#define CYVAL_UDB_P_U_SI_MUX_DP_IN2 0x00000003
#define CYVAL_UDB_P_U_SI_MUX_DP_IN3 0x00000004
#define CYVAL_UDB_P_U_SI_MUX_DP_IN4 0x00000005
#define CYVAL_UDB_P_U_SI_MUX_DP_IN5 0x00000006
#define CYVAL_UDB_P_U_SI_MUX_RESERVED 0x00000007
#define CYFLD_UDB_P_U_CI_MUX__OFFSET 0x00000004
#define CYFLD_UDB_P_U_CI_MUX__SIZE 0x00000003
#define CYVAL_UDB_P_U_CI_MUX_OFF 0x00000000
#define CYVAL_UDB_P_U_CI_MUX_DP_IN0 0x00000001
#define CYVAL_UDB_P_U_CI_MUX_DP_IN1 0x00000002
#define CYVAL_UDB_P_U_CI_MUX_DP_IN2 0x00000003
#define CYVAL_UDB_P_U_CI_MUX_DP_IN3 0x00000004
#define CYVAL_UDB_P_U_CI_MUX_DP_IN4 0x00000005
#define CYVAL_UDB_P_U_CI_MUX_DP_IN5 0x00000006
#define CYVAL_UDB_P_U_CI_MUX_RESERVED 0x00000007
#define CYREG_UDB_P0_U0_CFG5 0x400f3045
#define CYFLD_UDB_P_U_OUT0__OFFSET 0x00000000
#define CYFLD_UDB_P_U_OUT0__SIZE 0x00000004
#define CYVAL_UDB_P_U_OUT0_CE0 0x00000000
#define CYVAL_UDB_P_U_OUT0_CL0 0x00000001
#define CYVAL_UDB_P_U_OUT0_Z0 0x00000002
#define CYVAL_UDB_P_U_OUT0_FF0 0x00000003
#define CYVAL_UDB_P_U_OUT0_CE1 0x00000004
#define CYVAL_UDB_P_U_OUT0_CL1 0x00000005
#define CYVAL_UDB_P_U_OUT0_Z1 0x00000006
#define CYVAL_UDB_P_U_OUT0_FF1 0x00000007
#define CYVAL_UDB_P_U_OUT0_OV_MSB 0x00000008
#define CYVAL_UDB_P_U_OUT0_CO_MSB 0x00000009
#define CYVAL_UDB_P_U_OUT0_CMSBO 0x0000000a
#define CYVAL_UDB_P_U_OUT0_SO 0x0000000b
#define CYVAL_UDB_P_U_OUT0_F0_BLK_STAT 0x0000000c
#define CYVAL_UDB_P_U_OUT0_F1_BLK_STAT 0x0000000d
#define CYVAL_UDB_P_U_OUT0_F0_BUS_STAT 0x0000000e
#define CYVAL_UDB_P_U_OUT0_F1_BUS_STAT 0x0000000f
#define CYFLD_UDB_P_U_OUT1__OFFSET 0x00000004
#define CYFLD_UDB_P_U_OUT1__SIZE 0x00000004
#define CYVAL_UDB_P_U_OUT1_CE0 0x00000000
#define CYVAL_UDB_P_U_OUT1_CL0 0x00000001
#define CYVAL_UDB_P_U_OUT1_Z0 0x00000002
#define CYVAL_UDB_P_U_OUT1_FF0 0x00000003
#define CYVAL_UDB_P_U_OUT1_CE1 0x00000004
#define CYVAL_UDB_P_U_OUT1_CL1 0x00000005
#define CYVAL_UDB_P_U_OUT1_Z1 0x00000006
#define CYVAL_UDB_P_U_OUT1_FF1 0x00000007
#define CYVAL_UDB_P_U_OUT1_OV_MSB 0x00000008
#define CYVAL_UDB_P_U_OUT1_CO_MSB 0x00000009
#define CYVAL_UDB_P_U_OUT1_CMSBO 0x0000000a
#define CYVAL_UDB_P_U_OUT1_SO 0x0000000b
#define CYVAL_UDB_P_U_OUT1_F0_BLK_STAT 0x0000000c
#define CYVAL_UDB_P_U_OUT1_F1_BLK_STAT 0x0000000d
#define CYVAL_UDB_P_U_OUT1_F0_BUS_STAT 0x0000000e
#define CYVAL_UDB_P_U_OUT1_F1_BUS_STAT 0x0000000f
#define CYREG_UDB_P0_U0_CFG6 0x400f3046
#define CYFLD_UDB_P_U_OUT2__OFFSET 0x00000000
#define CYFLD_UDB_P_U_OUT2__SIZE 0x00000004
#define CYVAL_UDB_P_U_OUT2_CE0 0x00000000
#define CYVAL_UDB_P_U_OUT2_CL0 0x00000001
#define CYVAL_UDB_P_U_OUT2_Z0 0x00000002
#define CYVAL_UDB_P_U_OUT2_FF0 0x00000003
#define CYVAL_UDB_P_U_OUT2_CE1 0x00000004
#define CYVAL_UDB_P_U_OUT2_CL1 0x00000005
#define CYVAL_UDB_P_U_OUT2_Z1 0x00000006
#define CYVAL_UDB_P_U_OUT2_FF1 0x00000007
#define CYVAL_UDB_P_U_OUT2_OV_MSB 0x00000008
#define CYVAL_UDB_P_U_OUT2_CO_MSB 0x00000009
#define CYVAL_UDB_P_U_OUT2_CMSBO 0x0000000a
#define CYVAL_UDB_P_U_OUT2_SO 0x0000000b
#define CYVAL_UDB_P_U_OUT2_F0_BLK_STAT 0x0000000c
#define CYVAL_UDB_P_U_OUT2_F1_BLK_STAT 0x0000000d
#define CYVAL_UDB_P_U_OUT2_F0_BUS_STAT 0x0000000e
#define CYVAL_UDB_P_U_OUT2_F1_BUS_STAT 0x0000000f
#define CYFLD_UDB_P_U_OUT3__OFFSET 0x00000004
#define CYFLD_UDB_P_U_OUT3__SIZE 0x00000004
#define CYVAL_UDB_P_U_OUT3_CE0 0x00000000
#define CYVAL_UDB_P_U_OUT3_CL0 0x00000001
#define CYVAL_UDB_P_U_OUT3_Z0 0x00000002
#define CYVAL_UDB_P_U_OUT3_FF0 0x00000003
#define CYVAL_UDB_P_U_OUT3_CE1 0x00000004
#define CYVAL_UDB_P_U_OUT3_CL1 0x00000005
#define CYVAL_UDB_P_U_OUT3_Z1 0x00000006
#define CYVAL_UDB_P_U_OUT3_FF1 0x00000007
#define CYVAL_UDB_P_U_OUT3_OV_MSB 0x00000008
#define CYVAL_UDB_P_U_OUT3_CO_MSB 0x00000009
#define CYVAL_UDB_P_U_OUT3_CMSBO 0x0000000a
#define CYVAL_UDB_P_U_OUT3_SO 0x0000000b
#define CYVAL_UDB_P_U_OUT3_F0_BLK_STAT 0x0000000c
#define CYVAL_UDB_P_U_OUT3_F1_BLK_STAT 0x0000000d
#define CYVAL_UDB_P_U_OUT3_F0_BUS_STAT 0x0000000e
#define CYVAL_UDB_P_U_OUT3_F1_BUS_STAT 0x0000000f
#define CYREG_UDB_P0_U0_CFG7 0x400f3047
#define CYFLD_UDB_P_U_OUT4__OFFSET 0x00000000
#define CYFLD_UDB_P_U_OUT4__SIZE 0x00000004
#define CYVAL_UDB_P_U_OUT4_CE0 0x00000000
#define CYVAL_UDB_P_U_OUT4_CL0 0x00000001
#define CYVAL_UDB_P_U_OUT4_Z0 0x00000002
#define CYVAL_UDB_P_U_OUT4_FF0 0x00000003
#define CYVAL_UDB_P_U_OUT4_CE1 0x00000004
#define CYVAL_UDB_P_U_OUT4_CL1 0x00000005
#define CYVAL_UDB_P_U_OUT4_Z1 0x00000006
#define CYVAL_UDB_P_U_OUT4_FF1 0x00000007
#define CYVAL_UDB_P_U_OUT4_OV_MSB 0x00000008
#define CYVAL_UDB_P_U_OUT4_CO_MSB 0x00000009
#define CYVAL_UDB_P_U_OUT4_CMSBO 0x0000000a
#define CYVAL_UDB_P_U_OUT4_SO 0x0000000b
#define CYVAL_UDB_P_U_OUT4_F0_BLK_STAT 0x0000000c
#define CYVAL_UDB_P_U_OUT4_F1_BLK_STAT 0x0000000d
#define CYVAL_UDB_P_U_OUT4_F0_BUS_STAT 0x0000000e
#define CYVAL_UDB_P_U_OUT4_F1_BUS_STAT 0x0000000f
#define CYFLD_UDB_P_U_OUT5__OFFSET 0x00000004
#define CYFLD_UDB_P_U_OUT5__SIZE 0x00000004
#define CYVAL_UDB_P_U_OUT5_CE0 0x00000000
#define CYVAL_UDB_P_U_OUT5_CL0 0x00000001
#define CYVAL_UDB_P_U_OUT5_Z0 0x00000002
#define CYVAL_UDB_P_U_OUT5_FF0 0x00000003
#define CYVAL_UDB_P_U_OUT5_CE1 0x00000004
#define CYVAL_UDB_P_U_OUT5_CL1 0x00000005
#define CYVAL_UDB_P_U_OUT5_Z1 0x00000006
#define CYVAL_UDB_P_U_OUT5_FF1 0x00000007
#define CYVAL_UDB_P_U_OUT5_OV_MSB 0x00000008
#define CYVAL_UDB_P_U_OUT5_CO_MSB 0x00000009
#define CYVAL_UDB_P_U_OUT5_CMSBO 0x0000000a
#define CYVAL_UDB_P_U_OUT5_SO 0x0000000b
#define CYVAL_UDB_P_U_OUT5_F0_BLK_STAT 0x0000000c
#define CYVAL_UDB_P_U_OUT5_F1_BLK_STAT 0x0000000d
#define CYVAL_UDB_P_U_OUT5_F0_BUS_STAT 0x0000000e
#define CYVAL_UDB_P_U_OUT5_F1_BUS_STAT 0x0000000f
#define CYREG_UDB_P0_U0_CFG8 0x400f3048
#define CYFLD_UDB_P_U_OUT_SYNC__OFFSET 0x00000000
#define CYFLD_UDB_P_U_OUT_SYNC__SIZE 0x00000006
#define CYVAL_UDB_P_U_OUT_SYNC_REGISTERED 0x00000000
#define CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL 0x00000001
#define CYFLD_UDB_P_U_NC6__OFFSET 0x00000006
#define CYFLD_UDB_P_U_NC6__SIZE 0x00000001
#define CYREG_UDB_P0_U0_CFG9 0x400f3049
#define CYFLD_UDB_P_U_AMASK__OFFSET 0x00000000
#define CYFLD_UDB_P_U_AMASK__SIZE 0x00000008
#define CYREG_UDB_P0_U0_CFG10 0x400f304a
#define CYFLD_UDB_P_U_CMASK0__OFFSET 0x00000000
#define CYFLD_UDB_P_U_CMASK0__SIZE 0x00000008
#define CYREG_UDB_P0_U0_CFG11 0x400f304b
#define CYREG_UDB_P0_U0_CFG12 0x400f304c
#define CYFLD_UDB_P_U_SI_SELA__OFFSET 0x00000000
#define CYFLD_UDB_P_U_SI_SELA__SIZE 0x00000002
#define CYVAL_UDB_P_U_SI_SELA_DEFAULT 0x00000000
#define CYVAL_UDB_P_U_SI_SELA_REGISTERED 0x00000001
#define CYVAL_UDB_P_U_SI_SELA_ROUTE 0x00000002
#define CYVAL_UDB_P_U_SI_SELA_CHAIN 0x00000003
#define CYFLD_UDB_P_U_SI_SELB__OFFSET 0x00000002
#define CYFLD_UDB_P_U_SI_SELB__SIZE 0x00000002
#define CYVAL_UDB_P_U_SI_SELB_DEFAULT 0x00000000
#define CYVAL_UDB_P_U_SI_SELB_REGISTERED 0x00000001
#define CYVAL_UDB_P_U_SI_SELB_ROUTE 0x00000002
#define CYVAL_UDB_P_U_SI_SELB_CHAIN 0x00000003
#define CYFLD_UDB_P_U_DEF_SI__OFFSET 0x00000004
#define CYFLD_UDB_P_U_DEF_SI__SIZE 0x00000001
#define CYVAL_UDB_P_U_DEF_SI_DEFAULT_0 0x00000000
#define CYVAL_UDB_P_U_DEF_SI_DEFAULT_1 0x00000001
#define CYFLD_UDB_P_U_AMASK_EN__OFFSET 0x00000005
#define CYFLD_UDB_P_U_AMASK_EN__SIZE 0x00000001
#define CYVAL_UDB_P_U_AMASK_EN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_AMASK_EN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_CMASK0_EN__OFFSET 0x00000006
#define CYFLD_UDB_P_U_CMASK0_EN__SIZE 0x00000001
#define CYVAL_UDB_P_U_CMASK0_EN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_CMASK0_EN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_CMASK1_EN__OFFSET 0x00000007
#define CYFLD_UDB_P_U_CMASK1_EN__SIZE 0x00000001
#define CYVAL_UDB_P_U_CMASK1_EN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_CMASK1_EN_ENABLE 0x00000001
#define CYREG_UDB_P0_U0_CFG13 0x400f304d
#define CYFLD_UDB_P_U_CI_SELA__OFFSET 0x00000000
#define CYFLD_UDB_P_U_CI_SELA__SIZE 0x00000002
#define CYVAL_UDB_P_U_CI_SELA_DEFAULT 0x00000000
#define CYVAL_UDB_P_U_CI_SELA_REGISTERED 0x00000001
#define CYVAL_UDB_P_U_CI_SELA_ROUTE 0x00000002
#define CYVAL_UDB_P_U_CI_SELA_CHAIN 0x00000003
#define CYFLD_UDB_P_U_CI_SELB__OFFSET 0x00000002
#define CYFLD_UDB_P_U_CI_SELB__SIZE 0x00000002
#define CYVAL_UDB_P_U_CI_SELB_DEFAULT 0x00000000
#define CYVAL_UDB_P_U_CI_SELB_REGISTERED 0x00000001
#define CYVAL_UDB_P_U_CI_SELB_ROUTE 0x00000002
#define CYVAL_UDB_P_U_CI_SELB_CHAIN 0x00000003
#define CYFLD_UDB_P_U_CMP_SELA__OFFSET 0x00000004
#define CYFLD_UDB_P_U_CMP_SELA__SIZE 0x00000002
#define CYVAL_UDB_P_U_CMP_SELA_A1_D1 0x00000000
#define CYVAL_UDB_P_U_CMP_SELA_A1_A0 0x00000001
#define CYVAL_UDB_P_U_CMP_SELA_A0_D1 0x00000002
#define CYVAL_UDB_P_U_CMP_SELA_A0_A0 0x00000003
#define CYFLD_UDB_P_U_CMP_SELB__OFFSET 0x00000006
#define CYFLD_UDB_P_U_CMP_SELB__SIZE 0x00000002
#define CYVAL_UDB_P_U_CMP_SELB_A1_D1 0x00000000
#define CYVAL_UDB_P_U_CMP_SELB_A1_A0 0x00000001
#define CYVAL_UDB_P_U_CMP_SELB_A0_D1 0x00000002
#define CYVAL_UDB_P_U_CMP_SELB_A0_A0 0x00000003
#define CYREG_UDB_P0_U0_CFG14 0x400f304e
#define CYFLD_UDB_P_U_CHAIN0__OFFSET 0x00000000
#define CYFLD_UDB_P_U_CHAIN0__SIZE 0x00000001
#define CYVAL_UDB_P_U_CHAIN0_DISABLE 0x00000000
#define CYVAL_UDB_P_U_CHAIN0_ENABLE 0x00000001
#define CYFLD_UDB_P_U_CHAIN1__OFFSET 0x00000001
#define CYFLD_UDB_P_U_CHAIN1__SIZE 0x00000001
#define CYVAL_UDB_P_U_CHAIN1_DISABLE 0x00000000
#define CYVAL_UDB_P_U_CHAIN1_ENABLE 0x00000001
#define CYFLD_UDB_P_U_CHAIN_FB__OFFSET 0x00000002
#define CYFLD_UDB_P_U_CHAIN_FB__SIZE 0x00000001
#define CYVAL_UDB_P_U_CHAIN_FB_DISABLE 0x00000000
#define CYVAL_UDB_P_U_CHAIN_FB_ENABLE 0x00000001
#define CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET 0x00000003
#define CYFLD_UDB_P_U_CHAIN_CMSB__SIZE 0x00000001
#define CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE 0x00000000
#define CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE 0x00000001
#define CYFLD_UDB_P_U_MSB_SEL__OFFSET 0x00000004
#define CYFLD_UDB_P_U_MSB_SEL__SIZE 0x00000003
#define CYVAL_UDB_P_U_MSB_SEL_BIT0 0x00000000
#define CYVAL_UDB_P_U_MSB_SEL_BIT1 0x00000001
#define CYVAL_UDB_P_U_MSB_SEL_BIT2 0x00000002
#define CYVAL_UDB_P_U_MSB_SEL_BIT3 0x00000003
#define CYVAL_UDB_P_U_MSB_SEL_BIT4 0x00000004
#define CYVAL_UDB_P_U_MSB_SEL_BIT5 0x00000005
#define CYVAL_UDB_P_U_MSB_SEL_BIT6 0x00000006
#define CYVAL_UDB_P_U_MSB_SEL_BIT7 0x00000007
#define CYFLD_UDB_P_U_MSB_EN__OFFSET 0x00000007
#define CYFLD_UDB_P_U_MSB_EN__SIZE 0x00000001
#define CYVAL_UDB_P_U_MSB_EN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_MSB_EN_ENABLE 0x00000001
#define CYREG_UDB_P0_U0_CFG15 0x400f304f
#define CYFLD_UDB_P_U_F0_INSEL__OFFSET 0x00000000
#define CYFLD_UDB_P_U_F0_INSEL__SIZE 0x00000002
#define CYVAL_UDB_P_U_F0_INSEL_INPUT 0x00000000
#define CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0 0x00000001
#define CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1 0x00000002
#define CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU 0x00000003
#define CYFLD_UDB_P_U_F1_INSEL__OFFSET 0x00000002
#define CYFLD_UDB_P_U_F1_INSEL__SIZE 0x00000002
#define CYVAL_UDB_P_U_F1_INSEL_INPUT 0x00000000
#define CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0 0x00000001
#define CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1 0x00000002
#define CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU 0x00000003
#define CYFLD_UDB_P_U_MSB_SI__OFFSET 0x00000004
#define CYFLD_UDB_P_U_MSB_SI__SIZE 0x00000001
#define CYVAL_UDB_P_U_MSB_SI_DEFAULT 0x00000000
#define CYVAL_UDB_P_U_MSB_SI_MSB 0x00000001
#define CYFLD_UDB_P_U_PI_DYN__OFFSET 0x00000005
#define CYFLD_UDB_P_U_PI_DYN__SIZE 0x00000001
#define CYVAL_UDB_P_U_PI_DYN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_PI_DYN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_SHIFT_SEL__OFFSET 0x00000006
#define CYFLD_UDB_P_U_SHIFT_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB 0x00000000
#define CYVAL_UDB_P_U_SHIFT_SEL_SOR 0x00000001
#define CYFLD_UDB_P_U_PI_SEL__OFFSET 0x00000007
#define CYFLD_UDB_P_U_PI_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PI_SEL_NORMAL 0x00000000
#define CYVAL_UDB_P_U_PI_SEL_PARALLEL 0x00000001
#define CYREG_UDB_P0_U0_CFG16 0x400f3050
#define CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET 0x00000000
#define CYFLD_UDB_P_U_WRK16_CONCAT__SIZE 0x00000001
#define CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT 0x00000000
#define CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE 0x00000001
#define CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET 0x00000001
#define CYFLD_UDB_P_U_EXT_CRCPRS__SIZE 0x00000001
#define CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL 0x00000000
#define CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL 0x00000001
#define CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET 0x00000002
#define CYFLD_UDB_P_U_FIFO_ASYNC__SIZE 0x00000001
#define CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE 0x00000000
#define CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE 0x00000001
#define CYFLD_UDB_P_U_FIFO_EDGE__OFFSET 0x00000003
#define CYFLD_UDB_P_U_FIFO_EDGE__SIZE 0x00000001
#define CYVAL_UDB_P_U_FIFO_EDGE_LEVEL 0x00000000
#define CYVAL_UDB_P_U_FIFO_EDGE_EDGE 0x00000001
#define CYFLD_UDB_P_U_FIFO_CAP__OFFSET 0x00000004
#define CYFLD_UDB_P_U_FIFO_CAP__SIZE 0x00000001
#define CYVAL_UDB_P_U_FIFO_CAP_DISABLE 0x00000000
#define CYVAL_UDB_P_U_FIFO_CAP_ENABLE 0x00000001
#define CYFLD_UDB_P_U_FIFO_FAST__OFFSET 0x00000005
#define CYFLD_UDB_P_U_FIFO_FAST__SIZE 0x00000001
#define CYVAL_UDB_P_U_FIFO_FAST_DISABLE 0x00000000
#define CYVAL_UDB_P_U_FIFO_FAST_ENABLE 0x00000001
#define CYFLD_UDB_P_U_F0_CK_INV__OFFSET 0x00000006
#define CYFLD_UDB_P_U_F0_CK_INV__SIZE 0x00000001
#define CYVAL_UDB_P_U_F0_CK_INV_NORMAL 0x00000000
#define CYVAL_UDB_P_U_F0_CK_INV_INVERT 0x00000001
#define CYFLD_UDB_P_U_F1_CK_INV__OFFSET 0x00000007
#define CYFLD_UDB_P_U_F1_CK_INV__SIZE 0x00000001
#define CYVAL_UDB_P_U_F1_CK_INV_NORMAL 0x00000000
#define CYVAL_UDB_P_U_F1_CK_INV_INVERT 0x00000001
#define CYREG_UDB_P0_U0_CFG17 0x400f3051
#define CYFLD_UDB_P_U_F0_DYN__OFFSET 0x00000000
#define CYFLD_UDB_P_U_F0_DYN__SIZE 0x00000001
#define CYVAL_UDB_P_U_F0_DYN_STATIC 0x00000000
#define CYVAL_UDB_P_U_F0_DYN_DYNAMIC 0x00000001
#define CYFLD_UDB_P_U_F1_DYN__OFFSET 0x00000001
#define CYFLD_UDB_P_U_F1_DYN__SIZE 0x00000001
#define CYVAL_UDB_P_U_F1_DYN_STATIC 0x00000000
#define CYVAL_UDB_P_U_F1_DYN_DYNAMIC 0x00000001
#define CYFLD_UDB_P_U_NC2__OFFSET 0x00000002
#define CYFLD_UDB_P_U_NC2__SIZE 0x00000001
#define CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET 0x00000004
#define CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE 0x00000001
#define CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE 0x00000000
#define CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE 0x00000001
#define CYREG_UDB_P0_U0_CFG18 0x400f3052
#define CYFLD_UDB_P_U_CTL_MD0__OFFSET 0x00000000
#define CYFLD_UDB_P_U_CTL_MD0__SIZE 0x00000008
#define CYVAL_UDB_P_U_CTL_MD0_DIRECT 0x00000000
#define CYVAL_UDB_P_U_CTL_MD0_SYNC 0x00000001
#define CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC 0x00000002
#define CYVAL_UDB_P_U_CTL_MD0_PULSE 0x00000003
#define CYREG_UDB_P0_U0_CFG19 0x400f3053
#define CYFLD_UDB_P_U_CTL_MD1__OFFSET 0x00000000
#define CYFLD_UDB_P_U_CTL_MD1__SIZE 0x00000008
#define CYVAL_UDB_P_U_CTL_MD1_DIRECT 0x00000000
#define CYVAL_UDB_P_U_CTL_MD1_SYNC 0x00000001
#define CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC 0x00000002
#define CYVAL_UDB_P_U_CTL_MD1_PULSE 0x00000003
#define CYREG_UDB_P0_U0_CFG20 0x400f3054
#define CYFLD_UDB_P_U_STAT_MD__OFFSET 0x00000000
#define CYFLD_UDB_P_U_STAT_MD__SIZE 0x00000008
#define CYREG_UDB_P0_U0_CFG21 0x400f3055
#define CYFLD_UDB_P_U_NC0__OFFSET 0x00000000
#define CYFLD_UDB_P_U_NC0__SIZE 0x00000001
#define CYREG_UDB_P0_U0_CFG22 0x400f3056
#define CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET 0x00000000
#define CYFLD_UDB_P_U_SC_OUT_CTL__SIZE 0x00000002
#define CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL 0x00000000
#define CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL 0x00000001
#define CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER 0x00000002
#define CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED 0x00000003
#define CYFLD_UDB_P_U_SC_INT_MD__OFFSET 0x00000002
#define CYFLD_UDB_P_U_SC_INT_MD__SIZE 0x00000001
#define CYVAL_UDB_P_U_SC_INT_MD_NORMAL 0x00000000
#define CYVAL_UDB_P_U_SC_INT_MD_INT_MODE 0x00000001
#define CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET 0x00000003
#define CYFLD_UDB_P_U_SC_SYNC_MD__SIZE 0x00000001
#define CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL 0x00000000
#define CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE 0x00000001
#define CYFLD_UDB_P_U_SC_EXT_RES__OFFSET 0x00000004
#define CYFLD_UDB_P_U_SC_EXT_RES__SIZE 0x00000001
#define CYVAL_UDB_P_U_SC_EXT_RES_DISABLED 0x00000000
#define CYVAL_UDB_P_U_SC_EXT_RES_ENABLED 0x00000001
#define CYREG_UDB_P0_U0_CFG23 0x400f3057
#define CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET 0x00000000
#define CYFLD_UDB_P_U_CNT_LD_SEL__SIZE 0x00000002
#define CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0 0x00000000
#define CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1 0x00000001
#define CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2 0x00000002
#define CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3 0x00000003
#define CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET 0x00000002
#define CYFLD_UDB_P_U_CNT_EN_SEL__SIZE 0x00000002
#define CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4 0x00000000
#define CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5 0x00000001
#define CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6 0x00000002
#define CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO 0x00000003
#define CYFLD_UDB_P_U_ROUTE_LD__OFFSET 0x00000004
#define CYFLD_UDB_P_U_ROUTE_LD__SIZE 0x00000001
#define CYVAL_UDB_P_U_ROUTE_LD_DISABLE 0x00000000
#define CYVAL_UDB_P_U_ROUTE_LD_ROUTED 0x00000001
#define CYFLD_UDB_P_U_ROUTE_EN__OFFSET 0x00000005
#define CYFLD_UDB_P_U_ROUTE_EN__SIZE 0x00000001
#define CYVAL_UDB_P_U_ROUTE_EN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_ROUTE_EN_ROUTED 0x00000001
#define CYFLD_UDB_P_U_ALT_CNT__OFFSET 0x00000006
#define CYFLD_UDB_P_U_ALT_CNT__SIZE 0x00000001
#define CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE 0x00000000
#define CYVAL_UDB_P_U_ALT_CNT_ALT_MODE 0x00000001
#define CYREG_UDB_P0_U0_CFG24 0x400f3058
#define CYFLD_UDB_P_U_RC_EN_SEL__OFFSET 0x00000000
#define CYFLD_UDB_P_U_RC_EN_SEL__SIZE 0x00000002
#define CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0 0x00000000
#define CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1 0x00000001
#define CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2 0x00000002
#define CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3 0x00000003
#define CYFLD_UDB_P_U_RC_EN_MODE__OFFSET 0x00000002
#define CYFLD_UDB_P_U_RC_EN_MODE__SIZE 0x00000002
#define CYVAL_UDB_P_U_RC_EN_MODE_OFF 0x00000000
#define CYVAL_UDB_P_U_RC_EN_MODE_ON 0x00000001
#define CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE 0x00000002
#define CYVAL_UDB_P_U_RC_EN_MODE_LEVEL 0x00000003
#define CYFLD_UDB_P_U_RC_EN_INV__OFFSET 0x00000004
#define CYFLD_UDB_P_U_RC_EN_INV__SIZE 0x00000001
#define CYVAL_UDB_P_U_RC_EN_INV_NOINV 0x00000000
#define CYVAL_UDB_P_U_RC_EN_INV_INVERT 0x00000001
#define CYFLD_UDB_P_U_RC_INV__OFFSET 0x00000005
#define CYFLD_UDB_P_U_RC_INV__SIZE 0x00000001
#define CYVAL_UDB_P_U_RC_INV_NOINV 0x00000000
#define CYVAL_UDB_P_U_RC_INV_INVERT 0x00000001
#define CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET 0x00000006
#define CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE 0x00000001
#define CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET 0x00000007
#define CYFLD_UDB_P_U_RC_RES_SEL1__SIZE 0x00000001
#define CYREG_UDB_P0_U0_CFG25 0x400f3059
#define CYREG_UDB_P0_U0_CFG26 0x400f305a
#define CYREG_UDB_P0_U0_CFG27 0x400f305b
#define CYREG_UDB_P0_U0_CFG28 0x400f305c
#define CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET 0x00000000
#define CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE 0x00000004
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0 0x00000000
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1 0x00000001
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2 0x00000002
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3 0x00000003
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4 0x00000004
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5 0x00000005
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6 0x00000006
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7 0x00000007
#define CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK 0x00000008
#define CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK 0x00000009
#define CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET 0x00000004
#define CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE 0x00000004
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0 0x00000000
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1 0x00000001
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2 0x00000002
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3 0x00000003
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4 0x00000004
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5 0x00000005
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6 0x00000006
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7 0x00000007
#define CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK 0x00000008
#define CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK 0x00000009
#define CYREG_UDB_P0_U0_CFG29 0x400f305d
#define CYFLD_UDB_P_U_DP_CK_SEL__OFFSET 0x00000000
#define CYFLD_UDB_P_U_DP_CK_SEL__SIZE 0x00000004
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK0 0x00000000
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK1 0x00000001
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK2 0x00000002
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK3 0x00000003
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK4 0x00000004
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK5 0x00000005
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK6 0x00000006
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK7 0x00000007
#define CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK 0x00000008
#define CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK 0x00000009
#define CYFLD_UDB_P_U_SC_CK_SEL__OFFSET 0x00000004
#define CYFLD_UDB_P_U_SC_CK_SEL__SIZE 0x00000004
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK0 0x00000000
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK1 0x00000001
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK2 0x00000002
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK3 0x00000003
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK4 0x00000004
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK5 0x00000005
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK6 0x00000006
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK7 0x00000007
#define CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK 0x00000008
#define CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK 0x00000009
#define CYREG_UDB_P0_U0_CFG30 0x400f305e
#define CYFLD_UDB_P_U_RES_SEL__OFFSET 0x00000000
#define CYFLD_UDB_P_U_RES_SEL__SIZE 0x00000002
#define CYVAL_UDB_P_U_RES_SEL_RC_IN0 0x00000000
#define CYVAL_UDB_P_U_RES_SEL_RC_IN1 0x00000001
#define CYVAL_UDB_P_U_RES_SEL_RC_IN2 0x00000002
#define CYVAL_UDB_P_U_RES_SEL_RC_IN3 0x00000003
#define CYFLD_UDB_P_U_RES_POL__OFFSET 0x00000002
#define CYFLD_UDB_P_U_RES_POL__SIZE 0x00000001
#define CYVAL_UDB_P_U_RES_POL_NEGATED 0x00000000
#define CYVAL_UDB_P_U_RES_POL_ASSERTED 0x00000001
#define CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET 0x00000003
#define CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE 0x00000001
#define CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE 0x00000000
#define CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE 0x00000001
#define CYFLD_UDB_P_U_GUDB_WR__OFFSET 0x00000004
#define CYFLD_UDB_P_U_GUDB_WR__SIZE 0x00000001
#define CYVAL_UDB_P_U_GUDB_WR_DISABLE 0x00000000
#define CYVAL_UDB_P_U_GUDB_WR_ENABLE 0x00000001
#define CYFLD_UDB_P_U_DP_RES_POL__OFFSET 0x00000006
#define CYFLD_UDB_P_U_DP_RES_POL__SIZE 0x00000001
#define CYVAL_UDB_P_U_DP_RES_POL_NOINV 0x00000000
#define CYVAL_UDB_P_U_DP_RES_POL_INVERT 0x00000001
#define CYFLD_UDB_P_U_SC_RES_POL__OFFSET 0x00000007
#define CYFLD_UDB_P_U_SC_RES_POL__SIZE 0x00000001
#define CYVAL_UDB_P_U_SC_RES_POL_NOINV 0x00000000
#define CYVAL_UDB_P_U_SC_RES_POL_INVERT 0x00000001
#define CYREG_UDB_P0_U0_CFG31 0x400f305f
#define CYFLD_UDB_P_U_ALT_RES__OFFSET 0x00000000
#define CYFLD_UDB_P_U_ALT_RES__SIZE 0x00000001
#define CYVAL_UDB_P_U_ALT_RES_COMPATIBLE 0x00000000
#define CYVAL_UDB_P_U_ALT_RES_ALTERNATE 0x00000001
#define CYFLD_UDB_P_U_EXT_SYNC__OFFSET 0x00000001
#define CYFLD_UDB_P_U_EXT_SYNC__SIZE 0x00000001
#define CYVAL_UDB_P_U_EXT_SYNC_DISABLE 0x00000000
#define CYVAL_UDB_P_U_EXT_SYNC_ENABLE 0x00000001
#define CYFLD_UDB_P_U_EN_RES_STAT__OFFSET 0x00000002
#define CYFLD_UDB_P_U_EN_RES_STAT__SIZE 0x00000001
#define CYVAL_UDB_P_U_EN_RES_STAT_NEGATED 0x00000000
#define CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED 0x00000001
#define CYFLD_UDB_P_U_EN_RES_DP__OFFSET 0x00000003
#define CYFLD_UDB_P_U_EN_RES_DP__SIZE 0x00000001
#define CYVAL_UDB_P_U_EN_RES_DP_DISABLE 0x00000000
#define CYVAL_UDB_P_U_EN_RES_DP_ENABLE 0x00000001
#define CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET 0x00000004
#define CYFLD_UDB_P_U_EXT_CK_SEL__SIZE 0x00000002
#define CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0 0x00000000
#define CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1 0x00000001
#define CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2 0x00000002
#define CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3 0x00000003
#define CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET 0x00000006
#define CYFLD_UDB_P_U_PLD0_RES_POL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD0_RES_POL_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD0_RES_POL_INVERT 0x00000001
#define CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET 0x00000007
#define CYFLD_UDB_P_U_PLD1_RES_POL__SIZE 0x00000001
#define CYVAL_UDB_P_U_PLD1_RES_POL_NOINV 0x00000000
#define CYVAL_UDB_P_U_PLD1_RES_POL_INVERT 0x00000001
#define CYREG_UDB_P0_U0_DCFG0 0x400f3060
#define CYFLD_UDB_P_U_CMP_SEL__OFFSET 0x00000000
#define CYFLD_UDB_P_U_CMP_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_CMP_SEL_CFG_A 0x00000000
#define CYVAL_UDB_P_U_CMP_SEL_CFG_B 0x00000001
#define CYFLD_UDB_P_U_SI_SEL__OFFSET 0x00000001
#define CYFLD_UDB_P_U_SI_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_SI_SEL_CFG_A 0x00000000
#define CYVAL_UDB_P_U_SI_SEL_CFG_B 0x00000001
#define CYFLD_UDB_P_U_CI_SEL__OFFSET 0x00000002
#define CYFLD_UDB_P_U_CI_SEL__SIZE 0x00000001
#define CYVAL_UDB_P_U_CI_SEL_CFG_A 0x00000000
#define CYVAL_UDB_P_U_CI_SEL_CFG_B 0x00000001
#define CYFLD_UDB_P_U_CFB_EN__OFFSET 0x00000003
#define CYFLD_UDB_P_U_CFB_EN__SIZE 0x00000001
#define CYVAL_UDB_P_U_CFB_EN_DISABLE 0x00000000
#define CYVAL_UDB_P_U_CFB_EN_ENABLE 0x00000001
#define CYFLD_UDB_P_U_A1_WR_SRC__OFFSET 0x00000004
#define CYFLD_UDB_P_U_A1_WR_SRC__SIZE 0x00000002
#define CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE 0x00000000
#define CYVAL_UDB_P_U_A1_WR_SRC_ALU 0x00000001
#define CYVAL_UDB_P_U_A1_WR_SRC_D1 0x00000002
#define CYVAL_UDB_P_U_A1_WR_SRC_F1 0x00000003
#define CYFLD_UDB_P_U_A0_WR_SRC__OFFSET 0x00000006
#define CYFLD_UDB_P_U_A0_WR_SRC__SIZE 0x00000002
#define CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE 0x00000000
#define CYVAL_UDB_P_U_A0_WR_SRC_ALU 0x00000001
#define CYVAL_UDB_P_U_A0_WR_SRC_D0 0x00000002
#define CYVAL_UDB_P_U_A0_WR_SRC_F0 0x00000003
#define CYFLD_UDB_P_U_SHIFT__OFFSET 0x00000008
#define CYFLD_UDB_P_U_SHIFT__SIZE 0x00000002
#define CYVAL_UDB_P_U_SHIFT_NOSHIFT 0x00000000
#define CYVAL_UDB_P_U_SHIFT_LEFT 0x00000001
#define CYVAL_UDB_P_U_SHIFT_RIGHT 0x00000002
#define CYVAL_UDB_P_U_SHIFT_SWAP 0x00000003
#define CYFLD_UDB_P_U_SRC_B__OFFSET 0x0000000a
#define CYFLD_UDB_P_U_SRC_B__SIZE 0x00000002
#define CYVAL_UDB_P_U_SRC_B_D0 0x00000000
#define CYVAL_UDB_P_U_SRC_B_D1 0x00000001
#define CYVAL_UDB_P_U_SRC_B_A0 0x00000002
#define CYVAL_UDB_P_U_SRC_B_A1 0x00000003
#define CYFLD_UDB_P_U_SRC_A__OFFSET 0x0000000c
#define CYFLD_UDB_P_U_SRC_A__SIZE 0x00000001
#define CYVAL_UDB_P_U_SRC_A_A0 0x00000000
#define CYVAL_UDB_P_U_SRC_A_A1 0x00000001
#define CYFLD_UDB_P_U_FUNC__OFFSET 0x0000000d
#define CYFLD_UDB_P_U_FUNC__SIZE 0x00000003
#define CYVAL_UDB_P_U_FUNC_PASS 0x00000000
#define CYVAL_UDB_P_U_FUNC_INC_A 0x00000001
#define CYVAL_UDB_P_U_FUNC_DEC_A 0x00000002
#define CYVAL_UDB_P_U_FUNC_ADD 0x00000003
#define CYVAL_UDB_P_U_FUNC_SUB 0x00000004
#define CYVAL_UDB_P_U_FUNC_XOR 0x00000005
#define CYVAL_UDB_P_U_FUNC_AND 0x00000006
#define CYVAL_UDB_P_U_FUNC_OR 0x00000007
#define CYREG_UDB_P0_U0_DCFG1 0x400f3062
#define CYREG_UDB_P0_U0_DCFG2 0x400f3064
#define CYREG_UDB_P0_U0_DCFG3 0x400f3066
#define CYREG_UDB_P0_U0_DCFG4 0x400f3068
#define CYREG_UDB_P0_U0_DCFG5 0x400f306a
#define CYREG_UDB_P0_U0_DCFG6 0x400f306c
#define CYREG_UDB_P0_U0_DCFG7 0x400f306e
#define CYDEV_UDB_P0_U1_BASE 0x400f3080
#define CYDEV_UDB_P0_U1_SIZE 0x00000080
#define CYREG_UDB_P0_U1_PLD_IT0 0x400f3080
#define CYREG_UDB_P0_U1_PLD_IT1 0x400f3084
#define CYREG_UDB_P0_U1_PLD_IT2 0x400f3088
#define CYREG_UDB_P0_U1_PLD_IT3 0x400f308c
#define CYREG_UDB_P0_U1_PLD_IT4 0x400f3090
#define CYREG_UDB_P0_U1_PLD_IT5 0x400f3094
#define CYREG_UDB_P0_U1_PLD_IT6 0x400f3098
#define CYREG_UDB_P0_U1_PLD_IT7 0x400f309c
#define CYREG_UDB_P0_U1_PLD_IT8 0x400f30a0
#define CYREG_UDB_P0_U1_PLD_IT9 0x400f30a4
#define CYREG_UDB_P0_U1_PLD_IT10 0x400f30a8
#define CYREG_UDB_P0_U1_PLD_IT11 0x400f30ac
#define CYREG_UDB_P0_U1_PLD_ORT0 0x400f30b0
#define CYREG_UDB_P0_U1_PLD_ORT1 0x400f30b2
#define CYREG_UDB_P0_U1_PLD_ORT2 0x400f30b4
#define CYREG_UDB_P0_U1_PLD_ORT3 0x400f30b6
#define CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST 0x400f30b8
#define CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB 0x400f30ba
#define CYREG_UDB_P0_U1_PLD_MC_SET_RESET 0x400f30bc
#define CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS 0x400f30be
#define CYREG_UDB_P0_U1_CFG0 0x400f30c0
#define CYREG_UDB_P0_U1_CFG1 0x400f30c1
#define CYREG_UDB_P0_U1_CFG2 0x400f30c2
#define CYREG_UDB_P0_U1_CFG3 0x400f30c3
#define CYREG_UDB_P0_U1_CFG4 0x400f30c4
#define CYREG_UDB_P0_U1_CFG5 0x400f30c5
#define CYREG_UDB_P0_U1_CFG6 0x400f30c6
#define CYREG_UDB_P0_U1_CFG7 0x400f30c7
#define CYREG_UDB_P0_U1_CFG8 0x400f30c8
#define CYREG_UDB_P0_U1_CFG9 0x400f30c9
#define CYREG_UDB_P0_U1_CFG10 0x400f30ca
#define CYREG_UDB_P0_U1_CFG11 0x400f30cb
#define CYREG_UDB_P0_U1_CFG12 0x400f30cc
#define CYREG_UDB_P0_U1_CFG13 0x400f30cd
#define CYREG_UDB_P0_U1_CFG14 0x400f30ce
#define CYREG_UDB_P0_U1_CFG15 0x400f30cf
#define CYREG_UDB_P0_U1_CFG16 0x400f30d0
#define CYREG_UDB_P0_U1_CFG17 0x400f30d1
#define CYREG_UDB_P0_U1_CFG18 0x400f30d2
#define CYREG_UDB_P0_U1_CFG19 0x400f30d3
#define CYREG_UDB_P0_U1_CFG20 0x400f30d4
#define CYREG_UDB_P0_U1_CFG21 0x400f30d5
#define CYREG_UDB_P0_U1_CFG22 0x400f30d6
#define CYREG_UDB_P0_U1_CFG23 0x400f30d7
#define CYREG_UDB_P0_U1_CFG24 0x400f30d8
#define CYREG_UDB_P0_U1_CFG25 0x400f30d9
#define CYREG_UDB_P0_U1_CFG26 0x400f30da
#define CYREG_UDB_P0_U1_CFG27 0x400f30db
#define CYREG_UDB_P0_U1_CFG28 0x400f30dc
#define CYREG_UDB_P0_U1_CFG29 0x400f30dd
#define CYREG_UDB_P0_U1_CFG30 0x400f30de
#define CYREG_UDB_P0_U1_CFG31 0x400f30df
#define CYREG_UDB_P0_U1_DCFG0 0x400f30e0
#define CYREG_UDB_P0_U1_DCFG1 0x400f30e2
#define CYREG_UDB_P0_U1_DCFG2 0x400f30e4
#define CYREG_UDB_P0_U1_DCFG3 0x400f30e6
#define CYREG_UDB_P0_U1_DCFG4 0x400f30e8
#define CYREG_UDB_P0_U1_DCFG5 0x400f30ea
#define CYREG_UDB_P0_U1_DCFG6 0x400f30ec
#define CYREG_UDB_P0_U1_DCFG7 0x400f30ee
#define CYDEV_UDB_P0_ROUTE_BASE 0x400f3100
#define CYDEV_UDB_P0_ROUTE_SIZE 0x00000100
#define CYREG_UDB_P0_ROUTE_HC0 0x400f3100
#define CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET 0x00000000
#define CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE 0x00000008
#define CYREG_UDB_P0_ROUTE_HC1 0x400f3101
#define CYREG_UDB_P0_ROUTE_HC2 0x400f3102
#define CYREG_UDB_P0_ROUTE_HC3 0x400f3103
#define CYREG_UDB_P0_ROUTE_HC4 0x400f3104
#define CYREG_UDB_P0_ROUTE_HC5 0x400f3105
#define CYREG_UDB_P0_ROUTE_HC6 0x400f3106
#define CYREG_UDB_P0_ROUTE_HC7 0x400f3107
#define CYREG_UDB_P0_ROUTE_HC8 0x400f3108
#define CYREG_UDB_P0_ROUTE_HC9 0x400f3109
#define CYREG_UDB_P0_ROUTE_HC10 0x400f310a
#define CYREG_UDB_P0_ROUTE_HC11 0x400f310b
#define CYREG_UDB_P0_ROUTE_HC12 0x400f310c
#define CYREG_UDB_P0_ROUTE_HC13 0x400f310d
#define CYREG_UDB_P0_ROUTE_HC14 0x400f310e
#define CYREG_UDB_P0_ROUTE_HC15 0x400f310f
#define CYREG_UDB_P0_ROUTE_HC16 0x400f3110
#define CYREG_UDB_P0_ROUTE_HC17 0x400f3111
#define CYREG_UDB_P0_ROUTE_HC18 0x400f3112
#define CYREG_UDB_P0_ROUTE_HC19 0x400f3113
#define CYREG_UDB_P0_ROUTE_HC20 0x400f3114
#define CYREG_UDB_P0_ROUTE_HC21 0x400f3115
#define CYREG_UDB_P0_ROUTE_HC22 0x400f3116
#define CYREG_UDB_P0_ROUTE_HC23 0x400f3117
#define CYREG_UDB_P0_ROUTE_HC24 0x400f3118
#define CYREG_UDB_P0_ROUTE_HC25 0x400f3119
#define CYREG_UDB_P0_ROUTE_HC26 0x400f311a
#define CYREG_UDB_P0_ROUTE_HC27 0x400f311b
#define CYREG_UDB_P0_ROUTE_HC28 0x400f311c
#define CYREG_UDB_P0_ROUTE_HC29 0x400f311d
#define CYREG_UDB_P0_ROUTE_HC30 0x400f311e
#define CYREG_UDB_P0_ROUTE_HC31 0x400f311f
#define CYREG_UDB_P0_ROUTE_HC32 0x400f3120
#define CYREG_UDB_P0_ROUTE_HC33 0x400f3121
#define CYREG_UDB_P0_ROUTE_HC34 0x400f3122
#define CYREG_UDB_P0_ROUTE_HC35 0x400f3123
#define CYREG_UDB_P0_ROUTE_HC36 0x400f3124
#define CYREG_UDB_P0_ROUTE_HC37 0x400f3125
#define CYREG_UDB_P0_ROUTE_HC38 0x400f3126
#define CYREG_UDB_P0_ROUTE_HC39 0x400f3127
#define CYREG_UDB_P0_ROUTE_HC40 0x400f3128
#define CYREG_UDB_P0_ROUTE_HC41 0x400f3129
#define CYREG_UDB_P0_ROUTE_HC42 0x400f312a
#define CYREG_UDB_P0_ROUTE_HC43 0x400f312b
#define CYREG_UDB_P0_ROUTE_HC44 0x400f312c
#define CYREG_UDB_P0_ROUTE_HC45 0x400f312d
#define CYREG_UDB_P0_ROUTE_HC46 0x400f312e
#define CYREG_UDB_P0_ROUTE_HC47 0x400f312f
#define CYREG_UDB_P0_ROUTE_HC48 0x400f3130
#define CYREG_UDB_P0_ROUTE_HC49 0x400f3131
#define CYREG_UDB_P0_ROUTE_HC50 0x400f3132
#define CYREG_UDB_P0_ROUTE_HC51 0x400f3133
#define CYREG_UDB_P0_ROUTE_HC52 0x400f3134
#define CYREG_UDB_P0_ROUTE_HC53 0x400f3135
#define CYREG_UDB_P0_ROUTE_HC54 0x400f3136
#define CYREG_UDB_P0_ROUTE_HC55 0x400f3137
#define CYREG_UDB_P0_ROUTE_HC56 0x400f3138
#define CYREG_UDB_P0_ROUTE_HC57 0x400f3139
#define CYREG_UDB_P0_ROUTE_HC58 0x400f313a
#define CYREG_UDB_P0_ROUTE_HC59 0x400f313b
#define CYREG_UDB_P0_ROUTE_HC60 0x400f313c
#define CYREG_UDB_P0_ROUTE_HC61 0x400f313d
#define CYREG_UDB_P0_ROUTE_HC62 0x400f313e
#define CYREG_UDB_P0_ROUTE_HC63 0x400f313f
#define CYREG_UDB_P0_ROUTE_HC64 0x400f3140
#define CYREG_UDB_P0_ROUTE_HC65 0x400f3141
#define CYREG_UDB_P0_ROUTE_HC66 0x400f3142
#define CYREG_UDB_P0_ROUTE_HC67 0x400f3143
#define CYREG_UDB_P0_ROUTE_HC68 0x400f3144
#define CYREG_UDB_P0_ROUTE_HC69 0x400f3145
#define CYREG_UDB_P0_ROUTE_HC70 0x400f3146
#define CYREG_UDB_P0_ROUTE_HC71 0x400f3147
#define CYREG_UDB_P0_ROUTE_HC72 0x400f3148
#define CYREG_UDB_P0_ROUTE_HC73 0x400f3149
#define CYREG_UDB_P0_ROUTE_HC74 0x400f314a
#define CYREG_UDB_P0_ROUTE_HC75 0x400f314b
#define CYREG_UDB_P0_ROUTE_HC76 0x400f314c
#define CYREG_UDB_P0_ROUTE_HC77 0x400f314d
#define CYREG_UDB_P0_ROUTE_HC78 0x400f314e
#define CYREG_UDB_P0_ROUTE_HC79 0x400f314f
#define CYREG_UDB_P0_ROUTE_HC80 0x400f3150
#define CYREG_UDB_P0_ROUTE_HC81 0x400f3151
#define CYREG_UDB_P0_ROUTE_HC82 0x400f3152
#define CYREG_UDB_P0_ROUTE_HC83 0x400f3153
#define CYREG_UDB_P0_ROUTE_HC84 0x400f3154
#define CYREG_UDB_P0_ROUTE_HC85 0x400f3155
#define CYREG_UDB_P0_ROUTE_HC86 0x400f3156
#define CYREG_UDB_P0_ROUTE_HC87 0x400f3157
#define CYREG_UDB_P0_ROUTE_HC88 0x400f3158
#define CYREG_UDB_P0_ROUTE_HC89 0x400f3159
#define CYREG_UDB_P0_ROUTE_HC90 0x400f315a
#define CYREG_UDB_P0_ROUTE_HC91 0x400f315b
#define CYREG_UDB_P0_ROUTE_HC92 0x400f315c
#define CYREG_UDB_P0_ROUTE_HC93 0x400f315d
#define CYREG_UDB_P0_ROUTE_HC94 0x400f315e
#define CYREG_UDB_P0_ROUTE_HC95 0x400f315f
#define CYREG_UDB_P0_ROUTE_HC96 0x400f3160
#define CYREG_UDB_P0_ROUTE_HC97 0x400f3161
#define CYREG_UDB_P0_ROUTE_HC98 0x400f3162
#define CYREG_UDB_P0_ROUTE_HC99 0x400f3163
#define CYREG_UDB_P0_ROUTE_HC100 0x400f3164
#define CYREG_UDB_P0_ROUTE_HC101 0x400f3165
#define CYREG_UDB_P0_ROUTE_HC102 0x400f3166
#define CYREG_UDB_P0_ROUTE_HC103 0x400f3167
#define CYREG_UDB_P0_ROUTE_HC104 0x400f3168
#define CYREG_UDB_P0_ROUTE_HC105 0x400f3169
#define CYREG_UDB_P0_ROUTE_HC106 0x400f316a
#define CYREG_UDB_P0_ROUTE_HC107 0x400f316b
#define CYREG_UDB_P0_ROUTE_HC108 0x400f316c
#define CYREG_UDB_P0_ROUTE_HC109 0x400f316d
#define CYREG_UDB_P0_ROUTE_HC110 0x400f316e
#define CYREG_UDB_P0_ROUTE_HC111 0x400f316f
#define CYREG_UDB_P0_ROUTE_HC112 0x400f3170
#define CYREG_UDB_P0_ROUTE_HC113 0x400f3171
#define CYREG_UDB_P0_ROUTE_HC114 0x400f3172
#define CYREG_UDB_P0_ROUTE_HC115 0x400f3173
#define CYREG_UDB_P0_ROUTE_HC116 0x400f3174
#define CYREG_UDB_P0_ROUTE_HC117 0x400f3175
#define CYREG_UDB_P0_ROUTE_HC118 0x400f3176
#define CYREG_UDB_P0_ROUTE_HC119 0x400f3177
#define CYREG_UDB_P0_ROUTE_HC120 0x400f3178
#define CYREG_UDB_P0_ROUTE_HC121 0x400f3179
#define CYREG_UDB_P0_ROUTE_HC122 0x400f317a
#define CYREG_UDB_P0_ROUTE_HC123 0x400f317b
#define CYREG_UDB_P0_ROUTE_HC124 0x400f317c
#define CYREG_UDB_P0_ROUTE_HC125 0x400f317d
#define CYREG_UDB_P0_ROUTE_HC126 0x400f317e
#define CYREG_UDB_P0_ROUTE_HC127 0x400f317f
#define CYREG_UDB_P0_ROUTE_HV_L0 0x400f3180
#define CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET 0x00000000
#define CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE 0x00000008
#define CYREG_UDB_P0_ROUTE_HV_L1 0x400f3181
#define CYREG_UDB_P0_ROUTE_HV_L2 0x400f3182
#define CYREG_UDB_P0_ROUTE_HV_L3 0x400f3183
#define CYREG_UDB_P0_ROUTE_HV_L4 0x400f3184
#define CYREG_UDB_P0_ROUTE_HV_L5 0x400f3185
#define CYREG_UDB_P0_ROUTE_HV_L6 0x400f3186
#define CYREG_UDB_P0_ROUTE_HV_L7 0x400f3187
#define CYREG_UDB_P0_ROUTE_HV_L8 0x400f3188
#define CYREG_UDB_P0_ROUTE_HV_L9 0x400f3189
#define CYREG_UDB_P0_ROUTE_HV_L10 0x400f318a
#define CYREG_UDB_P0_ROUTE_HV_L11 0x400f318b
#define CYREG_UDB_P0_ROUTE_HV_L12 0x400f318c
#define CYREG_UDB_P0_ROUTE_HV_L13 0x400f318d
#define CYREG_UDB_P0_ROUTE_HV_L14 0x400f318e
#define CYREG_UDB_P0_ROUTE_HV_L15 0x400f318f
#define CYREG_UDB_P0_ROUTE_HS0 0x400f3190
#define CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET 0x00000000
#define CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE 0x00000008
#define CYREG_UDB_P0_ROUTE_HS1 0x400f3191
#define CYREG_UDB_P0_ROUTE_HS2 0x400f3192
#define CYREG_UDB_P0_ROUTE_HS3 0x400f3193
#define CYREG_UDB_P0_ROUTE_HS4 0x400f3194
#define CYREG_UDB_P0_ROUTE_HS5 0x400f3195
#define CYREG_UDB_P0_ROUTE_HS6 0x400f3196
#define CYREG_UDB_P0_ROUTE_HS7 0x400f3197
#define CYREG_UDB_P0_ROUTE_HS8 0x400f3198
#define CYREG_UDB_P0_ROUTE_HS9 0x400f3199
#define CYREG_UDB_P0_ROUTE_HS10 0x400f319a
#define CYREG_UDB_P0_ROUTE_HS11 0x400f319b
#define CYREG_UDB_P0_ROUTE_HS12 0x400f319c
#define CYREG_UDB_P0_ROUTE_HS13 0x400f319d
#define CYREG_UDB_P0_ROUTE_HS14 0x400f319e
#define CYREG_UDB_P0_ROUTE_HS15 0x400f319f
#define CYREG_UDB_P0_ROUTE_HS16 0x400f31a0
#define CYREG_UDB_P0_ROUTE_HS17 0x400f31a1
#define CYREG_UDB_P0_ROUTE_HS18 0x400f31a2
#define CYREG_UDB_P0_ROUTE_HS19 0x400f31a3
#define CYREG_UDB_P0_ROUTE_HS20 0x400f31a4
#define CYREG_UDB_P0_ROUTE_HS21 0x400f31a5
#define CYREG_UDB_P0_ROUTE_HS22 0x400f31a6
#define CYREG_UDB_P0_ROUTE_HS23 0x400f31a7
#define CYREG_UDB_P0_ROUTE_HV_R0 0x400f31a8
#define CYREG_UDB_P0_ROUTE_HV_R1 0x400f31a9
#define CYREG_UDB_P0_ROUTE_HV_R2 0x400f31aa
#define CYREG_UDB_P0_ROUTE_HV_R3 0x400f31ab
#define CYREG_UDB_P0_ROUTE_HV_R4 0x400f31ac
#define CYREG_UDB_P0_ROUTE_HV_R5 0x400f31ad
#define CYREG_UDB_P0_ROUTE_HV_R6 0x400f31ae
#define CYREG_UDB_P0_ROUTE_HV_R7 0x400f31af
#define CYREG_UDB_P0_ROUTE_HV_R8 0x400f31b0
#define CYREG_UDB_P0_ROUTE_HV_R9 0x400f31b1
#define CYREG_UDB_P0_ROUTE_HV_R10 0x400f31b2
#define CYREG_UDB_P0_ROUTE_HV_R11 0x400f31b3
#define CYREG_UDB_P0_ROUTE_HV_R12 0x400f31b4
#define CYREG_UDB_P0_ROUTE_HV_R13 0x400f31b5
#define CYREG_UDB_P0_ROUTE_HV_R14 0x400f31b6
#define CYREG_UDB_P0_ROUTE_HV_R15 0x400f31b7
#define CYREG_UDB_P0_ROUTE_PLD0IN0 0x400f31c0
#define CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET 0x00000000
#define CYFLD_UDB_P_ROUTE_PI_TOP__SIZE 0x00000004
#define CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET 0x00000004
#define CYFLD_UDB_P_ROUTE_PI_BOT__SIZE 0x00000004
#define CYREG_UDB_P0_ROUTE_PLD0IN1 0x400f31c2
#define CYREG_UDB_P0_ROUTE_PLD0IN2 0x400f31c4
#define CYREG_UDB_P0_ROUTE_PLD1IN0 0x400f31ca
#define CYREG_UDB_P0_ROUTE_PLD1IN1 0x400f31cc
#define CYREG_UDB_P0_ROUTE_PLD1IN2 0x400f31ce
#define CYREG_UDB_P0_ROUTE_DPIN0 0x400f31d0
#define CYREG_UDB_P0_ROUTE_DPIN1 0x400f31d2
#define CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET 0x00000002
#define CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE 0x00000002
#define CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET 0x00000004
#define CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE 0x00000002
#define CYREG_UDB_P0_ROUTE_SCIN 0x400f31d6
#define CYREG_UDB_P0_ROUTE_SCIOIN 0x400f31d8
#define CYREG_UDB_P0_ROUTE_RCIN 0x400f31de
#define CYREG_UDB_P0_ROUTE_VS0 0x400f31e0
#define CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET 0x00000000
#define CYFLD_UDB_P_ROUTE_VS_TOP__SIZE 0x00000004
#define CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET 0x00000004
#define CYFLD_UDB_P_ROUTE_VS_BOT__SIZE 0x00000004
#define CYREG_UDB_P0_ROUTE_VS1 0x400f31e2
#define CYREG_UDB_P0_ROUTE_VS2 0x400f31e4
#define CYREG_UDB_P0_ROUTE_VS3 0x400f31e6
#define CYREG_UDB_P0_ROUTE_VS4 0x400f31e8
#define CYREG_UDB_P0_ROUTE_VS5 0x400f31ea
#define CYREG_UDB_P0_ROUTE_VS6 0x400f31ec
#define CYREG_UDB_P0_ROUTE_VS7 0x400f31ee
#define CYDEV_UDB_P1_BASE 0x400f3200
#define CYDEV_UDB_P1_SIZE 0x00000200
#define CYDEV_UDB_P1_U0_BASE 0x400f3200
#define CYDEV_UDB_P1_U0_SIZE 0x00000080
#define CYREG_UDB_P1_U0_PLD_IT0 0x400f3200
#define CYREG_UDB_P1_U0_PLD_IT1 0x400f3204
#define CYREG_UDB_P1_U0_PLD_IT2 0x400f3208
#define CYREG_UDB_P1_U0_PLD_IT3 0x400f320c
#define CYREG_UDB_P1_U0_PLD_IT4 0x400f3210
#define CYREG_UDB_P1_U0_PLD_IT5 0x400f3214
#define CYREG_UDB_P1_U0_PLD_IT6 0x400f3218
#define CYREG_UDB_P1_U0_PLD_IT7 0x400f321c
#define CYREG_UDB_P1_U0_PLD_IT8 0x400f3220
#define CYREG_UDB_P1_U0_PLD_IT9 0x400f3224
#define CYREG_UDB_P1_U0_PLD_IT10 0x400f3228
#define CYREG_UDB_P1_U0_PLD_IT11 0x400f322c
#define CYREG_UDB_P1_U0_PLD_ORT0 0x400f3230
#define CYREG_UDB_P1_U0_PLD_ORT1 0x400f3232
#define CYREG_UDB_P1_U0_PLD_ORT2 0x400f3234
#define CYREG_UDB_P1_U0_PLD_ORT3 0x400f3236
#define CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST 0x400f3238
#define CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB 0x400f323a
#define CYREG_UDB_P1_U0_PLD_MC_SET_RESET 0x400f323c
#define CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS 0x400f323e
#define CYREG_UDB_P1_U0_CFG0 0x400f3240
#define CYREG_UDB_P1_U0_CFG1 0x400f3241
#define CYREG_UDB_P1_U0_CFG2 0x400f3242
#define CYREG_UDB_P1_U0_CFG3 0x400f3243
#define CYREG_UDB_P1_U0_CFG4 0x400f3244
#define CYREG_UDB_P1_U0_CFG5 0x400f3245
#define CYREG_UDB_P1_U0_CFG6 0x400f3246
#define CYREG_UDB_P1_U0_CFG7 0x400f3247
#define CYREG_UDB_P1_U0_CFG8 0x400f3248
#define CYREG_UDB_P1_U0_CFG9 0x400f3249
#define CYREG_UDB_P1_U0_CFG10 0x400f324a
#define CYREG_UDB_P1_U0_CFG11 0x400f324b
#define CYREG_UDB_P1_U0_CFG12 0x400f324c
#define CYREG_UDB_P1_U0_CFG13 0x400f324d
#define CYREG_UDB_P1_U0_CFG14 0x400f324e
#define CYREG_UDB_P1_U0_CFG15 0x400f324f
#define CYREG_UDB_P1_U0_CFG16 0x400f3250
#define CYREG_UDB_P1_U0_CFG17 0x400f3251
#define CYREG_UDB_P1_U0_CFG18 0x400f3252
#define CYREG_UDB_P1_U0_CFG19 0x400f3253
#define CYREG_UDB_P1_U0_CFG20 0x400f3254
#define CYREG_UDB_P1_U0_CFG21 0x400f3255
#define CYREG_UDB_P1_U0_CFG22 0x400f3256
#define CYREG_UDB_P1_U0_CFG23 0x400f3257
#define CYREG_UDB_P1_U0_CFG24 0x400f3258
#define CYREG_UDB_P1_U0_CFG25 0x400f3259
#define CYREG_UDB_P1_U0_CFG26 0x400f325a
#define CYREG_UDB_P1_U0_CFG27 0x400f325b
#define CYREG_UDB_P1_U0_CFG28 0x400f325c
#define CYREG_UDB_P1_U0_CFG29 0x400f325d
#define CYREG_UDB_P1_U0_CFG30 0x400f325e
#define CYREG_UDB_P1_U0_CFG31 0x400f325f
#define CYREG_UDB_P1_U0_DCFG0 0x400f3260
#define CYREG_UDB_P1_U0_DCFG1 0x400f3262
#define CYREG_UDB_P1_U0_DCFG2 0x400f3264
#define CYREG_UDB_P1_U0_DCFG3 0x400f3266
#define CYREG_UDB_P1_U0_DCFG4 0x400f3268
#define CYREG_UDB_P1_U0_DCFG5 0x400f326a
#define CYREG_UDB_P1_U0_DCFG6 0x400f326c
#define CYREG_UDB_P1_U0_DCFG7 0x400f326e
#define CYDEV_UDB_P1_U1_BASE 0x400f3280
#define CYDEV_UDB_P1_U1_SIZE 0x00000080
#define CYREG_UDB_P1_U1_PLD_IT0 0x400f3280
#define CYREG_UDB_P1_U1_PLD_IT1 0x400f3284
#define CYREG_UDB_P1_U1_PLD_IT2 0x400f3288
#define CYREG_UDB_P1_U1_PLD_IT3 0x400f328c
#define CYREG_UDB_P1_U1_PLD_IT4 0x400f3290
#define CYREG_UDB_P1_U1_PLD_IT5 0x400f3294
#define CYREG_UDB_P1_U1_PLD_IT6 0x400f3298
#define CYREG_UDB_P1_U1_PLD_IT7 0x400f329c
#define CYREG_UDB_P1_U1_PLD_IT8 0x400f32a0
#define CYREG_UDB_P1_U1_PLD_IT9 0x400f32a4
#define CYREG_UDB_P1_U1_PLD_IT10 0x400f32a8
#define CYREG_UDB_P1_U1_PLD_IT11 0x400f32ac
#define CYREG_UDB_P1_U1_PLD_ORT0 0x400f32b0
#define CYREG_UDB_P1_U1_PLD_ORT1 0x400f32b2
#define CYREG_UDB_P1_U1_PLD_ORT2 0x400f32b4
#define CYREG_UDB_P1_U1_PLD_ORT3 0x400f32b6
#define CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST 0x400f32b8
#define CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB 0x400f32ba
#define CYREG_UDB_P1_U1_PLD_MC_SET_RESET 0x400f32bc
#define CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS 0x400f32be
#define CYREG_UDB_P1_U1_CFG0 0x400f32c0
#define CYREG_UDB_P1_U1_CFG1 0x400f32c1
#define CYREG_UDB_P1_U1_CFG2 0x400f32c2
#define CYREG_UDB_P1_U1_CFG3 0x400f32c3
#define CYREG_UDB_P1_U1_CFG4 0x400f32c4
#define CYREG_UDB_P1_U1_CFG5 0x400f32c5
#define CYREG_UDB_P1_U1_CFG6 0x400f32c6
#define CYREG_UDB_P1_U1_CFG7 0x400f32c7
#define CYREG_UDB_P1_U1_CFG8 0x400f32c8
#define CYREG_UDB_P1_U1_CFG9 0x400f32c9
#define CYREG_UDB_P1_U1_CFG10 0x400f32ca
#define CYREG_UDB_P1_U1_CFG11 0x400f32cb
#define CYREG_UDB_P1_U1_CFG12 0x400f32cc
#define CYREG_UDB_P1_U1_CFG13 0x400f32cd
#define CYREG_UDB_P1_U1_CFG14 0x400f32ce
#define CYREG_UDB_P1_U1_CFG15 0x400f32cf
#define CYREG_UDB_P1_U1_CFG16 0x400f32d0
#define CYREG_UDB_P1_U1_CFG17 0x400f32d1
#define CYREG_UDB_P1_U1_CFG18 0x400f32d2
#define CYREG_UDB_P1_U1_CFG19 0x400f32d3
#define CYREG_UDB_P1_U1_CFG20 0x400f32d4
#define CYREG_UDB_P1_U1_CFG21 0x400f32d5
#define CYREG_UDB_P1_U1_CFG22 0x400f32d6
#define CYREG_UDB_P1_U1_CFG23 0x400f32d7
#define CYREG_UDB_P1_U1_CFG24 0x400f32d8
#define CYREG_UDB_P1_U1_CFG25 0x400f32d9
#define CYREG_UDB_P1_U1_CFG26 0x400f32da
#define CYREG_UDB_P1_U1_CFG27 0x400f32db
#define CYREG_UDB_P1_U1_CFG28 0x400f32dc
#define CYREG_UDB_P1_U1_CFG29 0x400f32dd
#define CYREG_UDB_P1_U1_CFG30 0x400f32de
#define CYREG_UDB_P1_U1_CFG31 0x400f32df
#define CYREG_UDB_P1_U1_DCFG0 0x400f32e0
#define CYREG_UDB_P1_U1_DCFG1 0x400f32e2
#define CYREG_UDB_P1_U1_DCFG2 0x400f32e4
#define CYREG_UDB_P1_U1_DCFG3 0x400f32e6
#define CYREG_UDB_P1_U1_DCFG4 0x400f32e8
#define CYREG_UDB_P1_U1_DCFG5 0x400f32ea
#define CYREG_UDB_P1_U1_DCFG6 0x400f32ec
#define CYREG_UDB_P1_U1_DCFG7 0x400f32ee
#define CYDEV_UDB_P1_ROUTE_BASE 0x400f3300
#define CYDEV_UDB_P1_ROUTE_SIZE 0x00000100
#define CYREG_UDB_P1_ROUTE_HC0 0x400f3300
#define CYREG_UDB_P1_ROUTE_HC1 0x400f3301
#define CYREG_UDB_P1_ROUTE_HC2 0x400f3302
#define CYREG_UDB_P1_ROUTE_HC3 0x400f3303
#define CYREG_UDB_P1_ROUTE_HC4 0x400f3304
#define CYREG_UDB_P1_ROUTE_HC5 0x400f3305
#define CYREG_UDB_P1_ROUTE_HC6 0x400f3306
#define CYREG_UDB_P1_ROUTE_HC7 0x400f3307
#define CYREG_UDB_P1_ROUTE_HC8 0x400f3308
#define CYREG_UDB_P1_ROUTE_HC9 0x400f3309
#define CYREG_UDB_P1_ROUTE_HC10 0x400f330a
#define CYREG_UDB_P1_ROUTE_HC11 0x400f330b
#define CYREG_UDB_P1_ROUTE_HC12 0x400f330c
#define CYREG_UDB_P1_ROUTE_HC13 0x400f330d
#define CYREG_UDB_P1_ROUTE_HC14 0x400f330e
#define CYREG_UDB_P1_ROUTE_HC15 0x400f330f
#define CYREG_UDB_P1_ROUTE_HC16 0x400f3310
#define CYREG_UDB_P1_ROUTE_HC17 0x400f3311
#define CYREG_UDB_P1_ROUTE_HC18 0x400f3312
#define CYREG_UDB_P1_ROUTE_HC19 0x400f3313
#define CYREG_UDB_P1_ROUTE_HC20 0x400f3314
#define CYREG_UDB_P1_ROUTE_HC21 0x400f3315
#define CYREG_UDB_P1_ROUTE_HC22 0x400f3316
#define CYREG_UDB_P1_ROUTE_HC23 0x400f3317
#define CYREG_UDB_P1_ROUTE_HC24 0x400f3318
#define CYREG_UDB_P1_ROUTE_HC25 0x400f3319
#define CYREG_UDB_P1_ROUTE_HC26 0x400f331a
#define CYREG_UDB_P1_ROUTE_HC27 0x400f331b
#define CYREG_UDB_P1_ROUTE_HC28 0x400f331c
#define CYREG_UDB_P1_ROUTE_HC29 0x400f331d
#define CYREG_UDB_P1_ROUTE_HC30 0x400f331e
#define CYREG_UDB_P1_ROUTE_HC31 0x400f331f
#define CYREG_UDB_P1_ROUTE_HC32 0x400f3320
#define CYREG_UDB_P1_ROUTE_HC33 0x400f3321
#define CYREG_UDB_P1_ROUTE_HC34 0x400f3322
#define CYREG_UDB_P1_ROUTE_HC35 0x400f3323
#define CYREG_UDB_P1_ROUTE_HC36 0x400f3324
#define CYREG_UDB_P1_ROUTE_HC37 0x400f3325
#define CYREG_UDB_P1_ROUTE_HC38 0x400f3326
#define CYREG_UDB_P1_ROUTE_HC39 0x400f3327
#define CYREG_UDB_P1_ROUTE_HC40 0x400f3328
#define CYREG_UDB_P1_ROUTE_HC41 0x400f3329
#define CYREG_UDB_P1_ROUTE_HC42 0x400f332a
#define CYREG_UDB_P1_ROUTE_HC43 0x400f332b
#define CYREG_UDB_P1_ROUTE_HC44 0x400f332c
#define CYREG_UDB_P1_ROUTE_HC45 0x400f332d
#define CYREG_UDB_P1_ROUTE_HC46 0x400f332e
#define CYREG_UDB_P1_ROUTE_HC47 0x400f332f
#define CYREG_UDB_P1_ROUTE_HC48 0x400f3330
#define CYREG_UDB_P1_ROUTE_HC49 0x400f3331
#define CYREG_UDB_P1_ROUTE_HC50 0x400f3332
#define CYREG_UDB_P1_ROUTE_HC51 0x400f3333
#define CYREG_UDB_P1_ROUTE_HC52 0x400f3334
#define CYREG_UDB_P1_ROUTE_HC53 0x400f3335
#define CYREG_UDB_P1_ROUTE_HC54 0x400f3336
#define CYREG_UDB_P1_ROUTE_HC55 0x400f3337
#define CYREG_UDB_P1_ROUTE_HC56 0x400f3338
#define CYREG_UDB_P1_ROUTE_HC57 0x400f3339
#define CYREG_UDB_P1_ROUTE_HC58 0x400f333a
#define CYREG_UDB_P1_ROUTE_HC59 0x400f333b
#define CYREG_UDB_P1_ROUTE_HC60 0x400f333c
#define CYREG_UDB_P1_ROUTE_HC61 0x400f333d
#define CYREG_UDB_P1_ROUTE_HC62 0x400f333e
#define CYREG_UDB_P1_ROUTE_HC63 0x400f333f
#define CYREG_UDB_P1_ROUTE_HC64 0x400f3340
#define CYREG_UDB_P1_ROUTE_HC65 0x400f3341
#define CYREG_UDB_P1_ROUTE_HC66 0x400f3342
#define CYREG_UDB_P1_ROUTE_HC67 0x400f3343
#define CYREG_UDB_P1_ROUTE_HC68 0x400f3344
#define CYREG_UDB_P1_ROUTE_HC69 0x400f3345
#define CYREG_UDB_P1_ROUTE_HC70 0x400f3346
#define CYREG_UDB_P1_ROUTE_HC71 0x400f3347
#define CYREG_UDB_P1_ROUTE_HC72 0x400f3348
#define CYREG_UDB_P1_ROUTE_HC73 0x400f3349
#define CYREG_UDB_P1_ROUTE_HC74 0x400f334a
#define CYREG_UDB_P1_ROUTE_HC75 0x400f334b
#define CYREG_UDB_P1_ROUTE_HC76 0x400f334c
#define CYREG_UDB_P1_ROUTE_HC77 0x400f334d
#define CYREG_UDB_P1_ROUTE_HC78 0x400f334e
#define CYREG_UDB_P1_ROUTE_HC79 0x400f334f
#define CYREG_UDB_P1_ROUTE_HC80 0x400f3350
#define CYREG_UDB_P1_ROUTE_HC81 0x400f3351
#define CYREG_UDB_P1_ROUTE_HC82 0x400f3352
#define CYREG_UDB_P1_ROUTE_HC83 0x400f3353
#define CYREG_UDB_P1_ROUTE_HC84 0x400f3354
#define CYREG_UDB_P1_ROUTE_HC85 0x400f3355
#define CYREG_UDB_P1_ROUTE_HC86 0x400f3356
#define CYREG_UDB_P1_ROUTE_HC87 0x400f3357
#define CYREG_UDB_P1_ROUTE_HC88 0x400f3358
#define CYREG_UDB_P1_ROUTE_HC89 0x400f3359
#define CYREG_UDB_P1_ROUTE_HC90 0x400f335a
#define CYREG_UDB_P1_ROUTE_HC91 0x400f335b
#define CYREG_UDB_P1_ROUTE_HC92 0x400f335c
#define CYREG_UDB_P1_ROUTE_HC93 0x400f335d
#define CYREG_UDB_P1_ROUTE_HC94 0x400f335e
#define CYREG_UDB_P1_ROUTE_HC95 0x400f335f
#define CYREG_UDB_P1_ROUTE_HC96 0x400f3360
#define CYREG_UDB_P1_ROUTE_HC97 0x400f3361
#define CYREG_UDB_P1_ROUTE_HC98 0x400f3362
#define CYREG_UDB_P1_ROUTE_HC99 0x400f3363
#define CYREG_UDB_P1_ROUTE_HC100 0x400f3364
#define CYREG_UDB_P1_ROUTE_HC101 0x400f3365
#define CYREG_UDB_P1_ROUTE_HC102 0x400f3366
#define CYREG_UDB_P1_ROUTE_HC103 0x400f3367
#define CYREG_UDB_P1_ROUTE_HC104 0x400f3368
#define CYREG_UDB_P1_ROUTE_HC105 0x400f3369
#define CYREG_UDB_P1_ROUTE_HC106 0x400f336a
#define CYREG_UDB_P1_ROUTE_HC107 0x400f336b
#define CYREG_UDB_P1_ROUTE_HC108 0x400f336c
#define CYREG_UDB_P1_ROUTE_HC109 0x400f336d
#define CYREG_UDB_P1_ROUTE_HC110 0x400f336e
#define CYREG_UDB_P1_ROUTE_HC111 0x400f336f
#define CYREG_UDB_P1_ROUTE_HC112 0x400f3370
#define CYREG_UDB_P1_ROUTE_HC113 0x400f3371
#define CYREG_UDB_P1_ROUTE_HC114 0x400f3372
#define CYREG_UDB_P1_ROUTE_HC115 0x400f3373
#define CYREG_UDB_P1_ROUTE_HC116 0x400f3374
#define CYREG_UDB_P1_ROUTE_HC117 0x400f3375
#define CYREG_UDB_P1_ROUTE_HC118 0x400f3376
#define CYREG_UDB_P1_ROUTE_HC119 0x400f3377
#define CYREG_UDB_P1_ROUTE_HC120 0x400f3378
#define CYREG_UDB_P1_ROUTE_HC121 0x400f3379
#define CYREG_UDB_P1_ROUTE_HC122 0x400f337a
#define CYREG_UDB_P1_ROUTE_HC123 0x400f337b
#define CYREG_UDB_P1_ROUTE_HC124 0x400f337c
#define CYREG_UDB_P1_ROUTE_HC125 0x400f337d
#define CYREG_UDB_P1_ROUTE_HC126 0x400f337e
#define CYREG_UDB_P1_ROUTE_HC127 0x400f337f
#define CYREG_UDB_P1_ROUTE_HV_L0 0x400f3380
#define CYREG_UDB_P1_ROUTE_HV_L1 0x400f3381
#define CYREG_UDB_P1_ROUTE_HV_L2 0x400f3382
#define CYREG_UDB_P1_ROUTE_HV_L3 0x400f3383
#define CYREG_UDB_P1_ROUTE_HV_L4 0x400f3384
#define CYREG_UDB_P1_ROUTE_HV_L5 0x400f3385
#define CYREG_UDB_P1_ROUTE_HV_L6 0x400f3386
#define CYREG_UDB_P1_ROUTE_HV_L7 0x400f3387
#define CYREG_UDB_P1_ROUTE_HV_L8 0x400f3388
#define CYREG_UDB_P1_ROUTE_HV_L9 0x400f3389
#define CYREG_UDB_P1_ROUTE_HV_L10 0x400f338a
#define CYREG_UDB_P1_ROUTE_HV_L11 0x400f338b
#define CYREG_UDB_P1_ROUTE_HV_L12 0x400f338c
#define CYREG_UDB_P1_ROUTE_HV_L13 0x400f338d
#define CYREG_UDB_P1_ROUTE_HV_L14 0x400f338e
#define CYREG_UDB_P1_ROUTE_HV_L15 0x400f338f
#define CYREG_UDB_P1_ROUTE_HS0 0x400f3390
#define CYREG_UDB_P1_ROUTE_HS1 0x400f3391
#define CYREG_UDB_P1_ROUTE_HS2 0x400f3392
#define CYREG_UDB_P1_ROUTE_HS3 0x400f3393
#define CYREG_UDB_P1_ROUTE_HS4 0x400f3394
#define CYREG_UDB_P1_ROUTE_HS5 0x400f3395
#define CYREG_UDB_P1_ROUTE_HS6 0x400f3396
#define CYREG_UDB_P1_ROUTE_HS7 0x400f3397
#define CYREG_UDB_P1_ROUTE_HS8 0x400f3398
#define CYREG_UDB_P1_ROUTE_HS9 0x400f3399
#define CYREG_UDB_P1_ROUTE_HS10 0x400f339a
#define CYREG_UDB_P1_ROUTE_HS11 0x400f339b
#define CYREG_UDB_P1_ROUTE_HS12 0x400f339c
#define CYREG_UDB_P1_ROUTE_HS13 0x400f339d
#define CYREG_UDB_P1_ROUTE_HS14 0x400f339e
#define CYREG_UDB_P1_ROUTE_HS15 0x400f339f
#define CYREG_UDB_P1_ROUTE_HS16 0x400f33a0
#define CYREG_UDB_P1_ROUTE_HS17 0x400f33a1
#define CYREG_UDB_P1_ROUTE_HS18 0x400f33a2
#define CYREG_UDB_P1_ROUTE_HS19 0x400f33a3
#define CYREG_UDB_P1_ROUTE_HS20 0x400f33a4
#define CYREG_UDB_P1_ROUTE_HS21 0x400f33a5
#define CYREG_UDB_P1_ROUTE_HS22 0x400f33a6
#define CYREG_UDB_P1_ROUTE_HS23 0x400f33a7
#define CYREG_UDB_P1_ROUTE_HV_R0 0x400f33a8
#define CYREG_UDB_P1_ROUTE_HV_R1 0x400f33a9
#define CYREG_UDB_P1_ROUTE_HV_R2 0x400f33aa
#define CYREG_UDB_P1_ROUTE_HV_R3 0x400f33ab
#define CYREG_UDB_P1_ROUTE_HV_R4 0x400f33ac
#define CYREG_UDB_P1_ROUTE_HV_R5 0x400f33ad
#define CYREG_UDB_P1_ROUTE_HV_R6 0x400f33ae
#define CYREG_UDB_P1_ROUTE_HV_R7 0x400f33af
#define CYREG_UDB_P1_ROUTE_HV_R8 0x400f33b0
#define CYREG_UDB_P1_ROUTE_HV_R9 0x400f33b1
#define CYREG_UDB_P1_ROUTE_HV_R10 0x400f33b2
#define CYREG_UDB_P1_ROUTE_HV_R11 0x400f33b3
#define CYREG_UDB_P1_ROUTE_HV_R12 0x400f33b4
#define CYREG_UDB_P1_ROUTE_HV_R13 0x400f33b5
#define CYREG_UDB_P1_ROUTE_HV_R14 0x400f33b6
#define CYREG_UDB_P1_ROUTE_HV_R15 0x400f33b7
#define CYREG_UDB_P1_ROUTE_PLD0IN0 0x400f33c0
#define CYREG_UDB_P1_ROUTE_PLD0IN1 0x400f33c2
#define CYREG_UDB_P1_ROUTE_PLD0IN2 0x400f33c4
#define CYREG_UDB_P1_ROUTE_PLD1IN0 0x400f33ca
#define CYREG_UDB_P1_ROUTE_PLD1IN1 0x400f33cc
#define CYREG_UDB_P1_ROUTE_PLD1IN2 0x400f33ce
#define CYREG_UDB_P1_ROUTE_DPIN0 0x400f33d0
#define CYREG_UDB_P1_ROUTE_DPIN1 0x400f33d2
#define CYREG_UDB_P1_ROUTE_SCIN 0x400f33d6
#define CYREG_UDB_P1_ROUTE_SCIOIN 0x400f33d8
#define CYREG_UDB_P1_ROUTE_RCIN 0x400f33de
#define CYREG_UDB_P1_ROUTE_VS0 0x400f33e0
#define CYREG_UDB_P1_ROUTE_VS1 0x400f33e2
#define CYREG_UDB_P1_ROUTE_VS2 0x400f33e4
#define CYREG_UDB_P1_ROUTE_VS3 0x400f33e6
#define CYREG_UDB_P1_ROUTE_VS4 0x400f33e8
#define CYREG_UDB_P1_ROUTE_VS5 0x400f33ea
#define CYREG_UDB_P1_ROUTE_VS6 0x400f33ec
#define CYREG_UDB_P1_ROUTE_VS7 0x400f33ee
#define CYDEV_UDB_P2_BASE 0x400f3400
#define CYDEV_UDB_P2_SIZE 0x00000200
#define CYDEV_UDB_P2_U0_BASE 0x400f3400
#define CYDEV_UDB_P2_U0_SIZE 0x00000080
#define CYREG_UDB_P2_U0_PLD_IT0 0x400f3400
#define CYREG_UDB_P2_U0_PLD_IT1 0x400f3404
#define CYREG_UDB_P2_U0_PLD_IT2 0x400f3408
#define CYREG_UDB_P2_U0_PLD_IT3 0x400f340c
#define CYREG_UDB_P2_U0_PLD_IT4 0x400f3410
#define CYREG_UDB_P2_U0_PLD_IT5 0x400f3414
#define CYREG_UDB_P2_U0_PLD_IT6 0x400f3418
#define CYREG_UDB_P2_U0_PLD_IT7 0x400f341c
#define CYREG_UDB_P2_U0_PLD_IT8 0x400f3420
#define CYREG_UDB_P2_U0_PLD_IT9 0x400f3424
#define CYREG_UDB_P2_U0_PLD_IT10 0x400f3428
#define CYREG_UDB_P2_U0_PLD_IT11 0x400f342c
#define CYREG_UDB_P2_U0_PLD_ORT0 0x400f3430
#define CYREG_UDB_P2_U0_PLD_ORT1 0x400f3432
#define CYREG_UDB_P2_U0_PLD_ORT2 0x400f3434
#define CYREG_UDB_P2_U0_PLD_ORT3 0x400f3436
#define CYREG_UDB_P2_U0_PLD_MC_CFG_CEN_CONST 0x400f3438
#define CYREG_UDB_P2_U0_PLD_MC_CFG_XORFB 0x400f343a
#define CYREG_UDB_P2_U0_PLD_MC_SET_RESET 0x400f343c
#define CYREG_UDB_P2_U0_PLD_MC_CFG_BYPASS 0x400f343e
#define CYREG_UDB_P2_U0_CFG0 0x400f3440
#define CYREG_UDB_P2_U0_CFG1 0x400f3441
#define CYREG_UDB_P2_U0_CFG2 0x400f3442
#define CYREG_UDB_P2_U0_CFG3 0x400f3443
#define CYREG_UDB_P2_U0_CFG4 0x400f3444
#define CYREG_UDB_P2_U0_CFG5 0x400f3445
#define CYREG_UDB_P2_U0_CFG6 0x400f3446
#define CYREG_UDB_P2_U0_CFG7 0x400f3447
#define CYREG_UDB_P2_U0_CFG8 0x400f3448
#define CYREG_UDB_P2_U0_CFG9 0x400f3449
#define CYREG_UDB_P2_U0_CFG10 0x400f344a
#define CYREG_UDB_P2_U0_CFG11 0x400f344b
#define CYREG_UDB_P2_U0_CFG12 0x400f344c
#define CYREG_UDB_P2_U0_CFG13 0x400f344d
#define CYREG_UDB_P2_U0_CFG14 0x400f344e
#define CYREG_UDB_P2_U0_CFG15 0x400f344f
#define CYREG_UDB_P2_U0_CFG16 0x400f3450
#define CYREG_UDB_P2_U0_CFG17 0x400f3451
#define CYREG_UDB_P2_U0_CFG18 0x400f3452
#define CYREG_UDB_P2_U0_CFG19 0x400f3453
#define CYREG_UDB_P2_U0_CFG20 0x400f3454
#define CYREG_UDB_P2_U0_CFG21 0x400f3455
#define CYREG_UDB_P2_U0_CFG22 0x400f3456
#define CYREG_UDB_P2_U0_CFG23 0x400f3457
#define CYREG_UDB_P2_U0_CFG24 0x400f3458
#define CYREG_UDB_P2_U0_CFG25 0x400f3459
#define CYREG_UDB_P2_U0_CFG26 0x400f345a
#define CYREG_UDB_P2_U0_CFG27 0x400f345b
#define CYREG_UDB_P2_U0_CFG28 0x400f345c
#define CYREG_UDB_P2_U0_CFG29 0x400f345d
#define CYREG_UDB_P2_U0_CFG30 0x400f345e
#define CYREG_UDB_P2_U0_CFG31 0x400f345f
#define CYREG_UDB_P2_U0_DCFG0 0x400f3460
#define CYREG_UDB_P2_U0_DCFG1 0x400f3462
#define CYREG_UDB_P2_U0_DCFG2 0x400f3464
#define CYREG_UDB_P2_U0_DCFG3 0x400f3466
#define CYREG_UDB_P2_U0_DCFG4 0x400f3468
#define CYREG_UDB_P2_U0_DCFG5 0x400f346a
#define CYREG_UDB_P2_U0_DCFG6 0x400f346c
#define CYREG_UDB_P2_U0_DCFG7 0x400f346e
#define CYDEV_UDB_P2_U1_BASE 0x400f3480
#define CYDEV_UDB_P2_U1_SIZE 0x00000080
#define CYREG_UDB_P2_U1_PLD_IT0 0x400f3480
#define CYREG_UDB_P2_U1_PLD_IT1 0x400f3484
#define CYREG_UDB_P2_U1_PLD_IT2 0x400f3488
#define CYREG_UDB_P2_U1_PLD_IT3 0x400f348c
#define CYREG_UDB_P2_U1_PLD_IT4 0x400f3490
#define CYREG_UDB_P2_U1_PLD_IT5 0x400f3494
#define CYREG_UDB_P2_U1_PLD_IT6 0x400f3498
#define CYREG_UDB_P2_U1_PLD_IT7 0x400f349c
#define CYREG_UDB_P2_U1_PLD_IT8 0x400f34a0
#define CYREG_UDB_P2_U1_PLD_IT9 0x400f34a4
#define CYREG_UDB_P2_U1_PLD_IT10 0x400f34a8
#define CYREG_UDB_P2_U1_PLD_IT11 0x400f34ac
#define CYREG_UDB_P2_U1_PLD_ORT0 0x400f34b0
#define CYREG_UDB_P2_U1_PLD_ORT1 0x400f34b2
#define CYREG_UDB_P2_U1_PLD_ORT2 0x400f34b4
#define CYREG_UDB_P2_U1_PLD_ORT3 0x400f34b6
#define CYREG_UDB_P2_U1_PLD_MC_CFG_CEN_CONST 0x400f34b8
#define CYREG_UDB_P2_U1_PLD_MC_CFG_XORFB 0x400f34ba
#define CYREG_UDB_P2_U1_PLD_MC_SET_RESET 0x400f34bc
#define CYREG_UDB_P2_U1_PLD_MC_CFG_BYPASS 0x400f34be
#define CYREG_UDB_P2_U1_CFG0 0x400f34c0
#define CYREG_UDB_P2_U1_CFG1 0x400f34c1
#define CYREG_UDB_P2_U1_CFG2 0x400f34c2
#define CYREG_UDB_P2_U1_CFG3 0x400f34c3
#define CYREG_UDB_P2_U1_CFG4 0x400f34c4
#define CYREG_UDB_P2_U1_CFG5 0x400f34c5
#define CYREG_UDB_P2_U1_CFG6 0x400f34c6
#define CYREG_UDB_P2_U1_CFG7 0x400f34c7
#define CYREG_UDB_P2_U1_CFG8 0x400f34c8
#define CYREG_UDB_P2_U1_CFG9 0x400f34c9
#define CYREG_UDB_P2_U1_CFG10 0x400f34ca
#define CYREG_UDB_P2_U1_CFG11 0x400f34cb
#define CYREG_UDB_P2_U1_CFG12 0x400f34cc
#define CYREG_UDB_P2_U1_CFG13 0x400f34cd
#define CYREG_UDB_P2_U1_CFG14 0x400f34ce
#define CYREG_UDB_P2_U1_CFG15 0x400f34cf
#define CYREG_UDB_P2_U1_CFG16 0x400f34d0
#define CYREG_UDB_P2_U1_CFG17 0x400f34d1
#define CYREG_UDB_P2_U1_CFG18 0x400f34d2
#define CYREG_UDB_P2_U1_CFG19 0x400f34d3
#define CYREG_UDB_P2_U1_CFG20 0x400f34d4
#define CYREG_UDB_P2_U1_CFG21 0x400f34d5
#define CYREG_UDB_P2_U1_CFG22 0x400f34d6
#define CYREG_UDB_P2_U1_CFG23 0x400f34d7
#define CYREG_UDB_P2_U1_CFG24 0x400f34d8
#define CYREG_UDB_P2_U1_CFG25 0x400f34d9
#define CYREG_UDB_P2_U1_CFG26 0x400f34da
#define CYREG_UDB_P2_U1_CFG27 0x400f34db
#define CYREG_UDB_P2_U1_CFG28 0x400f34dc
#define CYREG_UDB_P2_U1_CFG29 0x400f34dd
#define CYREG_UDB_P2_U1_CFG30 0x400f34de
#define CYREG_UDB_P2_U1_CFG31 0x400f34df
#define CYREG_UDB_P2_U1_DCFG0 0x400f34e0
#define CYREG_UDB_P2_U1_DCFG1 0x400f34e2
#define CYREG_UDB_P2_U1_DCFG2 0x400f34e4
#define CYREG_UDB_P2_U1_DCFG3 0x400f34e6
#define CYREG_UDB_P2_U1_DCFG4 0x400f34e8
#define CYREG_UDB_P2_U1_DCFG5 0x400f34ea
#define CYREG_UDB_P2_U1_DCFG6 0x400f34ec
#define CYREG_UDB_P2_U1_DCFG7 0x400f34ee
#define CYDEV_UDB_P2_ROUTE_BASE 0x400f3500
#define CYDEV_UDB_P2_ROUTE_SIZE 0x00000100
#define CYREG_UDB_P2_ROUTE_HC0 0x400f3500
#define CYREG_UDB_P2_ROUTE_HC1 0x400f3501
#define CYREG_UDB_P2_ROUTE_HC2 0x400f3502
#define CYREG_UDB_P2_ROUTE_HC3 0x400f3503
#define CYREG_UDB_P2_ROUTE_HC4 0x400f3504
#define CYREG_UDB_P2_ROUTE_HC5 0x400f3505
#define CYREG_UDB_P2_ROUTE_HC6 0x400f3506
#define CYREG_UDB_P2_ROUTE_HC7 0x400f3507
#define CYREG_UDB_P2_ROUTE_HC8 0x400f3508
#define CYREG_UDB_P2_ROUTE_HC9 0x400f3509
#define CYREG_UDB_P2_ROUTE_HC10 0x400f350a
#define CYREG_UDB_P2_ROUTE_HC11 0x400f350b
#define CYREG_UDB_P2_ROUTE_HC12 0x400f350c
#define CYREG_UDB_P2_ROUTE_HC13 0x400f350d
#define CYREG_UDB_P2_ROUTE_HC14 0x400f350e
#define CYREG_UDB_P2_ROUTE_HC15 0x400f350f
#define CYREG_UDB_P2_ROUTE_HC16 0x400f3510
#define CYREG_UDB_P2_ROUTE_HC17 0x400f3511
#define CYREG_UDB_P2_ROUTE_HC18 0x400f3512
#define CYREG_UDB_P2_ROUTE_HC19 0x400f3513
#define CYREG_UDB_P2_ROUTE_HC20 0x400f3514
#define CYREG_UDB_P2_ROUTE_HC21 0x400f3515
#define CYREG_UDB_P2_ROUTE_HC22 0x400f3516
#define CYREG_UDB_P2_ROUTE_HC23 0x400f3517
#define CYREG_UDB_P2_ROUTE_HC24 0x400f3518
#define CYREG_UDB_P2_ROUTE_HC25 0x400f3519
#define CYREG_UDB_P2_ROUTE_HC26 0x400f351a
#define CYREG_UDB_P2_ROUTE_HC27 0x400f351b
#define CYREG_UDB_P2_ROUTE_HC28 0x400f351c
#define CYREG_UDB_P2_ROUTE_HC29 0x400f351d
#define CYREG_UDB_P2_ROUTE_HC30 0x400f351e
#define CYREG_UDB_P2_ROUTE_HC31 0x400f351f
#define CYREG_UDB_P2_ROUTE_HC32 0x400f3520
#define CYREG_UDB_P2_ROUTE_HC33 0x400f3521
#define CYREG_UDB_P2_ROUTE_HC34 0x400f3522
#define CYREG_UDB_P2_ROUTE_HC35 0x400f3523
#define CYREG_UDB_P2_ROUTE_HC36 0x400f3524
#define CYREG_UDB_P2_ROUTE_HC37 0x400f3525
#define CYREG_UDB_P2_ROUTE_HC38 0x400f3526
#define CYREG_UDB_P2_ROUTE_HC39 0x400f3527
#define CYREG_UDB_P2_ROUTE_HC40 0x400f3528
#define CYREG_UDB_P2_ROUTE_HC41 0x400f3529
#define CYREG_UDB_P2_ROUTE_HC42 0x400f352a
#define CYREG_UDB_P2_ROUTE_HC43 0x400f352b
#define CYREG_UDB_P2_ROUTE_HC44 0x400f352c
#define CYREG_UDB_P2_ROUTE_HC45 0x400f352d
#define CYREG_UDB_P2_ROUTE_HC46 0x400f352e
#define CYREG_UDB_P2_ROUTE_HC47 0x400f352f
#define CYREG_UDB_P2_ROUTE_HC48 0x400f3530
#define CYREG_UDB_P2_ROUTE_HC49 0x400f3531
#define CYREG_UDB_P2_ROUTE_HC50 0x400f3532
#define CYREG_UDB_P2_ROUTE_HC51 0x400f3533
#define CYREG_UDB_P2_ROUTE_HC52 0x400f3534
#define CYREG_UDB_P2_ROUTE_HC53 0x400f3535
#define CYREG_UDB_P2_ROUTE_HC54 0x400f3536
#define CYREG_UDB_P2_ROUTE_HC55 0x400f3537
#define CYREG_UDB_P2_ROUTE_HC56 0x400f3538
#define CYREG_UDB_P2_ROUTE_HC57 0x400f3539
#define CYREG_UDB_P2_ROUTE_HC58 0x400f353a
#define CYREG_UDB_P2_ROUTE_HC59 0x400f353b
#define CYREG_UDB_P2_ROUTE_HC60 0x400f353c
#define CYREG_UDB_P2_ROUTE_HC61 0x400f353d
#define CYREG_UDB_P2_ROUTE_HC62 0x400f353e
#define CYREG_UDB_P2_ROUTE_HC63 0x400f353f
#define CYREG_UDB_P2_ROUTE_HC64 0x400f3540
#define CYREG_UDB_P2_ROUTE_HC65 0x400f3541
#define CYREG_UDB_P2_ROUTE_HC66 0x400f3542
#define CYREG_UDB_P2_ROUTE_HC67 0x400f3543
#define CYREG_UDB_P2_ROUTE_HC68 0x400f3544
#define CYREG_UDB_P2_ROUTE_HC69 0x400f3545
#define CYREG_UDB_P2_ROUTE_HC70 0x400f3546
#define CYREG_UDB_P2_ROUTE_HC71 0x400f3547
#define CYREG_UDB_P2_ROUTE_HC72 0x400f3548
#define CYREG_UDB_P2_ROUTE_HC73 0x400f3549
#define CYREG_UDB_P2_ROUTE_HC74 0x400f354a
#define CYREG_UDB_P2_ROUTE_HC75 0x400f354b
#define CYREG_UDB_P2_ROUTE_HC76 0x400f354c
#define CYREG_UDB_P2_ROUTE_HC77 0x400f354d
#define CYREG_UDB_P2_ROUTE_HC78 0x400f354e
#define CYREG_UDB_P2_ROUTE_HC79 0x400f354f
#define CYREG_UDB_P2_ROUTE_HC80 0x400f3550
#define CYREG_UDB_P2_ROUTE_HC81 0x400f3551
#define CYREG_UDB_P2_ROUTE_HC82 0x400f3552
#define CYREG_UDB_P2_ROUTE_HC83 0x400f3553
#define CYREG_UDB_P2_ROUTE_HC84 0x400f3554
#define CYREG_UDB_P2_ROUTE_HC85 0x400f3555
#define CYREG_UDB_P2_ROUTE_HC86 0x400f3556
#define CYREG_UDB_P2_ROUTE_HC87 0x400f3557
#define CYREG_UDB_P2_ROUTE_HC88 0x400f3558
#define CYREG_UDB_P2_ROUTE_HC89 0x400f3559
#define CYREG_UDB_P2_ROUTE_HC90 0x400f355a
#define CYREG_UDB_P2_ROUTE_HC91 0x400f355b
#define CYREG_UDB_P2_ROUTE_HC92 0x400f355c
#define CYREG_UDB_P2_ROUTE_HC93 0x400f355d
#define CYREG_UDB_P2_ROUTE_HC94 0x400f355e
#define CYREG_UDB_P2_ROUTE_HC95 0x400f355f
#define CYREG_UDB_P2_ROUTE_HC96 0x400f3560
#define CYREG_UDB_P2_ROUTE_HC97 0x400f3561
#define CYREG_UDB_P2_ROUTE_HC98 0x400f3562
#define CYREG_UDB_P2_ROUTE_HC99 0x400f3563
#define CYREG_UDB_P2_ROUTE_HC100 0x400f3564
#define CYREG_UDB_P2_ROUTE_HC101 0x400f3565
#define CYREG_UDB_P2_ROUTE_HC102 0x400f3566
#define CYREG_UDB_P2_ROUTE_HC103 0x400f3567
#define CYREG_UDB_P2_ROUTE_HC104 0x400f3568
#define CYREG_UDB_P2_ROUTE_HC105 0x400f3569
#define CYREG_UDB_P2_ROUTE_HC106 0x400f356a
#define CYREG_UDB_P2_ROUTE_HC107 0x400f356b
#define CYREG_UDB_P2_ROUTE_HC108 0x400f356c
#define CYREG_UDB_P2_ROUTE_HC109 0x400f356d
#define CYREG_UDB_P2_ROUTE_HC110 0x400f356e
#define CYREG_UDB_P2_ROUTE_HC111 0x400f356f
#define CYREG_UDB_P2_ROUTE_HC112 0x400f3570
#define CYREG_UDB_P2_ROUTE_HC113 0x400f3571
#define CYREG_UDB_P2_ROUTE_HC114 0x400f3572
#define CYREG_UDB_P2_ROUTE_HC115 0x400f3573
#define CYREG_UDB_P2_ROUTE_HC116 0x400f3574
#define CYREG_UDB_P2_ROUTE_HC117 0x400f3575
#define CYREG_UDB_P2_ROUTE_HC118 0x400f3576
#define CYREG_UDB_P2_ROUTE_HC119 0x400f3577
#define CYREG_UDB_P2_ROUTE_HC120 0x400f3578
#define CYREG_UDB_P2_ROUTE_HC121 0x400f3579
#define CYREG_UDB_P2_ROUTE_HC122 0x400f357a
#define CYREG_UDB_P2_ROUTE_HC123 0x400f357b
#define CYREG_UDB_P2_ROUTE_HC124 0x400f357c
#define CYREG_UDB_P2_ROUTE_HC125 0x400f357d
#define CYREG_UDB_P2_ROUTE_HC126 0x400f357e
#define CYREG_UDB_P2_ROUTE_HC127 0x400f357f
#define CYREG_UDB_P2_ROUTE_HV_L0 0x400f3580
#define CYREG_UDB_P2_ROUTE_HV_L1 0x400f3581
#define CYREG_UDB_P2_ROUTE_HV_L2 0x400f3582
#define CYREG_UDB_P2_ROUTE_HV_L3 0x400f3583
#define CYREG_UDB_P2_ROUTE_HV_L4 0x400f3584
#define CYREG_UDB_P2_ROUTE_HV_L5 0x400f3585
#define CYREG_UDB_P2_ROUTE_HV_L6 0x400f3586
#define CYREG_UDB_P2_ROUTE_HV_L7 0x400f3587
#define CYREG_UDB_P2_ROUTE_HV_L8 0x400f3588
#define CYREG_UDB_P2_ROUTE_HV_L9 0x400f3589
#define CYREG_UDB_P2_ROUTE_HV_L10 0x400f358a
#define CYREG_UDB_P2_ROUTE_HV_L11 0x400f358b
#define CYREG_UDB_P2_ROUTE_HV_L12 0x400f358c
#define CYREG_UDB_P2_ROUTE_HV_L13 0x400f358d
#define CYREG_UDB_P2_ROUTE_HV_L14 0x400f358e
#define CYREG_UDB_P2_ROUTE_HV_L15 0x400f358f
#define CYREG_UDB_P2_ROUTE_HS0 0x400f3590
#define CYREG_UDB_P2_ROUTE_HS1 0x400f3591
#define CYREG_UDB_P2_ROUTE_HS2 0x400f3592
#define CYREG_UDB_P2_ROUTE_HS3 0x400f3593
#define CYREG_UDB_P2_ROUTE_HS4 0x400f3594
#define CYREG_UDB_P2_ROUTE_HS5 0x400f3595
#define CYREG_UDB_P2_ROUTE_HS6 0x400f3596
#define CYREG_UDB_P2_ROUTE_HS7 0x400f3597
#define CYREG_UDB_P2_ROUTE_HS8 0x400f3598
#define CYREG_UDB_P2_ROUTE_HS9 0x400f3599
#define CYREG_UDB_P2_ROUTE_HS10 0x400f359a
#define CYREG_UDB_P2_ROUTE_HS11 0x400f359b
#define CYREG_UDB_P2_ROUTE_HS12 0x400f359c
#define CYREG_UDB_P2_ROUTE_HS13 0x400f359d
#define CYREG_UDB_P2_ROUTE_HS14 0x400f359e
#define CYREG_UDB_P2_ROUTE_HS15 0x400f359f
#define CYREG_UDB_P2_ROUTE_HS16 0x400f35a0
#define CYREG_UDB_P2_ROUTE_HS17 0x400f35a1
#define CYREG_UDB_P2_ROUTE_HS18 0x400f35a2
#define CYREG_UDB_P2_ROUTE_HS19 0x400f35a3
#define CYREG_UDB_P2_ROUTE_HS20 0x400f35a4
#define CYREG_UDB_P2_ROUTE_HS21 0x400f35a5
#define CYREG_UDB_P2_ROUTE_HS22 0x400f35a6
#define CYREG_UDB_P2_ROUTE_HS23 0x400f35a7
#define CYREG_UDB_P2_ROUTE_HV_R0 0x400f35a8
#define CYREG_UDB_P2_ROUTE_HV_R1 0x400f35a9
#define CYREG_UDB_P2_ROUTE_HV_R2 0x400f35aa
#define CYREG_UDB_P2_ROUTE_HV_R3 0x400f35ab
#define CYREG_UDB_P2_ROUTE_HV_R4 0x400f35ac
#define CYREG_UDB_P2_ROUTE_HV_R5 0x400f35ad
#define CYREG_UDB_P2_ROUTE_HV_R6 0x400f35ae
#define CYREG_UDB_P2_ROUTE_HV_R7 0x400f35af
#define CYREG_UDB_P2_ROUTE_HV_R8 0x400f35b0
#define CYREG_UDB_P2_ROUTE_HV_R9 0x400f35b1
#define CYREG_UDB_P2_ROUTE_HV_R10 0x400f35b2
#define CYREG_UDB_P2_ROUTE_HV_R11 0x400f35b3
#define CYREG_UDB_P2_ROUTE_HV_R12 0x400f35b4
#define CYREG_UDB_P2_ROUTE_HV_R13 0x400f35b5
#define CYREG_UDB_P2_ROUTE_HV_R14 0x400f35b6
#define CYREG_UDB_P2_ROUTE_HV_R15 0x400f35b7
#define CYREG_UDB_P2_ROUTE_PLD0IN0 0x400f35c0
#define CYREG_UDB_P2_ROUTE_PLD0IN1 0x400f35c2
#define CYREG_UDB_P2_ROUTE_PLD0IN2 0x400f35c4
#define CYREG_UDB_P2_ROUTE_PLD1IN0 0x400f35ca
#define CYREG_UDB_P2_ROUTE_PLD1IN1 0x400f35cc
#define CYREG_UDB_P2_ROUTE_PLD1IN2 0x400f35ce
#define CYREG_UDB_P2_ROUTE_DPIN0 0x400f35d0
#define CYREG_UDB_P2_ROUTE_DPIN1 0x400f35d2
#define CYREG_UDB_P2_ROUTE_SCIN 0x400f35d6
#define CYREG_UDB_P2_ROUTE_SCIOIN 0x400f35d8
#define CYREG_UDB_P2_ROUTE_RCIN 0x400f35de
#define CYREG_UDB_P2_ROUTE_VS0 0x400f35e0
#define CYREG_UDB_P2_ROUTE_VS1 0x400f35e2
#define CYREG_UDB_P2_ROUTE_VS2 0x400f35e4
#define CYREG_UDB_P2_ROUTE_VS3 0x400f35e6
#define CYREG_UDB_P2_ROUTE_VS4 0x400f35e8
#define CYREG_UDB_P2_ROUTE_VS5 0x400f35ea
#define CYREG_UDB_P2_ROUTE_VS6 0x400f35ec
#define CYREG_UDB_P2_ROUTE_VS7 0x400f35ee
#define CYDEV_UDB_P3_BASE 0x400f3600
#define CYDEV_UDB_P3_SIZE 0x00000200
#define CYDEV_UDB_P3_U0_BASE 0x400f3600
#define CYDEV_UDB_P3_U0_SIZE 0x00000080
#define CYREG_UDB_P3_U0_PLD_IT0 0x400f3600
#define CYREG_UDB_P3_U0_PLD_IT1 0x400f3604
#define CYREG_UDB_P3_U0_PLD_IT2 0x400f3608
#define CYREG_UDB_P3_U0_PLD_IT3 0x400f360c
#define CYREG_UDB_P3_U0_PLD_IT4 0x400f3610
#define CYREG_UDB_P3_U0_PLD_IT5 0x400f3614
#define CYREG_UDB_P3_U0_PLD_IT6 0x400f3618
#define CYREG_UDB_P3_U0_PLD_IT7 0x400f361c
#define CYREG_UDB_P3_U0_PLD_IT8 0x400f3620
#define CYREG_UDB_P3_U0_PLD_IT9 0x400f3624
#define CYREG_UDB_P3_U0_PLD_IT10 0x400f3628
#define CYREG_UDB_P3_U0_PLD_IT11 0x400f362c
#define CYREG_UDB_P3_U0_PLD_ORT0 0x400f3630
#define CYREG_UDB_P3_U0_PLD_ORT1 0x400f3632
#define CYREG_UDB_P3_U0_PLD_ORT2 0x400f3634
#define CYREG_UDB_P3_U0_PLD_ORT3 0x400f3636
#define CYREG_UDB_P3_U0_PLD_MC_CFG_CEN_CONST 0x400f3638
#define CYREG_UDB_P3_U0_PLD_MC_CFG_XORFB 0x400f363a
#define CYREG_UDB_P3_U0_PLD_MC_SET_RESET 0x400f363c
#define CYREG_UDB_P3_U0_PLD_MC_CFG_BYPASS 0x400f363e
#define CYREG_UDB_P3_U0_CFG0 0x400f3640
#define CYREG_UDB_P3_U0_CFG1 0x400f3641
#define CYREG_UDB_P3_U0_CFG2 0x400f3642
#define CYREG_UDB_P3_U0_CFG3 0x400f3643
#define CYREG_UDB_P3_U0_CFG4 0x400f3644
#define CYREG_UDB_P3_U0_CFG5 0x400f3645
#define CYREG_UDB_P3_U0_CFG6 0x400f3646
#define CYREG_UDB_P3_U0_CFG7 0x400f3647
#define CYREG_UDB_P3_U0_CFG8 0x400f3648
#define CYREG_UDB_P3_U0_CFG9 0x400f3649
#define CYREG_UDB_P3_U0_CFG10 0x400f364a
#define CYREG_UDB_P3_U0_CFG11 0x400f364b
#define CYREG_UDB_P3_U0_CFG12 0x400f364c
#define CYREG_UDB_P3_U0_CFG13 0x400f364d
#define CYREG_UDB_P3_U0_CFG14 0x400f364e
#define CYREG_UDB_P3_U0_CFG15 0x400f364f
#define CYREG_UDB_P3_U0_CFG16 0x400f3650
#define CYREG_UDB_P3_U0_CFG17 0x400f3651
#define CYREG_UDB_P3_U0_CFG18 0x400f3652
#define CYREG_UDB_P3_U0_CFG19 0x400f3653
#define CYREG_UDB_P3_U0_CFG20 0x400f3654
#define CYREG_UDB_P3_U0_CFG21 0x400f3655
#define CYREG_UDB_P3_U0_CFG22 0x400f3656
#define CYREG_UDB_P3_U0_CFG23 0x400f3657
#define CYREG_UDB_P3_U0_CFG24 0x400f3658
#define CYREG_UDB_P3_U0_CFG25 0x400f3659
#define CYREG_UDB_P3_U0_CFG26 0x400f365a
#define CYREG_UDB_P3_U0_CFG27 0x400f365b
#define CYREG_UDB_P3_U0_CFG28 0x400f365c
#define CYREG_UDB_P3_U0_CFG29 0x400f365d
#define CYREG_UDB_P3_U0_CFG30 0x400f365e
#define CYREG_UDB_P3_U0_CFG31 0x400f365f
#define CYREG_UDB_P3_U0_DCFG0 0x400f3660
#define CYREG_UDB_P3_U0_DCFG1 0x400f3662
#define CYREG_UDB_P3_U0_DCFG2 0x400f3664
#define CYREG_UDB_P3_U0_DCFG3 0x400f3666
#define CYREG_UDB_P3_U0_DCFG4 0x400f3668
#define CYREG_UDB_P3_U0_DCFG5 0x400f366a
#define CYREG_UDB_P3_U0_DCFG6 0x400f366c
#define CYREG_UDB_P3_U0_DCFG7 0x400f366e
#define CYDEV_UDB_P3_U1_BASE 0x400f3680
#define CYDEV_UDB_P3_U1_SIZE 0x00000080
#define CYREG_UDB_P3_U1_PLD_IT0 0x400f3680
#define CYREG_UDB_P3_U1_PLD_IT1 0x400f3684
#define CYREG_UDB_P3_U1_PLD_IT2 0x400f3688
#define CYREG_UDB_P3_U1_PLD_IT3 0x400f368c
#define CYREG_UDB_P3_U1_PLD_IT4 0x400f3690
#define CYREG_UDB_P3_U1_PLD_IT5 0x400f3694
#define CYREG_UDB_P3_U1_PLD_IT6 0x400f3698
#define CYREG_UDB_P3_U1_PLD_IT7 0x400f369c
#define CYREG_UDB_P3_U1_PLD_IT8 0x400f36a0
#define CYREG_UDB_P3_U1_PLD_IT9 0x400f36a4
#define CYREG_UDB_P3_U1_PLD_IT10 0x400f36a8
#define CYREG_UDB_P3_U1_PLD_IT11 0x400f36ac
#define CYREG_UDB_P3_U1_PLD_ORT0 0x400f36b0
#define CYREG_UDB_P3_U1_PLD_ORT1 0x400f36b2
#define CYREG_UDB_P3_U1_PLD_ORT2 0x400f36b4
#define CYREG_UDB_P3_U1_PLD_ORT3 0x400f36b6
#define CYREG_UDB_P3_U1_PLD_MC_CFG_CEN_CONST 0x400f36b8
#define CYREG_UDB_P3_U1_PLD_MC_CFG_XORFB 0x400f36ba
#define CYREG_UDB_P3_U1_PLD_MC_SET_RESET 0x400f36bc
#define CYREG_UDB_P3_U1_PLD_MC_CFG_BYPASS 0x400f36be
#define CYREG_UDB_P3_U1_CFG0 0x400f36c0
#define CYREG_UDB_P3_U1_CFG1 0x400f36c1
#define CYREG_UDB_P3_U1_CFG2 0x400f36c2
#define CYREG_UDB_P3_U1_CFG3 0x400f36c3
#define CYREG_UDB_P3_U1_CFG4 0x400f36c4
#define CYREG_UDB_P3_U1_CFG5 0x400f36c5
#define CYREG_UDB_P3_U1_CFG6 0x400f36c6
#define CYREG_UDB_P3_U1_CFG7 0x400f36c7
#define CYREG_UDB_P3_U1_CFG8 0x400f36c8
#define CYREG_UDB_P3_U1_CFG9 0x400f36c9
#define CYREG_UDB_P3_U1_CFG10 0x400f36ca
#define CYREG_UDB_P3_U1_CFG11 0x400f36cb
#define CYREG_UDB_P3_U1_CFG12 0x400f36cc
#define CYREG_UDB_P3_U1_CFG13 0x400f36cd
#define CYREG_UDB_P3_U1_CFG14 0x400f36ce
#define CYREG_UDB_P3_U1_CFG15 0x400f36cf
#define CYREG_UDB_P3_U1_CFG16 0x400f36d0
#define CYREG_UDB_P3_U1_CFG17 0x400f36d1
#define CYREG_UDB_P3_U1_CFG18 0x400f36d2
#define CYREG_UDB_P3_U1_CFG19 0x400f36d3
#define CYREG_UDB_P3_U1_CFG20 0x400f36d4
#define CYREG_UDB_P3_U1_CFG21 0x400f36d5
#define CYREG_UDB_P3_U1_CFG22 0x400f36d6
#define CYREG_UDB_P3_U1_CFG23 0x400f36d7
#define CYREG_UDB_P3_U1_CFG24 0x400f36d8
#define CYREG_UDB_P3_U1_CFG25 0x400f36d9
#define CYREG_UDB_P3_U1_CFG26 0x400f36da
#define CYREG_UDB_P3_U1_CFG27 0x400f36db
#define CYREG_UDB_P3_U1_CFG28 0x400f36dc
#define CYREG_UDB_P3_U1_CFG29 0x400f36dd
#define CYREG_UDB_P3_U1_CFG30 0x400f36de
#define CYREG_UDB_P3_U1_CFG31 0x400f36df
#define CYREG_UDB_P3_U1_DCFG0 0x400f36e0
#define CYREG_UDB_P3_U1_DCFG1 0x400f36e2
#define CYREG_UDB_P3_U1_DCFG2 0x400f36e4
#define CYREG_UDB_P3_U1_DCFG3 0x400f36e6
#define CYREG_UDB_P3_U1_DCFG4 0x400f36e8
#define CYREG_UDB_P3_U1_DCFG5 0x400f36ea
#define CYREG_UDB_P3_U1_DCFG6 0x400f36ec
#define CYREG_UDB_P3_U1_DCFG7 0x400f36ee
#define CYDEV_UDB_P3_ROUTE_BASE 0x400f3700
#define CYDEV_UDB_P3_ROUTE_SIZE 0x00000100
#define CYREG_UDB_P3_ROUTE_HC0 0x400f3700
#define CYREG_UDB_P3_ROUTE_HC1 0x400f3701
#define CYREG_UDB_P3_ROUTE_HC2 0x400f3702
#define CYREG_UDB_P3_ROUTE_HC3 0x400f3703
#define CYREG_UDB_P3_ROUTE_HC4 0x400f3704
#define CYREG_UDB_P3_ROUTE_HC5 0x400f3705
#define CYREG_UDB_P3_ROUTE_HC6 0x400f3706
#define CYREG_UDB_P3_ROUTE_HC7 0x400f3707
#define CYREG_UDB_P3_ROUTE_HC8 0x400f3708
#define CYREG_UDB_P3_ROUTE_HC9 0x400f3709
#define CYREG_UDB_P3_ROUTE_HC10 0x400f370a
#define CYREG_UDB_P3_ROUTE_HC11 0x400f370b
#define CYREG_UDB_P3_ROUTE_HC12 0x400f370c
#define CYREG_UDB_P3_ROUTE_HC13 0x400f370d
#define CYREG_UDB_P3_ROUTE_HC14 0x400f370e
#define CYREG_UDB_P3_ROUTE_HC15 0x400f370f
#define CYREG_UDB_P3_ROUTE_HC16 0x400f3710
#define CYREG_UDB_P3_ROUTE_HC17 0x400f3711
#define CYREG_UDB_P3_ROUTE_HC18 0x400f3712
#define CYREG_UDB_P3_ROUTE_HC19 0x400f3713
#define CYREG_UDB_P3_ROUTE_HC20 0x400f3714
#define CYREG_UDB_P3_ROUTE_HC21 0x400f3715
#define CYREG_UDB_P3_ROUTE_HC22 0x400f3716
#define CYREG_UDB_P3_ROUTE_HC23 0x400f3717
#define CYREG_UDB_P3_ROUTE_HC24 0x400f3718
#define CYREG_UDB_P3_ROUTE_HC25 0x400f3719
#define CYREG_UDB_P3_ROUTE_HC26 0x400f371a
#define CYREG_UDB_P3_ROUTE_HC27 0x400f371b
#define CYREG_UDB_P3_ROUTE_HC28 0x400f371c
#define CYREG_UDB_P3_ROUTE_HC29 0x400f371d
#define CYREG_UDB_P3_ROUTE_HC30 0x400f371e
#define CYREG_UDB_P3_ROUTE_HC31 0x400f371f
#define CYREG_UDB_P3_ROUTE_HC32 0x400f3720
#define CYREG_UDB_P3_ROUTE_HC33 0x400f3721
#define CYREG_UDB_P3_ROUTE_HC34 0x400f3722
#define CYREG_UDB_P3_ROUTE_HC35 0x400f3723
#define CYREG_UDB_P3_ROUTE_HC36 0x400f3724
#define CYREG_UDB_P3_ROUTE_HC37 0x400f3725
#define CYREG_UDB_P3_ROUTE_HC38 0x400f3726
#define CYREG_UDB_P3_ROUTE_HC39 0x400f3727
#define CYREG_UDB_P3_ROUTE_HC40 0x400f3728
#define CYREG_UDB_P3_ROUTE_HC41 0x400f3729
#define CYREG_UDB_P3_ROUTE_HC42 0x400f372a
#define CYREG_UDB_P3_ROUTE_HC43 0x400f372b
#define CYREG_UDB_P3_ROUTE_HC44 0x400f372c
#define CYREG_UDB_P3_ROUTE_HC45 0x400f372d
#define CYREG_UDB_P3_ROUTE_HC46 0x400f372e
#define CYREG_UDB_P3_ROUTE_HC47 0x400f372f
#define CYREG_UDB_P3_ROUTE_HC48 0x400f3730
#define CYREG_UDB_P3_ROUTE_HC49 0x400f3731
#define CYREG_UDB_P3_ROUTE_HC50 0x400f3732
#define CYREG_UDB_P3_ROUTE_HC51 0x400f3733
#define CYREG_UDB_P3_ROUTE_HC52 0x400f3734
#define CYREG_UDB_P3_ROUTE_HC53 0x400f3735
#define CYREG_UDB_P3_ROUTE_HC54 0x400f3736
#define CYREG_UDB_P3_ROUTE_HC55 0x400f3737
#define CYREG_UDB_P3_ROUTE_HC56 0x400f3738
#define CYREG_UDB_P3_ROUTE_HC57 0x400f3739
#define CYREG_UDB_P3_ROUTE_HC58 0x400f373a
#define CYREG_UDB_P3_ROUTE_HC59 0x400f373b
#define CYREG_UDB_P3_ROUTE_HC60 0x400f373c
#define CYREG_UDB_P3_ROUTE_HC61 0x400f373d
#define CYREG_UDB_P3_ROUTE_HC62 0x400f373e
#define CYREG_UDB_P3_ROUTE_HC63 0x400f373f
#define CYREG_UDB_P3_ROUTE_HC64 0x400f3740
#define CYREG_UDB_P3_ROUTE_HC65 0x400f3741
#define CYREG_UDB_P3_ROUTE_HC66 0x400f3742
#define CYREG_UDB_P3_ROUTE_HC67 0x400f3743
#define CYREG_UDB_P3_ROUTE_HC68 0x400f3744
#define CYREG_UDB_P3_ROUTE_HC69 0x400f3745
#define CYREG_UDB_P3_ROUTE_HC70 0x400f3746
#define CYREG_UDB_P3_ROUTE_HC71 0x400f3747
#define CYREG_UDB_P3_ROUTE_HC72 0x400f3748
#define CYREG_UDB_P3_ROUTE_HC73 0x400f3749
#define CYREG_UDB_P3_ROUTE_HC74 0x400f374a
#define CYREG_UDB_P3_ROUTE_HC75 0x400f374b
#define CYREG_UDB_P3_ROUTE_HC76 0x400f374c
#define CYREG_UDB_P3_ROUTE_HC77 0x400f374d
#define CYREG_UDB_P3_ROUTE_HC78 0x400f374e
#define CYREG_UDB_P3_ROUTE_HC79 0x400f374f
#define CYREG_UDB_P3_ROUTE_HC80 0x400f3750
#define CYREG_UDB_P3_ROUTE_HC81 0x400f3751
#define CYREG_UDB_P3_ROUTE_HC82 0x400f3752
#define CYREG_UDB_P3_ROUTE_HC83 0x400f3753
#define CYREG_UDB_P3_ROUTE_HC84 0x400f3754
#define CYREG_UDB_P3_ROUTE_HC85 0x400f3755
#define CYREG_UDB_P3_ROUTE_HC86 0x400f3756
#define CYREG_UDB_P3_ROUTE_HC87 0x400f3757
#define CYREG_UDB_P3_ROUTE_HC88 0x400f3758
#define CYREG_UDB_P3_ROUTE_HC89 0x400f3759
#define CYREG_UDB_P3_ROUTE_HC90 0x400f375a
#define CYREG_UDB_P3_ROUTE_HC91 0x400f375b
#define CYREG_UDB_P3_ROUTE_HC92 0x400f375c
#define CYREG_UDB_P3_ROUTE_HC93 0x400f375d
#define CYREG_UDB_P3_ROUTE_HC94 0x400f375e
#define CYREG_UDB_P3_ROUTE_HC95 0x400f375f
#define CYREG_UDB_P3_ROUTE_HC96 0x400f3760
#define CYREG_UDB_P3_ROUTE_HC97 0x400f3761
#define CYREG_UDB_P3_ROUTE_HC98 0x400f3762
#define CYREG_UDB_P3_ROUTE_HC99 0x400f3763
#define CYREG_UDB_P3_ROUTE_HC100 0x400f3764
#define CYREG_UDB_P3_ROUTE_HC101 0x400f3765
#define CYREG_UDB_P3_ROUTE_HC102 0x400f3766
#define CYREG_UDB_P3_ROUTE_HC103 0x400f3767
#define CYREG_UDB_P3_ROUTE_HC104 0x400f3768
#define CYREG_UDB_P3_ROUTE_HC105 0x400f3769
#define CYREG_UDB_P3_ROUTE_HC106 0x400f376a
#define CYREG_UDB_P3_ROUTE_HC107 0x400f376b
#define CYREG_UDB_P3_ROUTE_HC108 0x400f376c
#define CYREG_UDB_P3_ROUTE_HC109 0x400f376d
#define CYREG_UDB_P3_ROUTE_HC110 0x400f376e
#define CYREG_UDB_P3_ROUTE_HC111 0x400f376f
#define CYREG_UDB_P3_ROUTE_HC112 0x400f3770
#define CYREG_UDB_P3_ROUTE_HC113 0x400f3771
#define CYREG_UDB_P3_ROUTE_HC114 0x400f3772
#define CYREG_UDB_P3_ROUTE_HC115 0x400f3773
#define CYREG_UDB_P3_ROUTE_HC116 0x400f3774
#define CYREG_UDB_P3_ROUTE_HC117 0x400f3775
#define CYREG_UDB_P3_ROUTE_HC118 0x400f3776
#define CYREG_UDB_P3_ROUTE_HC119 0x400f3777
#define CYREG_UDB_P3_ROUTE_HC120 0x400f3778
#define CYREG_UDB_P3_ROUTE_HC121 0x400f3779
#define CYREG_UDB_P3_ROUTE_HC122 0x400f377a
#define CYREG_UDB_P3_ROUTE_HC123 0x400f377b
#define CYREG_UDB_P3_ROUTE_HC124 0x400f377c
#define CYREG_UDB_P3_ROUTE_HC125 0x400f377d
#define CYREG_UDB_P3_ROUTE_HC126 0x400f377e
#define CYREG_UDB_P3_ROUTE_HC127 0x400f377f
#define CYREG_UDB_P3_ROUTE_HV_L0 0x400f3780
#define CYREG_UDB_P3_ROUTE_HV_L1 0x400f3781
#define CYREG_UDB_P3_ROUTE_HV_L2 0x400f3782
#define CYREG_UDB_P3_ROUTE_HV_L3 0x400f3783
#define CYREG_UDB_P3_ROUTE_HV_L4 0x400f3784
#define CYREG_UDB_P3_ROUTE_HV_L5 0x400f3785
#define CYREG_UDB_P3_ROUTE_HV_L6 0x400f3786
#define CYREG_UDB_P3_ROUTE_HV_L7 0x400f3787
#define CYREG_UDB_P3_ROUTE_HV_L8 0x400f3788
#define CYREG_UDB_P3_ROUTE_HV_L9 0x400f3789
#define CYREG_UDB_P3_ROUTE_HV_L10 0x400f378a
#define CYREG_UDB_P3_ROUTE_HV_L11 0x400f378b
#define CYREG_UDB_P3_ROUTE_HV_L12 0x400f378c
#define CYREG_UDB_P3_ROUTE_HV_L13 0x400f378d
#define CYREG_UDB_P3_ROUTE_HV_L14 0x400f378e
#define CYREG_UDB_P3_ROUTE_HV_L15 0x400f378f
#define CYREG_UDB_P3_ROUTE_HS0 0x400f3790
#define CYREG_UDB_P3_ROUTE_HS1 0x400f3791
#define CYREG_UDB_P3_ROUTE_HS2 0x400f3792
#define CYREG_UDB_P3_ROUTE_HS3 0x400f3793
#define CYREG_UDB_P3_ROUTE_HS4 0x400f3794
#define CYREG_UDB_P3_ROUTE_HS5 0x400f3795
#define CYREG_UDB_P3_ROUTE_HS6 0x400f3796
#define CYREG_UDB_P3_ROUTE_HS7 0x400f3797
#define CYREG_UDB_P3_ROUTE_HS8 0x400f3798
#define CYREG_UDB_P3_ROUTE_HS9 0x400f3799
#define CYREG_UDB_P3_ROUTE_HS10 0x400f379a
#define CYREG_UDB_P3_ROUTE_HS11 0x400f379b
#define CYREG_UDB_P3_ROUTE_HS12 0x400f379c
#define CYREG_UDB_P3_ROUTE_HS13 0x400f379d
#define CYREG_UDB_P3_ROUTE_HS14 0x400f379e
#define CYREG_UDB_P3_ROUTE_HS15 0x400f379f
#define CYREG_UDB_P3_ROUTE_HS16 0x400f37a0
#define CYREG_UDB_P3_ROUTE_HS17 0x400f37a1
#define CYREG_UDB_P3_ROUTE_HS18 0x400f37a2
#define CYREG_UDB_P3_ROUTE_HS19 0x400f37a3
#define CYREG_UDB_P3_ROUTE_HS20 0x400f37a4
#define CYREG_UDB_P3_ROUTE_HS21 0x400f37a5
#define CYREG_UDB_P3_ROUTE_HS22 0x400f37a6
#define CYREG_UDB_P3_ROUTE_HS23 0x400f37a7
#define CYREG_UDB_P3_ROUTE_HV_R0 0x400f37a8
#define CYREG_UDB_P3_ROUTE_HV_R1 0x400f37a9
#define CYREG_UDB_P3_ROUTE_HV_R2 0x400f37aa
#define CYREG_UDB_P3_ROUTE_HV_R3 0x400f37ab
#define CYREG_UDB_P3_ROUTE_HV_R4 0x400f37ac
#define CYREG_UDB_P3_ROUTE_HV_R5 0x400f37ad
#define CYREG_UDB_P3_ROUTE_HV_R6 0x400f37ae
#define CYREG_UDB_P3_ROUTE_HV_R7 0x400f37af
#define CYREG_UDB_P3_ROUTE_HV_R8 0x400f37b0
#define CYREG_UDB_P3_ROUTE_HV_R9 0x400f37b1
#define CYREG_UDB_P3_ROUTE_HV_R10 0x400f37b2
#define CYREG_UDB_P3_ROUTE_HV_R11 0x400f37b3
#define CYREG_UDB_P3_ROUTE_HV_R12 0x400f37b4
#define CYREG_UDB_P3_ROUTE_HV_R13 0x400f37b5
#define CYREG_UDB_P3_ROUTE_HV_R14 0x400f37b6
#define CYREG_UDB_P3_ROUTE_HV_R15 0x400f37b7
#define CYREG_UDB_P3_ROUTE_PLD0IN0 0x400f37c0
#define CYREG_UDB_P3_ROUTE_PLD0IN1 0x400f37c2
#define CYREG_UDB_P3_ROUTE_PLD0IN2 0x400f37c4
#define CYREG_UDB_P3_ROUTE_PLD1IN0 0x400f37ca
#define CYREG_UDB_P3_ROUTE_PLD1IN1 0x400f37cc
#define CYREG_UDB_P3_ROUTE_PLD1IN2 0x400f37ce
#define CYREG_UDB_P3_ROUTE_DPIN0 0x400f37d0
#define CYREG_UDB_P3_ROUTE_DPIN1 0x400f37d2
#define CYREG_UDB_P3_ROUTE_SCIN 0x400f37d6
#define CYREG_UDB_P3_ROUTE_SCIOIN 0x400f37d8
#define CYREG_UDB_P3_ROUTE_RCIN 0x400f37de
#define CYREG_UDB_P3_ROUTE_VS0 0x400f37e0
#define CYREG_UDB_P3_ROUTE_VS1 0x400f37e2
#define CYREG_UDB_P3_ROUTE_VS2 0x400f37e4
#define CYREG_UDB_P3_ROUTE_VS3 0x400f37e6
#define CYREG_UDB_P3_ROUTE_VS4 0x400f37e8
#define CYREG_UDB_P3_ROUTE_VS5 0x400f37ea
#define CYREG_UDB_P3_ROUTE_VS6 0x400f37ec
#define CYREG_UDB_P3_ROUTE_VS7 0x400f37ee
#define CYDEV_UDB_DSI0_BASE 0x400f4000
#define CYDEV_UDB_DSI0_SIZE 0x00000100
#define CYREG_UDB_DSI0_HC0 0x400f4000
#define CYFLD_UDB_DSI_HC_BYTE__OFFSET 0x00000000
#define CYFLD_UDB_DSI_HC_BYTE__SIZE 0x00000008
#define CYREG_UDB_DSI0_HC1 0x400f4001
#define CYREG_UDB_DSI0_HC2 0x400f4002
#define CYREG_UDB_DSI0_HC3 0x400f4003
#define CYREG_UDB_DSI0_HC4 0x400f4004
#define CYREG_UDB_DSI0_HC5 0x400f4005
#define CYREG_UDB_DSI0_HC6 0x400f4006
#define CYREG_UDB_DSI0_HC7 0x400f4007
#define CYREG_UDB_DSI0_HC8 0x400f4008
#define CYREG_UDB_DSI0_HC9 0x400f4009
#define CYREG_UDB_DSI0_HC10 0x400f400a
#define CYREG_UDB_DSI0_HC11 0x400f400b
#define CYREG_UDB_DSI0_HC12 0x400f400c
#define CYREG_UDB_DSI0_HC13 0x400f400d
#define CYREG_UDB_DSI0_HC14 0x400f400e
#define CYREG_UDB_DSI0_HC15 0x400f400f
#define CYREG_UDB_DSI0_HC16 0x400f4010
#define CYREG_UDB_DSI0_HC17 0x400f4011
#define CYREG_UDB_DSI0_HC18 0x400f4012
#define CYREG_UDB_DSI0_HC19 0x400f4013
#define CYREG_UDB_DSI0_HC20 0x400f4014
#define CYREG_UDB_DSI0_HC21 0x400f4015
#define CYREG_UDB_DSI0_HC22 0x400f4016
#define CYREG_UDB_DSI0_HC23 0x400f4017
#define CYREG_UDB_DSI0_HC24 0x400f4018
#define CYREG_UDB_DSI0_HC25 0x400f4019
#define CYREG_UDB_DSI0_HC26 0x400f401a
#define CYREG_UDB_DSI0_HC27 0x400f401b
#define CYREG_UDB_DSI0_HC28 0x400f401c
#define CYREG_UDB_DSI0_HC29 0x400f401d
#define CYREG_UDB_DSI0_HC30 0x400f401e
#define CYREG_UDB_DSI0_HC31 0x400f401f
#define CYREG_UDB_DSI0_HC32 0x400f4020
#define CYREG_UDB_DSI0_HC33 0x400f4021
#define CYREG_UDB_DSI0_HC34 0x400f4022
#define CYREG_UDB_DSI0_HC35 0x400f4023
#define CYREG_UDB_DSI0_HC36 0x400f4024
#define CYREG_UDB_DSI0_HC37 0x400f4025
#define CYREG_UDB_DSI0_HC38 0x400f4026
#define CYREG_UDB_DSI0_HC39 0x400f4027
#define CYREG_UDB_DSI0_HC40 0x400f4028
#define CYREG_UDB_DSI0_HC41 0x400f4029
#define CYREG_UDB_DSI0_HC42 0x400f402a
#define CYREG_UDB_DSI0_HC43 0x400f402b
#define CYREG_UDB_DSI0_HC44 0x400f402c
#define CYREG_UDB_DSI0_HC45 0x400f402d
#define CYREG_UDB_DSI0_HC46 0x400f402e
#define CYREG_UDB_DSI0_HC47 0x400f402f
#define CYREG_UDB_DSI0_HC48 0x400f4030
#define CYREG_UDB_DSI0_HC49 0x400f4031
#define CYREG_UDB_DSI0_HC50 0x400f4032
#define CYREG_UDB_DSI0_HC51 0x400f4033
#define CYREG_UDB_DSI0_HC52 0x400f4034
#define CYREG_UDB_DSI0_HC53 0x400f4035
#define CYREG_UDB_DSI0_HC54 0x400f4036
#define CYREG_UDB_DSI0_HC55 0x400f4037
#define CYREG_UDB_DSI0_HC56 0x400f4038
#define CYREG_UDB_DSI0_HC57 0x400f4039
#define CYREG_UDB_DSI0_HC58 0x400f403a
#define CYREG_UDB_DSI0_HC59 0x400f403b
#define CYREG_UDB_DSI0_HC60 0x400f403c
#define CYREG_UDB_DSI0_HC61 0x400f403d
#define CYREG_UDB_DSI0_HC62 0x400f403e
#define CYREG_UDB_DSI0_HC63 0x400f403f
#define CYREG_UDB_DSI0_HC64 0x400f4040
#define CYREG_UDB_DSI0_HC65 0x400f4041
#define CYREG_UDB_DSI0_HC66 0x400f4042
#define CYREG_UDB_DSI0_HC67 0x400f4043
#define CYREG_UDB_DSI0_HC68 0x400f4044
#define CYREG_UDB_DSI0_HC69 0x400f4045
#define CYREG_UDB_DSI0_HC70 0x400f4046
#define CYREG_UDB_DSI0_HC71 0x400f4047
#define CYREG_UDB_DSI0_HC72 0x400f4048
#define CYREG_UDB_DSI0_HC73 0x400f4049
#define CYREG_UDB_DSI0_HC74 0x400f404a
#define CYREG_UDB_DSI0_HC75 0x400f404b
#define CYREG_UDB_DSI0_HC76 0x400f404c
#define CYREG_UDB_DSI0_HC77 0x400f404d
#define CYREG_UDB_DSI0_HC78 0x400f404e
#define CYREG_UDB_DSI0_HC79 0x400f404f
#define CYREG_UDB_DSI0_HC80 0x400f4050
#define CYREG_UDB_DSI0_HC81 0x400f4051
#define CYREG_UDB_DSI0_HC82 0x400f4052
#define CYREG_UDB_DSI0_HC83 0x400f4053
#define CYREG_UDB_DSI0_HC84 0x400f4054
#define CYREG_UDB_DSI0_HC85 0x400f4055
#define CYREG_UDB_DSI0_HC86 0x400f4056
#define CYREG_UDB_DSI0_HC87 0x400f4057
#define CYREG_UDB_DSI0_HC88 0x400f4058
#define CYREG_UDB_DSI0_HC89 0x400f4059
#define CYREG_UDB_DSI0_HC90 0x400f405a
#define CYREG_UDB_DSI0_HC91 0x400f405b
#define CYREG_UDB_DSI0_HC92 0x400f405c
#define CYREG_UDB_DSI0_HC93 0x400f405d
#define CYREG_UDB_DSI0_HC94 0x400f405e
#define CYREG_UDB_DSI0_HC95 0x400f405f
#define CYREG_UDB_DSI0_HC96 0x400f4060
#define CYREG_UDB_DSI0_HC97 0x400f4061
#define CYREG_UDB_DSI0_HC98 0x400f4062
#define CYREG_UDB_DSI0_HC99 0x400f4063
#define CYREG_UDB_DSI0_HC100 0x400f4064
#define CYREG_UDB_DSI0_HC101 0x400f4065
#define CYREG_UDB_DSI0_HC102 0x400f4066
#define CYREG_UDB_DSI0_HC103 0x400f4067
#define CYREG_UDB_DSI0_HC104 0x400f4068
#define CYREG_UDB_DSI0_HC105 0x400f4069
#define CYREG_UDB_DSI0_HC106 0x400f406a
#define CYREG_UDB_DSI0_HC107 0x400f406b
#define CYREG_UDB_DSI0_HC108 0x400f406c
#define CYREG_UDB_DSI0_HC109 0x400f406d
#define CYREG_UDB_DSI0_HC110 0x400f406e
#define CYREG_UDB_DSI0_HC111 0x400f406f
#define CYREG_UDB_DSI0_HC112 0x400f4070
#define CYREG_UDB_DSI0_HC113 0x400f4071
#define CYREG_UDB_DSI0_HC114 0x400f4072
#define CYREG_UDB_DSI0_HC115 0x400f4073
#define CYREG_UDB_DSI0_HC116 0x400f4074
#define CYREG_UDB_DSI0_HC117 0x400f4075
#define CYREG_UDB_DSI0_HC118 0x400f4076
#define CYREG_UDB_DSI0_HC119 0x400f4077
#define CYREG_UDB_DSI0_HC120 0x400f4078
#define CYREG_UDB_DSI0_HC121 0x400f4079
#define CYREG_UDB_DSI0_HC122 0x400f407a
#define CYREG_UDB_DSI0_HC123 0x400f407b
#define CYREG_UDB_DSI0_HC124 0x400f407c
#define CYREG_UDB_DSI0_HC125 0x400f407d
#define CYREG_UDB_DSI0_HC126 0x400f407e
#define CYREG_UDB_DSI0_HC127 0x400f407f
#define CYREG_UDB_DSI0_HV_L0 0x400f4080
#define CYFLD_UDB_DSI_HV_BYTE__OFFSET 0x00000000
#define CYFLD_UDB_DSI_HV_BYTE__SIZE 0x00000008
#define CYREG_UDB_DSI0_HV_L1 0x400f4081
#define CYREG_UDB_DSI0_HV_L2 0x400f4082
#define CYREG_UDB_DSI0_HV_L3 0x400f4083
#define CYREG_UDB_DSI0_HV_L4 0x400f4084
#define CYREG_UDB_DSI0_HV_L5 0x400f4085
#define CYREG_UDB_DSI0_HV_L6 0x400f4086
#define CYREG_UDB_DSI0_HV_L7 0x400f4087
#define CYREG_UDB_DSI0_HV_L8 0x400f4088
#define CYREG_UDB_DSI0_HV_L9 0x400f4089
#define CYREG_UDB_DSI0_HV_L10 0x400f408a
#define CYREG_UDB_DSI0_HV_L11 0x400f408b
#define CYREG_UDB_DSI0_HV_L12 0x400f408c
#define CYREG_UDB_DSI0_HV_L13 0x400f408d
#define CYREG_UDB_DSI0_HV_L14 0x400f408e
#define CYREG_UDB_DSI0_HV_L15 0x400f408f
#define CYREG_UDB_DSI0_HS0 0x400f4090
#define CYFLD_UDB_DSI_HS_BYTE__OFFSET 0x00000000
#define CYFLD_UDB_DSI_HS_BYTE__SIZE 0x00000008
#define CYREG_UDB_DSI0_HS1 0x400f4091
#define CYREG_UDB_DSI0_HS2 0x400f4092
#define CYREG_UDB_DSI0_HS3 0x400f4093
#define CYREG_UDB_DSI0_HS4 0x400f4094
#define CYREG_UDB_DSI0_HS5 0x400f4095
#define CYREG_UDB_DSI0_HS6 0x400f4096
#define CYREG_UDB_DSI0_HS7 0x400f4097
#define CYREG_UDB_DSI0_HS8 0x400f4098
#define CYREG_UDB_DSI0_HS9 0x400f4099
#define CYREG_UDB_DSI0_HS10 0x400f409a
#define CYREG_UDB_DSI0_HS11 0x400f409b
#define CYREG_UDB_DSI0_HS12 0x400f409c
#define CYREG_UDB_DSI0_HS13 0x400f409d
#define CYREG_UDB_DSI0_HS14 0x400f409e
#define CYREG_UDB_DSI0_HS15 0x400f409f
#define CYREG_UDB_DSI0_HS16 0x400f40a0
#define CYREG_UDB_DSI0_HS17 0x400f40a1
#define CYREG_UDB_DSI0_HS18 0x400f40a2
#define CYREG_UDB_DSI0_HS19 0x400f40a3
#define CYREG_UDB_DSI0_HS20 0x400f40a4
#define CYREG_UDB_DSI0_HS21 0x400f40a5
#define CYREG_UDB_DSI0_HS22 0x400f40a6
#define CYREG_UDB_DSI0_HS23 0x400f40a7
#define CYREG_UDB_DSI0_HV_R0 0x400f40a8
#define CYREG_UDB_DSI0_HV_R1 0x400f40a9
#define CYREG_UDB_DSI0_HV_R2 0x400f40aa
#define CYREG_UDB_DSI0_HV_R3 0x400f40ab
#define CYREG_UDB_DSI0_HV_R4 0x400f40ac
#define CYREG_UDB_DSI0_HV_R5 0x400f40ad
#define CYREG_UDB_DSI0_HV_R6 0x400f40ae
#define CYREG_UDB_DSI0_HV_R7 0x400f40af
#define CYREG_UDB_DSI0_HV_R8 0x400f40b0
#define CYREG_UDB_DSI0_HV_R9 0x400f40b1
#define CYREG_UDB_DSI0_HV_R10 0x400f40b2
#define CYREG_UDB_DSI0_HV_R11 0x400f40b3
#define CYREG_UDB_DSI0_HV_R12 0x400f40b4
#define CYREG_UDB_DSI0_HV_R13 0x400f40b5
#define CYREG_UDB_DSI0_HV_R14 0x400f40b6
#define CYREG_UDB_DSI0_HV_R15 0x400f40b7
#define CYREG_UDB_DSI0_DSIINP0 0x400f40c0
#define CYFLD_UDB_DSI_PI_TOP__OFFSET 0x00000000
#define CYFLD_UDB_DSI_PI_TOP__SIZE 0x00000004
#define CYFLD_UDB_DSI_PI_BOT__OFFSET 0x00000004
#define CYFLD_UDB_DSI_PI_BOT__SIZE 0x00000004
#define CYREG_UDB_DSI0_DSIINP1 0x400f40c2
#define CYREG_UDB_DSI0_DSIINP2 0x400f40c4
#define CYREG_UDB_DSI0_DSIINP3 0x400f40c6
#define CYREG_UDB_DSI0_DSIINP4 0x400f40c8
#define CYREG_UDB_DSI0_DSIINP5 0x400f40ca
#define CYREG_UDB_DSI0_DSIOUTP0 0x400f40cc
#define CYREG_UDB_DSI0_DSIOUTP1 0x400f40ce
#define CYREG_UDB_DSI0_DSIOUTP2 0x400f40d0
#define CYREG_UDB_DSI0_DSIOUTP3 0x400f40d2
#define CYREG_UDB_DSI0_DSIOUTT0 0x400f40d4
#define CYREG_UDB_DSI0_DSIOUTT1 0x400f40d6
#define CYREG_UDB_DSI0_DSIOUTT2 0x400f40d8
#define CYREG_UDB_DSI0_DSIOUTT3 0x400f40da
#define CYREG_UDB_DSI0_DSIOUTT4 0x400f40dc
#define CYREG_UDB_DSI0_DSIOUTT5 0x400f40de
#define CYREG_UDB_DSI0_VS0 0x400f40e0
#define CYFLD_UDB_DSI_VS_TOP__OFFSET 0x00000000
#define CYFLD_UDB_DSI_VS_TOP__SIZE 0x00000004
#define CYFLD_UDB_DSI_VS_BOT__OFFSET 0x00000004
#define CYFLD_UDB_DSI_VS_BOT__SIZE 0x00000004
#define CYREG_UDB_DSI0_VS1 0x400f40e2
#define CYREG_UDB_DSI0_VS2 0x400f40e4
#define CYREG_UDB_DSI0_VS3 0x400f40e6
#define CYREG_UDB_DSI0_VS4 0x400f40e8
#define CYREG_UDB_DSI0_VS5 0x400f40ea
#define CYREG_UDB_DSI0_VS6 0x400f40ec
#define CYREG_UDB_DSI0_VS7 0x400f40ee
#define CYDEV_UDB_DSI1_BASE 0x400f4100
#define CYDEV_UDB_DSI1_SIZE 0x00000100
#define CYREG_UDB_DSI1_HC0 0x400f4100
#define CYREG_UDB_DSI1_HC1 0x400f4101
#define CYREG_UDB_DSI1_HC2 0x400f4102
#define CYREG_UDB_DSI1_HC3 0x400f4103
#define CYREG_UDB_DSI1_HC4 0x400f4104
#define CYREG_UDB_DSI1_HC5 0x400f4105
#define CYREG_UDB_DSI1_HC6 0x400f4106
#define CYREG_UDB_DSI1_HC7 0x400f4107
#define CYREG_UDB_DSI1_HC8 0x400f4108
#define CYREG_UDB_DSI1_HC9 0x400f4109
#define CYREG_UDB_DSI1_HC10 0x400f410a
#define CYREG_UDB_DSI1_HC11 0x400f410b
#define CYREG_UDB_DSI1_HC12 0x400f410c
#define CYREG_UDB_DSI1_HC13 0x400f410d
#define CYREG_UDB_DSI1_HC14 0x400f410e
#define CYREG_UDB_DSI1_HC15 0x400f410f
#define CYREG_UDB_DSI1_HC16 0x400f4110
#define CYREG_UDB_DSI1_HC17 0x400f4111
#define CYREG_UDB_DSI1_HC18 0x400f4112
#define CYREG_UDB_DSI1_HC19 0x400f4113
#define CYREG_UDB_DSI1_HC20 0x400f4114
#define CYREG_UDB_DSI1_HC21 0x400f4115
#define CYREG_UDB_DSI1_HC22 0x400f4116
#define CYREG_UDB_DSI1_HC23 0x400f4117
#define CYREG_UDB_DSI1_HC24 0x400f4118
#define CYREG_UDB_DSI1_HC25 0x400f4119
#define CYREG_UDB_DSI1_HC26 0x400f411a
#define CYREG_UDB_DSI1_HC27 0x400f411b
#define CYREG_UDB_DSI1_HC28 0x400f411c
#define CYREG_UDB_DSI1_HC29 0x400f411d
#define CYREG_UDB_DSI1_HC30 0x400f411e
#define CYREG_UDB_DSI1_HC31 0x400f411f
#define CYREG_UDB_DSI1_HC32 0x400f4120
#define CYREG_UDB_DSI1_HC33 0x400f4121
#define CYREG_UDB_DSI1_HC34 0x400f4122
#define CYREG_UDB_DSI1_HC35 0x400f4123
#define CYREG_UDB_DSI1_HC36 0x400f4124
#define CYREG_UDB_DSI1_HC37 0x400f4125
#define CYREG_UDB_DSI1_HC38 0x400f4126
#define CYREG_UDB_DSI1_HC39 0x400f4127
#define CYREG_UDB_DSI1_HC40 0x400f4128
#define CYREG_UDB_DSI1_HC41 0x400f4129
#define CYREG_UDB_DSI1_HC42 0x400f412a
#define CYREG_UDB_DSI1_HC43 0x400f412b
#define CYREG_UDB_DSI1_HC44 0x400f412c
#define CYREG_UDB_DSI1_HC45 0x400f412d
#define CYREG_UDB_DSI1_HC46 0x400f412e
#define CYREG_UDB_DSI1_HC47 0x400f412f
#define CYREG_UDB_DSI1_HC48 0x400f4130
#define CYREG_UDB_DSI1_HC49 0x400f4131
#define CYREG_UDB_DSI1_HC50 0x400f4132
#define CYREG_UDB_DSI1_HC51 0x400f4133
#define CYREG_UDB_DSI1_HC52 0x400f4134
#define CYREG_UDB_DSI1_HC53 0x400f4135
#define CYREG_UDB_DSI1_HC54 0x400f4136
#define CYREG_UDB_DSI1_HC55 0x400f4137
#define CYREG_UDB_DSI1_HC56 0x400f4138
#define CYREG_UDB_DSI1_HC57 0x400f4139
#define CYREG_UDB_DSI1_HC58 0x400f413a
#define CYREG_UDB_DSI1_HC59 0x400f413b
#define CYREG_UDB_DSI1_HC60 0x400f413c
#define CYREG_UDB_DSI1_HC61 0x400f413d
#define CYREG_UDB_DSI1_HC62 0x400f413e
#define CYREG_UDB_DSI1_HC63 0x400f413f
#define CYREG_UDB_DSI1_HC64 0x400f4140
#define CYREG_UDB_DSI1_HC65 0x400f4141
#define CYREG_UDB_DSI1_HC66 0x400f4142
#define CYREG_UDB_DSI1_HC67 0x400f4143
#define CYREG_UDB_DSI1_HC68 0x400f4144
#define CYREG_UDB_DSI1_HC69 0x400f4145
#define CYREG_UDB_DSI1_HC70 0x400f4146
#define CYREG_UDB_DSI1_HC71 0x400f4147
#define CYREG_UDB_DSI1_HC72 0x400f4148
#define CYREG_UDB_DSI1_HC73 0x400f4149
#define CYREG_UDB_DSI1_HC74 0x400f414a
#define CYREG_UDB_DSI1_HC75 0x400f414b
#define CYREG_UDB_DSI1_HC76 0x400f414c
#define CYREG_UDB_DSI1_HC77 0x400f414d
#define CYREG_UDB_DSI1_HC78 0x400f414e
#define CYREG_UDB_DSI1_HC79 0x400f414f
#define CYREG_UDB_DSI1_HC80 0x400f4150
#define CYREG_UDB_DSI1_HC81 0x400f4151
#define CYREG_UDB_DSI1_HC82 0x400f4152
#define CYREG_UDB_DSI1_HC83 0x400f4153
#define CYREG_UDB_DSI1_HC84 0x400f4154
#define CYREG_UDB_DSI1_HC85 0x400f4155
#define CYREG_UDB_DSI1_HC86 0x400f4156
#define CYREG_UDB_DSI1_HC87 0x400f4157
#define CYREG_UDB_DSI1_HC88 0x400f4158
#define CYREG_UDB_DSI1_HC89 0x400f4159
#define CYREG_UDB_DSI1_HC90 0x400f415a
#define CYREG_UDB_DSI1_HC91 0x400f415b
#define CYREG_UDB_DSI1_HC92 0x400f415c
#define CYREG_UDB_DSI1_HC93 0x400f415d
#define CYREG_UDB_DSI1_HC94 0x400f415e
#define CYREG_UDB_DSI1_HC95 0x400f415f
#define CYREG_UDB_DSI1_HC96 0x400f4160
#define CYREG_UDB_DSI1_HC97 0x400f4161
#define CYREG_UDB_DSI1_HC98 0x400f4162
#define CYREG_UDB_DSI1_HC99 0x400f4163
#define CYREG_UDB_DSI1_HC100 0x400f4164
#define CYREG_UDB_DSI1_HC101 0x400f4165
#define CYREG_UDB_DSI1_HC102 0x400f4166
#define CYREG_UDB_DSI1_HC103 0x400f4167
#define CYREG_UDB_DSI1_HC104 0x400f4168
#define CYREG_UDB_DSI1_HC105 0x400f4169
#define CYREG_UDB_DSI1_HC106 0x400f416a
#define CYREG_UDB_DSI1_HC107 0x400f416b
#define CYREG_UDB_DSI1_HC108 0x400f416c
#define CYREG_UDB_DSI1_HC109 0x400f416d
#define CYREG_UDB_DSI1_HC110 0x400f416e
#define CYREG_UDB_DSI1_HC111 0x400f416f
#define CYREG_UDB_DSI1_HC112 0x400f4170
#define CYREG_UDB_DSI1_HC113 0x400f4171
#define CYREG_UDB_DSI1_HC114 0x400f4172
#define CYREG_UDB_DSI1_HC115 0x400f4173
#define CYREG_UDB_DSI1_HC116 0x400f4174
#define CYREG_UDB_DSI1_HC117 0x400f4175
#define CYREG_UDB_DSI1_HC118 0x400f4176
#define CYREG_UDB_DSI1_HC119 0x400f4177
#define CYREG_UDB_DSI1_HC120 0x400f4178
#define CYREG_UDB_DSI1_HC121 0x400f4179
#define CYREG_UDB_DSI1_HC122 0x400f417a
#define CYREG_UDB_DSI1_HC123 0x400f417b
#define CYREG_UDB_DSI1_HC124 0x400f417c
#define CYREG_UDB_DSI1_HC125 0x400f417d
#define CYREG_UDB_DSI1_HC126 0x400f417e
#define CYREG_UDB_DSI1_HC127 0x400f417f
#define CYREG_UDB_DSI1_HV_L0 0x400f4180
#define CYREG_UDB_DSI1_HV_L1 0x400f4181
#define CYREG_UDB_DSI1_HV_L2 0x400f4182
#define CYREG_UDB_DSI1_HV_L3 0x400f4183
#define CYREG_UDB_DSI1_HV_L4 0x400f4184
#define CYREG_UDB_DSI1_HV_L5 0x400f4185
#define CYREG_UDB_DSI1_HV_L6 0x400f4186
#define CYREG_UDB_DSI1_HV_L7 0x400f4187
#define CYREG_UDB_DSI1_HV_L8 0x400f4188
#define CYREG_UDB_DSI1_HV_L9 0x400f4189
#define CYREG_UDB_DSI1_HV_L10 0x400f418a
#define CYREG_UDB_DSI1_HV_L11 0x400f418b
#define CYREG_UDB_DSI1_HV_L12 0x400f418c
#define CYREG_UDB_DSI1_HV_L13 0x400f418d
#define CYREG_UDB_DSI1_HV_L14 0x400f418e
#define CYREG_UDB_DSI1_HV_L15 0x400f418f
#define CYREG_UDB_DSI1_HS0 0x400f4190
#define CYREG_UDB_DSI1_HS1 0x400f4191
#define CYREG_UDB_DSI1_HS2 0x400f4192
#define CYREG_UDB_DSI1_HS3 0x400f4193
#define CYREG_UDB_DSI1_HS4 0x400f4194
#define CYREG_UDB_DSI1_HS5 0x400f4195
#define CYREG_UDB_DSI1_HS6 0x400f4196
#define CYREG_UDB_DSI1_HS7 0x400f4197
#define CYREG_UDB_DSI1_HS8 0x400f4198
#define CYREG_UDB_DSI1_HS9 0x400f4199
#define CYREG_UDB_DSI1_HS10 0x400f419a
#define CYREG_UDB_DSI1_HS11 0x400f419b
#define CYREG_UDB_DSI1_HS12 0x400f419c
#define CYREG_UDB_DSI1_HS13 0x400f419d
#define CYREG_UDB_DSI1_HS14 0x400f419e
#define CYREG_UDB_DSI1_HS15 0x400f419f
#define CYREG_UDB_DSI1_HS16 0x400f41a0
#define CYREG_UDB_DSI1_HS17 0x400f41a1
#define CYREG_UDB_DSI1_HS18 0x400f41a2
#define CYREG_UDB_DSI1_HS19 0x400f41a3
#define CYREG_UDB_DSI1_HS20 0x400f41a4
#define CYREG_UDB_DSI1_HS21 0x400f41a5
#define CYREG_UDB_DSI1_HS22 0x400f41a6
#define CYREG_UDB_DSI1_HS23 0x400f41a7
#define CYREG_UDB_DSI1_HV_R0 0x400f41a8
#define CYREG_UDB_DSI1_HV_R1 0x400f41a9
#define CYREG_UDB_DSI1_HV_R2 0x400f41aa
#define CYREG_UDB_DSI1_HV_R3 0x400f41ab
#define CYREG_UDB_DSI1_HV_R4 0x400f41ac
#define CYREG_UDB_DSI1_HV_R5 0x400f41ad
#define CYREG_UDB_DSI1_HV_R6 0x400f41ae
#define CYREG_UDB_DSI1_HV_R7 0x400f41af
#define CYREG_UDB_DSI1_HV_R8 0x400f41b0
#define CYREG_UDB_DSI1_HV_R9 0x400f41b1
#define CYREG_UDB_DSI1_HV_R10 0x400f41b2
#define CYREG_UDB_DSI1_HV_R11 0x400f41b3
#define CYREG_UDB_DSI1_HV_R12 0x400f41b4
#define CYREG_UDB_DSI1_HV_R13 0x400f41b5
#define CYREG_UDB_DSI1_HV_R14 0x400f41b6
#define CYREG_UDB_DSI1_HV_R15 0x400f41b7
#define CYREG_UDB_DSI1_DSIINP0 0x400f41c0
#define CYREG_UDB_DSI1_DSIINP1 0x400f41c2
#define CYREG_UDB_DSI1_DSIINP2 0x400f41c4
#define CYREG_UDB_DSI1_DSIINP3 0x400f41c6
#define CYREG_UDB_DSI1_DSIINP4 0x400f41c8
#define CYREG_UDB_DSI1_DSIINP5 0x400f41ca
#define CYREG_UDB_DSI1_DSIOUTP0 0x400f41cc
#define CYREG_UDB_DSI1_DSIOUTP1 0x400f41ce
#define CYREG_UDB_DSI1_DSIOUTP2 0x400f41d0
#define CYREG_UDB_DSI1_DSIOUTP3 0x400f41d2
#define CYREG_UDB_DSI1_DSIOUTT0 0x400f41d4
#define CYREG_UDB_DSI1_DSIOUTT1 0x400f41d6
#define CYREG_UDB_DSI1_DSIOUTT2 0x400f41d8
#define CYREG_UDB_DSI1_DSIOUTT3 0x400f41da
#define CYREG_UDB_DSI1_DSIOUTT4 0x400f41dc
#define CYREG_UDB_DSI1_DSIOUTT5 0x400f41de
#define CYREG_UDB_DSI1_VS0 0x400f41e0
#define CYREG_UDB_DSI1_VS1 0x400f41e2
#define CYREG_UDB_DSI1_VS2 0x400f41e4
#define CYREG_UDB_DSI1_VS3 0x400f41e6
#define CYREG_UDB_DSI1_VS4 0x400f41e8
#define CYREG_UDB_DSI1_VS5 0x400f41ea
#define CYREG_UDB_DSI1_VS6 0x400f41ec
#define CYREG_UDB_DSI1_VS7 0x400f41ee
#define CYDEV_UDB_DSI2_BASE 0x400f4200
#define CYDEV_UDB_DSI2_SIZE 0x00000100
#define CYREG_UDB_DSI2_HC0 0x400f4200
#define CYREG_UDB_DSI2_HC1 0x400f4201
#define CYREG_UDB_DSI2_HC2 0x400f4202
#define CYREG_UDB_DSI2_HC3 0x400f4203
#define CYREG_UDB_DSI2_HC4 0x400f4204
#define CYREG_UDB_DSI2_HC5 0x400f4205
#define CYREG_UDB_DSI2_HC6 0x400f4206
#define CYREG_UDB_DSI2_HC7 0x400f4207
#define CYREG_UDB_DSI2_HC8 0x400f4208
#define CYREG_UDB_DSI2_HC9 0x400f4209
#define CYREG_UDB_DSI2_HC10 0x400f420a
#define CYREG_UDB_DSI2_HC11 0x400f420b
#define CYREG_UDB_DSI2_HC12 0x400f420c
#define CYREG_UDB_DSI2_HC13 0x400f420d
#define CYREG_UDB_DSI2_HC14 0x400f420e
#define CYREG_UDB_DSI2_HC15 0x400f420f
#define CYREG_UDB_DSI2_HC16 0x400f4210
#define CYREG_UDB_DSI2_HC17 0x400f4211
#define CYREG_UDB_DSI2_HC18 0x400f4212
#define CYREG_UDB_DSI2_HC19 0x400f4213
#define CYREG_UDB_DSI2_HC20 0x400f4214
#define CYREG_UDB_DSI2_HC21 0x400f4215
#define CYREG_UDB_DSI2_HC22 0x400f4216
#define CYREG_UDB_DSI2_HC23 0x400f4217
#define CYREG_UDB_DSI2_HC24 0x400f4218
#define CYREG_UDB_DSI2_HC25 0x400f4219
#define CYREG_UDB_DSI2_HC26 0x400f421a
#define CYREG_UDB_DSI2_HC27 0x400f421b
#define CYREG_UDB_DSI2_HC28 0x400f421c
#define CYREG_UDB_DSI2_HC29 0x400f421d
#define CYREG_UDB_DSI2_HC30 0x400f421e
#define CYREG_UDB_DSI2_HC31 0x400f421f
#define CYREG_UDB_DSI2_HC32 0x400f4220
#define CYREG_UDB_DSI2_HC33 0x400f4221
#define CYREG_UDB_DSI2_HC34 0x400f4222
#define CYREG_UDB_DSI2_HC35 0x400f4223
#define CYREG_UDB_DSI2_HC36 0x400f4224
#define CYREG_UDB_DSI2_HC37 0x400f4225
#define CYREG_UDB_DSI2_HC38 0x400f4226
#define CYREG_UDB_DSI2_HC39 0x400f4227
#define CYREG_UDB_DSI2_HC40 0x400f4228
#define CYREG_UDB_DSI2_HC41 0x400f4229
#define CYREG_UDB_DSI2_HC42 0x400f422a
#define CYREG_UDB_DSI2_HC43 0x400f422b
#define CYREG_UDB_DSI2_HC44 0x400f422c
#define CYREG_UDB_DSI2_HC45 0x400f422d
#define CYREG_UDB_DSI2_HC46 0x400f422e
#define CYREG_UDB_DSI2_HC47 0x400f422f
#define CYREG_UDB_DSI2_HC48 0x400f4230
#define CYREG_UDB_DSI2_HC49 0x400f4231
#define CYREG_UDB_DSI2_HC50 0x400f4232
#define CYREG_UDB_DSI2_HC51 0x400f4233
#define CYREG_UDB_DSI2_HC52 0x400f4234
#define CYREG_UDB_DSI2_HC53 0x400f4235
#define CYREG_UDB_DSI2_HC54 0x400f4236
#define CYREG_UDB_DSI2_HC55 0x400f4237
#define CYREG_UDB_DSI2_HC56 0x400f4238
#define CYREG_UDB_DSI2_HC57 0x400f4239
#define CYREG_UDB_DSI2_HC58 0x400f423a
#define CYREG_UDB_DSI2_HC59 0x400f423b
#define CYREG_UDB_DSI2_HC60 0x400f423c
#define CYREG_UDB_DSI2_HC61 0x400f423d
#define CYREG_UDB_DSI2_HC62 0x400f423e
#define CYREG_UDB_DSI2_HC63 0x400f423f
#define CYREG_UDB_DSI2_HC64 0x400f4240
#define CYREG_UDB_DSI2_HC65 0x400f4241
#define CYREG_UDB_DSI2_HC66 0x400f4242
#define CYREG_UDB_DSI2_HC67 0x400f4243
#define CYREG_UDB_DSI2_HC68 0x400f4244
#define CYREG_UDB_DSI2_HC69 0x400f4245
#define CYREG_UDB_DSI2_HC70 0x400f4246
#define CYREG_UDB_DSI2_HC71 0x400f4247
#define CYREG_UDB_DSI2_HC72 0x400f4248
#define CYREG_UDB_DSI2_HC73 0x400f4249
#define CYREG_UDB_DSI2_HC74 0x400f424a
#define CYREG_UDB_DSI2_HC75 0x400f424b
#define CYREG_UDB_DSI2_HC76 0x400f424c
#define CYREG_UDB_DSI2_HC77 0x400f424d
#define CYREG_UDB_DSI2_HC78 0x400f424e
#define CYREG_UDB_DSI2_HC79 0x400f424f
#define CYREG_UDB_DSI2_HC80 0x400f4250
#define CYREG_UDB_DSI2_HC81 0x400f4251
#define CYREG_UDB_DSI2_HC82 0x400f4252
#define CYREG_UDB_DSI2_HC83 0x400f4253
#define CYREG_UDB_DSI2_HC84 0x400f4254
#define CYREG_UDB_DSI2_HC85 0x400f4255
#define CYREG_UDB_DSI2_HC86 0x400f4256
#define CYREG_UDB_DSI2_HC87 0x400f4257
#define CYREG_UDB_DSI2_HC88 0x400f4258
#define CYREG_UDB_DSI2_HC89 0x400f4259
#define CYREG_UDB_DSI2_HC90 0x400f425a
#define CYREG_UDB_DSI2_HC91 0x400f425b
#define CYREG_UDB_DSI2_HC92 0x400f425c
#define CYREG_UDB_DSI2_HC93 0x400f425d
#define CYREG_UDB_DSI2_HC94 0x400f425e
#define CYREG_UDB_DSI2_HC95 0x400f425f
#define CYREG_UDB_DSI2_HC96 0x400f4260
#define CYREG_UDB_DSI2_HC97 0x400f4261
#define CYREG_UDB_DSI2_HC98 0x400f4262
#define CYREG_UDB_DSI2_HC99 0x400f4263
#define CYREG_UDB_DSI2_HC100 0x400f4264
#define CYREG_UDB_DSI2_HC101 0x400f4265
#define CYREG_UDB_DSI2_HC102 0x400f4266
#define CYREG_UDB_DSI2_HC103 0x400f4267
#define CYREG_UDB_DSI2_HC104 0x400f4268
#define CYREG_UDB_DSI2_HC105 0x400f4269
#define CYREG_UDB_DSI2_HC106 0x400f426a
#define CYREG_UDB_DSI2_HC107 0x400f426b
#define CYREG_UDB_DSI2_HC108 0x400f426c
#define CYREG_UDB_DSI2_HC109 0x400f426d
#define CYREG_UDB_DSI2_HC110 0x400f426e
#define CYREG_UDB_DSI2_HC111 0x400f426f
#define CYREG_UDB_DSI2_HC112 0x400f4270
#define CYREG_UDB_DSI2_HC113 0x400f4271
#define CYREG_UDB_DSI2_HC114 0x400f4272
#define CYREG_UDB_DSI2_HC115 0x400f4273
#define CYREG_UDB_DSI2_HC116 0x400f4274
#define CYREG_UDB_DSI2_HC117 0x400f4275
#define CYREG_UDB_DSI2_HC118 0x400f4276
#define CYREG_UDB_DSI2_HC119 0x400f4277
#define CYREG_UDB_DSI2_HC120 0x400f4278
#define CYREG_UDB_DSI2_HC121 0x400f4279
#define CYREG_UDB_DSI2_HC122 0x400f427a
#define CYREG_UDB_DSI2_HC123 0x400f427b
#define CYREG_UDB_DSI2_HC124 0x400f427c
#define CYREG_UDB_DSI2_HC125 0x400f427d
#define CYREG_UDB_DSI2_HC126 0x400f427e
#define CYREG_UDB_DSI2_HC127 0x400f427f
#define CYREG_UDB_DSI2_HV_L0 0x400f4280
#define CYREG_UDB_DSI2_HV_L1 0x400f4281
#define CYREG_UDB_DSI2_HV_L2 0x400f4282
#define CYREG_UDB_DSI2_HV_L3 0x400f4283
#define CYREG_UDB_DSI2_HV_L4 0x400f4284
#define CYREG_UDB_DSI2_HV_L5 0x400f4285
#define CYREG_UDB_DSI2_HV_L6 0x400f4286
#define CYREG_UDB_DSI2_HV_L7 0x400f4287
#define CYREG_UDB_DSI2_HV_L8 0x400f4288
#define CYREG_UDB_DSI2_HV_L9 0x400f4289
#define CYREG_UDB_DSI2_HV_L10 0x400f428a
#define CYREG_UDB_DSI2_HV_L11 0x400f428b
#define CYREG_UDB_DSI2_HV_L12 0x400f428c
#define CYREG_UDB_DSI2_HV_L13 0x400f428d
#define CYREG_UDB_DSI2_HV_L14 0x400f428e
#define CYREG_UDB_DSI2_HV_L15 0x400f428f
#define CYREG_UDB_DSI2_HS0 0x400f4290
#define CYREG_UDB_DSI2_HS1 0x400f4291
#define CYREG_UDB_DSI2_HS2 0x400f4292
#define CYREG_UDB_DSI2_HS3 0x400f4293
#define CYREG_UDB_DSI2_HS4 0x400f4294
#define CYREG_UDB_DSI2_HS5 0x400f4295
#define CYREG_UDB_DSI2_HS6 0x400f4296
#define CYREG_UDB_DSI2_HS7 0x400f4297
#define CYREG_UDB_DSI2_HS8 0x400f4298
#define CYREG_UDB_DSI2_HS9 0x400f4299
#define CYREG_UDB_DSI2_HS10 0x400f429a
#define CYREG_UDB_DSI2_HS11 0x400f429b
#define CYREG_UDB_DSI2_HS12 0x400f429c
#define CYREG_UDB_DSI2_HS13 0x400f429d
#define CYREG_UDB_DSI2_HS14 0x400f429e
#define CYREG_UDB_DSI2_HS15 0x400f429f
#define CYREG_UDB_DSI2_HS16 0x400f42a0
#define CYREG_UDB_DSI2_HS17 0x400f42a1
#define CYREG_UDB_DSI2_HS18 0x400f42a2
#define CYREG_UDB_DSI2_HS19 0x400f42a3
#define CYREG_UDB_DSI2_HS20 0x400f42a4
#define CYREG_UDB_DSI2_HS21 0x400f42a5
#define CYREG_UDB_DSI2_HS22 0x400f42a6
#define CYREG_UDB_DSI2_HS23 0x400f42a7
#define CYREG_UDB_DSI2_HV_R0 0x400f42a8
#define CYREG_UDB_DSI2_HV_R1 0x400f42a9
#define CYREG_UDB_DSI2_HV_R2 0x400f42aa
#define CYREG_UDB_DSI2_HV_R3 0x400f42ab
#define CYREG_UDB_DSI2_HV_R4 0x400f42ac
#define CYREG_UDB_DSI2_HV_R5 0x400f42ad
#define CYREG_UDB_DSI2_HV_R6 0x400f42ae
#define CYREG_UDB_DSI2_HV_R7 0x400f42af
#define CYREG_UDB_DSI2_HV_R8 0x400f42b0
#define CYREG_UDB_DSI2_HV_R9 0x400f42b1
#define CYREG_UDB_DSI2_HV_R10 0x400f42b2
#define CYREG_UDB_DSI2_HV_R11 0x400f42b3
#define CYREG_UDB_DSI2_HV_R12 0x400f42b4
#define CYREG_UDB_DSI2_HV_R13 0x400f42b5
#define CYREG_UDB_DSI2_HV_R14 0x400f42b6
#define CYREG_UDB_DSI2_HV_R15 0x400f42b7
#define CYREG_UDB_DSI2_DSIINP0 0x400f42c0
#define CYREG_UDB_DSI2_DSIINP1 0x400f42c2
#define CYREG_UDB_DSI2_DSIINP2 0x400f42c4
#define CYREG_UDB_DSI2_DSIINP3 0x400f42c6
#define CYREG_UDB_DSI2_DSIINP4 0x400f42c8
#define CYREG_UDB_DSI2_DSIINP5 0x400f42ca
#define CYREG_UDB_DSI2_DSIOUTP0 0x400f42cc
#define CYREG_UDB_DSI2_DSIOUTP1 0x400f42ce
#define CYREG_UDB_DSI2_DSIOUTP2 0x400f42d0
#define CYREG_UDB_DSI2_DSIOUTP3 0x400f42d2
#define CYREG_UDB_DSI2_DSIOUTT0 0x400f42d4
#define CYREG_UDB_DSI2_DSIOUTT1 0x400f42d6
#define CYREG_UDB_DSI2_DSIOUTT2 0x400f42d8
#define CYREG_UDB_DSI2_DSIOUTT3 0x400f42da
#define CYREG_UDB_DSI2_DSIOUTT4 0x400f42dc
#define CYREG_UDB_DSI2_DSIOUTT5 0x400f42de
#define CYREG_UDB_DSI2_VS0 0x400f42e0
#define CYREG_UDB_DSI2_VS1 0x400f42e2
#define CYREG_UDB_DSI2_VS2 0x400f42e4
#define CYREG_UDB_DSI2_VS3 0x400f42e6
#define CYREG_UDB_DSI2_VS4 0x400f42e8
#define CYREG_UDB_DSI2_VS5 0x400f42ea
#define CYREG_UDB_DSI2_VS6 0x400f42ec
#define CYREG_UDB_DSI2_VS7 0x400f42ee
#define CYDEV_UDB_DSI3_BASE 0x400f4300
#define CYDEV_UDB_DSI3_SIZE 0x00000100
#define CYREG_UDB_DSI3_HC0 0x400f4300
#define CYREG_UDB_DSI3_HC1 0x400f4301
#define CYREG_UDB_DSI3_HC2 0x400f4302
#define CYREG_UDB_DSI3_HC3 0x400f4303
#define CYREG_UDB_DSI3_HC4 0x400f4304
#define CYREG_UDB_DSI3_HC5 0x400f4305
#define CYREG_UDB_DSI3_HC6 0x400f4306
#define CYREG_UDB_DSI3_HC7 0x400f4307
#define CYREG_UDB_DSI3_HC8 0x400f4308
#define CYREG_UDB_DSI3_HC9 0x400f4309
#define CYREG_UDB_DSI3_HC10 0x400f430a
#define CYREG_UDB_DSI3_HC11 0x400f430b
#define CYREG_UDB_DSI3_HC12 0x400f430c
#define CYREG_UDB_DSI3_HC13 0x400f430d
#define CYREG_UDB_DSI3_HC14 0x400f430e
#define CYREG_UDB_DSI3_HC15 0x400f430f
#define CYREG_UDB_DSI3_HC16 0x400f4310
#define CYREG_UDB_DSI3_HC17 0x400f4311
#define CYREG_UDB_DSI3_HC18 0x400f4312
#define CYREG_UDB_DSI3_HC19 0x400f4313
#define CYREG_UDB_DSI3_HC20 0x400f4314
#define CYREG_UDB_DSI3_HC21 0x400f4315
#define CYREG_UDB_DSI3_HC22 0x400f4316
#define CYREG_UDB_DSI3_HC23 0x400f4317
#define CYREG_UDB_DSI3_HC24 0x400f4318
#define CYREG_UDB_DSI3_HC25 0x400f4319
#define CYREG_UDB_DSI3_HC26 0x400f431a
#define CYREG_UDB_DSI3_HC27 0x400f431b
#define CYREG_UDB_DSI3_HC28 0x400f431c
#define CYREG_UDB_DSI3_HC29 0x400f431d
#define CYREG_UDB_DSI3_HC30 0x400f431e
#define CYREG_UDB_DSI3_HC31 0x400f431f
#define CYREG_UDB_DSI3_HC32 0x400f4320
#define CYREG_UDB_DSI3_HC33 0x400f4321
#define CYREG_UDB_DSI3_HC34 0x400f4322
#define CYREG_UDB_DSI3_HC35 0x400f4323
#define CYREG_UDB_DSI3_HC36 0x400f4324
#define CYREG_UDB_DSI3_HC37 0x400f4325
#define CYREG_UDB_DSI3_HC38 0x400f4326
#define CYREG_UDB_DSI3_HC39 0x400f4327
#define CYREG_UDB_DSI3_HC40 0x400f4328
#define CYREG_UDB_DSI3_HC41 0x400f4329
#define CYREG_UDB_DSI3_HC42 0x400f432a
#define CYREG_UDB_DSI3_HC43 0x400f432b
#define CYREG_UDB_DSI3_HC44 0x400f432c
#define CYREG_UDB_DSI3_HC45 0x400f432d
#define CYREG_UDB_DSI3_HC46 0x400f432e
#define CYREG_UDB_DSI3_HC47 0x400f432f
#define CYREG_UDB_DSI3_HC48 0x400f4330
#define CYREG_UDB_DSI3_HC49 0x400f4331
#define CYREG_UDB_DSI3_HC50 0x400f4332
#define CYREG_UDB_DSI3_HC51 0x400f4333
#define CYREG_UDB_DSI3_HC52 0x400f4334
#define CYREG_UDB_DSI3_HC53 0x400f4335
#define CYREG_UDB_DSI3_HC54 0x400f4336
#define CYREG_UDB_DSI3_HC55 0x400f4337
#define CYREG_UDB_DSI3_HC56 0x400f4338
#define CYREG_UDB_DSI3_HC57 0x400f4339
#define CYREG_UDB_DSI3_HC58 0x400f433a
#define CYREG_UDB_DSI3_HC59 0x400f433b
#define CYREG_UDB_DSI3_HC60 0x400f433c
#define CYREG_UDB_DSI3_HC61 0x400f433d
#define CYREG_UDB_DSI3_HC62 0x400f433e
#define CYREG_UDB_DSI3_HC63 0x400f433f
#define CYREG_UDB_DSI3_HC64 0x400f4340
#define CYREG_UDB_DSI3_HC65 0x400f4341
#define CYREG_UDB_DSI3_HC66 0x400f4342
#define CYREG_UDB_DSI3_HC67 0x400f4343
#define CYREG_UDB_DSI3_HC68 0x400f4344
#define CYREG_UDB_DSI3_HC69 0x400f4345
#define CYREG_UDB_DSI3_HC70 0x400f4346
#define CYREG_UDB_DSI3_HC71 0x400f4347
#define CYREG_UDB_DSI3_HC72 0x400f4348
#define CYREG_UDB_DSI3_HC73 0x400f4349
#define CYREG_UDB_DSI3_HC74 0x400f434a
#define CYREG_UDB_DSI3_HC75 0x400f434b
#define CYREG_UDB_DSI3_HC76 0x400f434c
#define CYREG_UDB_DSI3_HC77 0x400f434d
#define CYREG_UDB_DSI3_HC78 0x400f434e
#define CYREG_UDB_DSI3_HC79 0x400f434f
#define CYREG_UDB_DSI3_HC80 0x400f4350
#define CYREG_UDB_DSI3_HC81 0x400f4351
#define CYREG_UDB_DSI3_HC82 0x400f4352
#define CYREG_UDB_DSI3_HC83 0x400f4353
#define CYREG_UDB_DSI3_HC84 0x400f4354
#define CYREG_UDB_DSI3_HC85 0x400f4355
#define CYREG_UDB_DSI3_HC86 0x400f4356
#define CYREG_UDB_DSI3_HC87 0x400f4357
#define CYREG_UDB_DSI3_HC88 0x400f4358
#define CYREG_UDB_DSI3_HC89 0x400f4359
#define CYREG_UDB_DSI3_HC90 0x400f435a
#define CYREG_UDB_DSI3_HC91 0x400f435b
#define CYREG_UDB_DSI3_HC92 0x400f435c
#define CYREG_UDB_DSI3_HC93 0x400f435d
#define CYREG_UDB_DSI3_HC94 0x400f435e
#define CYREG_UDB_DSI3_HC95 0x400f435f
#define CYREG_UDB_DSI3_HC96 0x400f4360
#define CYREG_UDB_DSI3_HC97 0x400f4361
#define CYREG_UDB_DSI3_HC98 0x400f4362
#define CYREG_UDB_DSI3_HC99 0x400f4363
#define CYREG_UDB_DSI3_HC100 0x400f4364
#define CYREG_UDB_DSI3_HC101 0x400f4365
#define CYREG_UDB_DSI3_HC102 0x400f4366
#define CYREG_UDB_DSI3_HC103 0x400f4367
#define CYREG_UDB_DSI3_HC104 0x400f4368
#define CYREG_UDB_DSI3_HC105 0x400f4369
#define CYREG_UDB_DSI3_HC106 0x400f436a
#define CYREG_UDB_DSI3_HC107 0x400f436b
#define CYREG_UDB_DSI3_HC108 0x400f436c
#define CYREG_UDB_DSI3_HC109 0x400f436d
#define CYREG_UDB_DSI3_HC110 0x400f436e
#define CYREG_UDB_DSI3_HC111 0x400f436f
#define CYREG_UDB_DSI3_HC112 0x400f4370
#define CYREG_UDB_DSI3_HC113 0x400f4371
#define CYREG_UDB_DSI3_HC114 0x400f4372
#define CYREG_UDB_DSI3_HC115 0x400f4373
#define CYREG_UDB_DSI3_HC116 0x400f4374
#define CYREG_UDB_DSI3_HC117 0x400f4375
#define CYREG_UDB_DSI3_HC118 0x400f4376
#define CYREG_UDB_DSI3_HC119 0x400f4377
#define CYREG_UDB_DSI3_HC120 0x400f4378
#define CYREG_UDB_DSI3_HC121 0x400f4379
#define CYREG_UDB_DSI3_HC122 0x400f437a
#define CYREG_UDB_DSI3_HC123 0x400f437b
#define CYREG_UDB_DSI3_HC124 0x400f437c
#define CYREG_UDB_DSI3_HC125 0x400f437d
#define CYREG_UDB_DSI3_HC126 0x400f437e
#define CYREG_UDB_DSI3_HC127 0x400f437f
#define CYREG_UDB_DSI3_HV_L0 0x400f4380
#define CYREG_UDB_DSI3_HV_L1 0x400f4381
#define CYREG_UDB_DSI3_HV_L2 0x400f4382
#define CYREG_UDB_DSI3_HV_L3 0x400f4383
#define CYREG_UDB_DSI3_HV_L4 0x400f4384
#define CYREG_UDB_DSI3_HV_L5 0x400f4385
#define CYREG_UDB_DSI3_HV_L6 0x400f4386
#define CYREG_UDB_DSI3_HV_L7 0x400f4387
#define CYREG_UDB_DSI3_HV_L8 0x400f4388
#define CYREG_UDB_DSI3_HV_L9 0x400f4389
#define CYREG_UDB_DSI3_HV_L10 0x400f438a
#define CYREG_UDB_DSI3_HV_L11 0x400f438b
#define CYREG_UDB_DSI3_HV_L12 0x400f438c
#define CYREG_UDB_DSI3_HV_L13 0x400f438d
#define CYREG_UDB_DSI3_HV_L14 0x400f438e
#define CYREG_UDB_DSI3_HV_L15 0x400f438f
#define CYREG_UDB_DSI3_HS0 0x400f4390
#define CYREG_UDB_DSI3_HS1 0x400f4391
#define CYREG_UDB_DSI3_HS2 0x400f4392
#define CYREG_UDB_DSI3_HS3 0x400f4393
#define CYREG_UDB_DSI3_HS4 0x400f4394
#define CYREG_UDB_DSI3_HS5 0x400f4395
#define CYREG_UDB_DSI3_HS6 0x400f4396
#define CYREG_UDB_DSI3_HS7 0x400f4397
#define CYREG_UDB_DSI3_HS8 0x400f4398
#define CYREG_UDB_DSI3_HS9 0x400f4399
#define CYREG_UDB_DSI3_HS10 0x400f439a
#define CYREG_UDB_DSI3_HS11 0x400f439b
#define CYREG_UDB_DSI3_HS12 0x400f439c
#define CYREG_UDB_DSI3_HS13 0x400f439d
#define CYREG_UDB_DSI3_HS14 0x400f439e
#define CYREG_UDB_DSI3_HS15 0x400f439f
#define CYREG_UDB_DSI3_HS16 0x400f43a0
#define CYREG_UDB_DSI3_HS17 0x400f43a1
#define CYREG_UDB_DSI3_HS18 0x400f43a2
#define CYREG_UDB_DSI3_HS19 0x400f43a3
#define CYREG_UDB_DSI3_HS20 0x400f43a4
#define CYREG_UDB_DSI3_HS21 0x400f43a5
#define CYREG_UDB_DSI3_HS22 0x400f43a6
#define CYREG_UDB_DSI3_HS23 0x400f43a7
#define CYREG_UDB_DSI3_HV_R0 0x400f43a8
#define CYREG_UDB_DSI3_HV_R1 0x400f43a9
#define CYREG_UDB_DSI3_HV_R2 0x400f43aa
#define CYREG_UDB_DSI3_HV_R3 0x400f43ab
#define CYREG_UDB_DSI3_HV_R4 0x400f43ac
#define CYREG_UDB_DSI3_HV_R5 0x400f43ad
#define CYREG_UDB_DSI3_HV_R6 0x400f43ae
#define CYREG_UDB_DSI3_HV_R7 0x400f43af
#define CYREG_UDB_DSI3_HV_R8 0x400f43b0
#define CYREG_UDB_DSI3_HV_R9 0x400f43b1
#define CYREG_UDB_DSI3_HV_R10 0x400f43b2
#define CYREG_UDB_DSI3_HV_R11 0x400f43b3
#define CYREG_UDB_DSI3_HV_R12 0x400f43b4
#define CYREG_UDB_DSI3_HV_R13 0x400f43b5
#define CYREG_UDB_DSI3_HV_R14 0x400f43b6
#define CYREG_UDB_DSI3_HV_R15 0x400f43b7
#define CYREG_UDB_DSI3_DSIINP0 0x400f43c0
#define CYREG_UDB_DSI3_DSIINP1 0x400f43c2
#define CYREG_UDB_DSI3_DSIINP2 0x400f43c4
#define CYREG_UDB_DSI3_DSIINP3 0x400f43c6
#define CYREG_UDB_DSI3_DSIINP4 0x400f43c8
#define CYREG_UDB_DSI3_DSIINP5 0x400f43ca
#define CYREG_UDB_DSI3_DSIOUTP0 0x400f43cc
#define CYREG_UDB_DSI3_DSIOUTP1 0x400f43ce
#define CYREG_UDB_DSI3_DSIOUTP2 0x400f43d0
#define CYREG_UDB_DSI3_DSIOUTP3 0x400f43d2
#define CYREG_UDB_DSI3_DSIOUTT0 0x400f43d4
#define CYREG_UDB_DSI3_DSIOUTT1 0x400f43d6
#define CYREG_UDB_DSI3_DSIOUTT2 0x400f43d8
#define CYREG_UDB_DSI3_DSIOUTT3 0x400f43da
#define CYREG_UDB_DSI3_DSIOUTT4 0x400f43dc
#define CYREG_UDB_DSI3_DSIOUTT5 0x400f43de
#define CYREG_UDB_DSI3_VS0 0x400f43e0
#define CYREG_UDB_DSI3_VS1 0x400f43e2
#define CYREG_UDB_DSI3_VS2 0x400f43e4
#define CYREG_UDB_DSI3_VS3 0x400f43e6
#define CYREG_UDB_DSI3_VS4 0x400f43e8
#define CYREG_UDB_DSI3_VS5 0x400f43ea
#define CYREG_UDB_DSI3_VS6 0x400f43ec
#define CYREG_UDB_DSI3_VS7 0x400f43ee
#define CYDEV_UDB_DSI4_BASE 0x400f4400
#define CYDEV_UDB_DSI4_SIZE 0x00000100
#define CYREG_UDB_DSI4_HC0 0x400f4400
#define CYREG_UDB_DSI4_HC1 0x400f4401
#define CYREG_UDB_DSI4_HC2 0x400f4402
#define CYREG_UDB_DSI4_HC3 0x400f4403
#define CYREG_UDB_DSI4_HC4 0x400f4404
#define CYREG_UDB_DSI4_HC5 0x400f4405
#define CYREG_UDB_DSI4_HC6 0x400f4406
#define CYREG_UDB_DSI4_HC7 0x400f4407
#define CYREG_UDB_DSI4_HC8 0x400f4408
#define CYREG_UDB_DSI4_HC9 0x400f4409
#define CYREG_UDB_DSI4_HC10 0x400f440a
#define CYREG_UDB_DSI4_HC11 0x400f440b
#define CYREG_UDB_DSI4_HC12 0x400f440c
#define CYREG_UDB_DSI4_HC13 0x400f440d
#define CYREG_UDB_DSI4_HC14 0x400f440e
#define CYREG_UDB_DSI4_HC15 0x400f440f
#define CYREG_UDB_DSI4_HC16 0x400f4410
#define CYREG_UDB_DSI4_HC17 0x400f4411
#define CYREG_UDB_DSI4_HC18 0x400f4412
#define CYREG_UDB_DSI4_HC19 0x400f4413
#define CYREG_UDB_DSI4_HC20 0x400f4414
#define CYREG_UDB_DSI4_HC21 0x400f4415
#define CYREG_UDB_DSI4_HC22 0x400f4416
#define CYREG_UDB_DSI4_HC23 0x400f4417
#define CYREG_UDB_DSI4_HC24 0x400f4418
#define CYREG_UDB_DSI4_HC25 0x400f4419
#define CYREG_UDB_DSI4_HC26 0x400f441a
#define CYREG_UDB_DSI4_HC27 0x400f441b
#define CYREG_UDB_DSI4_HC28 0x400f441c
#define CYREG_UDB_DSI4_HC29 0x400f441d
#define CYREG_UDB_DSI4_HC30 0x400f441e
#define CYREG_UDB_DSI4_HC31 0x400f441f
#define CYREG_UDB_DSI4_HC32 0x400f4420
#define CYREG_UDB_DSI4_HC33 0x400f4421
#define CYREG_UDB_DSI4_HC34 0x400f4422
#define CYREG_UDB_DSI4_HC35 0x400f4423
#define CYREG_UDB_DSI4_HC36 0x400f4424
#define CYREG_UDB_DSI4_HC37 0x400f4425
#define CYREG_UDB_DSI4_HC38 0x400f4426
#define CYREG_UDB_DSI4_HC39 0x400f4427
#define CYREG_UDB_DSI4_HC40 0x400f4428
#define CYREG_UDB_DSI4_HC41 0x400f4429
#define CYREG_UDB_DSI4_HC42 0x400f442a
#define CYREG_UDB_DSI4_HC43 0x400f442b
#define CYREG_UDB_DSI4_HC44 0x400f442c
#define CYREG_UDB_DSI4_HC45 0x400f442d
#define CYREG_UDB_DSI4_HC46 0x400f442e
#define CYREG_UDB_DSI4_HC47 0x400f442f
#define CYREG_UDB_DSI4_HC48 0x400f4430
#define CYREG_UDB_DSI4_HC49 0x400f4431
#define CYREG_UDB_DSI4_HC50 0x400f4432
#define CYREG_UDB_DSI4_HC51 0x400f4433
#define CYREG_UDB_DSI4_HC52 0x400f4434
#define CYREG_UDB_DSI4_HC53 0x400f4435
#define CYREG_UDB_DSI4_HC54 0x400f4436
#define CYREG_UDB_DSI4_HC55 0x400f4437
#define CYREG_UDB_DSI4_HC56 0x400f4438
#define CYREG_UDB_DSI4_HC57 0x400f4439
#define CYREG_UDB_DSI4_HC58 0x400f443a
#define CYREG_UDB_DSI4_HC59 0x400f443b
#define CYREG_UDB_DSI4_HC60 0x400f443c
#define CYREG_UDB_DSI4_HC61 0x400f443d
#define CYREG_UDB_DSI4_HC62 0x400f443e
#define CYREG_UDB_DSI4_HC63 0x400f443f
#define CYREG_UDB_DSI4_HC64 0x400f4440
#define CYREG_UDB_DSI4_HC65 0x400f4441
#define CYREG_UDB_DSI4_HC66 0x400f4442
#define CYREG_UDB_DSI4_HC67 0x400f4443
#define CYREG_UDB_DSI4_HC68 0x400f4444
#define CYREG_UDB_DSI4_HC69 0x400f4445
#define CYREG_UDB_DSI4_HC70 0x400f4446
#define CYREG_UDB_DSI4_HC71 0x400f4447
#define CYREG_UDB_DSI4_HC72 0x400f4448
#define CYREG_UDB_DSI4_HC73 0x400f4449
#define CYREG_UDB_DSI4_HC74 0x400f444a
#define CYREG_UDB_DSI4_HC75 0x400f444b
#define CYREG_UDB_DSI4_HC76 0x400f444c
#define CYREG_UDB_DSI4_HC77 0x400f444d
#define CYREG_UDB_DSI4_HC78 0x400f444e
#define CYREG_UDB_DSI4_HC79 0x400f444f
#define CYREG_UDB_DSI4_HC80 0x400f4450
#define CYREG_UDB_DSI4_HC81 0x400f4451
#define CYREG_UDB_DSI4_HC82 0x400f4452
#define CYREG_UDB_DSI4_HC83 0x400f4453
#define CYREG_UDB_DSI4_HC84 0x400f4454
#define CYREG_UDB_DSI4_HC85 0x400f4455
#define CYREG_UDB_DSI4_HC86 0x400f4456
#define CYREG_UDB_DSI4_HC87 0x400f4457
#define CYREG_UDB_DSI4_HC88 0x400f4458
#define CYREG_UDB_DSI4_HC89 0x400f4459
#define CYREG_UDB_DSI4_HC90 0x400f445a
#define CYREG_UDB_DSI4_HC91 0x400f445b
#define CYREG_UDB_DSI4_HC92 0x400f445c
#define CYREG_UDB_DSI4_HC93 0x400f445d
#define CYREG_UDB_DSI4_HC94 0x400f445e
#define CYREG_UDB_DSI4_HC95 0x400f445f
#define CYREG_UDB_DSI4_HC96 0x400f4460
#define CYREG_UDB_DSI4_HC97 0x400f4461
#define CYREG_UDB_DSI4_HC98 0x400f4462
#define CYREG_UDB_DSI4_HC99 0x400f4463
#define CYREG_UDB_DSI4_HC100 0x400f4464
#define CYREG_UDB_DSI4_HC101 0x400f4465
#define CYREG_UDB_DSI4_HC102 0x400f4466
#define CYREG_UDB_DSI4_HC103 0x400f4467
#define CYREG_UDB_DSI4_HC104 0x400f4468
#define CYREG_UDB_DSI4_HC105 0x400f4469
#define CYREG_UDB_DSI4_HC106 0x400f446a
#define CYREG_UDB_DSI4_HC107 0x400f446b
#define CYREG_UDB_DSI4_HC108 0x400f446c
#define CYREG_UDB_DSI4_HC109 0x400f446d
#define CYREG_UDB_DSI4_HC110 0x400f446e
#define CYREG_UDB_DSI4_HC111 0x400f446f
#define CYREG_UDB_DSI4_HC112 0x400f4470
#define CYREG_UDB_DSI4_HC113 0x400f4471
#define CYREG_UDB_DSI4_HC114 0x400f4472
#define CYREG_UDB_DSI4_HC115 0x400f4473
#define CYREG_UDB_DSI4_HC116 0x400f4474
#define CYREG_UDB_DSI4_HC117 0x400f4475
#define CYREG_UDB_DSI4_HC118 0x400f4476
#define CYREG_UDB_DSI4_HC119 0x400f4477
#define CYREG_UDB_DSI4_HC120 0x400f4478
#define CYREG_UDB_DSI4_HC121 0x400f4479
#define CYREG_UDB_DSI4_HC122 0x400f447a
#define CYREG_UDB_DSI4_HC123 0x400f447b
#define CYREG_UDB_DSI4_HC124 0x400f447c
#define CYREG_UDB_DSI4_HC125 0x400f447d
#define CYREG_UDB_DSI4_HC126 0x400f447e
#define CYREG_UDB_DSI4_HC127 0x400f447f
#define CYREG_UDB_DSI4_HV_L0 0x400f4480
#define CYREG_UDB_DSI4_HV_L1 0x400f4481
#define CYREG_UDB_DSI4_HV_L2 0x400f4482
#define CYREG_UDB_DSI4_HV_L3 0x400f4483
#define CYREG_UDB_DSI4_HV_L4 0x400f4484
#define CYREG_UDB_DSI4_HV_L5 0x400f4485
#define CYREG_UDB_DSI4_HV_L6 0x400f4486
#define CYREG_UDB_DSI4_HV_L7 0x400f4487
#define CYREG_UDB_DSI4_HV_L8 0x400f4488
#define CYREG_UDB_DSI4_HV_L9 0x400f4489
#define CYREG_UDB_DSI4_HV_L10 0x400f448a
#define CYREG_UDB_DSI4_HV_L11 0x400f448b
#define CYREG_UDB_DSI4_HV_L12 0x400f448c
#define CYREG_UDB_DSI4_HV_L13 0x400f448d
#define CYREG_UDB_DSI4_HV_L14 0x400f448e
#define CYREG_UDB_DSI4_HV_L15 0x400f448f
#define CYREG_UDB_DSI4_HS0 0x400f4490
#define CYREG_UDB_DSI4_HS1 0x400f4491
#define CYREG_UDB_DSI4_HS2 0x400f4492
#define CYREG_UDB_DSI4_HS3 0x400f4493
#define CYREG_UDB_DSI4_HS4 0x400f4494
#define CYREG_UDB_DSI4_HS5 0x400f4495
#define CYREG_UDB_DSI4_HS6 0x400f4496
#define CYREG_UDB_DSI4_HS7 0x400f4497
#define CYREG_UDB_DSI4_HS8 0x400f4498
#define CYREG_UDB_DSI4_HS9 0x400f4499
#define CYREG_UDB_DSI4_HS10 0x400f449a
#define CYREG_UDB_DSI4_HS11 0x400f449b
#define CYREG_UDB_DSI4_HS12 0x400f449c
#define CYREG_UDB_DSI4_HS13 0x400f449d
#define CYREG_UDB_DSI4_HS14 0x400f449e
#define CYREG_UDB_DSI4_HS15 0x400f449f
#define CYREG_UDB_DSI4_HS16 0x400f44a0
#define CYREG_UDB_DSI4_HS17 0x400f44a1
#define CYREG_UDB_DSI4_HS18 0x400f44a2
#define CYREG_UDB_DSI4_HS19 0x400f44a3
#define CYREG_UDB_DSI4_HS20 0x400f44a4
#define CYREG_UDB_DSI4_HS21 0x400f44a5
#define CYREG_UDB_DSI4_HS22 0x400f44a6
#define CYREG_UDB_DSI4_HS23 0x400f44a7
#define CYREG_UDB_DSI4_HV_R0 0x400f44a8
#define CYREG_UDB_DSI4_HV_R1 0x400f44a9
#define CYREG_UDB_DSI4_HV_R2 0x400f44aa
#define CYREG_UDB_DSI4_HV_R3 0x400f44ab
#define CYREG_UDB_DSI4_HV_R4 0x400f44ac
#define CYREG_UDB_DSI4_HV_R5 0x400f44ad
#define CYREG_UDB_DSI4_HV_R6 0x400f44ae
#define CYREG_UDB_DSI4_HV_R7 0x400f44af
#define CYREG_UDB_DSI4_HV_R8 0x400f44b0
#define CYREG_UDB_DSI4_HV_R9 0x400f44b1
#define CYREG_UDB_DSI4_HV_R10 0x400f44b2
#define CYREG_UDB_DSI4_HV_R11 0x400f44b3
#define CYREG_UDB_DSI4_HV_R12 0x400f44b4
#define CYREG_UDB_DSI4_HV_R13 0x400f44b5
#define CYREG_UDB_DSI4_HV_R14 0x400f44b6
#define CYREG_UDB_DSI4_HV_R15 0x400f44b7
#define CYREG_UDB_DSI4_DSIINP0 0x400f44c0
#define CYREG_UDB_DSI4_DSIINP1 0x400f44c2
#define CYREG_UDB_DSI4_DSIINP2 0x400f44c4
#define CYREG_UDB_DSI4_DSIINP3 0x400f44c6
#define CYREG_UDB_DSI4_DSIINP4 0x400f44c8
#define CYREG_UDB_DSI4_DSIINP5 0x400f44ca
#define CYREG_UDB_DSI4_DSIOUTP0 0x400f44cc
#define CYREG_UDB_DSI4_DSIOUTP1 0x400f44ce
#define CYREG_UDB_DSI4_DSIOUTP2 0x400f44d0
#define CYREG_UDB_DSI4_DSIOUTP3 0x400f44d2
#define CYREG_UDB_DSI4_DSIOUTT0 0x400f44d4
#define CYREG_UDB_DSI4_DSIOUTT1 0x400f44d6
#define CYREG_UDB_DSI4_DSIOUTT2 0x400f44d8
#define CYREG_UDB_DSI4_DSIOUTT3 0x400f44da
#define CYREG_UDB_DSI4_DSIOUTT4 0x400f44dc
#define CYREG_UDB_DSI4_DSIOUTT5 0x400f44de
#define CYREG_UDB_DSI4_VS0 0x400f44e0
#define CYREG_UDB_DSI4_VS1 0x400f44e2
#define CYREG_UDB_DSI4_VS2 0x400f44e4
#define CYREG_UDB_DSI4_VS3 0x400f44e6
#define CYREG_UDB_DSI4_VS4 0x400f44e8
#define CYREG_UDB_DSI4_VS5 0x400f44ea
#define CYREG_UDB_DSI4_VS6 0x400f44ec
#define CYREG_UDB_DSI4_VS7 0x400f44ee
#define CYDEV_UDB_DSI5_BASE 0x400f4500
#define CYDEV_UDB_DSI5_SIZE 0x00000100
#define CYREG_UDB_DSI5_HC0 0x400f4500
#define CYREG_UDB_DSI5_HC1 0x400f4501
#define CYREG_UDB_DSI5_HC2 0x400f4502
#define CYREG_UDB_DSI5_HC3 0x400f4503
#define CYREG_UDB_DSI5_HC4 0x400f4504
#define CYREG_UDB_DSI5_HC5 0x400f4505
#define CYREG_UDB_DSI5_HC6 0x400f4506
#define CYREG_UDB_DSI5_HC7 0x400f4507
#define CYREG_UDB_DSI5_HC8 0x400f4508
#define CYREG_UDB_DSI5_HC9 0x400f4509
#define CYREG_UDB_DSI5_HC10 0x400f450a
#define CYREG_UDB_DSI5_HC11 0x400f450b
#define CYREG_UDB_DSI5_HC12 0x400f450c
#define CYREG_UDB_DSI5_HC13 0x400f450d
#define CYREG_UDB_DSI5_HC14 0x400f450e
#define CYREG_UDB_DSI5_HC15 0x400f450f
#define CYREG_UDB_DSI5_HC16 0x400f4510
#define CYREG_UDB_DSI5_HC17 0x400f4511
#define CYREG_UDB_DSI5_HC18 0x400f4512
#define CYREG_UDB_DSI5_HC19 0x400f4513
#define CYREG_UDB_DSI5_HC20 0x400f4514
#define CYREG_UDB_DSI5_HC21 0x400f4515
#define CYREG_UDB_DSI5_HC22 0x400f4516
#define CYREG_UDB_DSI5_HC23 0x400f4517
#define CYREG_UDB_DSI5_HC24 0x400f4518
#define CYREG_UDB_DSI5_HC25 0x400f4519
#define CYREG_UDB_DSI5_HC26 0x400f451a
#define CYREG_UDB_DSI5_HC27 0x400f451b
#define CYREG_UDB_DSI5_HC28 0x400f451c
#define CYREG_UDB_DSI5_HC29 0x400f451d
#define CYREG_UDB_DSI5_HC30 0x400f451e
#define CYREG_UDB_DSI5_HC31 0x400f451f
#define CYREG_UDB_DSI5_HC32 0x400f4520
#define CYREG_UDB_DSI5_HC33 0x400f4521
#define CYREG_UDB_DSI5_HC34 0x400f4522
#define CYREG_UDB_DSI5_HC35 0x400f4523
#define CYREG_UDB_DSI5_HC36 0x400f4524
#define CYREG_UDB_DSI5_HC37 0x400f4525
#define CYREG_UDB_DSI5_HC38 0x400f4526
#define CYREG_UDB_DSI5_HC39 0x400f4527
#define CYREG_UDB_DSI5_HC40 0x400f4528
#define CYREG_UDB_DSI5_HC41 0x400f4529
#define CYREG_UDB_DSI5_HC42 0x400f452a
#define CYREG_UDB_DSI5_HC43 0x400f452b
#define CYREG_UDB_DSI5_HC44 0x400f452c
#define CYREG_UDB_DSI5_HC45 0x400f452d
#define CYREG_UDB_DSI5_HC46 0x400f452e
#define CYREG_UDB_DSI5_HC47 0x400f452f
#define CYREG_UDB_DSI5_HC48 0x400f4530
#define CYREG_UDB_DSI5_HC49 0x400f4531
#define CYREG_UDB_DSI5_HC50 0x400f4532
#define CYREG_UDB_DSI5_HC51 0x400f4533
#define CYREG_UDB_DSI5_HC52 0x400f4534
#define CYREG_UDB_DSI5_HC53 0x400f4535
#define CYREG_UDB_DSI5_HC54 0x400f4536
#define CYREG_UDB_DSI5_HC55 0x400f4537
#define CYREG_UDB_DSI5_HC56 0x400f4538
#define CYREG_UDB_DSI5_HC57 0x400f4539
#define CYREG_UDB_DSI5_HC58 0x400f453a
#define CYREG_UDB_DSI5_HC59 0x400f453b
#define CYREG_UDB_DSI5_HC60 0x400f453c
#define CYREG_UDB_DSI5_HC61 0x400f453d
#define CYREG_UDB_DSI5_HC62 0x400f453e
#define CYREG_UDB_DSI5_HC63 0x400f453f
#define CYREG_UDB_DSI5_HC64 0x400f4540
#define CYREG_UDB_DSI5_HC65 0x400f4541
#define CYREG_UDB_DSI5_HC66 0x400f4542
#define CYREG_UDB_DSI5_HC67 0x400f4543
#define CYREG_UDB_DSI5_HC68 0x400f4544
#define CYREG_UDB_DSI5_HC69 0x400f4545
#define CYREG_UDB_DSI5_HC70 0x400f4546
#define CYREG_UDB_DSI5_HC71 0x400f4547
#define CYREG_UDB_DSI5_HC72 0x400f4548
#define CYREG_UDB_DSI5_HC73 0x400f4549
#define CYREG_UDB_DSI5_HC74 0x400f454a
#define CYREG_UDB_DSI5_HC75 0x400f454b
#define CYREG_UDB_DSI5_HC76 0x400f454c
#define CYREG_UDB_DSI5_HC77 0x400f454d
#define CYREG_UDB_DSI5_HC78 0x400f454e
#define CYREG_UDB_DSI5_HC79 0x400f454f
#define CYREG_UDB_DSI5_HC80 0x400f4550
#define CYREG_UDB_DSI5_HC81 0x400f4551
#define CYREG_UDB_DSI5_HC82 0x400f4552
#define CYREG_UDB_DSI5_HC83 0x400f4553
#define CYREG_UDB_DSI5_HC84 0x400f4554
#define CYREG_UDB_DSI5_HC85 0x400f4555
#define CYREG_UDB_DSI5_HC86 0x400f4556
#define CYREG_UDB_DSI5_HC87 0x400f4557
#define CYREG_UDB_DSI5_HC88 0x400f4558
#define CYREG_UDB_DSI5_HC89 0x400f4559
#define CYREG_UDB_DSI5_HC90 0x400f455a
#define CYREG_UDB_DSI5_HC91 0x400f455b
#define CYREG_UDB_DSI5_HC92 0x400f455c
#define CYREG_UDB_DSI5_HC93 0x400f455d
#define CYREG_UDB_DSI5_HC94 0x400f455e
#define CYREG_UDB_DSI5_HC95 0x400f455f
#define CYREG_UDB_DSI5_HC96 0x400f4560
#define CYREG_UDB_DSI5_HC97 0x400f4561
#define CYREG_UDB_DSI5_HC98 0x400f4562
#define CYREG_UDB_DSI5_HC99 0x400f4563
#define CYREG_UDB_DSI5_HC100 0x400f4564
#define CYREG_UDB_DSI5_HC101 0x400f4565
#define CYREG_UDB_DSI5_HC102 0x400f4566
#define CYREG_UDB_DSI5_HC103 0x400f4567
#define CYREG_UDB_DSI5_HC104 0x400f4568
#define CYREG_UDB_DSI5_HC105 0x400f4569
#define CYREG_UDB_DSI5_HC106 0x400f456a
#define CYREG_UDB_DSI5_HC107 0x400f456b
#define CYREG_UDB_DSI5_HC108 0x400f456c
#define CYREG_UDB_DSI5_HC109 0x400f456d
#define CYREG_UDB_DSI5_HC110 0x400f456e
#define CYREG_UDB_DSI5_HC111 0x400f456f
#define CYREG_UDB_DSI5_HC112 0x400f4570
#define CYREG_UDB_DSI5_HC113 0x400f4571
#define CYREG_UDB_DSI5_HC114 0x400f4572
#define CYREG_UDB_DSI5_HC115 0x400f4573
#define CYREG_UDB_DSI5_HC116 0x400f4574
#define CYREG_UDB_DSI5_HC117 0x400f4575
#define CYREG_UDB_DSI5_HC118 0x400f4576
#define CYREG_UDB_DSI5_HC119 0x400f4577
#define CYREG_UDB_DSI5_HC120 0x400f4578
#define CYREG_UDB_DSI5_HC121 0x400f4579
#define CYREG_UDB_DSI5_HC122 0x400f457a
#define CYREG_UDB_DSI5_HC123 0x400f457b
#define CYREG_UDB_DSI5_HC124 0x400f457c
#define CYREG_UDB_DSI5_HC125 0x400f457d
#define CYREG_UDB_DSI5_HC126 0x400f457e
#define CYREG_UDB_DSI5_HC127 0x400f457f
#define CYREG_UDB_DSI5_HV_L0 0x400f4580
#define CYREG_UDB_DSI5_HV_L1 0x400f4581
#define CYREG_UDB_DSI5_HV_L2 0x400f4582
#define CYREG_UDB_DSI5_HV_L3 0x400f4583
#define CYREG_UDB_DSI5_HV_L4 0x400f4584
#define CYREG_UDB_DSI5_HV_L5 0x400f4585
#define CYREG_UDB_DSI5_HV_L6 0x400f4586
#define CYREG_UDB_DSI5_HV_L7 0x400f4587
#define CYREG_UDB_DSI5_HV_L8 0x400f4588
#define CYREG_UDB_DSI5_HV_L9 0x400f4589
#define CYREG_UDB_DSI5_HV_L10 0x400f458a
#define CYREG_UDB_DSI5_HV_L11 0x400f458b
#define CYREG_UDB_DSI5_HV_L12 0x400f458c
#define CYREG_UDB_DSI5_HV_L13 0x400f458d
#define CYREG_UDB_DSI5_HV_L14 0x400f458e
#define CYREG_UDB_DSI5_HV_L15 0x400f458f
#define CYREG_UDB_DSI5_HS0 0x400f4590
#define CYREG_UDB_DSI5_HS1 0x400f4591
#define CYREG_UDB_DSI5_HS2 0x400f4592
#define CYREG_UDB_DSI5_HS3 0x400f4593
#define CYREG_UDB_DSI5_HS4 0x400f4594
#define CYREG_UDB_DSI5_HS5 0x400f4595
#define CYREG_UDB_DSI5_HS6 0x400f4596
#define CYREG_UDB_DSI5_HS7 0x400f4597
#define CYREG_UDB_DSI5_HS8 0x400f4598
#define CYREG_UDB_DSI5_HS9 0x400f4599
#define CYREG_UDB_DSI5_HS10 0x400f459a
#define CYREG_UDB_DSI5_HS11 0x400f459b
#define CYREG_UDB_DSI5_HS12 0x400f459c
#define CYREG_UDB_DSI5_HS13 0x400f459d
#define CYREG_UDB_DSI5_HS14 0x400f459e
#define CYREG_UDB_DSI5_HS15 0x400f459f
#define CYREG_UDB_DSI5_HS16 0x400f45a0
#define CYREG_UDB_DSI5_HS17 0x400f45a1
#define CYREG_UDB_DSI5_HS18 0x400f45a2
#define CYREG_UDB_DSI5_HS19 0x400f45a3
#define CYREG_UDB_DSI5_HS20 0x400f45a4
#define CYREG_UDB_DSI5_HS21 0x400f45a5
#define CYREG_UDB_DSI5_HS22 0x400f45a6
#define CYREG_UDB_DSI5_HS23 0x400f45a7
#define CYREG_UDB_DSI5_HV_R0 0x400f45a8
#define CYREG_UDB_DSI5_HV_R1 0x400f45a9
#define CYREG_UDB_DSI5_HV_R2 0x400f45aa
#define CYREG_UDB_DSI5_HV_R3 0x400f45ab
#define CYREG_UDB_DSI5_HV_R4 0x400f45ac
#define CYREG_UDB_DSI5_HV_R5 0x400f45ad
#define CYREG_UDB_DSI5_HV_R6 0x400f45ae
#define CYREG_UDB_DSI5_HV_R7 0x400f45af
#define CYREG_UDB_DSI5_HV_R8 0x400f45b0
#define CYREG_UDB_DSI5_HV_R9 0x400f45b1
#define CYREG_UDB_DSI5_HV_R10 0x400f45b2
#define CYREG_UDB_DSI5_HV_R11 0x400f45b3
#define CYREG_UDB_DSI5_HV_R12 0x400f45b4
#define CYREG_UDB_DSI5_HV_R13 0x400f45b5
#define CYREG_UDB_DSI5_HV_R14 0x400f45b6
#define CYREG_UDB_DSI5_HV_R15 0x400f45b7
#define CYREG_UDB_DSI5_DSIINP0 0x400f45c0
#define CYREG_UDB_DSI5_DSIINP1 0x400f45c2
#define CYREG_UDB_DSI5_DSIINP2 0x400f45c4
#define CYREG_UDB_DSI5_DSIINP3 0x400f45c6
#define CYREG_UDB_DSI5_DSIINP4 0x400f45c8
#define CYREG_UDB_DSI5_DSIINP5 0x400f45ca
#define CYREG_UDB_DSI5_DSIOUTP0 0x400f45cc
#define CYREG_UDB_DSI5_DSIOUTP1 0x400f45ce
#define CYREG_UDB_DSI5_DSIOUTP2 0x400f45d0
#define CYREG_UDB_DSI5_DSIOUTP3 0x400f45d2
#define CYREG_UDB_DSI5_DSIOUTT0 0x400f45d4
#define CYREG_UDB_DSI5_DSIOUTT1 0x400f45d6
#define CYREG_UDB_DSI5_DSIOUTT2 0x400f45d8
#define CYREG_UDB_DSI5_DSIOUTT3 0x400f45da
#define CYREG_UDB_DSI5_DSIOUTT4 0x400f45dc
#define CYREG_UDB_DSI5_DSIOUTT5 0x400f45de
#define CYREG_UDB_DSI5_VS0 0x400f45e0
#define CYREG_UDB_DSI5_VS1 0x400f45e2
#define CYREG_UDB_DSI5_VS2 0x400f45e4
#define CYREG_UDB_DSI5_VS3 0x400f45e6
#define CYREG_UDB_DSI5_VS4 0x400f45e8
#define CYREG_UDB_DSI5_VS5 0x400f45ea
#define CYREG_UDB_DSI5_VS6 0x400f45ec
#define CYREG_UDB_DSI5_VS7 0x400f45ee
#define CYDEV_UDB_DSI6_BASE 0x400f4600
#define CYDEV_UDB_DSI6_SIZE 0x00000100
#define CYREG_UDB_DSI6_HC0 0x400f4600
#define CYREG_UDB_DSI6_HC1 0x400f4601
#define CYREG_UDB_DSI6_HC2 0x400f4602
#define CYREG_UDB_DSI6_HC3 0x400f4603
#define CYREG_UDB_DSI6_HC4 0x400f4604
#define CYREG_UDB_DSI6_HC5 0x400f4605
#define CYREG_UDB_DSI6_HC6 0x400f4606
#define CYREG_UDB_DSI6_HC7 0x400f4607
#define CYREG_UDB_DSI6_HC8 0x400f4608
#define CYREG_UDB_DSI6_HC9 0x400f4609
#define CYREG_UDB_DSI6_HC10 0x400f460a
#define CYREG_UDB_DSI6_HC11 0x400f460b
#define CYREG_UDB_DSI6_HC12 0x400f460c
#define CYREG_UDB_DSI6_HC13 0x400f460d
#define CYREG_UDB_DSI6_HC14 0x400f460e
#define CYREG_UDB_DSI6_HC15 0x400f460f
#define CYREG_UDB_DSI6_HC16 0x400f4610
#define CYREG_UDB_DSI6_HC17 0x400f4611
#define CYREG_UDB_DSI6_HC18 0x400f4612
#define CYREG_UDB_DSI6_HC19 0x400f4613
#define CYREG_UDB_DSI6_HC20 0x400f4614
#define CYREG_UDB_DSI6_HC21 0x400f4615
#define CYREG_UDB_DSI6_HC22 0x400f4616
#define CYREG_UDB_DSI6_HC23 0x400f4617
#define CYREG_UDB_DSI6_HC24 0x400f4618
#define CYREG_UDB_DSI6_HC25 0x400f4619
#define CYREG_UDB_DSI6_HC26 0x400f461a
#define CYREG_UDB_DSI6_HC27 0x400f461b
#define CYREG_UDB_DSI6_HC28 0x400f461c
#define CYREG_UDB_DSI6_HC29 0x400f461d
#define CYREG_UDB_DSI6_HC30 0x400f461e
#define CYREG_UDB_DSI6_HC31 0x400f461f
#define CYREG_UDB_DSI6_HC32 0x400f4620
#define CYREG_UDB_DSI6_HC33 0x400f4621
#define CYREG_UDB_DSI6_HC34 0x400f4622
#define CYREG_UDB_DSI6_HC35 0x400f4623
#define CYREG_UDB_DSI6_HC36 0x400f4624
#define CYREG_UDB_DSI6_HC37 0x400f4625
#define CYREG_UDB_DSI6_HC38 0x400f4626
#define CYREG_UDB_DSI6_HC39 0x400f4627
#define CYREG_UDB_DSI6_HC40 0x400f4628
#define CYREG_UDB_DSI6_HC41 0x400f4629
#define CYREG_UDB_DSI6_HC42 0x400f462a
#define CYREG_UDB_DSI6_HC43 0x400f462b
#define CYREG_UDB_DSI6_HC44 0x400f462c
#define CYREG_UDB_DSI6_HC45 0x400f462d
#define CYREG_UDB_DSI6_HC46 0x400f462e
#define CYREG_UDB_DSI6_HC47 0x400f462f
#define CYREG_UDB_DSI6_HC48 0x400f4630
#define CYREG_UDB_DSI6_HC49 0x400f4631
#define CYREG_UDB_DSI6_HC50 0x400f4632
#define CYREG_UDB_DSI6_HC51 0x400f4633
#define CYREG_UDB_DSI6_HC52 0x400f4634
#define CYREG_UDB_DSI6_HC53 0x400f4635
#define CYREG_UDB_DSI6_HC54 0x400f4636
#define CYREG_UDB_DSI6_HC55 0x400f4637
#define CYREG_UDB_DSI6_HC56 0x400f4638
#define CYREG_UDB_DSI6_HC57 0x400f4639
#define CYREG_UDB_DSI6_HC58 0x400f463a
#define CYREG_UDB_DSI6_HC59 0x400f463b
#define CYREG_UDB_DSI6_HC60 0x400f463c
#define CYREG_UDB_DSI6_HC61 0x400f463d
#define CYREG_UDB_DSI6_HC62 0x400f463e
#define CYREG_UDB_DSI6_HC63 0x400f463f
#define CYREG_UDB_DSI6_HC64 0x400f4640
#define CYREG_UDB_DSI6_HC65 0x400f4641
#define CYREG_UDB_DSI6_HC66 0x400f4642
#define CYREG_UDB_DSI6_HC67 0x400f4643
#define CYREG_UDB_DSI6_HC68 0x400f4644
#define CYREG_UDB_DSI6_HC69 0x400f4645
#define CYREG_UDB_DSI6_HC70 0x400f4646
#define CYREG_UDB_DSI6_HC71 0x400f4647
#define CYREG_UDB_DSI6_HC72 0x400f4648
#define CYREG_UDB_DSI6_HC73 0x400f4649
#define CYREG_UDB_DSI6_HC74 0x400f464a
#define CYREG_UDB_DSI6_HC75 0x400f464b
#define CYREG_UDB_DSI6_HC76 0x400f464c
#define CYREG_UDB_DSI6_HC77 0x400f464d
#define CYREG_UDB_DSI6_HC78 0x400f464e
#define CYREG_UDB_DSI6_HC79 0x400f464f
#define CYREG_UDB_DSI6_HC80 0x400f4650
#define CYREG_UDB_DSI6_HC81 0x400f4651
#define CYREG_UDB_DSI6_HC82 0x400f4652
#define CYREG_UDB_DSI6_HC83 0x400f4653
#define CYREG_UDB_DSI6_HC84 0x400f4654
#define CYREG_UDB_DSI6_HC85 0x400f4655
#define CYREG_UDB_DSI6_HC86 0x400f4656
#define CYREG_UDB_DSI6_HC87 0x400f4657
#define CYREG_UDB_DSI6_HC88 0x400f4658
#define CYREG_UDB_DSI6_HC89 0x400f4659
#define CYREG_UDB_DSI6_HC90 0x400f465a
#define CYREG_UDB_DSI6_HC91 0x400f465b
#define CYREG_UDB_DSI6_HC92 0x400f465c
#define CYREG_UDB_DSI6_HC93 0x400f465d
#define CYREG_UDB_DSI6_HC94 0x400f465e
#define CYREG_UDB_DSI6_HC95 0x400f465f
#define CYREG_UDB_DSI6_HC96 0x400f4660
#define CYREG_UDB_DSI6_HC97 0x400f4661
#define CYREG_UDB_DSI6_HC98 0x400f4662
#define CYREG_UDB_DSI6_HC99 0x400f4663
#define CYREG_UDB_DSI6_HC100 0x400f4664
#define CYREG_UDB_DSI6_HC101 0x400f4665
#define CYREG_UDB_DSI6_HC102 0x400f4666
#define CYREG_UDB_DSI6_HC103 0x400f4667
#define CYREG_UDB_DSI6_HC104 0x400f4668
#define CYREG_UDB_DSI6_HC105 0x400f4669
#define CYREG_UDB_DSI6_HC106 0x400f466a
#define CYREG_UDB_DSI6_HC107 0x400f466b
#define CYREG_UDB_DSI6_HC108 0x400f466c
#define CYREG_UDB_DSI6_HC109 0x400f466d
#define CYREG_UDB_DSI6_HC110 0x400f466e
#define CYREG_UDB_DSI6_HC111 0x400f466f
#define CYREG_UDB_DSI6_HC112 0x400f4670
#define CYREG_UDB_DSI6_HC113 0x400f4671
#define CYREG_UDB_DSI6_HC114 0x400f4672
#define CYREG_UDB_DSI6_HC115 0x400f4673
#define CYREG_UDB_DSI6_HC116 0x400f4674
#define CYREG_UDB_DSI6_HC117 0x400f4675
#define CYREG_UDB_DSI6_HC118 0x400f4676
#define CYREG_UDB_DSI6_HC119 0x400f4677
#define CYREG_UDB_DSI6_HC120 0x400f4678
#define CYREG_UDB_DSI6_HC121 0x400f4679
#define CYREG_UDB_DSI6_HC122 0x400f467a
#define CYREG_UDB_DSI6_HC123 0x400f467b
#define CYREG_UDB_DSI6_HC124 0x400f467c
#define CYREG_UDB_DSI6_HC125 0x400f467d
#define CYREG_UDB_DSI6_HC126 0x400f467e
#define CYREG_UDB_DSI6_HC127 0x400f467f
#define CYREG_UDB_DSI6_HV_L0 0x400f4680
#define CYREG_UDB_DSI6_HV_L1 0x400f4681
#define CYREG_UDB_DSI6_HV_L2 0x400f4682
#define CYREG_UDB_DSI6_HV_L3 0x400f4683
#define CYREG_UDB_DSI6_HV_L4 0x400f4684
#define CYREG_UDB_DSI6_HV_L5 0x400f4685
#define CYREG_UDB_DSI6_HV_L6 0x400f4686
#define CYREG_UDB_DSI6_HV_L7 0x400f4687
#define CYREG_UDB_DSI6_HV_L8 0x400f4688
#define CYREG_UDB_DSI6_HV_L9 0x400f4689
#define CYREG_UDB_DSI6_HV_L10 0x400f468a
#define CYREG_UDB_DSI6_HV_L11 0x400f468b
#define CYREG_UDB_DSI6_HV_L12 0x400f468c
#define CYREG_UDB_DSI6_HV_L13 0x400f468d
#define CYREG_UDB_DSI6_HV_L14 0x400f468e
#define CYREG_UDB_DSI6_HV_L15 0x400f468f
#define CYREG_UDB_DSI6_HS0 0x400f4690
#define CYREG_UDB_DSI6_HS1 0x400f4691
#define CYREG_UDB_DSI6_HS2 0x400f4692
#define CYREG_UDB_DSI6_HS3 0x400f4693
#define CYREG_UDB_DSI6_HS4 0x400f4694
#define CYREG_UDB_DSI6_HS5 0x400f4695
#define CYREG_UDB_DSI6_HS6 0x400f4696
#define CYREG_UDB_DSI6_HS7 0x400f4697
#define CYREG_UDB_DSI6_HS8 0x400f4698
#define CYREG_UDB_DSI6_HS9 0x400f4699
#define CYREG_UDB_DSI6_HS10 0x400f469a
#define CYREG_UDB_DSI6_HS11 0x400f469b
#define CYREG_UDB_DSI6_HS12 0x400f469c
#define CYREG_UDB_DSI6_HS13 0x400f469d
#define CYREG_UDB_DSI6_HS14 0x400f469e
#define CYREG_UDB_DSI6_HS15 0x400f469f
#define CYREG_UDB_DSI6_HS16 0x400f46a0
#define CYREG_UDB_DSI6_HS17 0x400f46a1
#define CYREG_UDB_DSI6_HS18 0x400f46a2
#define CYREG_UDB_DSI6_HS19 0x400f46a3
#define CYREG_UDB_DSI6_HS20 0x400f46a4
#define CYREG_UDB_DSI6_HS21 0x400f46a5
#define CYREG_UDB_DSI6_HS22 0x400f46a6
#define CYREG_UDB_DSI6_HS23 0x400f46a7
#define CYREG_UDB_DSI6_HV_R0 0x400f46a8
#define CYREG_UDB_DSI6_HV_R1 0x400f46a9
#define CYREG_UDB_DSI6_HV_R2 0x400f46aa
#define CYREG_UDB_DSI6_HV_R3 0x400f46ab
#define CYREG_UDB_DSI6_HV_R4 0x400f46ac
#define CYREG_UDB_DSI6_HV_R5 0x400f46ad
#define CYREG_UDB_DSI6_HV_R6 0x400f46ae
#define CYREG_UDB_DSI6_HV_R7 0x400f46af
#define CYREG_UDB_DSI6_HV_R8 0x400f46b0
#define CYREG_UDB_DSI6_HV_R9 0x400f46b1
#define CYREG_UDB_DSI6_HV_R10 0x400f46b2
#define CYREG_UDB_DSI6_HV_R11 0x400f46b3
#define CYREG_UDB_DSI6_HV_R12 0x400f46b4
#define CYREG_UDB_DSI6_HV_R13 0x400f46b5
#define CYREG_UDB_DSI6_HV_R14 0x400f46b6
#define CYREG_UDB_DSI6_HV_R15 0x400f46b7
#define CYREG_UDB_DSI6_DSIINP0 0x400f46c0
#define CYREG_UDB_DSI6_DSIINP1 0x400f46c2
#define CYREG_UDB_DSI6_DSIINP2 0x400f46c4
#define CYREG_UDB_DSI6_DSIINP3 0x400f46c6
#define CYREG_UDB_DSI6_DSIINP4 0x400f46c8
#define CYREG_UDB_DSI6_DSIINP5 0x400f46ca
#define CYREG_UDB_DSI6_DSIOUTP0 0x400f46cc
#define CYREG_UDB_DSI6_DSIOUTP1 0x400f46ce
#define CYREG_UDB_DSI6_DSIOUTP2 0x400f46d0
#define CYREG_UDB_DSI6_DSIOUTP3 0x400f46d2
#define CYREG_UDB_DSI6_DSIOUTT0 0x400f46d4
#define CYREG_UDB_DSI6_DSIOUTT1 0x400f46d6
#define CYREG_UDB_DSI6_DSIOUTT2 0x400f46d8
#define CYREG_UDB_DSI6_DSIOUTT3 0x400f46da
#define CYREG_UDB_DSI6_DSIOUTT4 0x400f46dc
#define CYREG_UDB_DSI6_DSIOUTT5 0x400f46de
#define CYREG_UDB_DSI6_VS0 0x400f46e0
#define CYREG_UDB_DSI6_VS1 0x400f46e2
#define CYREG_UDB_DSI6_VS2 0x400f46e4
#define CYREG_UDB_DSI6_VS3 0x400f46e6
#define CYREG_UDB_DSI6_VS4 0x400f46e8
#define CYREG_UDB_DSI6_VS5 0x400f46ea
#define CYREG_UDB_DSI6_VS6 0x400f46ec
#define CYREG_UDB_DSI6_VS7 0x400f46ee
#define CYDEV_UDB_DSI7_BASE 0x400f4700
#define CYDEV_UDB_DSI7_SIZE 0x00000100
#define CYREG_UDB_DSI7_HC0 0x400f4700
#define CYREG_UDB_DSI7_HC1 0x400f4701
#define CYREG_UDB_DSI7_HC2 0x400f4702
#define CYREG_UDB_DSI7_HC3 0x400f4703
#define CYREG_UDB_DSI7_HC4 0x400f4704
#define CYREG_UDB_DSI7_HC5 0x400f4705
#define CYREG_UDB_DSI7_HC6 0x400f4706
#define CYREG_UDB_DSI7_HC7 0x400f4707
#define CYREG_UDB_DSI7_HC8 0x400f4708
#define CYREG_UDB_DSI7_HC9 0x400f4709
#define CYREG_UDB_DSI7_HC10 0x400f470a
#define CYREG_UDB_DSI7_HC11 0x400f470b
#define CYREG_UDB_DSI7_HC12 0x400f470c
#define CYREG_UDB_DSI7_HC13 0x400f470d
#define CYREG_UDB_DSI7_HC14 0x400f470e
#define CYREG_UDB_DSI7_HC15 0x400f470f
#define CYREG_UDB_DSI7_HC16 0x400f4710
#define CYREG_UDB_DSI7_HC17 0x400f4711
#define CYREG_UDB_DSI7_HC18 0x400f4712
#define CYREG_UDB_DSI7_HC19 0x400f4713
#define CYREG_UDB_DSI7_HC20 0x400f4714
#define CYREG_UDB_DSI7_HC21 0x400f4715
#define CYREG_UDB_DSI7_HC22 0x400f4716
#define CYREG_UDB_DSI7_HC23 0x400f4717
#define CYREG_UDB_DSI7_HC24 0x400f4718
#define CYREG_UDB_DSI7_HC25 0x400f4719
#define CYREG_UDB_DSI7_HC26 0x400f471a
#define CYREG_UDB_DSI7_HC27 0x400f471b
#define CYREG_UDB_DSI7_HC28 0x400f471c
#define CYREG_UDB_DSI7_HC29 0x400f471d
#define CYREG_UDB_DSI7_HC30 0x400f471e
#define CYREG_UDB_DSI7_HC31 0x400f471f
#define CYREG_UDB_DSI7_HC32 0x400f4720
#define CYREG_UDB_DSI7_HC33 0x400f4721
#define CYREG_UDB_DSI7_HC34 0x400f4722
#define CYREG_UDB_DSI7_HC35 0x400f4723
#define CYREG_UDB_DSI7_HC36 0x400f4724
#define CYREG_UDB_DSI7_HC37 0x400f4725
#define CYREG_UDB_DSI7_HC38 0x400f4726
#define CYREG_UDB_DSI7_HC39 0x400f4727
#define CYREG_UDB_DSI7_HC40 0x400f4728
#define CYREG_UDB_DSI7_HC41 0x400f4729
#define CYREG_UDB_DSI7_HC42 0x400f472a
#define CYREG_UDB_DSI7_HC43 0x400f472b
#define CYREG_UDB_DSI7_HC44 0x400f472c
#define CYREG_UDB_DSI7_HC45 0x400f472d
#define CYREG_UDB_DSI7_HC46 0x400f472e
#define CYREG_UDB_DSI7_HC47 0x400f472f
#define CYREG_UDB_DSI7_HC48 0x400f4730
#define CYREG_UDB_DSI7_HC49 0x400f4731
#define CYREG_UDB_DSI7_HC50 0x400f4732
#define CYREG_UDB_DSI7_HC51 0x400f4733
#define CYREG_UDB_DSI7_HC52 0x400f4734
#define CYREG_UDB_DSI7_HC53 0x400f4735
#define CYREG_UDB_DSI7_HC54 0x400f4736
#define CYREG_UDB_DSI7_HC55 0x400f4737
#define CYREG_UDB_DSI7_HC56 0x400f4738
#define CYREG_UDB_DSI7_HC57 0x400f4739
#define CYREG_UDB_DSI7_HC58 0x400f473a
#define CYREG_UDB_DSI7_HC59 0x400f473b
#define CYREG_UDB_DSI7_HC60 0x400f473c
#define CYREG_UDB_DSI7_HC61 0x400f473d
#define CYREG_UDB_DSI7_HC62 0x400f473e
#define CYREG_UDB_DSI7_HC63 0x400f473f
#define CYREG_UDB_DSI7_HC64 0x400f4740
#define CYREG_UDB_DSI7_HC65 0x400f4741
#define CYREG_UDB_DSI7_HC66 0x400f4742
#define CYREG_UDB_DSI7_HC67 0x400f4743
#define CYREG_UDB_DSI7_HC68 0x400f4744
#define CYREG_UDB_DSI7_HC69 0x400f4745
#define CYREG_UDB_DSI7_HC70 0x400f4746
#define CYREG_UDB_DSI7_HC71 0x400f4747
#define CYREG_UDB_DSI7_HC72 0x400f4748
#define CYREG_UDB_DSI7_HC73 0x400f4749
#define CYREG_UDB_DSI7_HC74 0x400f474a
#define CYREG_UDB_DSI7_HC75 0x400f474b
#define CYREG_UDB_DSI7_HC76 0x400f474c
#define CYREG_UDB_DSI7_HC77 0x400f474d
#define CYREG_UDB_DSI7_HC78 0x400f474e
#define CYREG_UDB_DSI7_HC79 0x400f474f
#define CYREG_UDB_DSI7_HC80 0x400f4750
#define CYREG_UDB_DSI7_HC81 0x400f4751
#define CYREG_UDB_DSI7_HC82 0x400f4752
#define CYREG_UDB_DSI7_HC83 0x400f4753
#define CYREG_UDB_DSI7_HC84 0x400f4754
#define CYREG_UDB_DSI7_HC85 0x400f4755
#define CYREG_UDB_DSI7_HC86 0x400f4756
#define CYREG_UDB_DSI7_HC87 0x400f4757
#define CYREG_UDB_DSI7_HC88 0x400f4758
#define CYREG_UDB_DSI7_HC89 0x400f4759
#define CYREG_UDB_DSI7_HC90 0x400f475a
#define CYREG_UDB_DSI7_HC91 0x400f475b
#define CYREG_UDB_DSI7_HC92 0x400f475c
#define CYREG_UDB_DSI7_HC93 0x400f475d
#define CYREG_UDB_DSI7_HC94 0x400f475e
#define CYREG_UDB_DSI7_HC95 0x400f475f
#define CYREG_UDB_DSI7_HC96 0x400f4760
#define CYREG_UDB_DSI7_HC97 0x400f4761
#define CYREG_UDB_DSI7_HC98 0x400f4762
#define CYREG_UDB_DSI7_HC99 0x400f4763
#define CYREG_UDB_DSI7_HC100 0x400f4764
#define CYREG_UDB_DSI7_HC101 0x400f4765
#define CYREG_UDB_DSI7_HC102 0x400f4766
#define CYREG_UDB_DSI7_HC103 0x400f4767
#define CYREG_UDB_DSI7_HC104 0x400f4768
#define CYREG_UDB_DSI7_HC105 0x400f4769
#define CYREG_UDB_DSI7_HC106 0x400f476a
#define CYREG_UDB_DSI7_HC107 0x400f476b
#define CYREG_UDB_DSI7_HC108 0x400f476c
#define CYREG_UDB_DSI7_HC109 0x400f476d
#define CYREG_UDB_DSI7_HC110 0x400f476e
#define CYREG_UDB_DSI7_HC111 0x400f476f
#define CYREG_UDB_DSI7_HC112 0x400f4770
#define CYREG_UDB_DSI7_HC113 0x400f4771
#define CYREG_UDB_DSI7_HC114 0x400f4772
#define CYREG_UDB_DSI7_HC115 0x400f4773
#define CYREG_UDB_DSI7_HC116 0x400f4774
#define CYREG_UDB_DSI7_HC117 0x400f4775
#define CYREG_UDB_DSI7_HC118 0x400f4776
#define CYREG_UDB_DSI7_HC119 0x400f4777
#define CYREG_UDB_DSI7_HC120 0x400f4778
#define CYREG_UDB_DSI7_HC121 0x400f4779
#define CYREG_UDB_DSI7_HC122 0x400f477a
#define CYREG_UDB_DSI7_HC123 0x400f477b
#define CYREG_UDB_DSI7_HC124 0x400f477c
#define CYREG_UDB_DSI7_HC125 0x400f477d
#define CYREG_UDB_DSI7_HC126 0x400f477e
#define CYREG_UDB_DSI7_HC127 0x400f477f
#define CYREG_UDB_DSI7_HV_L0 0x400f4780
#define CYREG_UDB_DSI7_HV_L1 0x400f4781
#define CYREG_UDB_DSI7_HV_L2 0x400f4782
#define CYREG_UDB_DSI7_HV_L3 0x400f4783
#define CYREG_UDB_DSI7_HV_L4 0x400f4784
#define CYREG_UDB_DSI7_HV_L5 0x400f4785
#define CYREG_UDB_DSI7_HV_L6 0x400f4786
#define CYREG_UDB_DSI7_HV_L7 0x400f4787
#define CYREG_UDB_DSI7_HV_L8 0x400f4788
#define CYREG_UDB_DSI7_HV_L9 0x400f4789
#define CYREG_UDB_DSI7_HV_L10 0x400f478a
#define CYREG_UDB_DSI7_HV_L11 0x400f478b
#define CYREG_UDB_DSI7_HV_L12 0x400f478c
#define CYREG_UDB_DSI7_HV_L13 0x400f478d
#define CYREG_UDB_DSI7_HV_L14 0x400f478e
#define CYREG_UDB_DSI7_HV_L15 0x400f478f
#define CYREG_UDB_DSI7_HS0 0x400f4790
#define CYREG_UDB_DSI7_HS1 0x400f4791
#define CYREG_UDB_DSI7_HS2 0x400f4792
#define CYREG_UDB_DSI7_HS3 0x400f4793
#define CYREG_UDB_DSI7_HS4 0x400f4794
#define CYREG_UDB_DSI7_HS5 0x400f4795
#define CYREG_UDB_DSI7_HS6 0x400f4796
#define CYREG_UDB_DSI7_HS7 0x400f4797
#define CYREG_UDB_DSI7_HS8 0x400f4798
#define CYREG_UDB_DSI7_HS9 0x400f4799
#define CYREG_UDB_DSI7_HS10 0x400f479a
#define CYREG_UDB_DSI7_HS11 0x400f479b
#define CYREG_UDB_DSI7_HS12 0x400f479c
#define CYREG_UDB_DSI7_HS13 0x400f479d
#define CYREG_UDB_DSI7_HS14 0x400f479e
#define CYREG_UDB_DSI7_HS15 0x400f479f
#define CYREG_UDB_DSI7_HS16 0x400f47a0
#define CYREG_UDB_DSI7_HS17 0x400f47a1
#define CYREG_UDB_DSI7_HS18 0x400f47a2
#define CYREG_UDB_DSI7_HS19 0x400f47a3
#define CYREG_UDB_DSI7_HS20 0x400f47a4
#define CYREG_UDB_DSI7_HS21 0x400f47a5
#define CYREG_UDB_DSI7_HS22 0x400f47a6
#define CYREG_UDB_DSI7_HS23 0x400f47a7
#define CYREG_UDB_DSI7_HV_R0 0x400f47a8
#define CYREG_UDB_DSI7_HV_R1 0x400f47a9
#define CYREG_UDB_DSI7_HV_R2 0x400f47aa
#define CYREG_UDB_DSI7_HV_R3 0x400f47ab
#define CYREG_UDB_DSI7_HV_R4 0x400f47ac
#define CYREG_UDB_DSI7_HV_R5 0x400f47ad
#define CYREG_UDB_DSI7_HV_R6 0x400f47ae
#define CYREG_UDB_DSI7_HV_R7 0x400f47af
#define CYREG_UDB_DSI7_HV_R8 0x400f47b0
#define CYREG_UDB_DSI7_HV_R9 0x400f47b1
#define CYREG_UDB_DSI7_HV_R10 0x400f47b2
#define CYREG_UDB_DSI7_HV_R11 0x400f47b3
#define CYREG_UDB_DSI7_HV_R12 0x400f47b4
#define CYREG_UDB_DSI7_HV_R13 0x400f47b5
#define CYREG_UDB_DSI7_HV_R14 0x400f47b6
#define CYREG_UDB_DSI7_HV_R15 0x400f47b7
#define CYREG_UDB_DSI7_DSIINP0 0x400f47c0
#define CYREG_UDB_DSI7_DSIINP1 0x400f47c2
#define CYREG_UDB_DSI7_DSIINP2 0x400f47c4
#define CYREG_UDB_DSI7_DSIINP3 0x400f47c6
#define CYREG_UDB_DSI7_DSIINP4 0x400f47c8
#define CYREG_UDB_DSI7_DSIINP5 0x400f47ca
#define CYREG_UDB_DSI7_DSIOUTP0 0x400f47cc
#define CYREG_UDB_DSI7_DSIOUTP1 0x400f47ce
#define CYREG_UDB_DSI7_DSIOUTP2 0x400f47d0
#define CYREG_UDB_DSI7_DSIOUTP3 0x400f47d2
#define CYREG_UDB_DSI7_DSIOUTT0 0x400f47d4
#define CYREG_UDB_DSI7_DSIOUTT1 0x400f47d6
#define CYREG_UDB_DSI7_DSIOUTT2 0x400f47d8
#define CYREG_UDB_DSI7_DSIOUTT3 0x400f47da
#define CYREG_UDB_DSI7_DSIOUTT4 0x400f47dc
#define CYREG_UDB_DSI7_DSIOUTT5 0x400f47de
#define CYREG_UDB_DSI7_VS0 0x400f47e0
#define CYREG_UDB_DSI7_VS1 0x400f47e2
#define CYREG_UDB_DSI7_VS2 0x400f47e4
#define CYREG_UDB_DSI7_VS3 0x400f47e6
#define CYREG_UDB_DSI7_VS4 0x400f47e8
#define CYREG_UDB_DSI7_VS5 0x400f47ea
#define CYREG_UDB_DSI7_VS6 0x400f47ec
#define CYREG_UDB_DSI7_VS7 0x400f47ee
#define CYDEV_UDB_PA0_BASE 0x400f5000
#define CYDEV_UDB_PA0_SIZE 0x00000010
#define CYREG_UDB_PA0_CFG0 0x400f5000
#define CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET 0x00000000
#define CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE 0x00000002
#define CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC 0x00000000
#define CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0 0x00000001
#define CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1 0x00000002
#define CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2 0x00000003
#define CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET 0x00000002
#define CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE 0x00000002
#define CYVAL_UDB_PA_CLKIN_EN_MODE_OFF 0x00000000
#define CYVAL_UDB_PA_CLKIN_EN_MODE_ON 0x00000001
#define CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE 0x00000002
#define CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL 0x00000003
#define CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET 0x00000004
#define CYFLD_UDB_PA_CLKIN_EN_INV__SIZE 0x00000001
#define CYVAL_UDB_PA_CLKIN_EN_INV_NOINV 0x00000000
#define CYVAL_UDB_PA_CLKIN_EN_INV_INV 0x00000001
#define CYFLD_UDB_PA_CLKIN_INV__OFFSET 0x00000005
#define CYFLD_UDB_PA_CLKIN_INV__SIZE 0x00000001
#define CYVAL_UDB_PA_CLKIN_INV_NOINV 0x00000000
#define CYVAL_UDB_PA_CLKIN_INV_INV 0x00000001
#define CYFLD_UDB_PA_NC__OFFSET 0x00000006
#define CYFLD_UDB_PA_NC__SIZE 0x00000002
#define CYREG_UDB_PA0_CFG1 0x400f5001
#define CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET 0x00000000
#define CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE 0x00000002
#define CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC 0x00000000
#define CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0 0x00000001
#define CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1 0x00000002
#define CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2 0x00000003
#define CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET 0x00000002
#define CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE 0x00000002
#define CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF 0x00000000
#define CYVAL_UDB_PA_CLKOUT_EN_MODE_ON 0x00000001
#define CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE 0x00000002
#define CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL 0x00000003
#define CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET 0x00000004
#define CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE 0x00000001
#define CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV 0x00000000
#define CYVAL_UDB_PA_CLKOUT_EN_INV_INV 0x00000001
#define CYFLD_UDB_PA_CLKOUT_INV__OFFSET 0x00000005
#define CYFLD_UDB_PA_CLKOUT_INV__SIZE 0x00000001
#define CYVAL_UDB_PA_CLKOUT_INV_NOINV 0x00000000
#define CYVAL_UDB_PA_CLKOUT_INV_INV 0x00000001
#define CYREG_UDB_PA0_CFG2 0x400f5002
#define CYFLD_UDB_PA_CLKIN_SEL__OFFSET 0x00000000
#define CYFLD_UDB_PA_CLKIN_SEL__SIZE 0x00000004
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK0 0x00000000
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK1 0x00000001
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK2 0x00000002
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK3 0x00000003
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK4 0x00000004
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK5 0x00000005
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK6 0x00000006
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK7 0x00000007
#define CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP 0x00000009
#define CYVAL_UDB_PA_CLKIN_SEL_PIN_RC 0x0000000c
#define CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0 0x0000000d
#define CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1 0x0000000e
#define CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2 0x0000000f
#define CYFLD_UDB_PA_CLKOUT_SEL__OFFSET 0x00000004
#define CYFLD_UDB_PA_CLKOUT_SEL__SIZE 0x00000004
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK0 0x00000000
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK1 0x00000001
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK2 0x00000002
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK3 0x00000003
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK4 0x00000004
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK5 0x00000005
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK6 0x00000006
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK7 0x00000007
#define CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP 0x00000009
#define CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC 0x0000000c
#define CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0 0x0000000d
#define CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1 0x0000000e
#define CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2 0x0000000f
#define CYREG_UDB_PA0_CFG3 0x400f5003
#define CYFLD_UDB_PA_RES_IN_SEL__OFFSET 0x00000000
#define CYFLD_UDB_PA_RES_IN_SEL__SIZE 0x00000002
#define CYVAL_UDB_PA_RES_IN_SEL_PIN_RC 0x00000000
#define CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0 0x00000001
#define CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1 0x00000002
#define CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2 0x00000003
#define CYFLD_UDB_PA_RES_IN_INV__OFFSET 0x00000002
#define CYFLD_UDB_PA_RES_IN_INV__SIZE 0x00000001
#define CYVAL_UDB_PA_RES_IN_INV_NOINV 0x00000000
#define CYVAL_UDB_PA_RES_IN_INV_INV 0x00000001
#define CYFLD_UDB_PA_NC0__OFFSET 0x00000003
#define CYFLD_UDB_PA_NC0__SIZE 0x00000001
#define CYFLD_UDB_PA_RES_OUT_SEL__OFFSET 0x00000004
#define CYFLD_UDB_PA_RES_OUT_SEL__SIZE 0x00000002
#define CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC 0x00000000
#define CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0 0x00000001
#define CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1 0x00000002
#define CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2 0x00000003
#define CYFLD_UDB_PA_RES_OUT_INV__OFFSET 0x00000006
#define CYFLD_UDB_PA_RES_OUT_INV__SIZE 0x00000001
#define CYVAL_UDB_PA_RES_OUT_INV_NOINV 0x00000000
#define CYVAL_UDB_PA_RES_OUT_INV_INV 0x00000001
#define CYFLD_UDB_PA_NC7__OFFSET 0x00000007
#define CYFLD_UDB_PA_NC7__SIZE 0x00000001
#define CYREG_UDB_PA0_CFG4 0x400f5004
#define CYFLD_UDB_PA_RES_IN_EN__OFFSET 0x00000000
#define CYFLD_UDB_PA_RES_IN_EN__SIZE 0x00000001
#define CYVAL_UDB_PA_RES_IN_EN_DISABLE 0x00000000
#define CYVAL_UDB_PA_RES_IN_EN_ENABLE 0x00000001
#define CYFLD_UDB_PA_RES_OUT_EN__OFFSET 0x00000001
#define CYFLD_UDB_PA_RES_OUT_EN__SIZE 0x00000001
#define CYVAL_UDB_PA_RES_OUT_EN_DISABLE 0x00000000
#define CYVAL_UDB_PA_RES_OUT_EN_ENABLE 0x00000001
#define CYFLD_UDB_PA_RES_OE_EN__OFFSET 0x00000002
#define CYFLD_UDB_PA_RES_OE_EN__SIZE 0x00000001
#define CYVAL_UDB_PA_RES_OE_EN_DISABLE 0x00000000
#define CYVAL_UDB_PA_RES_OE_EN_ENABLE 0x00000001
#define CYFLD_UDB_PA_NC7654__OFFSET 0x00000003
#define CYFLD_UDB_PA_NC7654__SIZE 0x00000005
#define CYREG_UDB_PA0_CFG5 0x400f5005
#define CYFLD_UDB_PA_PIN_SEL__OFFSET 0x00000000
#define CYFLD_UDB_PA_PIN_SEL__SIZE 0x00000001
#define CYVAL_UDB_PA_PIN_SEL_PIN0 0x00000000
#define CYVAL_UDB_PA_PIN_SEL_PIN1 0x00000001
#define CYVAL_UDB_PA_PIN_SEL_PIN2 0x00000002
#define CYVAL_UDB_PA_PIN_SEL_PIN3 0x00000003
#define CYVAL_UDB_PA_PIN_SEL_PIN4 0x00000004
#define CYVAL_UDB_PA_PIN_SEL_PIN5 0x00000005
#define CYVAL_UDB_PA_PIN_SEL_PIN6 0x00000006
#define CYVAL_UDB_PA_PIN_SEL_PIN7 0x00000007
#define CYREG_UDB_PA0_CFG6 0x400f5006
#define CYFLD_UDB_PA_IN_SYNC0__OFFSET 0x00000000
#define CYFLD_UDB_PA_IN_SYNC0__SIZE 0x00000002
#define CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC 0x00000002
#define CYVAL_UDB_PA_IN_SYNC0_RSVD 0x00000003
#define CYFLD_UDB_PA_IN_SYNC1__OFFSET 0x00000002
#define CYFLD_UDB_PA_IN_SYNC1__SIZE 0x00000002
#define CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC 0x00000002
#define CYVAL_UDB_PA_IN_SYNC1_RSVD 0x00000003
#define CYFLD_UDB_PA_IN_SYNC2__OFFSET 0x00000004
#define CYFLD_UDB_PA_IN_SYNC2__SIZE 0x00000002
#define CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC 0x00000002
#define CYVAL_UDB_PA_IN_SYNC2_RSVD 0x00000003
#define CYFLD_UDB_PA_IN_SYNC3__OFFSET 0x00000006
#define CYFLD_UDB_PA_IN_SYNC3__SIZE 0x00000002
#define CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC 0x00000002
#define CYVAL_UDB_PA_IN_SYNC3_RSVD 0x00000003
#define CYREG_UDB_PA0_CFG7 0x400f5007
#define CYFLD_UDB_PA_IN_SYNC4__OFFSET 0x00000000
#define CYFLD_UDB_PA_IN_SYNC4__SIZE 0x00000002
#define CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC 0x00000002
#define CYVAL_UDB_PA_IN_SYNC4_RSVD 0x00000003
#define CYFLD_UDB_PA_IN_SYNC5__OFFSET 0x00000002
#define CYFLD_UDB_PA_IN_SYNC5__SIZE 0x00000002
#define CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC 0x00000002
#define CYVAL_UDB_PA_IN_SYNC5_RSVD 0x00000003
#define CYFLD_UDB_PA_IN_SYNC6__OFFSET 0x00000004
#define CYFLD_UDB_PA_IN_SYNC6__SIZE 0x00000002
#define CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC 0x00000002
#define CYVAL_UDB_PA_IN_SYNC6_RSVD 0x00000003
#define CYFLD_UDB_PA_IN_SYNC7__OFFSET 0x00000006
#define CYFLD_UDB_PA_IN_SYNC7__SIZE 0x00000002
#define CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC 0x00000002
#define CYVAL_UDB_PA_IN_SYNC7_RSVD 0x00000003
#define CYREG_UDB_PA0_CFG8 0x400f5008
#define CYFLD_UDB_PA_OUT_SYNC0__OFFSET 0x00000000
#define CYFLD_UDB_PA_OUT_SYNC0__SIZE 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OUT_SYNC0_CLOCK 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV 0x00000003
#define CYFLD_UDB_PA_OUT_SYNC1__OFFSET 0x00000002
#define CYFLD_UDB_PA_OUT_SYNC1__SIZE 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OUT_SYNC1_CLOCK 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV 0x00000003
#define CYFLD_UDB_PA_OUT_SYNC2__OFFSET 0x00000004
#define CYFLD_UDB_PA_OUT_SYNC2__SIZE 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OUT_SYNC2_CLOCK 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV 0x00000003
#define CYFLD_UDB_PA_OUT_SYNC3__OFFSET 0x00000006
#define CYFLD_UDB_PA_OUT_SYNC3__SIZE 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OUT_SYNC3_CLOCK 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV 0x00000003
#define CYREG_UDB_PA0_CFG9 0x400f5009
#define CYFLD_UDB_PA_OUT_SYNC4__OFFSET 0x00000000
#define CYFLD_UDB_PA_OUT_SYNC4__SIZE 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OUT_SYNC4_CLOCK 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV 0x00000003
#define CYFLD_UDB_PA_OUT_SYNC5__OFFSET 0x00000002
#define CYFLD_UDB_PA_OUT_SYNC5__SIZE 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OUT_SYNC5_CLOCK 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV 0x00000003
#define CYFLD_UDB_PA_OUT_SYNC6__OFFSET 0x00000004
#define CYFLD_UDB_PA_OUT_SYNC6__SIZE 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OUT_SYNC6_CLOCK 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV 0x00000003
#define CYFLD_UDB_PA_OUT_SYNC7__OFFSET 0x00000006
#define CYFLD_UDB_PA_OUT_SYNC7__SIZE 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OUT_SYNC7_CLOCK 0x00000002
#define CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV 0x00000003
#define CYREG_UDB_PA0_CFG10 0x400f500a
#define CYFLD_UDB_PA_DATA_SEL0__OFFSET 0x00000000
#define CYFLD_UDB_PA_DATA_SEL0__SIZE 0x00000002
#define CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0 0x00000000
#define CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1 0x00000001
#define CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2 0x00000002
#define CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3 0x00000003
#define CYFLD_UDB_PA_DATA_SEL1__OFFSET 0x00000002
#define CYFLD_UDB_PA_DATA_SEL1__SIZE 0x00000002
#define CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0 0x00000000
#define CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1 0x00000001
#define CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2 0x00000002
#define CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3 0x00000003
#define CYFLD_UDB_PA_DATA_SEL2__OFFSET 0x00000004
#define CYFLD_UDB_PA_DATA_SEL2__SIZE 0x00000002
#define CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0 0x00000000
#define CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1 0x00000001
#define CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2 0x00000002
#define CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3 0x00000003
#define CYFLD_UDB_PA_DATA_SEL3__OFFSET 0x00000006
#define CYFLD_UDB_PA_DATA_SEL3__SIZE 0x00000002
#define CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0 0x00000000
#define CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1 0x00000001
#define CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2 0x00000002
#define CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3 0x00000003
#define CYREG_UDB_PA0_CFG11 0x400f500b
#define CYFLD_UDB_PA_DATA_SEL4__OFFSET 0x00000000
#define CYFLD_UDB_PA_DATA_SEL4__SIZE 0x00000002
#define CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0 0x00000000
#define CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1 0x00000001
#define CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2 0x00000002
#define CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3 0x00000003
#define CYFLD_UDB_PA_DATA_SEL5__OFFSET 0x00000002
#define CYFLD_UDB_PA_DATA_SEL5__SIZE 0x00000002
#define CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0 0x00000000
#define CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1 0x00000001
#define CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2 0x00000002
#define CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3 0x00000003
#define CYFLD_UDB_PA_DATA_SEL6__OFFSET 0x00000004
#define CYFLD_UDB_PA_DATA_SEL6__SIZE 0x00000002
#define CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0 0x00000000
#define CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1 0x00000001
#define CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2 0x00000002
#define CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3 0x00000003
#define CYFLD_UDB_PA_DATA_SEL7__OFFSET 0x00000006
#define CYFLD_UDB_PA_DATA_SEL7__SIZE 0x00000002
#define CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0 0x00000000
#define CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1 0x00000001
#define CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2 0x00000002
#define CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3 0x00000003
#define CYREG_UDB_PA0_CFG12 0x400f500c
#define CYFLD_UDB_PA_OE_SEL0__OFFSET 0x00000000
#define CYFLD_UDB_PA_OE_SEL0__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0 0x00000000
#define CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1 0x00000001
#define CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2 0x00000002
#define CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3 0x00000003
#define CYFLD_UDB_PA_OE_SEL1__OFFSET 0x00000002
#define CYFLD_UDB_PA_OE_SEL1__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0 0x00000000
#define CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1 0x00000001
#define CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2 0x00000002
#define CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3 0x00000003
#define CYFLD_UDB_PA_OE_SEL2__OFFSET 0x00000004
#define CYFLD_UDB_PA_OE_SEL2__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0 0x00000000
#define CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1 0x00000001
#define CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2 0x00000002
#define CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3 0x00000003
#define CYFLD_UDB_PA_OE_SEL3__OFFSET 0x00000006
#define CYFLD_UDB_PA_OE_SEL3__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0 0x00000000
#define CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1 0x00000001
#define CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2 0x00000002
#define CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3 0x00000003
#define CYREG_UDB_PA0_CFG13 0x400f500d
#define CYFLD_UDB_PA_OE_SEL4__OFFSET 0x00000000
#define CYFLD_UDB_PA_OE_SEL4__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0 0x00000000
#define CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1 0x00000001
#define CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2 0x00000002
#define CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3 0x00000003
#define CYFLD_UDB_PA_OE_SEL5__OFFSET 0x00000002
#define CYFLD_UDB_PA_OE_SEL5__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0 0x00000000
#define CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1 0x00000001
#define CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2 0x00000002
#define CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3 0x00000003
#define CYFLD_UDB_PA_OE_SEL6__OFFSET 0x00000004
#define CYFLD_UDB_PA_OE_SEL6__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0 0x00000000
#define CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1 0x00000001
#define CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2 0x00000002
#define CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3 0x00000003
#define CYFLD_UDB_PA_OE_SEL7__OFFSET 0x00000006
#define CYFLD_UDB_PA_OE_SEL7__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0 0x00000000
#define CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1 0x00000001
#define CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2 0x00000002
#define CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3 0x00000003
#define CYREG_UDB_PA0_CFG14 0x400f500e
#define CYFLD_UDB_PA_OE_SYNC0__OFFSET 0x00000000
#define CYFLD_UDB_PA_OE_SYNC0__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OE_SYNC0_CONSTANT1 0x00000002
#define CYVAL_UDB_PA_OE_SYNC0_CONSTANT0 0x00000003
#define CYFLD_UDB_PA_OE_SYNC1__OFFSET 0x00000002
#define CYFLD_UDB_PA_OE_SYNC1__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OE_SYNC1_CONSTANT1 0x00000002
#define CYVAL_UDB_PA_OE_SYNC1_CONSTANT0 0x00000003
#define CYFLD_UDB_PA_OE_SYNC2__OFFSET 0x00000004
#define CYFLD_UDB_PA_OE_SYNC2__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OE_SYNC2_CONSTANT1 0x00000002
#define CYVAL_UDB_PA_OE_SYNC2_CONSTANT0 0x00000003
#define CYFLD_UDB_PA_OE_SYNC3__OFFSET 0x00000006
#define CYFLD_UDB_PA_OE_SYNC3__SIZE 0x00000002
#define CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT 0x00000000
#define CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC 0x00000001
#define CYVAL_UDB_PA_OE_SYNC3_CONSTANT1 0x00000002
#define CYVAL_UDB_PA_OE_SYNC3_CONSTANT0 0x00000003
#define CYDEV_UDB_PA1_BASE 0x400f5010
#define CYDEV_UDB_PA1_SIZE 0x00000010
#define CYREG_UDB_PA1_CFG0 0x400f5010
#define CYREG_UDB_PA1_CFG1 0x400f5011
#define CYREG_UDB_PA1_CFG2 0x400f5012
#define CYREG_UDB_PA1_CFG3 0x400f5013
#define CYREG_UDB_PA1_CFG4 0x400f5014
#define CYREG_UDB_PA1_CFG5 0x400f5015
#define CYREG_UDB_PA1_CFG6 0x400f5016
#define CYREG_UDB_PA1_CFG7 0x400f5017
#define CYREG_UDB_PA1_CFG8 0x400f5018
#define CYREG_UDB_PA1_CFG9 0x400f5019
#define CYREG_UDB_PA1_CFG10 0x400f501a
#define CYREG_UDB_PA1_CFG11 0x400f501b
#define CYREG_UDB_PA1_CFG12 0x400f501c
#define CYREG_UDB_PA1_CFG13 0x400f501d
#define CYREG_UDB_PA1_CFG14 0x400f501e
#define CYDEV_UDB_PA2_BASE 0x400f5020
#define CYDEV_UDB_PA2_SIZE 0x00000010
#define CYREG_UDB_PA2_CFG0 0x400f5020
#define CYREG_UDB_PA2_CFG1 0x400f5021
#define CYREG_UDB_PA2_CFG2 0x400f5022
#define CYREG_UDB_PA2_CFG3 0x400f5023
#define CYREG_UDB_PA2_CFG4 0x400f5024
#define CYREG_UDB_PA2_CFG5 0x400f5025
#define CYREG_UDB_PA2_CFG6 0x400f5026
#define CYREG_UDB_PA2_CFG7 0x400f5027
#define CYREG_UDB_PA2_CFG8 0x400f5028
#define CYREG_UDB_PA2_CFG9 0x400f5029
#define CYREG_UDB_PA2_CFG10 0x400f502a
#define CYREG_UDB_PA2_CFG11 0x400f502b
#define CYREG_UDB_PA2_CFG12 0x400f502c
#define CYREG_UDB_PA2_CFG13 0x400f502d
#define CYREG_UDB_PA2_CFG14 0x400f502e
#define CYDEV_UDB_PA3_BASE 0x400f5030
#define CYDEV_UDB_PA3_SIZE 0x00000010
#define CYREG_UDB_PA3_CFG0 0x400f5030
#define CYREG_UDB_PA3_CFG1 0x400f5031
#define CYREG_UDB_PA3_CFG2 0x400f5032
#define CYREG_UDB_PA3_CFG3 0x400f5033
#define CYREG_UDB_PA3_CFG4 0x400f5034
#define CYREG_UDB_PA3_CFG5 0x400f5035
#define CYREG_UDB_PA3_CFG6 0x400f5036
#define CYREG_UDB_PA3_CFG7 0x400f5037
#define CYREG_UDB_PA3_CFG8 0x400f5038
#define CYREG_UDB_PA3_CFG9 0x400f5039
#define CYREG_UDB_PA3_CFG10 0x400f503a
#define CYREG_UDB_PA3_CFG11 0x400f503b
#define CYREG_UDB_PA3_CFG12 0x400f503c
#define CYREG_UDB_PA3_CFG13 0x400f503d
#define CYREG_UDB_PA3_CFG14 0x400f503e
#define CYDEV_UDB_PA4_BASE 0x400f5040
#define CYDEV_UDB_PA4_SIZE 0x00000010
#define CYREG_UDB_PA4_CFG0 0x400f5040
#define CYREG_UDB_PA4_CFG1 0x400f5041
#define CYREG_UDB_PA4_CFG2 0x400f5042
#define CYREG_UDB_PA4_CFG3 0x400f5043
#define CYREG_UDB_PA4_CFG4 0x400f5044
#define CYREG_UDB_PA4_CFG5 0x400f5045
#define CYREG_UDB_PA4_CFG6 0x400f5046
#define CYREG_UDB_PA4_CFG7 0x400f5047
#define CYREG_UDB_PA4_CFG8 0x400f5048
#define CYREG_UDB_PA4_CFG9 0x400f5049
#define CYREG_UDB_PA4_CFG10 0x400f504a
#define CYREG_UDB_PA4_CFG11 0x400f504b
#define CYREG_UDB_PA4_CFG12 0x400f504c
#define CYREG_UDB_PA4_CFG13 0x400f504d
#define CYREG_UDB_PA4_CFG14 0x400f504e
#define CYDEV_UDB_PA5_BASE 0x400f5050
#define CYDEV_UDB_PA5_SIZE 0x00000010
#define CYREG_UDB_PA5_CFG0 0x400f5050
#define CYREG_UDB_PA5_CFG1 0x400f5051
#define CYREG_UDB_PA5_CFG2 0x400f5052
#define CYREG_UDB_PA5_CFG3 0x400f5053
#define CYREG_UDB_PA5_CFG4 0x400f5054
#define CYREG_UDB_PA5_CFG5 0x400f5055
#define CYREG_UDB_PA5_CFG6 0x400f5056
#define CYREG_UDB_PA5_CFG7 0x400f5057
#define CYREG_UDB_PA5_CFG8 0x400f5058
#define CYREG_UDB_PA5_CFG9 0x400f5059
#define CYREG_UDB_PA5_CFG10 0x400f505a
#define CYREG_UDB_PA5_CFG11 0x400f505b
#define CYREG_UDB_PA5_CFG12 0x400f505c
#define CYREG_UDB_PA5_CFG13 0x400f505d
#define CYREG_UDB_PA5_CFG14 0x400f505e
#define CYDEV_UDB_PA6_BASE 0x400f5060
#define CYDEV_UDB_PA6_SIZE 0x00000010
#define CYREG_UDB_PA6_CFG0 0x400f5060
#define CYREG_UDB_PA6_CFG1 0x400f5061
#define CYREG_UDB_PA6_CFG2 0x400f5062
#define CYREG_UDB_PA6_CFG3 0x400f5063
#define CYREG_UDB_PA6_CFG4 0x400f5064
#define CYREG_UDB_PA6_CFG5 0x400f5065
#define CYREG_UDB_PA6_CFG6 0x400f5066
#define CYREG_UDB_PA6_CFG7 0x400f5067
#define CYREG_UDB_PA6_CFG8 0x400f5068
#define CYREG_UDB_PA6_CFG9 0x400f5069
#define CYREG_UDB_PA6_CFG10 0x400f506a
#define CYREG_UDB_PA6_CFG11 0x400f506b
#define CYREG_UDB_PA6_CFG12 0x400f506c
#define CYREG_UDB_PA6_CFG13 0x400f506d
#define CYREG_UDB_PA6_CFG14 0x400f506e
#define CYDEV_UDB_PA7_BASE 0x400f5070
#define CYDEV_UDB_PA7_SIZE 0x00000010
#define CYREG_UDB_PA7_CFG0 0x400f5070
#define CYREG_UDB_PA7_CFG1 0x400f5071
#define CYREG_UDB_PA7_CFG2 0x400f5072
#define CYREG_UDB_PA7_CFG3 0x400f5073
#define CYREG_UDB_PA7_CFG4 0x400f5074
#define CYREG_UDB_PA7_CFG5 0x400f5075
#define CYREG_UDB_PA7_CFG6 0x400f5076
#define CYREG_UDB_PA7_CFG7 0x400f5077
#define CYREG_UDB_PA7_CFG8 0x400f5078
#define CYREG_UDB_PA7_CFG9 0x400f5079
#define CYREG_UDB_PA7_CFG10 0x400f507a
#define CYREG_UDB_PA7_CFG11 0x400f507b
#define CYREG_UDB_PA7_CFG12 0x400f507c
#define CYREG_UDB_PA7_CFG13 0x400f507d
#define CYREG_UDB_PA7_CFG14 0x400f507e
#define CYDEV_UDB_BCTL0_BASE 0x400f6000
#define CYDEV_UDB_BCTL0_SIZE 0x00001000
#define CYREG_UDB_BCTL0_DRV 0x400f6000
#define CYFLD_UDB_BCTL0_DRV__OFFSET 0x00000000
#define CYFLD_UDB_BCTL0_DRV__SIZE 0x00000008
#define CYVAL_UDB_BCTL0_DRV_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_DRV_ENABLE 0x00000001
#define CYREG_UDB_BCTL0_MDCLK_EN 0x400f6001
#define CYFLD_UDB_BCTL0_DCEN__OFFSET 0x00000000
#define CYFLD_UDB_BCTL0_DCEN__SIZE 0x00000008
#define CYVAL_UDB_BCTL0_DCEN_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_DCEN_ENABLE 0x00000001
#define CYREG_UDB_BCTL0_MBCLK_EN 0x400f6002
#define CYFLD_UDB_BCTL0_BCEN__OFFSET 0x00000000
#define CYFLD_UDB_BCTL0_BCEN__SIZE 0x00000001
#define CYVAL_UDB_BCTL0_BCEN_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_BCEN_ENABLE 0x00000001
#define CYREG_UDB_BCTL0_BOTSEL_L 0x400f6008
#define CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET 0x00000000
#define CYFLD_UDB_BCTL0_CLK_SEL0__SIZE 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES 0x00000000
#define CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT 0x00000001
#define CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT 0x00000003
#define CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET 0x00000002
#define CYFLD_UDB_BCTL0_CLK_SEL1__SIZE 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES 0x00000000
#define CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT 0x00000001
#define CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT 0x00000003
#define CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET 0x00000004
#define CYFLD_UDB_BCTL0_CLK_SEL2__SIZE 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES 0x00000000
#define CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT 0x00000001
#define CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT 0x00000003
#define CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET 0x00000006
#define CYFLD_UDB_BCTL0_CLK_SEL3__SIZE 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES 0x00000000
#define CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT 0x00000001
#define CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT 0x00000003
#define CYREG_UDB_BCTL0_BOTSEL_U 0x400f6009
#define CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET 0x00000000
#define CYFLD_UDB_BCTL0_CLK_SEL4__SIZE 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES 0x00000000
#define CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT 0x00000001
#define CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT 0x00000003
#define CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET 0x00000002
#define CYFLD_UDB_BCTL0_CLK_SEL5__SIZE 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES 0x00000000
#define CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT 0x00000001
#define CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT 0x00000003
#define CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET 0x00000004
#define CYFLD_UDB_BCTL0_CLK_SEL6__SIZE 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES 0x00000000
#define CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT 0x00000001
#define CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT 0x00000003
#define CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET 0x00000006
#define CYFLD_UDB_BCTL0_CLK_SEL7__SIZE 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES 0x00000000
#define CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT 0x00000001
#define CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT 0x00000002
#define CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT 0x00000003
#define CYREG_UDB_BCTL0_TOPSEL_L 0x400f600a
#define CYREG_UDB_BCTL0_TOPSEL_U 0x400f600b
#define CYREG_UDB_BCTL0_QCLK_EN0 0x400f6010
#define CYFLD_UDB_BCTL0_DCEN_Q__OFFSET 0x00000000
#define CYFLD_UDB_BCTL0_DCEN_Q__SIZE 0x00000008
#define CYVAL_UDB_BCTL0_DCEN_Q_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_DCEN_Q_ENABLE 0x00000001
#define CYFLD_UDB_BCTL0_BCEN_Q__OFFSET 0x00000008
#define CYFLD_UDB_BCTL0_BCEN_Q__SIZE 0x00000001
#define CYVAL_UDB_BCTL0_BCEN_Q_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_BCEN_Q_ENABLE 0x00000001
#define CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET 0x00000009
#define CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE 0x00000001
#define CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE 0x00000001
#define CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET 0x0000000a
#define CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE 0x00000001
#define CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE 0x00000001
#define CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET 0x0000000b
#define CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE 0x00000001
#define CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE 0x00000001
#define CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET 0x0000000c
#define CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE 0x00000001
#define CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE 0x00000001
#define CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET 0x0000000d
#define CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE 0x00000001
#define CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB 0x00000000
#define CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB 0x00000001
#define CYFLD_UDB_BCTL0_NC0__OFFSET 0x0000000e
#define CYFLD_UDB_BCTL0_NC0__SIZE 0x00000001
#define CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET 0x0000000f
#define CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE 0x00000001
#define CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE 0x00000000
#define CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE 0x00000001
#define CYREG_UDB_BCTL0_QCLK_EN1 0x400f6012
#define CYREG_UDB_BCTL0_QCLK_EN2 0x400f6014
#define CYREG_UDB_BCTL0_QCLK_EN3 0x400f6016
#define CYDEV_UDB_UDB_BASE 0x400f7000
#define CYDEV_UDB_UDB_SIZE 0x00001000
#define CYREG_UDB_UDB_BANK_CTL 0x400f7000
#define CYFLD_UDB_UDB_DIS_COR__OFFSET 0x00000000
#define CYFLD_UDB_UDB_DIS_COR__SIZE 0x00000001
#define CYVAL_UDB_UDB_DIS_COR_NORMAL 0x00000000
#define CYVAL_UDB_UDB_DIS_COR_DISABLE 0x00000001
#define CYFLD_UDB_UDB_ROUTE_EN__OFFSET 0x00000001
#define CYFLD_UDB_UDB_ROUTE_EN__SIZE 0x00000001
#define CYVAL_UDB_UDB_ROUTE_EN_DISABLE 0x00000000
#define CYVAL_UDB_UDB_ROUTE_EN_ENABLE 0x00000001
#define CYFLD_UDB_UDB_BANK_EN__OFFSET 0x00000002
#define CYFLD_UDB_UDB_BANK_EN__SIZE 0x00000001
#define CYVAL_UDB_UDB_BANK_EN_DISABLE 0x00000000
#define CYVAL_UDB_UDB_BANK_EN_ENABLE 0x00000001
#define CYFLD_UDB_UDB_LOCK__OFFSET 0x00000003
#define CYFLD_UDB_UDB_LOCK__SIZE 0x00000001
#define CYVAL_UDB_UDB_LOCK_MUTABLE 0x00000000
#define CYVAL_UDB_UDB_LOCK_LOCKED 0x00000001
#define CYFLD_UDB_UDB_PIPE__OFFSET 0x00000004
#define CYFLD_UDB_UDB_PIPE__SIZE 0x00000001
#define CYVAL_UDB_UDB_PIPE_BYPASS 0x00000000
#define CYVAL_UDB_UDB_PIPE_PIPELINED 0x00000001
#define CYFLD_UDB_UDB_GLBL_WR__OFFSET 0x00000007
#define CYFLD_UDB_UDB_GLBL_WR__SIZE 0x00000001
#define CYVAL_UDB_UDB_GLBL_WR_DISABLE 0x00000000
#define CYVAL_UDB_UDB_GLBL_WR_ENABLE 0x00000001
#define CYREG_UDB_UDB_WAIT_CFG 0x400f7001
#define CYFLD_UDB_UDB_RD_CFG_WAIT__OFFSET 0x00000000
#define CYFLD_UDB_UDB_RD_CFG_WAIT__SIZE 0x00000002
#define CYVAL_UDB_UDB_RD_CFG_WAIT_SIX_WAITS 0x00000000
#define CYVAL_UDB_UDB_RD_CFG_WAIT_FIVE_WAITS 0x00000001
#define CYVAL_UDB_UDB_RD_CFG_WAIT_FOUR_WAITS 0x00000002
#define CYVAL_UDB_UDB_RD_CFG_WAIT_TWO_WAITS 0x00000003
#define CYFLD_UDB_UDB_WR_CFG_WAIT__OFFSET 0x00000002
#define CYFLD_UDB_UDB_WR_CFG_WAIT__SIZE 0x00000002
#define CYVAL_UDB_UDB_WR_CFG_WAIT_TWO_WAITS 0x00000000
#define CYVAL_UDB_UDB_WR_CFG_WAIT_THREE_WAITS 0x00000001
#define CYVAL_UDB_UDB_WR_CFG_WAIT_FOUR_WAITS 0x00000002
#define CYVAL_UDB_UDB_WR_CFG_WAIT_ILLEGAL 0x00000003
#define CYFLD_UDB_UDB_RD_WRK_WAIT__OFFSET 0x00000004
#define CYFLD_UDB_UDB_RD_WRK_WAIT__SIZE 0x00000002
#define CYVAL_UDB_UDB_RD_WRK_WAIT_TWO_WAITS 0x00000000
#define CYVAL_UDB_UDB_RD_WRK_WAIT_THREE_WAITS 0x00000001
#define CYVAL_UDB_UDB_RD_WRK_WAIT_FOUR_WAITS 0x00000002
#define CYVAL_UDB_UDB_RD_WRK_WAIT_ILLEGAL 0x00000003
#define CYFLD_UDB_UDB_WR_WRK_WAIT__OFFSET 0x00000006
#define CYFLD_UDB_UDB_WR_WRK_WAIT__SIZE 0x00000002
#define CYVAL_UDB_UDB_WR_WRK_WAIT_TWO_WAITS 0x00000000
#define CYVAL_UDB_UDB_WR_WRK_WAIT_THREE_WAITS 0x00000001
#define CYVAL_UDB_UDB_WR_WRK_WAIT_FOUR_WAITS 0x00000002
#define CYVAL_UDB_UDB_WR_WRK_WAIT_ILLEGAL 0x00000003
#define CYREG_UDB_UDB_INT_CLK_CTL 0x400f701c
#define CYFLD_UDB_UDB_INT_CLK_ENABLE__OFFSET 0x00000000
#define CYFLD_UDB_UDB_INT_CLK_ENABLE__SIZE 0x00000001
#define CYREG_UDB_UDB_TR_CLK_CTL 0x400f7020
#define CYFLD_UDB_UDB_TR_CLOCK_ENABLE__OFFSET 0x00000000
#define CYFLD_UDB_UDB_TR_CLOCK_ENABLE__SIZE 0x00000001
#define CYREG_UDB_UDB_TR_CFG 0x400f7100
#define CYFLD_UDB_UDB_TR_MODE_CFG__OFFSET 0x00000000
#define CYFLD_UDB_UDB_TR_MODE_CFG__SIZE 0x00000020
#define CYREG_UDB_INT_CFG 0x400f8000
#define CYFLD_UDB_INT_MODE_CFG__OFFSET 0x00000000
#define CYFLD_UDB_INT_MODE_CFG__SIZE 0x00000011
#define CYVAL_UDB_INT_MODE_CFG_LEVEL 0x00000000
#define CYVAL_UDB_INT_MODE_CFG_PULSE 0x00000001
#define CYDEV_CPUSS_BASE 0x40100000
#define CYDEV_CPUSS_SIZE 0x00001000
#define CYREG_CPUSS_CONFIG 0x40100000
#define CYFLD_CPUSS_VECT_IN_RAM__OFFSET 0x00000000
#define CYFLD_CPUSS_VECT_IN_RAM__SIZE 0x00000001
#define CYREG_CPUSS_SYSREQ 0x40100004
#define CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET 0x00000000
#define CYFLD_CPUSS_SYSCALL_COMMAND__SIZE 0x00000010
#define CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET 0x0000001b
#define CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE 0x00000001
#define CYFLD_CPUSS_PRIVILEGED__OFFSET 0x0000001c
#define CYFLD_CPUSS_PRIVILEGED__SIZE 0x00000001
#define CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET 0x0000001d
#define CYFLD_CPUSS_ROM_ACCESS_EN__SIZE 0x00000001
#define CYFLD_CPUSS_HMASTER_0__OFFSET 0x0000001e
#define CYFLD_CPUSS_HMASTER_0__SIZE 0x00000001
#define CYFLD_CPUSS_SYSCALL_REQ__OFFSET 0x0000001f
#define CYFLD_CPUSS_SYSCALL_REQ__SIZE 0x00000001
#define CYREG_CPUSS_SYSARG 0x40100008
#define CYFLD_CPUSS_SYSCALL_ARG__OFFSET 0x00000000
#define CYFLD_CPUSS_SYSCALL_ARG__SIZE 0x00000020
#define CYREG_CPUSS_PROTECTION 0x4010000c
#define CYFLD_CPUSS_PROTECTION_MODE__OFFSET 0x00000000
#define CYFLD_CPUSS_PROTECTION_MODE__SIZE 0x00000004
#define CYFLD_CPUSS_FLASH_LOCK__OFFSET 0x0000001e
#define CYFLD_CPUSS_FLASH_LOCK__SIZE 0x00000001
#define CYFLD_CPUSS_PROTECTION_LOCK__OFFSET 0x0000001f
#define CYFLD_CPUSS_PROTECTION_LOCK__SIZE 0x00000001
#define CYREG_CPUSS_PRIV_ROM 0x40100010
#define CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET 0x00000000
#define CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE 0x00000008
#define CYREG_CPUSS_PRIV_RAM 0x40100014
#define CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET 0x00000000
#define CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE 0x00000009
#define CYREG_CPUSS_PRIV_FLASH 0x40100018
#define CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET 0x00000000
#define CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE 0x0000000b
#define CYREG_CPUSS_WOUNDING 0x4010001c
#define CYFLD_CPUSS_RAM_WOUND__OFFSET 0x00000010
#define CYFLD_CPUSS_RAM_WOUND__SIZE 0x00000003
#define CYFLD_CPUSS_FLASH_WOUND__OFFSET 0x00000014
#define CYFLD_CPUSS_FLASH_WOUND__SIZE 0x00000003
#define CYREG_CPUSS_INT_SEL 0x40100020
#define CYFLD_CPUSS_DSI__OFFSET 0x00000000
#define CYFLD_CPUSS_DSI__SIZE 0x00000020
#define CYREG_CPUSS_INT_MODE 0x40100024
#define CYFLD_CPUSS_DSI_INT_PULSE__OFFSET 0x00000000
#define CYFLD_CPUSS_DSI_INT_PULSE__SIZE 0x00000020
#define CYREG_CPUSS_NMI_MODE 0x40100028
#define CYFLD_CPUSS_DSI_NMI_PULSE__OFFSET 0x00000000
#define CYFLD_CPUSS_DSI_NMI_PULSE__SIZE 0x00000001
#define CYREG_CPUSS_FLASH_CTL 0x40100030
#define CYFLD_CPUSS_FLASH_WS__OFFSET 0x00000000
#define CYFLD_CPUSS_FLASH_WS__SIZE 0x00000002
#define CYFLD_CPUSS_PREF_EN__OFFSET 0x00000004
#define CYFLD_CPUSS_PREF_EN__SIZE 0x00000001
#define CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET 0x00000008
#define CYFLD_CPUSS_FLASH_INVALIDATE__SIZE 0x00000001
#define CYFLD_CPUSS_ARB__OFFSET 0x00000010
#define CYFLD_CPUSS_ARB__SIZE 0x00000002
#define CYREG_CPUSS_ROM_CTL 0x40100034
#define CYFLD_CPUSS_ROM_WS__OFFSET 0x00000000
#define CYFLD_CPUSS_ROM_WS__SIZE 0x00000001
#define CYREG_CPUSS_RAM_CTL 0x40100038
#define CYREG_CPUSS_DMAC_CTL 0x4010003c
#define CYREG_CPUSS_SL_CTL0 0x40100100
#define CYREG_CPUSS_SL_CTL1 0x40100104
#define CYREG_CPUSS_SL_CTL2 0x40100108
#define CYDEV_DMAC_BASE 0x40101000
#define CYDEV_DMAC_SIZE 0x00001000
#define CYREG_DMAC_CTL 0x40101000
#define CYFLD_DMAC_ENABLED__OFFSET 0x0000001f
#define CYFLD_DMAC_ENABLED__SIZE 0x00000001
#define CYREG_DMAC_STATUS 0x40101010
#define CYFLD_DMAC_DATA_NR__OFFSET 0x00000000
#define CYFLD_DMAC_DATA_NR__SIZE 0x00000010
#define CYFLD_DMAC_CH_ADDR__OFFSET 0x00000010
#define CYFLD_DMAC_CH_ADDR__SIZE 0x00000005
#define CYFLD_DMAC_STATE__OFFSET 0x00000018
#define CYFLD_DMAC_STATE__SIZE 0x00000003
#define CYFLD_DMAC_PRIO__OFFSET 0x0000001c
#define CYFLD_DMAC_PRIO__SIZE 0x00000002
#define CYFLD_DMAC_PING_PONG__OFFSET 0x0000001e
#define CYFLD_DMAC_PING_PONG__SIZE 0x00000001
#define CYFLD_DMAC_ACTIVE__OFFSET 0x0000001f
#define CYFLD_DMAC_ACTIVE__SIZE 0x00000001
#define CYREG_DMAC_STATUS_SRC_ADDR 0x40101014
#define CYFLD_DMAC_ADDR__OFFSET 0x00000000
#define CYFLD_DMAC_ADDR__SIZE 0x00000020
#define CYREG_DMAC_STATUS_DST_ADDR 0x40101018
#define CYREG_DMAC_STATUS_CH_ACT 0x4010101c
#define CYFLD_DMAC_CH__OFFSET 0x00000000
#define CYFLD_DMAC_CH__SIZE 0x00000020
#define CYREG_DMAC_CH_CTL0 0x40101080
#define CYREG_DMAC_CH_CTL1 0x40101084
#define CYREG_DMAC_CH_CTL2 0x40101088
#define CYREG_DMAC_CH_CTL3 0x4010108c
#define CYREG_DMAC_CH_CTL4 0x40101090
#define CYREG_DMAC_CH_CTL5 0x40101094
#define CYREG_DMAC_CH_CTL6 0x40101098
#define CYREG_DMAC_CH_CTL7 0x4010109c
#define CYREG_DMAC_CH_CTL8 0x401010a0
#define CYREG_DMAC_CH_CTL9 0x401010a4
#define CYREG_DMAC_CH_CTL10 0x401010a8
#define CYREG_DMAC_CH_CTL11 0x401010ac
#define CYREG_DMAC_CH_CTL12 0x401010b0
#define CYREG_DMAC_CH_CTL13 0x401010b4
#define CYREG_DMAC_CH_CTL14 0x401010b8
#define CYREG_DMAC_CH_CTL15 0x401010bc
#define CYREG_DMAC_CH_CTL16 0x401010c0
#define CYREG_DMAC_CH_CTL17 0x401010c4
#define CYREG_DMAC_CH_CTL18 0x401010c8
#define CYREG_DMAC_CH_CTL19 0x401010cc
#define CYREG_DMAC_CH_CTL20 0x401010d0
#define CYREG_DMAC_CH_CTL21 0x401010d4
#define CYREG_DMAC_CH_CTL22 0x401010d8
#define CYREG_DMAC_CH_CTL23 0x401010dc
#define CYREG_DMAC_CH_CTL24 0x401010e0
#define CYREG_DMAC_CH_CTL25 0x401010e4
#define CYREG_DMAC_CH_CTL26 0x401010e8
#define CYREG_DMAC_CH_CTL27 0x401010ec
#define CYREG_DMAC_CH_CTL28 0x401010f0
#define CYREG_DMAC_CH_CTL29 0x401010f4
#define CYREG_DMAC_CH_CTL30 0x401010f8
#define CYREG_DMAC_CH_CTL31 0x401010fc
#define CYREG_DMAC_INTR 0x401017f0
#define CYREG_DMAC_INTR_SET 0x401017f4
#define CYREG_DMAC_INTR_MASK 0x401017f8
#define CYREG_DMAC_INTR_MASKED 0x401017fc
#define CYDEV_DMAC_DESCR0_BASE 0x40101800
#define CYDEV_DMAC_DESCR0_SIZE 0x00000020
#define CYREG_DMAC_DESCR0_PING_SRC 0x40101800
#define CYFLD_DMAC_DESCR_ADDR__OFFSET 0x00000000
#define CYFLD_DMAC_DESCR_ADDR__SIZE 0x00000020
#define CYREG_DMAC_DESCR0_PING_DST 0x40101804
#define CYREG_DMAC_DESCR0_PING_CTL 0x40101808
#define CYFLD_DMAC_DESCR_DATA_NR__OFFSET 0x00000000
#define CYFLD_DMAC_DESCR_DATA_NR__SIZE 0x00000010
#define CYFLD_DMAC_DESCR_DATA_SIZE__OFFSET 0x00000010
#define CYFLD_DMAC_DESCR_DATA_SIZE__SIZE 0x00000002
#define CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__OFFSET 0x00000014
#define CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_DST_ADDR_INCR__OFFSET 0x00000015
#define CYFLD_DMAC_DESCR_DST_ADDR_INCR__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__OFFSET 0x00000016
#define CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_SRC_ADDR_INCR__OFFSET 0x00000017
#define CYFLD_DMAC_DESCR_SRC_ADDR_INCR__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__OFFSET 0x00000018
#define CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__SIZE 0x00000002
#define CYFLD_DMAC_DESCR_INV_DESCR__OFFSET 0x0000001a
#define CYFLD_DMAC_DESCR_INV_DESCR__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_SET_CAUSE__OFFSET 0x0000001b
#define CYFLD_DMAC_DESCR_SET_CAUSE__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_PREEMPTABLE__OFFSET 0x0000001c
#define CYFLD_DMAC_DESCR_PREEMPTABLE__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_FLIPPING__OFFSET 0x0000001d
#define CYFLD_DMAC_DESCR_FLIPPING__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_OPCODE__OFFSET 0x0000001e
#define CYFLD_DMAC_DESCR_OPCODE__SIZE 0x00000002
#define CYREG_DMAC_DESCR0_PING_STATUS 0x4010180c
#define CYFLD_DMAC_DESCR_CURR_DATA_NR__OFFSET 0x00000000
#define CYFLD_DMAC_DESCR_CURR_DATA_NR__SIZE 0x00000010
#define CYFLD_DMAC_DESCR_RESPONSE__OFFSET 0x00000010
#define CYFLD_DMAC_DESCR_RESPONSE__SIZE 0x00000003
#define CYFLD_DMAC_DESCR_VALID__OFFSET 0x0000001f
#define CYFLD_DMAC_DESCR_VALID__SIZE 0x00000001
#define CYREG_DMAC_DESCR0_PONG_SRC 0x40101810
#define CYREG_DMAC_DESCR0_PONG_DST 0x40101814
#define CYREG_DMAC_DESCR0_PONG_CTL 0x40101818
#define CYREG_DMAC_DESCR0_PONG_STATUS 0x4010181c
#define CYDEV_DMAC_DESCR1_BASE 0x40101820
#define CYDEV_DMAC_DESCR1_SIZE 0x00000020
#define CYREG_DMAC_DESCR1_PING_SRC 0x40101820
#define CYREG_DMAC_DESCR1_PING_DST 0x40101824
#define CYREG_DMAC_DESCR1_PING_CTL 0x40101828
#define CYREG_DMAC_DESCR1_PING_STATUS 0x4010182c
#define CYREG_DMAC_DESCR1_PONG_SRC 0x40101830
#define CYREG_DMAC_DESCR1_PONG_DST 0x40101834
#define CYREG_DMAC_DESCR1_PONG_CTL 0x40101838
#define CYREG_DMAC_DESCR1_PONG_STATUS 0x4010183c
#define CYDEV_DMAC_DESCR2_BASE 0x40101840
#define CYDEV_DMAC_DESCR2_SIZE 0x00000020
#define CYREG_DMAC_DESCR2_PING_SRC 0x40101840
#define CYREG_DMAC_DESCR2_PING_DST 0x40101844
#define CYREG_DMAC_DESCR2_PING_CTL 0x40101848
#define CYREG_DMAC_DESCR2_PING_STATUS 0x4010184c
#define CYREG_DMAC_DESCR2_PONG_SRC 0x40101850
#define CYREG_DMAC_DESCR2_PONG_DST 0x40101854
#define CYREG_DMAC_DESCR2_PONG_CTL 0x40101858
#define CYREG_DMAC_DESCR2_PONG_STATUS 0x4010185c
#define CYDEV_DMAC_DESCR3_BASE 0x40101860
#define CYDEV_DMAC_DESCR3_SIZE 0x00000020
#define CYREG_DMAC_DESCR3_PING_SRC 0x40101860
#define CYREG_DMAC_DESCR3_PING_DST 0x40101864
#define CYREG_DMAC_DESCR3_PING_CTL 0x40101868
#define CYREG_DMAC_DESCR3_PING_STATUS 0x4010186c
#define CYREG_DMAC_DESCR3_PONG_SRC 0x40101870
#define CYREG_DMAC_DESCR3_PONG_DST 0x40101874
#define CYREG_DMAC_DESCR3_PONG_CTL 0x40101878
#define CYREG_DMAC_DESCR3_PONG_STATUS 0x4010187c
#define CYDEV_DMAC_DESCR4_BASE 0x40101880
#define CYDEV_DMAC_DESCR4_SIZE 0x00000020
#define CYREG_DMAC_DESCR4_PING_SRC 0x40101880
#define CYREG_DMAC_DESCR4_PING_DST 0x40101884
#define CYREG_DMAC_DESCR4_PING_CTL 0x40101888
#define CYREG_DMAC_DESCR4_PING_STATUS 0x4010188c
#define CYREG_DMAC_DESCR4_PONG_SRC 0x40101890
#define CYREG_DMAC_DESCR4_PONG_DST 0x40101894
#define CYREG_DMAC_DESCR4_PONG_CTL 0x40101898
#define CYREG_DMAC_DESCR4_PONG_STATUS 0x4010189c
#define CYDEV_DMAC_DESCR5_BASE 0x401018a0
#define CYDEV_DMAC_DESCR5_SIZE 0x00000020
#define CYREG_DMAC_DESCR5_PING_SRC 0x401018a0
#define CYREG_DMAC_DESCR5_PING_DST 0x401018a4
#define CYREG_DMAC_DESCR5_PING_CTL 0x401018a8
#define CYREG_DMAC_DESCR5_PING_STATUS 0x401018ac
#define CYREG_DMAC_DESCR5_PONG_SRC 0x401018b0
#define CYREG_DMAC_DESCR5_PONG_DST 0x401018b4
#define CYREG_DMAC_DESCR5_PONG_CTL 0x401018b8
#define CYREG_DMAC_DESCR5_PONG_STATUS 0x401018bc
#define CYDEV_DMAC_DESCR6_BASE 0x401018c0
#define CYDEV_DMAC_DESCR6_SIZE 0x00000020
#define CYREG_DMAC_DESCR6_PING_SRC 0x401018c0
#define CYREG_DMAC_DESCR6_PING_DST 0x401018c4
#define CYREG_DMAC_DESCR6_PING_CTL 0x401018c8
#define CYREG_DMAC_DESCR6_PING_STATUS 0x401018cc
#define CYREG_DMAC_DESCR6_PONG_SRC 0x401018d0
#define CYREG_DMAC_DESCR6_PONG_DST 0x401018d4
#define CYREG_DMAC_DESCR6_PONG_CTL 0x401018d8
#define CYREG_DMAC_DESCR6_PONG_STATUS 0x401018dc
#define CYDEV_DMAC_DESCR7_BASE 0x401018e0
#define CYDEV_DMAC_DESCR7_SIZE 0x00000020
#define CYREG_DMAC_DESCR7_PING_SRC 0x401018e0
#define CYREG_DMAC_DESCR7_PING_DST 0x401018e4
#define CYREG_DMAC_DESCR7_PING_CTL 0x401018e8
#define CYREG_DMAC_DESCR7_PING_STATUS 0x401018ec
#define CYREG_DMAC_DESCR7_PONG_SRC 0x401018f0
#define CYREG_DMAC_DESCR7_PONG_DST 0x401018f4
#define CYREG_DMAC_DESCR7_PONG_CTL 0x401018f8
#define CYREG_DMAC_DESCR7_PONG_STATUS 0x401018fc
#define CYDEV_DMAC_DESCR8_BASE 0x40101900
#define CYDEV_DMAC_DESCR8_SIZE 0x00000020
#define CYREG_DMAC_DESCR8_PING_SRC 0x40101900
#define CYREG_DMAC_DESCR8_PING_DST 0x40101904
#define CYREG_DMAC_DESCR8_PING_CTL 0x40101908
#define CYREG_DMAC_DESCR8_PING_STATUS 0x4010190c
#define CYREG_DMAC_DESCR8_PONG_SRC 0x40101910
#define CYREG_DMAC_DESCR8_PONG_DST 0x40101914
#define CYREG_DMAC_DESCR8_PONG_CTL 0x40101918
#define CYREG_DMAC_DESCR8_PONG_STATUS 0x4010191c
#define CYDEV_DMAC_DESCR9_BASE 0x40101920
#define CYDEV_DMAC_DESCR9_SIZE 0x00000020
#define CYREG_DMAC_DESCR9_PING_SRC 0x40101920
#define CYREG_DMAC_DESCR9_PING_DST 0x40101924
#define CYREG_DMAC_DESCR9_PING_CTL 0x40101928
#define CYREG_DMAC_DESCR9_PING_STATUS 0x4010192c
#define CYREG_DMAC_DESCR9_PONG_SRC 0x40101930
#define CYREG_DMAC_DESCR9_PONG_DST 0x40101934
#define CYREG_DMAC_DESCR9_PONG_CTL 0x40101938
#define CYREG_DMAC_DESCR9_PONG_STATUS 0x4010193c
#define CYDEV_DMAC_DESCR10_BASE 0x40101940
#define CYDEV_DMAC_DESCR10_SIZE 0x00000020
#define CYREG_DMAC_DESCR10_PING_SRC 0x40101940
#define CYREG_DMAC_DESCR10_PING_DST 0x40101944
#define CYREG_DMAC_DESCR10_PING_CTL 0x40101948
#define CYREG_DMAC_DESCR10_PING_STATUS 0x4010194c
#define CYREG_DMAC_DESCR10_PONG_SRC 0x40101950
#define CYREG_DMAC_DESCR10_PONG_DST 0x40101954
#define CYREG_DMAC_DESCR10_PONG_CTL 0x40101958
#define CYREG_DMAC_DESCR10_PONG_STATUS 0x4010195c
#define CYDEV_DMAC_DESCR11_BASE 0x40101960
#define CYDEV_DMAC_DESCR11_SIZE 0x00000020
#define CYREG_DMAC_DESCR11_PING_SRC 0x40101960
#define CYREG_DMAC_DESCR11_PING_DST 0x40101964
#define CYREG_DMAC_DESCR11_PING_CTL 0x40101968
#define CYREG_DMAC_DESCR11_PING_STATUS 0x4010196c
#define CYREG_DMAC_DESCR11_PONG_SRC 0x40101970
#define CYREG_DMAC_DESCR11_PONG_DST 0x40101974
#define CYREG_DMAC_DESCR11_PONG_CTL 0x40101978
#define CYREG_DMAC_DESCR11_PONG_STATUS 0x4010197c
#define CYDEV_DMAC_DESCR12_BASE 0x40101980
#define CYDEV_DMAC_DESCR12_SIZE 0x00000020
#define CYREG_DMAC_DESCR12_PING_SRC 0x40101980
#define CYREG_DMAC_DESCR12_PING_DST 0x40101984
#define CYREG_DMAC_DESCR12_PING_CTL 0x40101988
#define CYREG_DMAC_DESCR12_PING_STATUS 0x4010198c
#define CYREG_DMAC_DESCR12_PONG_SRC 0x40101990
#define CYREG_DMAC_DESCR12_PONG_DST 0x40101994
#define CYREG_DMAC_DESCR12_PONG_CTL 0x40101998
#define CYREG_DMAC_DESCR12_PONG_STATUS 0x4010199c
#define CYDEV_DMAC_DESCR13_BASE 0x401019a0
#define CYDEV_DMAC_DESCR13_SIZE 0x00000020
#define CYREG_DMAC_DESCR13_PING_SRC 0x401019a0
#define CYREG_DMAC_DESCR13_PING_DST 0x401019a4
#define CYREG_DMAC_DESCR13_PING_CTL 0x401019a8
#define CYREG_DMAC_DESCR13_PING_STATUS 0x401019ac
#define CYREG_DMAC_DESCR13_PONG_SRC 0x401019b0
#define CYREG_DMAC_DESCR13_PONG_DST 0x401019b4
#define CYREG_DMAC_DESCR13_PONG_CTL 0x401019b8
#define CYREG_DMAC_DESCR13_PONG_STATUS 0x401019bc
#define CYDEV_DMAC_DESCR14_BASE 0x401019c0
#define CYDEV_DMAC_DESCR14_SIZE 0x00000020
#define CYREG_DMAC_DESCR14_PING_SRC 0x401019c0
#define CYREG_DMAC_DESCR14_PING_DST 0x401019c4
#define CYREG_DMAC_DESCR14_PING_CTL 0x401019c8
#define CYREG_DMAC_DESCR14_PING_STATUS 0x401019cc
#define CYREG_DMAC_DESCR14_PONG_SRC 0x401019d0
#define CYREG_DMAC_DESCR14_PONG_DST 0x401019d4
#define CYREG_DMAC_DESCR14_PONG_CTL 0x401019d8
#define CYREG_DMAC_DESCR14_PONG_STATUS 0x401019dc
#define CYDEV_DMAC_DESCR15_BASE 0x401019e0
#define CYDEV_DMAC_DESCR15_SIZE 0x00000020
#define CYREG_DMAC_DESCR15_PING_SRC 0x401019e0
#define CYREG_DMAC_DESCR15_PING_DST 0x401019e4
#define CYREG_DMAC_DESCR15_PING_CTL 0x401019e8
#define CYREG_DMAC_DESCR15_PING_STATUS 0x401019ec
#define CYREG_DMAC_DESCR15_PONG_SRC 0x401019f0
#define CYREG_DMAC_DESCR15_PONG_DST 0x401019f4
#define CYREG_DMAC_DESCR15_PONG_CTL 0x401019f8
#define CYREG_DMAC_DESCR15_PONG_STATUS 0x401019fc
#define CYDEV_DMAC_DESCR16_BASE 0x40101a00
#define CYDEV_DMAC_DESCR16_SIZE 0x00000020
#define CYREG_DMAC_DESCR16_PING_SRC 0x40101a00
#define CYREG_DMAC_DESCR16_PING_DST 0x40101a04
#define CYREG_DMAC_DESCR16_PING_CTL 0x40101a08
#define CYREG_DMAC_DESCR16_PING_STATUS 0x40101a0c
#define CYREG_DMAC_DESCR16_PONG_SRC 0x40101a10
#define CYREG_DMAC_DESCR16_PONG_DST 0x40101a14
#define CYREG_DMAC_DESCR16_PONG_CTL 0x40101a18
#define CYREG_DMAC_DESCR16_PONG_STATUS 0x40101a1c
#define CYDEV_DMAC_DESCR17_BASE 0x40101a20
#define CYDEV_DMAC_DESCR17_SIZE 0x00000020
#define CYREG_DMAC_DESCR17_PING_SRC 0x40101a20
#define CYREG_DMAC_DESCR17_PING_DST 0x40101a24
#define CYREG_DMAC_DESCR17_PING_CTL 0x40101a28
#define CYREG_DMAC_DESCR17_PING_STATUS 0x40101a2c
#define CYREG_DMAC_DESCR17_PONG_SRC 0x40101a30
#define CYREG_DMAC_DESCR17_PONG_DST 0x40101a34
#define CYREG_DMAC_DESCR17_PONG_CTL 0x40101a38
#define CYREG_DMAC_DESCR17_PONG_STATUS 0x40101a3c
#define CYDEV_DMAC_DESCR18_BASE 0x40101a40
#define CYDEV_DMAC_DESCR18_SIZE 0x00000020
#define CYREG_DMAC_DESCR18_PING_SRC 0x40101a40
#define CYREG_DMAC_DESCR18_PING_DST 0x40101a44
#define CYREG_DMAC_DESCR18_PING_CTL 0x40101a48
#define CYREG_DMAC_DESCR18_PING_STATUS 0x40101a4c
#define CYREG_DMAC_DESCR18_PONG_SRC 0x40101a50
#define CYREG_DMAC_DESCR18_PONG_DST 0x40101a54
#define CYREG_DMAC_DESCR18_PONG_CTL 0x40101a58
#define CYREG_DMAC_DESCR18_PONG_STATUS 0x40101a5c
#define CYDEV_DMAC_DESCR19_BASE 0x40101a60
#define CYDEV_DMAC_DESCR19_SIZE 0x00000020
#define CYREG_DMAC_DESCR19_PING_SRC 0x40101a60
#define CYREG_DMAC_DESCR19_PING_DST 0x40101a64
#define CYREG_DMAC_DESCR19_PING_CTL 0x40101a68
#define CYREG_DMAC_DESCR19_PING_STATUS 0x40101a6c
#define CYREG_DMAC_DESCR19_PONG_SRC 0x40101a70
#define CYREG_DMAC_DESCR19_PONG_DST 0x40101a74
#define CYREG_DMAC_DESCR19_PONG_CTL 0x40101a78
#define CYREG_DMAC_DESCR19_PONG_STATUS 0x40101a7c
#define CYDEV_DMAC_DESCR20_BASE 0x40101a80
#define CYDEV_DMAC_DESCR20_SIZE 0x00000020
#define CYREG_DMAC_DESCR20_PING_SRC 0x40101a80
#define CYREG_DMAC_DESCR20_PING_DST 0x40101a84
#define CYREG_DMAC_DESCR20_PING_CTL 0x40101a88
#define CYREG_DMAC_DESCR20_PING_STATUS 0x40101a8c
#define CYREG_DMAC_DESCR20_PONG_SRC 0x40101a90
#define CYREG_DMAC_DESCR20_PONG_DST 0x40101a94
#define CYREG_DMAC_DESCR20_PONG_CTL 0x40101a98
#define CYREG_DMAC_DESCR20_PONG_STATUS 0x40101a9c
#define CYDEV_DMAC_DESCR21_BASE 0x40101aa0
#define CYDEV_DMAC_DESCR21_SIZE 0x00000020
#define CYREG_DMAC_DESCR21_PING_SRC 0x40101aa0
#define CYREG_DMAC_DESCR21_PING_DST 0x40101aa4
#define CYREG_DMAC_DESCR21_PING_CTL 0x40101aa8
#define CYREG_DMAC_DESCR21_PING_STATUS 0x40101aac
#define CYREG_DMAC_DESCR21_PONG_SRC 0x40101ab0
#define CYREG_DMAC_DESCR21_PONG_DST 0x40101ab4
#define CYREG_DMAC_DESCR21_PONG_CTL 0x40101ab8
#define CYREG_DMAC_DESCR21_PONG_STATUS 0x40101abc
#define CYDEV_DMAC_DESCR22_BASE 0x40101ac0
#define CYDEV_DMAC_DESCR22_SIZE 0x00000020
#define CYREG_DMAC_DESCR22_PING_SRC 0x40101ac0
#define CYREG_DMAC_DESCR22_PING_DST 0x40101ac4
#define CYREG_DMAC_DESCR22_PING_CTL 0x40101ac8
#define CYREG_DMAC_DESCR22_PING_STATUS 0x40101acc
#define CYREG_DMAC_DESCR22_PONG_SRC 0x40101ad0
#define CYREG_DMAC_DESCR22_PONG_DST 0x40101ad4
#define CYREG_DMAC_DESCR22_PONG_CTL 0x40101ad8
#define CYREG_DMAC_DESCR22_PONG_STATUS 0x40101adc
#define CYDEV_DMAC_DESCR23_BASE 0x40101ae0
#define CYDEV_DMAC_DESCR23_SIZE 0x00000020
#define CYREG_DMAC_DESCR23_PING_SRC 0x40101ae0
#define CYREG_DMAC_DESCR23_PING_DST 0x40101ae4
#define CYREG_DMAC_DESCR23_PING_CTL 0x40101ae8
#define CYREG_DMAC_DESCR23_PING_STATUS 0x40101aec
#define CYREG_DMAC_DESCR23_PONG_SRC 0x40101af0
#define CYREG_DMAC_DESCR23_PONG_DST 0x40101af4
#define CYREG_DMAC_DESCR23_PONG_CTL 0x40101af8
#define CYREG_DMAC_DESCR23_PONG_STATUS 0x40101afc
#define CYDEV_DMAC_DESCR24_BASE 0x40101b00
#define CYDEV_DMAC_DESCR24_SIZE 0x00000020
#define CYREG_DMAC_DESCR24_PING_SRC 0x40101b00
#define CYREG_DMAC_DESCR24_PING_DST 0x40101b04
#define CYREG_DMAC_DESCR24_PING_CTL 0x40101b08
#define CYREG_DMAC_DESCR24_PING_STATUS 0x40101b0c
#define CYREG_DMAC_DESCR24_PONG_SRC 0x40101b10
#define CYREG_DMAC_DESCR24_PONG_DST 0x40101b14
#define CYREG_DMAC_DESCR24_PONG_CTL 0x40101b18
#define CYREG_DMAC_DESCR24_PONG_STATUS 0x40101b1c
#define CYDEV_DMAC_DESCR25_BASE 0x40101b20
#define CYDEV_DMAC_DESCR25_SIZE 0x00000020
#define CYREG_DMAC_DESCR25_PING_SRC 0x40101b20
#define CYREG_DMAC_DESCR25_PING_DST 0x40101b24
#define CYREG_DMAC_DESCR25_PING_CTL 0x40101b28
#define CYREG_DMAC_DESCR25_PING_STATUS 0x40101b2c
#define CYREG_DMAC_DESCR25_PONG_SRC 0x40101b30
#define CYREG_DMAC_DESCR25_PONG_DST 0x40101b34
#define CYREG_DMAC_DESCR25_PONG_CTL 0x40101b38
#define CYREG_DMAC_DESCR25_PONG_STATUS 0x40101b3c
#define CYDEV_DMAC_DESCR26_BASE 0x40101b40
#define CYDEV_DMAC_DESCR26_SIZE 0x00000020
#define CYREG_DMAC_DESCR26_PING_SRC 0x40101b40
#define CYREG_DMAC_DESCR26_PING_DST 0x40101b44
#define CYREG_DMAC_DESCR26_PING_CTL 0x40101b48
#define CYREG_DMAC_DESCR26_PING_STATUS 0x40101b4c
#define CYREG_DMAC_DESCR26_PONG_SRC 0x40101b50
#define CYREG_DMAC_DESCR26_PONG_DST 0x40101b54
#define CYREG_DMAC_DESCR26_PONG_CTL 0x40101b58
#define CYREG_DMAC_DESCR26_PONG_STATUS 0x40101b5c
#define CYDEV_DMAC_DESCR27_BASE 0x40101b60
#define CYDEV_DMAC_DESCR27_SIZE 0x00000020
#define CYREG_DMAC_DESCR27_PING_SRC 0x40101b60
#define CYREG_DMAC_DESCR27_PING_DST 0x40101b64
#define CYREG_DMAC_DESCR27_PING_CTL 0x40101b68
#define CYREG_DMAC_DESCR27_PING_STATUS 0x40101b6c
#define CYREG_DMAC_DESCR27_PONG_SRC 0x40101b70
#define CYREG_DMAC_DESCR27_PONG_DST 0x40101b74
#define CYREG_DMAC_DESCR27_PONG_CTL 0x40101b78
#define CYREG_DMAC_DESCR27_PONG_STATUS 0x40101b7c
#define CYDEV_DMAC_DESCR28_BASE 0x40101b80
#define CYDEV_DMAC_DESCR28_SIZE 0x00000020
#define CYREG_DMAC_DESCR28_PING_SRC 0x40101b80
#define CYREG_DMAC_DESCR28_PING_DST 0x40101b84
#define CYREG_DMAC_DESCR28_PING_CTL 0x40101b88
#define CYREG_DMAC_DESCR28_PING_STATUS 0x40101b8c
#define CYREG_DMAC_DESCR28_PONG_SRC 0x40101b90
#define CYREG_DMAC_DESCR28_PONG_DST 0x40101b94
#define CYREG_DMAC_DESCR28_PONG_CTL 0x40101b98
#define CYREG_DMAC_DESCR28_PONG_STATUS 0x40101b9c
#define CYDEV_DMAC_DESCR29_BASE 0x40101ba0
#define CYDEV_DMAC_DESCR29_SIZE 0x00000020
#define CYREG_DMAC_DESCR29_PING_SRC 0x40101ba0
#define CYREG_DMAC_DESCR29_PING_DST 0x40101ba4
#define CYREG_DMAC_DESCR29_PING_CTL 0x40101ba8
#define CYREG_DMAC_DESCR29_PING_STATUS 0x40101bac
#define CYREG_DMAC_DESCR29_PONG_SRC 0x40101bb0
#define CYREG_DMAC_DESCR29_PONG_DST 0x40101bb4
#define CYREG_DMAC_DESCR29_PONG_CTL 0x40101bb8
#define CYREG_DMAC_DESCR29_PONG_STATUS 0x40101bbc
#define CYDEV_DMAC_DESCR30_BASE 0x40101bc0
#define CYDEV_DMAC_DESCR30_SIZE 0x00000020
#define CYREG_DMAC_DESCR30_PING_SRC 0x40101bc0
#define CYREG_DMAC_DESCR30_PING_DST 0x40101bc4
#define CYREG_DMAC_DESCR30_PING_CTL 0x40101bc8
#define CYREG_DMAC_DESCR30_PING_STATUS 0x40101bcc
#define CYREG_DMAC_DESCR30_PONG_SRC 0x40101bd0
#define CYREG_DMAC_DESCR30_PONG_DST 0x40101bd4
#define CYREG_DMAC_DESCR30_PONG_CTL 0x40101bd8
#define CYREG_DMAC_DESCR30_PONG_STATUS 0x40101bdc
#define CYDEV_DMAC_DESCR31_BASE 0x40101be0
#define CYDEV_DMAC_DESCR31_SIZE 0x00000020
#define CYREG_DMAC_DESCR31_PING_SRC 0x40101be0
#define CYREG_DMAC_DESCR31_PING_DST 0x40101be4
#define CYREG_DMAC_DESCR31_PING_CTL 0x40101be8
#define CYREG_DMAC_DESCR31_PING_STATUS 0x40101bec
#define CYREG_DMAC_DESCR31_PONG_SRC 0x40101bf0
#define CYREG_DMAC_DESCR31_PONG_DST 0x40101bf4
#define CYREG_DMAC_DESCR31_PONG_CTL 0x40101bf8
#define CYREG_DMAC_DESCR31_PONG_STATUS 0x40101bfc
#define CYDEV_SPCIF_BASE 0x40110000
#define CYDEV_SPCIF_SIZE 0x00010000
#define CYREG_SPCIF_GEOMETRY 0x40110000
#define CYFLD_SPCIF_FLASH__OFFSET 0x00000000
#define CYFLD_SPCIF_FLASH__SIZE 0x00000010
#define CYFLD_SPCIF_SFLASH__OFFSET 0x00000010
#define CYFLD_SPCIF_SFLASH__SIZE 0x00000004
#define CYFLD_SPCIF_NUM_FLASH__OFFSET 0x00000014
#define CYFLD_SPCIF_NUM_FLASH__SIZE 0x00000002
#define CYFLD_SPCIF_FLASH_ROW__OFFSET 0x00000016
#define CYFLD_SPCIF_FLASH_ROW__SIZE 0x00000002
#define CYFLD_SPCIF_NVL__OFFSET 0x00000018
#define CYFLD_SPCIF_NVL__SIZE 0x00000007
#define CYFLD_SPCIF_DE_CPD_LP__OFFSET 0x0000001f
#define CYFLD_SPCIF_DE_CPD_LP__SIZE 0x00000001
#define CYREG_SPCIF_NVL_WR_DATA 0x4011001c
#define CYFLD_SPCIF_DATA__OFFSET 0x00000000
#define CYFLD_SPCIF_DATA__SIZE 0x00000008
#define CYREG_SPCIF_INTR 0x401107f0
#define CYFLD_SPCIF_TIMER__OFFSET 0x00000000
#define CYFLD_SPCIF_TIMER__SIZE 0x00000001
#define CYREG_SPCIF_INTR_SET 0x401107f4
#define CYREG_SPCIF_INTR_MASK 0x401107f8
#define CYREG_SPCIF_INTR_MASKED 0x401107fc
#define CYDEV_TCPWM_BASE 0x40200000
#define CYDEV_TCPWM_SIZE 0x00010000
#define CYREG_TCPWM_CTRL 0x40200000
#define CYFLD_TCPWM_COUNTER_ENABLED__OFFSET 0x00000000
#define CYFLD_TCPWM_COUNTER_ENABLED__SIZE 0x00000008
#define CYREG_TCPWM_CMD 0x40200008
#define CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET 0x00000000
#define CYFLD_TCPWM_COUNTER_CAPTURE__SIZE 0x00000008
#define CYFLD_TCPWM_COUNTER_RELOAD__OFFSET 0x00000008
#define CYFLD_TCPWM_COUNTER_RELOAD__SIZE 0x00000008
#define CYFLD_TCPWM_COUNTER_STOP__OFFSET 0x00000010
#define CYFLD_TCPWM_COUNTER_STOP__SIZE 0x00000008
#define CYFLD_TCPWM_COUNTER_START__OFFSET 0x00000018
#define CYFLD_TCPWM_COUNTER_START__SIZE 0x00000008
#define CYREG_TCPWM_INTR_CAUSE 0x4020000c
#define CYFLD_TCPWM_COUNTER_INT__OFFSET 0x00000000
#define CYFLD_TCPWM_COUNTER_INT__SIZE 0x00000008
#define CYDEV_TCPWM_CNT0_BASE 0x40200100
#define CYDEV_TCPWM_CNT0_SIZE 0x00000040
#define CYREG_TCPWM_CNT0_CTRL 0x40200100
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET 0x00000001
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET 0x00000002
#define CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET 0x00000003
#define CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_GENERIC__OFFSET 0x00000008
#define CYFLD_TCPWM_CNT_GENERIC__SIZE 0x00000008
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY1 0x00000000
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY2 0x00000001
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY4 0x00000002
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY8 0x00000003
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY16 0x00000004
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY32 0x00000005
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY64 0x00000006
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY128 0x00000007
#define CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET 0x00000010
#define CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP 0x00000000
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN 0x00000001
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1 0x00000002
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2 0x00000003
#define CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET 0x00000012
#define CYFLD_TCPWM_CNT_ONE_SHOT__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET 0x00000014
#define CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1 0x00000000
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2 0x00000001
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4 0x00000002
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT 0x00000001
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT 0x00000002
#define CYFLD_TCPWM_CNT_MODE__OFFSET 0x00000018
#define CYFLD_TCPWM_CNT_MODE__SIZE 0x00000003
#define CYVAL_TCPWM_CNT_MODE_TIMER 0x00000000
#define CYVAL_TCPWM_CNT_MODE_CAPTURE 0x00000002
#define CYVAL_TCPWM_CNT_MODE_QUAD 0x00000003
#define CYVAL_TCPWM_CNT_MODE_PWM 0x00000004
#define CYVAL_TCPWM_CNT_MODE_PWM_DT 0x00000005
#define CYVAL_TCPWM_CNT_MODE_PWM_PR 0x00000006
#define CYREG_TCPWM_CNT0_STATUS 0x40200104
#define CYFLD_TCPWM_CNT_DOWN__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_DOWN__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_RUNNING__OFFSET 0x0000001f
#define CYFLD_TCPWM_CNT_RUNNING__SIZE 0x00000001
#define CYREG_TCPWM_CNT0_COUNTER 0x40200108
#define CYFLD_TCPWM_CNT_COUNTER__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_COUNTER__SIZE 0x00000010
#define CYREG_TCPWM_CNT0_CC 0x4020010c
#define CYFLD_TCPWM_CNT_CC__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_CC__SIZE 0x00000010
#define CYREG_TCPWM_CNT0_CC_BUFF 0x40200110
#define CYREG_TCPWM_CNT0_PERIOD 0x40200114
#define CYFLD_TCPWM_CNT_PERIOD__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_PERIOD__SIZE 0x00000010
#define CYREG_TCPWM_CNT0_PERIOD_BUFF 0x40200118
#define CYREG_TCPWM_CNT0_TR_CTRL0 0x40200120
#define CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE 0x00000004
#define CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET 0x00000004
#define CYFLD_TCPWM_CNT_COUNT_SEL__SIZE 0x00000004
#define CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET 0x00000008
#define CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE 0x00000004
#define CYFLD_TCPWM_CNT_STOP_SEL__OFFSET 0x0000000c
#define CYFLD_TCPWM_CNT_STOP_SEL__SIZE 0x00000004
#define CYFLD_TCPWM_CNT_START_SEL__OFFSET 0x00000010
#define CYFLD_TCPWM_CNT_START_SEL__SIZE 0x00000004
#define CYREG_TCPWM_CNT0_TR_CTRL1 0x40200124
#define CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET 0x00000003
#define CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET 0x00000002
#define CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET 0x00000003
#define CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET 0x00000004
#define CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET 0x00000003
#define CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET 0x00000006
#define CYFLD_TCPWM_CNT_STOP_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET 0x00000003
#define CYFLD_TCPWM_CNT_START_EDGE__OFFSET 0x00000008
#define CYFLD_TCPWM_CNT_START_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET 0x00000003
#define CYREG_TCPWM_CNT0_TR_CTRL2 0x40200128
#define CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET 0x00000000
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR 0x00000001
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT 0x00000002
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE 0x00000003
#define CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET 0x00000002
#define CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET 0x00000000
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR 0x00000001
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT 0x00000002
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE 0x00000003
#define CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET 0x00000004
#define CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET 0x00000000
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR 0x00000001
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT 0x00000002
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE 0x00000003
#define CYREG_TCPWM_CNT0_INTR 0x40200130
#define CYFLD_TCPWM_CNT_TC__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_TC__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_CC_MATCH__OFFSET 0x00000001
#define CYFLD_TCPWM_CNT_CC_MATCH__SIZE 0x00000001
#define CYREG_TCPWM_CNT0_INTR_SET 0x40200134
#define CYREG_TCPWM_CNT0_INTR_MASK 0x40200138
#define CYREG_TCPWM_CNT0_INTR_MASKED 0x4020013c
#define CYDEV_TCPWM_CNT1_BASE 0x40200140
#define CYDEV_TCPWM_CNT1_SIZE 0x00000040
#define CYREG_TCPWM_CNT1_CTRL 0x40200140
#define CYREG_TCPWM_CNT1_STATUS 0x40200144
#define CYREG_TCPWM_CNT1_COUNTER 0x40200148
#define CYREG_TCPWM_CNT1_CC 0x4020014c
#define CYREG_TCPWM_CNT1_CC_BUFF 0x40200150
#define CYREG_TCPWM_CNT1_PERIOD 0x40200154
#define CYREG_TCPWM_CNT1_PERIOD_BUFF 0x40200158
#define CYREG_TCPWM_CNT1_TR_CTRL0 0x40200160
#define CYREG_TCPWM_CNT1_TR_CTRL1 0x40200164
#define CYREG_TCPWM_CNT1_TR_CTRL2 0x40200168
#define CYREG_TCPWM_CNT1_INTR 0x40200170
#define CYREG_TCPWM_CNT1_INTR_SET 0x40200174
#define CYREG_TCPWM_CNT1_INTR_MASK 0x40200178
#define CYREG_TCPWM_CNT1_INTR_MASKED 0x4020017c
#define CYDEV_TCPWM_CNT2_BASE 0x40200180
#define CYDEV_TCPWM_CNT2_SIZE 0x00000040
#define CYREG_TCPWM_CNT2_CTRL 0x40200180
#define CYREG_TCPWM_CNT2_STATUS 0x40200184
#define CYREG_TCPWM_CNT2_COUNTER 0x40200188
#define CYREG_TCPWM_CNT2_CC 0x4020018c
#define CYREG_TCPWM_CNT2_CC_BUFF 0x40200190
#define CYREG_TCPWM_CNT2_PERIOD 0x40200194
#define CYREG_TCPWM_CNT2_PERIOD_BUFF 0x40200198
#define CYREG_TCPWM_CNT2_TR_CTRL0 0x402001a0
#define CYREG_TCPWM_CNT2_TR_CTRL1 0x402001a4
#define CYREG_TCPWM_CNT2_TR_CTRL2 0x402001a8
#define CYREG_TCPWM_CNT2_INTR 0x402001b0
#define CYREG_TCPWM_CNT2_INTR_SET 0x402001b4
#define CYREG_TCPWM_CNT2_INTR_MASK 0x402001b8
#define CYREG_TCPWM_CNT2_INTR_MASKED 0x402001bc
#define CYDEV_TCPWM_CNT3_BASE 0x402001c0
#define CYDEV_TCPWM_CNT3_SIZE 0x00000040
#define CYREG_TCPWM_CNT3_CTRL 0x402001c0
#define CYREG_TCPWM_CNT3_STATUS 0x402001c4
#define CYREG_TCPWM_CNT3_COUNTER 0x402001c8
#define CYREG_TCPWM_CNT3_CC 0x402001cc
#define CYREG_TCPWM_CNT3_CC_BUFF 0x402001d0
#define CYREG_TCPWM_CNT3_PERIOD 0x402001d4
#define CYREG_TCPWM_CNT3_PERIOD_BUFF 0x402001d8
#define CYREG_TCPWM_CNT3_TR_CTRL0 0x402001e0
#define CYREG_TCPWM_CNT3_TR_CTRL1 0x402001e4
#define CYREG_TCPWM_CNT3_TR_CTRL2 0x402001e8
#define CYREG_TCPWM_CNT3_INTR 0x402001f0
#define CYREG_TCPWM_CNT3_INTR_SET 0x402001f4
#define CYREG_TCPWM_CNT3_INTR_MASK 0x402001f8
#define CYREG_TCPWM_CNT3_INTR_MASKED 0x402001fc
#define CYDEV_TCPWM_CNT4_BASE 0x40200200
#define CYDEV_TCPWM_CNT4_SIZE 0x00000040
#define CYREG_TCPWM_CNT4_CTRL 0x40200200
#define CYREG_TCPWM_CNT4_STATUS 0x40200204
#define CYREG_TCPWM_CNT4_COUNTER 0x40200208
#define CYREG_TCPWM_CNT4_CC 0x4020020c
#define CYREG_TCPWM_CNT4_CC_BUFF 0x40200210
#define CYREG_TCPWM_CNT4_PERIOD 0x40200214
#define CYREG_TCPWM_CNT4_PERIOD_BUFF 0x40200218
#define CYREG_TCPWM_CNT4_TR_CTRL0 0x40200220
#define CYREG_TCPWM_CNT4_TR_CTRL1 0x40200224
#define CYREG_TCPWM_CNT4_TR_CTRL2 0x40200228
#define CYREG_TCPWM_CNT4_INTR 0x40200230
#define CYREG_TCPWM_CNT4_INTR_SET 0x40200234
#define CYREG_TCPWM_CNT4_INTR_MASK 0x40200238
#define CYREG_TCPWM_CNT4_INTR_MASKED 0x4020023c
#define CYDEV_TCPWM_CNT5_BASE 0x40200240
#define CYDEV_TCPWM_CNT5_SIZE 0x00000040
#define CYREG_TCPWM_CNT5_CTRL 0x40200240
#define CYREG_TCPWM_CNT5_STATUS 0x40200244
#define CYREG_TCPWM_CNT5_COUNTER 0x40200248
#define CYREG_TCPWM_CNT5_CC 0x4020024c
#define CYREG_TCPWM_CNT5_CC_BUFF 0x40200250
#define CYREG_TCPWM_CNT5_PERIOD 0x40200254
#define CYREG_TCPWM_CNT5_PERIOD_BUFF 0x40200258
#define CYREG_TCPWM_CNT5_TR_CTRL0 0x40200260
#define CYREG_TCPWM_CNT5_TR_CTRL1 0x40200264
#define CYREG_TCPWM_CNT5_TR_CTRL2 0x40200268
#define CYREG_TCPWM_CNT5_INTR 0x40200270
#define CYREG_TCPWM_CNT5_INTR_SET 0x40200274
#define CYREG_TCPWM_CNT5_INTR_MASK 0x40200278
#define CYREG_TCPWM_CNT5_INTR_MASKED 0x4020027c
#define CYDEV_TCPWM_CNT6_BASE 0x40200280
#define CYDEV_TCPWM_CNT6_SIZE 0x00000040
#define CYREG_TCPWM_CNT6_CTRL 0x40200280
#define CYREG_TCPWM_CNT6_STATUS 0x40200284
#define CYREG_TCPWM_CNT6_COUNTER 0x40200288
#define CYREG_TCPWM_CNT6_CC 0x4020028c
#define CYREG_TCPWM_CNT6_CC_BUFF 0x40200290
#define CYREG_TCPWM_CNT6_PERIOD 0x40200294
#define CYREG_TCPWM_CNT6_PERIOD_BUFF 0x40200298
#define CYREG_TCPWM_CNT6_TR_CTRL0 0x402002a0
#define CYREG_TCPWM_CNT6_TR_CTRL1 0x402002a4
#define CYREG_TCPWM_CNT6_TR_CTRL2 0x402002a8
#define CYREG_TCPWM_CNT6_INTR 0x402002b0
#define CYREG_TCPWM_CNT6_INTR_SET 0x402002b4
#define CYREG_TCPWM_CNT6_INTR_MASK 0x402002b8
#define CYREG_TCPWM_CNT6_INTR_MASKED 0x402002bc
#define CYDEV_TCPWM_CNT7_BASE 0x402002c0
#define CYDEV_TCPWM_CNT7_SIZE 0x00000040
#define CYREG_TCPWM_CNT7_CTRL 0x402002c0
#define CYREG_TCPWM_CNT7_STATUS 0x402002c4
#define CYREG_TCPWM_CNT7_COUNTER 0x402002c8
#define CYREG_TCPWM_CNT7_CC 0x402002cc
#define CYREG_TCPWM_CNT7_CC_BUFF 0x402002d0
#define CYREG_TCPWM_CNT7_PERIOD 0x402002d4
#define CYREG_TCPWM_CNT7_PERIOD_BUFF 0x402002d8
#define CYREG_TCPWM_CNT7_TR_CTRL0 0x402002e0
#define CYREG_TCPWM_CNT7_TR_CTRL1 0x402002e4
#define CYREG_TCPWM_CNT7_TR_CTRL2 0x402002e8
#define CYREG_TCPWM_CNT7_INTR 0x402002f0
#define CYREG_TCPWM_CNT7_INTR_SET 0x402002f4
#define CYREG_TCPWM_CNT7_INTR_MASK 0x402002f8
#define CYREG_TCPWM_CNT7_INTR_MASKED 0x402002fc
#define CYDEV_WCO_BASE 0x40220000
#define CYDEV_WCO_SIZE 0x00010000
#define CYREG_WCO_CONFIG 0x40220000
#define CYFLD_WCO_LPM_EN__OFFSET 0x00000000
#define CYFLD_WCO_LPM_EN__SIZE 0x00000001
#define CYFLD_WCO_LPM_AUTO__OFFSET 0x00000001
#define CYFLD_WCO_LPM_AUTO__SIZE 0x00000001
#define CYFLD_WCO_EXT_INPUT_EN__OFFSET 0x00000002
#define CYFLD_WCO_EXT_INPUT_EN__SIZE 0x00000001
#define CYFLD_WCO_ENBUS__OFFSET 0x00000010
#define CYFLD_WCO_ENBUS__SIZE 0x00000008
#define CYFLD_WCO_DPLL_ENABLE__OFFSET 0x0000001e
#define CYFLD_WCO_DPLL_ENABLE__SIZE 0x00000001
#define CYFLD_WCO_IP_ENABLE__OFFSET 0x0000001f
#define CYFLD_WCO_IP_ENABLE__SIZE 0x00000001
#define CYREG_WCO_STATUS 0x40220004
#define CYFLD_WCO_OUT_BLNK_A__OFFSET 0x00000000
#define CYFLD_WCO_OUT_BLNK_A__SIZE 0x00000001
#define CYREG_WCO_DPLL 0x40220008
#define CYFLD_WCO_DPLL_MULT__OFFSET 0x00000000
#define CYFLD_WCO_DPLL_MULT__SIZE 0x0000000b
#define CYFLD_WCO_DPLL_LF_IGAIN__OFFSET 0x00000010
#define CYFLD_WCO_DPLL_LF_IGAIN__SIZE 0x00000003
#define CYFLD_WCO_DPLL_LF_PGAIN__OFFSET 0x00000013
#define CYFLD_WCO_DPLL_LF_PGAIN__SIZE 0x00000003
#define CYFLD_WCO_DPLL_LF_LIMIT__OFFSET 0x00000016
#define CYFLD_WCO_DPLL_LF_LIMIT__SIZE 0x00000008
#define CYREG_WCO_TRIM 0x40220f00
#define CYFLD_WCO_XGM__OFFSET 0x00000000
#define CYFLD_WCO_XGM__SIZE 0x00000003
#define CYFLD_WCO_LPM_GM__OFFSET 0x00000004
#define CYFLD_WCO_LPM_GM__SIZE 0x00000002
#define CYFLD_WCO_XGM_FOR_LPM_AUTO__OFFSET 0x00000008
#define CYFLD_WCO_XGM_FOR_LPM_AUTO__SIZE 0x00000003
#define CYFLD_WCO_LPM_GM_FOR_LPM_AUTO__OFFSET 0x0000000c
#define CYFLD_WCO_LPM_GM_FOR_LPM_AUTO__SIZE 0x00000002
#define CYDEV_SCB0_BASE 0x40240000
#define CYDEV_SCB0_SIZE 0x00010000
#define CYREG_SCB0_CTRL 0x40240000
#define CYFLD_SCB_OVS__OFFSET 0x00000000
#define CYFLD_SCB_OVS__SIZE 0x00000004
#define CYFLD_SCB_EC_AM_MODE__OFFSET 0x00000008
#define CYFLD_SCB_EC_AM_MODE__SIZE 0x00000001
#define CYFLD_SCB_EC_OP_MODE__OFFSET 0x00000009
#define CYFLD_SCB_EC_OP_MODE__SIZE 0x00000001
#define CYFLD_SCB_EZ_MODE__OFFSET 0x0000000a
#define CYFLD_SCB_EZ_MODE__SIZE 0x00000001
#define CYFLD_SCB_BYTE_MODE__OFFSET 0x0000000b
#define CYFLD_SCB_BYTE_MODE__SIZE 0x00000001
#define CYFLD_SCB_ADDR_ACCEPT__OFFSET 0x00000010
#define CYFLD_SCB_ADDR_ACCEPT__SIZE 0x00000001
#define CYFLD_SCB_BLOCK__OFFSET 0x00000011
#define CYFLD_SCB_BLOCK__SIZE 0x00000001
#define CYFLD_SCB_MODE__OFFSET 0x00000018
#define CYFLD_SCB_MODE__SIZE 0x00000002
#define CYVAL_SCB_MODE_I2C 0x00000000
#define CYVAL_SCB_MODE_SPI 0x00000001
#define CYVAL_SCB_MODE_UART 0x00000002
#define CYFLD_SCB_ENABLED__OFFSET 0x0000001f
#define CYFLD_SCB_ENABLED__SIZE 0x00000001
#define CYREG_SCB0_STATUS 0x40240004
#define CYFLD_SCB_EC_BUSY__OFFSET 0x00000000
#define CYFLD_SCB_EC_BUSY__SIZE 0x00000001
#define CYREG_SCB0_SPI_CTRL 0x40240020
#define CYFLD_SCB_CONTINUOUS__OFFSET 0x00000000
#define CYFLD_SCB_CONTINUOUS__SIZE 0x00000001
#define CYFLD_SCB_SELECT_PRECEDE__OFFSET 0x00000001
#define CYFLD_SCB_SELECT_PRECEDE__SIZE 0x00000001
#define CYFLD_SCB_CPHA__OFFSET 0x00000002
#define CYFLD_SCB_CPHA__SIZE 0x00000001
#define CYFLD_SCB_CPOL__OFFSET 0x00000003
#define CYFLD_SCB_CPOL__SIZE 0x00000001
#define CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET 0x00000004
#define CYFLD_SCB_LATE_MISO_SAMPLE__SIZE 0x00000001
#define CYFLD_SCB_SCLK_CONTINUOUS__OFFSET 0x00000005
#define CYFLD_SCB_SCLK_CONTINUOUS__SIZE 0x00000001
#define CYFLD_SCB_SSEL_POLARITY0__OFFSET 0x00000008
#define CYFLD_SCB_SSEL_POLARITY0__SIZE 0x00000001
#define CYFLD_SCB_SSEL_POLARITY1__OFFSET 0x00000009
#define CYFLD_SCB_SSEL_POLARITY1__SIZE 0x00000001
#define CYFLD_SCB_SSEL_POLARITY2__OFFSET 0x0000000a
#define CYFLD_SCB_SSEL_POLARITY2__SIZE 0x00000001
#define CYFLD_SCB_SSEL_POLARITY3__OFFSET 0x0000000b
#define CYFLD_SCB_SSEL_POLARITY3__SIZE 0x00000001
#define CYFLD_SCB_LOOPBACK__OFFSET 0x00000010
#define CYFLD_SCB_LOOPBACK__SIZE 0x00000001
#define CYFLD_SCB_SLAVE_SELECT__OFFSET 0x0000001a
#define CYFLD_SCB_SLAVE_SELECT__SIZE 0x00000002
#define CYFLD_SCB_MASTER_MODE__OFFSET 0x0000001f
#define CYFLD_SCB_MASTER_MODE__SIZE 0x00000001
#define CYREG_SCB0_SPI_STATUS 0x40240024
#define CYFLD_SCB_BUS_BUSY__OFFSET 0x00000000
#define CYFLD_SCB_BUS_BUSY__SIZE 0x00000001
#define CYFLD_SCB_SPI_EC_BUSY__OFFSET 0x00000001
#define CYFLD_SCB_SPI_EC_BUSY__SIZE 0x00000001
#define CYFLD_SCB_CURR_EZ_ADDR__OFFSET 0x00000008
#define CYFLD_SCB_CURR_EZ_ADDR__SIZE 0x00000008
#define CYFLD_SCB_BASE_EZ_ADDR__OFFSET 0x00000010
#define CYFLD_SCB_BASE_EZ_ADDR__SIZE 0x00000008
#define CYREG_SCB0_UART_CTRL 0x40240040
#define CYREG_SCB0_UART_TX_CTRL 0x40240044
#define CYFLD_SCB_STOP_BITS__OFFSET 0x00000000
#define CYFLD_SCB_STOP_BITS__SIZE 0x00000003
#define CYFLD_SCB_PARITY__OFFSET 0x00000004
#define CYFLD_SCB_PARITY__SIZE 0x00000001
#define CYFLD_SCB_PARITY_ENABLED__OFFSET 0x00000005
#define CYFLD_SCB_PARITY_ENABLED__SIZE 0x00000001
#define CYFLD_SCB_RETRY_ON_NACK__OFFSET 0x00000008
#define CYFLD_SCB_RETRY_ON_NACK__SIZE 0x00000001
#define CYREG_SCB0_UART_RX_CTRL 0x40240048
#define CYFLD_SCB_POLARITY__OFFSET 0x00000006
#define CYFLD_SCB_POLARITY__SIZE 0x00000001
#define CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET 0x00000008
#define CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE 0x00000001
#define CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET 0x00000009
#define CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE 0x00000001
#define CYFLD_SCB_MP_MODE__OFFSET 0x0000000a
#define CYFLD_SCB_MP_MODE__SIZE 0x00000001
#define CYFLD_SCB_LIN_MODE__OFFSET 0x0000000c
#define CYFLD_SCB_LIN_MODE__SIZE 0x00000001
#define CYFLD_SCB_SKIP_START__OFFSET 0x0000000d
#define CYFLD_SCB_SKIP_START__SIZE 0x00000001
#define CYFLD_SCB_BREAK_WIDTH__OFFSET 0x00000010
#define CYFLD_SCB_BREAK_WIDTH__SIZE 0x00000004
#define CYREG_SCB0_UART_RX_STATUS 0x4024004c
#define CYFLD_SCB_BR_COUNTER__OFFSET 0x00000000
#define CYFLD_SCB_BR_COUNTER__SIZE 0x0000000c
#define CYREG_SCB0_UART_FLOW_CTRL 0x40240050
#define CYFLD_SCB_TRIGGER_LEVEL__OFFSET 0x00000000
#define CYFLD_SCB_TRIGGER_LEVEL__SIZE 0x00000004
#define CYFLD_SCB_RTS_POLARITY__OFFSET 0x00000010
#define CYFLD_SCB_RTS_POLARITY__SIZE 0x00000001
#define CYFLD_SCB_CTS_POLARITY__OFFSET 0x00000018
#define CYFLD_SCB_CTS_POLARITY__SIZE 0x00000001
#define CYFLD_SCB_CTS_ENABLED__OFFSET 0x00000019
#define CYFLD_SCB_CTS_ENABLED__SIZE 0x00000001
#define CYREG_SCB0_I2C_CTRL 0x40240060
#define CYFLD_SCB_HIGH_PHASE_OVS__OFFSET 0x00000000
#define CYFLD_SCB_HIGH_PHASE_OVS__SIZE 0x00000004
#define CYFLD_SCB_LOW_PHASE_OVS__OFFSET 0x00000004
#define CYFLD_SCB_LOW_PHASE_OVS__SIZE 0x00000004
#define CYFLD_SCB_M_READY_DATA_ACK__OFFSET 0x00000008
#define CYFLD_SCB_M_READY_DATA_ACK__SIZE 0x00000001
#define CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET 0x00000009
#define CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE 0x00000001
#define CYFLD_SCB_S_GENERAL_IGNORE__OFFSET 0x0000000b
#define CYFLD_SCB_S_GENERAL_IGNORE__SIZE 0x00000001
#define CYFLD_SCB_S_READY_ADDR_ACK__OFFSET 0x0000000c
#define CYFLD_SCB_S_READY_ADDR_ACK__SIZE 0x00000001
#define CYFLD_SCB_S_READY_DATA_ACK__OFFSET 0x0000000d
#define CYFLD_SCB_S_READY_DATA_ACK__SIZE 0x00000001
#define CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET 0x0000000e
#define CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE 0x00000001
#define CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET 0x0000000f
#define CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE 0x00000001
#define CYFLD_SCB_SLAVE_MODE__OFFSET 0x0000001e
#define CYFLD_SCB_SLAVE_MODE__SIZE 0x00000001
#define CYREG_SCB0_I2C_STATUS 0x40240064
#define CYFLD_SCB_I2C_EC_BUSY__OFFSET 0x00000001
#define CYFLD_SCB_I2C_EC_BUSY__SIZE 0x00000001
#define CYFLD_SCB_S_READ__OFFSET 0x00000004
#define CYFLD_SCB_S_READ__SIZE 0x00000001
#define CYFLD_SCB_M_READ__OFFSET 0x00000005
#define CYFLD_SCB_M_READ__SIZE 0x00000001
#define CYREG_SCB0_I2C_M_CMD 0x40240068
#define CYFLD_SCB_M_START__OFFSET 0x00000000
#define CYFLD_SCB_M_START__SIZE 0x00000001
#define CYFLD_SCB_M_START_ON_IDLE__OFFSET 0x00000001
#define CYFLD_SCB_M_START_ON_IDLE__SIZE 0x00000001
#define CYFLD_SCB_M_ACK__OFFSET 0x00000002
#define CYFLD_SCB_M_ACK__SIZE 0x00000001
#define CYFLD_SCB_M_NACK__OFFSET 0x00000003
#define CYFLD_SCB_M_NACK__SIZE 0x00000001
#define CYFLD_SCB_M_STOP__OFFSET 0x00000004
#define CYFLD_SCB_M_STOP__SIZE 0x00000001
#define CYREG_SCB0_I2C_S_CMD 0x4024006c
#define CYFLD_SCB_S_ACK__OFFSET 0x00000000
#define CYFLD_SCB_S_ACK__SIZE 0x00000001
#define CYFLD_SCB_S_NACK__OFFSET 0x00000001
#define CYFLD_SCB_S_NACK__SIZE 0x00000001
#define CYREG_SCB0_I2C_CFG 0x40240070
#define CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET 0x00000000
#define CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET 0x00000004
#define CYFLD_SCB_SDA_IN_FILT_SEL__SIZE 0x00000001
#define CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET 0x00000008
#define CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET 0x0000000c
#define CYFLD_SCB_SCL_IN_FILT_SEL__SIZE 0x00000001
#define CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET 0x00000010
#define CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET 0x00000012
#define CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET 0x00000014
#define CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET 0x0000001c
#define CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE 0x00000002
#define CYREG_SCB0_TX_CTRL 0x40240200
#define CYFLD_SCB_DATA_WIDTH__OFFSET 0x00000000
#define CYFLD_SCB_DATA_WIDTH__SIZE 0x00000004
#define CYFLD_SCB_MSB_FIRST__OFFSET 0x00000008
#define CYFLD_SCB_MSB_FIRST__SIZE 0x00000001
#define CYREG_SCB0_TX_FIFO_CTRL 0x40240204
#define CYFLD_SCB_CLEAR__OFFSET 0x00000010
#define CYFLD_SCB_CLEAR__SIZE 0x00000001
#define CYFLD_SCB_FREEZE__OFFSET 0x00000011
#define CYFLD_SCB_FREEZE__SIZE 0x00000001
#define CYREG_SCB0_TX_FIFO_STATUS 0x40240208
#define CYFLD_SCB_USED__OFFSET 0x00000000
#define CYFLD_SCB_USED__SIZE 0x00000005
#define CYFLD_SCB_SR_VALID__OFFSET 0x0000000f
#define CYFLD_SCB_SR_VALID__SIZE 0x00000001
#define CYFLD_SCB_RD_PTR__OFFSET 0x00000010
#define CYFLD_SCB_RD_PTR__SIZE 0x00000004
#define CYFLD_SCB_WR_PTR__OFFSET 0x00000018
#define CYFLD_SCB_WR_PTR__SIZE 0x00000004
#define CYREG_SCB0_TX_FIFO_WR 0x40240240
#define CYFLD_SCB_DATA__OFFSET 0x00000000
#define CYFLD_SCB_DATA__SIZE 0x00000010
#define CYREG_SCB0_RX_CTRL 0x40240300
#define CYFLD_SCB_MEDIAN__OFFSET 0x00000009
#define CYFLD_SCB_MEDIAN__SIZE 0x00000001
#define CYREG_SCB0_RX_FIFO_CTRL 0x40240304
#define CYREG_SCB0_RX_FIFO_STATUS 0x40240308
#define CYREG_SCB0_RX_MATCH 0x40240310
#define CYFLD_SCB_ADDR__OFFSET 0x00000000
#define CYFLD_SCB_ADDR__SIZE 0x00000008
#define CYFLD_SCB_MASK__OFFSET 0x00000010
#define CYFLD_SCB_MASK__SIZE 0x00000008
#define CYREG_SCB0_RX_FIFO_RD 0x40240340
#define CYREG_SCB0_RX_FIFO_RD_SILENT 0x40240344
#define CYREG_SCB0_EZ_DATA0 0x40240400
#define CYFLD_SCB_EZ_DATA__OFFSET 0x00000000
#define CYFLD_SCB_EZ_DATA__SIZE 0x00000008
#define CYREG_SCB0_EZ_DATA1 0x40240404
#define CYREG_SCB0_EZ_DATA2 0x40240408
#define CYREG_SCB0_EZ_DATA3 0x4024040c
#define CYREG_SCB0_EZ_DATA4 0x40240410
#define CYREG_SCB0_EZ_DATA5 0x40240414
#define CYREG_SCB0_EZ_DATA6 0x40240418
#define CYREG_SCB0_EZ_DATA7 0x4024041c
#define CYREG_SCB0_EZ_DATA8 0x40240420
#define CYREG_SCB0_EZ_DATA9 0x40240424
#define CYREG_SCB0_EZ_DATA10 0x40240428
#define CYREG_SCB0_EZ_DATA11 0x4024042c
#define CYREG_SCB0_EZ_DATA12 0x40240430
#define CYREG_SCB0_EZ_DATA13 0x40240434
#define CYREG_SCB0_EZ_DATA14 0x40240438
#define CYREG_SCB0_EZ_DATA15 0x4024043c
#define CYREG_SCB0_EZ_DATA16 0x40240440
#define CYREG_SCB0_EZ_DATA17 0x40240444
#define CYREG_SCB0_EZ_DATA18 0x40240448
#define CYREG_SCB0_EZ_DATA19 0x4024044c
#define CYREG_SCB0_EZ_DATA20 0x40240450
#define CYREG_SCB0_EZ_DATA21 0x40240454
#define CYREG_SCB0_EZ_DATA22 0x40240458
#define CYREG_SCB0_EZ_DATA23 0x4024045c
#define CYREG_SCB0_EZ_DATA24 0x40240460
#define CYREG_SCB0_EZ_DATA25 0x40240464
#define CYREG_SCB0_EZ_DATA26 0x40240468
#define CYREG_SCB0_EZ_DATA27 0x4024046c
#define CYREG_SCB0_EZ_DATA28 0x40240470
#define CYREG_SCB0_EZ_DATA29 0x40240474
#define CYREG_SCB0_EZ_DATA30 0x40240478
#define CYREG_SCB0_EZ_DATA31 0x4024047c
#define CYREG_SCB0_INTR_CAUSE 0x40240e00
#define CYFLD_SCB_M__OFFSET 0x00000000
#define CYFLD_SCB_M__SIZE 0x00000001
#define CYFLD_SCB_S__OFFSET 0x00000001
#define CYFLD_SCB_S__SIZE 0x00000001
#define CYFLD_SCB_TX__OFFSET 0x00000002
#define CYFLD_SCB_TX__SIZE 0x00000001
#define CYFLD_SCB_RX__OFFSET 0x00000003
#define CYFLD_SCB_RX__SIZE 0x00000001
#define CYFLD_SCB_I2C_EC__OFFSET 0x00000004
#define CYFLD_SCB_I2C_EC__SIZE 0x00000001
#define CYFLD_SCB_SPI_EC__OFFSET 0x00000005
#define CYFLD_SCB_SPI_EC__SIZE 0x00000001
#define CYREG_SCB0_INTR_I2C_EC 0x40240e80
#define CYFLD_SCB_WAKE_UP__OFFSET 0x00000000
#define CYFLD_SCB_WAKE_UP__SIZE 0x00000001
#define CYFLD_SCB_EZ_STOP__OFFSET 0x00000001
#define CYFLD_SCB_EZ_STOP__SIZE 0x00000001
#define CYFLD_SCB_EZ_WRITE_STOP__OFFSET 0x00000002
#define CYFLD_SCB_EZ_WRITE_STOP__SIZE 0x00000001
#define CYFLD_SCB_EZ_READ_STOP__OFFSET 0x00000003
#define CYFLD_SCB_EZ_READ_STOP__SIZE 0x00000001
#define CYREG_SCB0_INTR_I2C_EC_MASK 0x40240e88
#define CYREG_SCB0_INTR_I2C_EC_MASKED 0x40240e8c
#define CYREG_SCB0_INTR_SPI_EC 0x40240ec0
#define CYREG_SCB0_INTR_SPI_EC_MASK 0x40240ec8
#define CYREG_SCB0_INTR_SPI_EC_MASKED 0x40240ecc
#define CYREG_SCB0_INTR_M 0x40240f00
#define CYFLD_SCB_I2C_ARB_LOST__OFFSET 0x00000000
#define CYFLD_SCB_I2C_ARB_LOST__SIZE 0x00000001
#define CYFLD_SCB_I2C_NACK__OFFSET 0x00000001
#define CYFLD_SCB_I2C_NACK__SIZE 0x00000001
#define CYFLD_SCB_I2C_ACK__OFFSET 0x00000002
#define CYFLD_SCB_I2C_ACK__SIZE 0x00000001
#define CYFLD_SCB_I2C_STOP__OFFSET 0x00000004
#define CYFLD_SCB_I2C_STOP__SIZE 0x00000001
#define CYFLD_SCB_I2C_BUS_ERROR__OFFSET 0x00000008
#define CYFLD_SCB_I2C_BUS_ERROR__SIZE 0x00000001
#define CYFLD_SCB_SPI_DONE__OFFSET 0x00000009
#define CYFLD_SCB_SPI_DONE__SIZE 0x00000001
#define CYREG_SCB0_INTR_M_SET 0x40240f04
#define CYREG_SCB0_INTR_M_MASK 0x40240f08
#define CYREG_SCB0_INTR_M_MASKED 0x40240f0c
#define CYREG_SCB0_INTR_S 0x40240f40
#define CYFLD_SCB_I2C_WRITE_STOP__OFFSET 0x00000003
#define CYFLD_SCB_I2C_WRITE_STOP__SIZE 0x00000001
#define CYFLD_SCB_I2C_START__OFFSET 0x00000005
#define CYFLD_SCB_I2C_START__SIZE 0x00000001
#define CYFLD_SCB_I2C_ADDR_MATCH__OFFSET 0x00000006
#define CYFLD_SCB_I2C_ADDR_MATCH__SIZE 0x00000001
#define CYFLD_SCB_I2C_GENERAL__OFFSET 0x00000007
#define CYFLD_SCB_I2C_GENERAL__SIZE 0x00000001
#define CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET 0x00000009
#define CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE 0x00000001
#define CYFLD_SCB_SPI_EZ_STOP__OFFSET 0x0000000a
#define CYFLD_SCB_SPI_EZ_STOP__SIZE 0x00000001
#define CYFLD_SCB_SPI_BUS_ERROR__OFFSET 0x0000000b
#define CYFLD_SCB_SPI_BUS_ERROR__SIZE 0x00000001
#define CYREG_SCB0_INTR_S_SET 0x40240f44
#define CYREG_SCB0_INTR_S_MASK 0x40240f48
#define CYREG_SCB0_INTR_S_MASKED 0x40240f4c
#define CYREG_SCB0_INTR_TX 0x40240f80
#define CYFLD_SCB_TRIGGER__OFFSET 0x00000000
#define CYFLD_SCB_TRIGGER__SIZE 0x00000001
#define CYFLD_SCB_NOT_FULL__OFFSET 0x00000001
#define CYFLD_SCB_NOT_FULL__SIZE 0x00000001
#define CYFLD_SCB_EMPTY__OFFSET 0x00000004
#define CYFLD_SCB_EMPTY__SIZE 0x00000001
#define CYFLD_SCB_OVERFLOW__OFFSET 0x00000005
#define CYFLD_SCB_OVERFLOW__SIZE 0x00000001
#define CYFLD_SCB_UNDERFLOW__OFFSET 0x00000006
#define CYFLD_SCB_UNDERFLOW__SIZE 0x00000001
#define CYFLD_SCB_BLOCKED__OFFSET 0x00000007
#define CYFLD_SCB_BLOCKED__SIZE 0x00000001
#define CYFLD_SCB_UART_NACK__OFFSET 0x00000008
#define CYFLD_SCB_UART_NACK__SIZE 0x00000001
#define CYFLD_SCB_UART_DONE__OFFSET 0x00000009
#define CYFLD_SCB_UART_DONE__SIZE 0x00000001
#define CYFLD_SCB_UART_ARB_LOST__OFFSET 0x0000000a
#define CYFLD_SCB_UART_ARB_LOST__SIZE 0x00000001
#define CYREG_SCB0_INTR_TX_SET 0x40240f84
#define CYREG_SCB0_INTR_TX_MASK 0x40240f88
#define CYREG_SCB0_INTR_TX_MASKED 0x40240f8c
#define CYREG_SCB0_INTR_RX 0x40240fc0
#define CYFLD_SCB_NOT_EMPTY__OFFSET 0x00000002
#define CYFLD_SCB_NOT_EMPTY__SIZE 0x00000001
#define CYFLD_SCB_FULL__OFFSET 0x00000003
#define CYFLD_SCB_FULL__SIZE 0x00000001
#define CYFLD_SCB_FRAME_ERROR__OFFSET 0x00000008
#define CYFLD_SCB_FRAME_ERROR__SIZE 0x00000001
#define CYFLD_SCB_PARITY_ERROR__OFFSET 0x00000009
#define CYFLD_SCB_PARITY_ERROR__SIZE 0x00000001
#define CYFLD_SCB_BAUD_DETECT__OFFSET 0x0000000a
#define CYFLD_SCB_BAUD_DETECT__SIZE 0x00000001
#define CYFLD_SCB_BREAK_DETECT__OFFSET 0x0000000b
#define CYFLD_SCB_BREAK_DETECT__SIZE 0x00000001
#define CYREG_SCB0_INTR_RX_SET 0x40240fc4
#define CYREG_SCB0_INTR_RX_MASK 0x40240fc8
#define CYREG_SCB0_INTR_RX_MASKED 0x40240fcc
#define CYDEV_SCB1_BASE 0x40250000
#define CYDEV_SCB1_SIZE 0x00010000
#define CYREG_SCB1_CTRL 0x40250000
#define CYREG_SCB1_STATUS 0x40250004
#define CYREG_SCB1_SPI_CTRL 0x40250020
#define CYREG_SCB1_SPI_STATUS 0x40250024
#define CYREG_SCB1_UART_CTRL 0x40250040
#define CYREG_SCB1_UART_TX_CTRL 0x40250044
#define CYREG_SCB1_UART_RX_CTRL 0x40250048
#define CYREG_SCB1_UART_RX_STATUS 0x4025004c
#define CYREG_SCB1_UART_FLOW_CTRL 0x40250050
#define CYREG_SCB1_I2C_CTRL 0x40250060
#define CYREG_SCB1_I2C_STATUS 0x40250064
#define CYREG_SCB1_I2C_M_CMD 0x40250068
#define CYREG_SCB1_I2C_S_CMD 0x4025006c
#define CYREG_SCB1_I2C_CFG 0x40250070
#define CYREG_SCB1_TX_CTRL 0x40250200
#define CYREG_SCB1_TX_FIFO_CTRL 0x40250204
#define CYREG_SCB1_TX_FIFO_STATUS 0x40250208
#define CYREG_SCB1_TX_FIFO_WR 0x40250240
#define CYREG_SCB1_RX_CTRL 0x40250300
#define CYREG_SCB1_RX_FIFO_CTRL 0x40250304
#define CYREG_SCB1_RX_FIFO_STATUS 0x40250308
#define CYREG_SCB1_RX_MATCH 0x40250310
#define CYREG_SCB1_RX_FIFO_RD 0x40250340
#define CYREG_SCB1_RX_FIFO_RD_SILENT 0x40250344
#define CYREG_SCB1_EZ_DATA0 0x40250400
#define CYREG_SCB1_EZ_DATA1 0x40250404
#define CYREG_SCB1_EZ_DATA2 0x40250408
#define CYREG_SCB1_EZ_DATA3 0x4025040c
#define CYREG_SCB1_EZ_DATA4 0x40250410
#define CYREG_SCB1_EZ_DATA5 0x40250414
#define CYREG_SCB1_EZ_DATA6 0x40250418
#define CYREG_SCB1_EZ_DATA7 0x4025041c
#define CYREG_SCB1_EZ_DATA8 0x40250420
#define CYREG_SCB1_EZ_DATA9 0x40250424
#define CYREG_SCB1_EZ_DATA10 0x40250428
#define CYREG_SCB1_EZ_DATA11 0x4025042c
#define CYREG_SCB1_EZ_DATA12 0x40250430
#define CYREG_SCB1_EZ_DATA13 0x40250434
#define CYREG_SCB1_EZ_DATA14 0x40250438
#define CYREG_SCB1_EZ_DATA15 0x4025043c
#define CYREG_SCB1_EZ_DATA16 0x40250440
#define CYREG_SCB1_EZ_DATA17 0x40250444
#define CYREG_SCB1_EZ_DATA18 0x40250448
#define CYREG_SCB1_EZ_DATA19 0x4025044c
#define CYREG_SCB1_EZ_DATA20 0x40250450
#define CYREG_SCB1_EZ_DATA21 0x40250454
#define CYREG_SCB1_EZ_DATA22 0x40250458
#define CYREG_SCB1_EZ_DATA23 0x4025045c
#define CYREG_SCB1_EZ_DATA24 0x40250460
#define CYREG_SCB1_EZ_DATA25 0x40250464
#define CYREG_SCB1_EZ_DATA26 0x40250468
#define CYREG_SCB1_EZ_DATA27 0x4025046c
#define CYREG_SCB1_EZ_DATA28 0x40250470
#define CYREG_SCB1_EZ_DATA29 0x40250474
#define CYREG_SCB1_EZ_DATA30 0x40250478
#define CYREG_SCB1_EZ_DATA31 0x4025047c
#define CYREG_SCB1_INTR_CAUSE 0x40250e00
#define CYREG_SCB1_INTR_I2C_EC 0x40250e80
#define CYREG_SCB1_INTR_I2C_EC_MASK 0x40250e88
#define CYREG_SCB1_INTR_I2C_EC_MASKED 0x40250e8c
#define CYREG_SCB1_INTR_SPI_EC 0x40250ec0
#define CYREG_SCB1_INTR_SPI_EC_MASK 0x40250ec8
#define CYREG_SCB1_INTR_SPI_EC_MASKED 0x40250ecc
#define CYREG_SCB1_INTR_M 0x40250f00
#define CYREG_SCB1_INTR_M_SET 0x40250f04
#define CYREG_SCB1_INTR_M_MASK 0x40250f08
#define CYREG_SCB1_INTR_M_MASKED 0x40250f0c
#define CYREG_SCB1_INTR_S 0x40250f40
#define CYREG_SCB1_INTR_S_SET 0x40250f44
#define CYREG_SCB1_INTR_S_MASK 0x40250f48
#define CYREG_SCB1_INTR_S_MASKED 0x40250f4c
#define CYREG_SCB1_INTR_TX 0x40250f80
#define CYREG_SCB1_INTR_TX_SET 0x40250f84
#define CYREG_SCB1_INTR_TX_MASK 0x40250f88
#define CYREG_SCB1_INTR_TX_MASKED 0x40250f8c
#define CYREG_SCB1_INTR_RX 0x40250fc0
#define CYREG_SCB1_INTR_RX_SET 0x40250fc4
#define CYREG_SCB1_INTR_RX_MASK 0x40250fc8
#define CYREG_SCB1_INTR_RX_MASKED 0x40250fcc
#define CYDEV_SCB2_BASE 0x40260000
#define CYDEV_SCB2_SIZE 0x00010000
#define CYREG_SCB2_CTRL 0x40260000
#define CYREG_SCB2_STATUS 0x40260004
#define CYREG_SCB2_SPI_CTRL 0x40260020
#define CYREG_SCB2_SPI_STATUS 0x40260024
#define CYREG_SCB2_UART_CTRL 0x40260040
#define CYREG_SCB2_UART_TX_CTRL 0x40260044
#define CYREG_SCB2_UART_RX_CTRL 0x40260048
#define CYREG_SCB2_UART_RX_STATUS 0x4026004c
#define CYREG_SCB2_UART_FLOW_CTRL 0x40260050
#define CYREG_SCB2_I2C_CTRL 0x40260060
#define CYREG_SCB2_I2C_STATUS 0x40260064
#define CYREG_SCB2_I2C_M_CMD 0x40260068
#define CYREG_SCB2_I2C_S_CMD 0x4026006c
#define CYREG_SCB2_I2C_CFG 0x40260070
#define CYREG_SCB2_TX_CTRL 0x40260200
#define CYREG_SCB2_TX_FIFO_CTRL 0x40260204
#define CYREG_SCB2_TX_FIFO_STATUS 0x40260208
#define CYREG_SCB2_TX_FIFO_WR 0x40260240
#define CYREG_SCB2_RX_CTRL 0x40260300
#define CYREG_SCB2_RX_FIFO_CTRL 0x40260304
#define CYREG_SCB2_RX_FIFO_STATUS 0x40260308
#define CYREG_SCB2_RX_MATCH 0x40260310
#define CYREG_SCB2_RX_FIFO_RD 0x40260340
#define CYREG_SCB2_RX_FIFO_RD_SILENT 0x40260344
#define CYREG_SCB2_EZ_DATA0 0x40260400
#define CYREG_SCB2_EZ_DATA1 0x40260404
#define CYREG_SCB2_EZ_DATA2 0x40260408
#define CYREG_SCB2_EZ_DATA3 0x4026040c
#define CYREG_SCB2_EZ_DATA4 0x40260410
#define CYREG_SCB2_EZ_DATA5 0x40260414
#define CYREG_SCB2_EZ_DATA6 0x40260418
#define CYREG_SCB2_EZ_DATA7 0x4026041c
#define CYREG_SCB2_EZ_DATA8 0x40260420
#define CYREG_SCB2_EZ_DATA9 0x40260424
#define CYREG_SCB2_EZ_DATA10 0x40260428
#define CYREG_SCB2_EZ_DATA11 0x4026042c
#define CYREG_SCB2_EZ_DATA12 0x40260430
#define CYREG_SCB2_EZ_DATA13 0x40260434
#define CYREG_SCB2_EZ_DATA14 0x40260438
#define CYREG_SCB2_EZ_DATA15 0x4026043c
#define CYREG_SCB2_EZ_DATA16 0x40260440
#define CYREG_SCB2_EZ_DATA17 0x40260444
#define CYREG_SCB2_EZ_DATA18 0x40260448
#define CYREG_SCB2_EZ_DATA19 0x4026044c
#define CYREG_SCB2_EZ_DATA20 0x40260450
#define CYREG_SCB2_EZ_DATA21 0x40260454
#define CYREG_SCB2_EZ_DATA22 0x40260458
#define CYREG_SCB2_EZ_DATA23 0x4026045c
#define CYREG_SCB2_EZ_DATA24 0x40260460
#define CYREG_SCB2_EZ_DATA25 0x40260464
#define CYREG_SCB2_EZ_DATA26 0x40260468
#define CYREG_SCB2_EZ_DATA27 0x4026046c
#define CYREG_SCB2_EZ_DATA28 0x40260470
#define CYREG_SCB2_EZ_DATA29 0x40260474
#define CYREG_SCB2_EZ_DATA30 0x40260478
#define CYREG_SCB2_EZ_DATA31 0x4026047c
#define CYREG_SCB2_INTR_CAUSE 0x40260e00
#define CYREG_SCB2_INTR_I2C_EC 0x40260e80
#define CYREG_SCB2_INTR_I2C_EC_MASK 0x40260e88
#define CYREG_SCB2_INTR_I2C_EC_MASKED 0x40260e8c
#define CYREG_SCB2_INTR_SPI_EC 0x40260ec0
#define CYREG_SCB2_INTR_SPI_EC_MASK 0x40260ec8
#define CYREG_SCB2_INTR_SPI_EC_MASKED 0x40260ecc
#define CYREG_SCB2_INTR_M 0x40260f00
#define CYREG_SCB2_INTR_M_SET 0x40260f04
#define CYREG_SCB2_INTR_M_MASK 0x40260f08
#define CYREG_SCB2_INTR_M_MASKED 0x40260f0c
#define CYREG_SCB2_INTR_S 0x40260f40
#define CYREG_SCB2_INTR_S_SET 0x40260f44
#define CYREG_SCB2_INTR_S_MASK 0x40260f48
#define CYREG_SCB2_INTR_S_MASKED 0x40260f4c
#define CYREG_SCB2_INTR_TX 0x40260f80
#define CYREG_SCB2_INTR_TX_SET 0x40260f84
#define CYREG_SCB2_INTR_TX_MASK 0x40260f88
#define CYREG_SCB2_INTR_TX_MASKED 0x40260f8c
#define CYREG_SCB2_INTR_RX 0x40260fc0
#define CYREG_SCB2_INTR_RX_SET 0x40260fc4
#define CYREG_SCB2_INTR_RX_MASK 0x40260fc8
#define CYREG_SCB2_INTR_RX_MASKED 0x40260fcc
#define CYDEV_SCB3_BASE 0x40270000
#define CYDEV_SCB3_SIZE 0x00010000
#define CYREG_SCB3_CTRL 0x40270000
#define CYREG_SCB3_STATUS 0x40270004
#define CYREG_SCB3_SPI_CTRL 0x40270020
#define CYREG_SCB3_SPI_STATUS 0x40270024
#define CYREG_SCB3_UART_CTRL 0x40270040
#define CYREG_SCB3_UART_TX_CTRL 0x40270044
#define CYREG_SCB3_UART_RX_CTRL 0x40270048
#define CYREG_SCB3_UART_RX_STATUS 0x4027004c
#define CYREG_SCB3_UART_FLOW_CTRL 0x40270050
#define CYREG_SCB3_I2C_CTRL 0x40270060
#define CYREG_SCB3_I2C_STATUS 0x40270064
#define CYREG_SCB3_I2C_M_CMD 0x40270068
#define CYREG_SCB3_I2C_S_CMD 0x4027006c
#define CYREG_SCB3_I2C_CFG 0x40270070
#define CYREG_SCB3_TX_CTRL 0x40270200
#define CYREG_SCB3_TX_FIFO_CTRL 0x40270204
#define CYREG_SCB3_TX_FIFO_STATUS 0x40270208
#define CYREG_SCB3_TX_FIFO_WR 0x40270240
#define CYREG_SCB3_RX_CTRL 0x40270300
#define CYREG_SCB3_RX_FIFO_CTRL 0x40270304
#define CYREG_SCB3_RX_FIFO_STATUS 0x40270308
#define CYREG_SCB3_RX_MATCH 0x40270310
#define CYREG_SCB3_RX_FIFO_RD 0x40270340
#define CYREG_SCB3_RX_FIFO_RD_SILENT 0x40270344
#define CYREG_SCB3_EZ_DATA0 0x40270400
#define CYREG_SCB3_EZ_DATA1 0x40270404
#define CYREG_SCB3_EZ_DATA2 0x40270408
#define CYREG_SCB3_EZ_DATA3 0x4027040c
#define CYREG_SCB3_EZ_DATA4 0x40270410
#define CYREG_SCB3_EZ_DATA5 0x40270414
#define CYREG_SCB3_EZ_DATA6 0x40270418
#define CYREG_SCB3_EZ_DATA7 0x4027041c
#define CYREG_SCB3_EZ_DATA8 0x40270420
#define CYREG_SCB3_EZ_DATA9 0x40270424
#define CYREG_SCB3_EZ_DATA10 0x40270428
#define CYREG_SCB3_EZ_DATA11 0x4027042c
#define CYREG_SCB3_EZ_DATA12 0x40270430
#define CYREG_SCB3_EZ_DATA13 0x40270434
#define CYREG_SCB3_EZ_DATA14 0x40270438
#define CYREG_SCB3_EZ_DATA15 0x4027043c
#define CYREG_SCB3_EZ_DATA16 0x40270440
#define CYREG_SCB3_EZ_DATA17 0x40270444
#define CYREG_SCB3_EZ_DATA18 0x40270448
#define CYREG_SCB3_EZ_DATA19 0x4027044c
#define CYREG_SCB3_EZ_DATA20 0x40270450
#define CYREG_SCB3_EZ_DATA21 0x40270454
#define CYREG_SCB3_EZ_DATA22 0x40270458
#define CYREG_SCB3_EZ_DATA23 0x4027045c
#define CYREG_SCB3_EZ_DATA24 0x40270460
#define CYREG_SCB3_EZ_DATA25 0x40270464
#define CYREG_SCB3_EZ_DATA26 0x40270468
#define CYREG_SCB3_EZ_DATA27 0x4027046c
#define CYREG_SCB3_EZ_DATA28 0x40270470
#define CYREG_SCB3_EZ_DATA29 0x40270474
#define CYREG_SCB3_EZ_DATA30 0x40270478
#define CYREG_SCB3_EZ_DATA31 0x4027047c
#define CYREG_SCB3_INTR_CAUSE 0x40270e00
#define CYREG_SCB3_INTR_I2C_EC 0x40270e80
#define CYREG_SCB3_INTR_I2C_EC_MASK 0x40270e88
#define CYREG_SCB3_INTR_I2C_EC_MASKED 0x40270e8c
#define CYREG_SCB3_INTR_SPI_EC 0x40270ec0
#define CYREG_SCB3_INTR_SPI_EC_MASK 0x40270ec8
#define CYREG_SCB3_INTR_SPI_EC_MASKED 0x40270ecc
#define CYREG_SCB3_INTR_M 0x40270f00
#define CYREG_SCB3_INTR_M_SET 0x40270f04
#define CYREG_SCB3_INTR_M_MASK 0x40270f08
#define CYREG_SCB3_INTR_M_MASKED 0x40270f0c
#define CYREG_SCB3_INTR_S 0x40270f40
#define CYREG_SCB3_INTR_S_SET 0x40270f44
#define CYREG_SCB3_INTR_S_MASK 0x40270f48
#define CYREG_SCB3_INTR_S_MASKED 0x40270f4c
#define CYREG_SCB3_INTR_TX 0x40270f80
#define CYREG_SCB3_INTR_TX_SET 0x40270f84
#define CYREG_SCB3_INTR_TX_MASK 0x40270f88
#define CYREG_SCB3_INTR_TX_MASKED 0x40270f8c
#define CYREG_SCB3_INTR_RX 0x40270fc0
#define CYREG_SCB3_INTR_RX_SET 0x40270fc4
#define CYREG_SCB3_INTR_RX_MASK 0x40270fc8
#define CYREG_SCB3_INTR_RX_MASKED 0x40270fcc
#define CYDEV_CSD0_BASE 0x40280000
#define CYDEV_CSD0_SIZE 0x00010000
#define CYREG_CSD0_ID 0x40280000
#define CYFLD_CSD_ID__OFFSET 0x00000000
#define CYFLD_CSD_ID__SIZE 0x00000010
#define CYFLD_CSD_REVISION__OFFSET 0x00000010
#define CYFLD_CSD_REVISION__SIZE 0x00000010
#define CYREG_CSD0_CONFIG 0x40280004
#define CYFLD_CSD_DSI_SAMPLE_EN__OFFSET 0x00000000
#define CYFLD_CSD_DSI_SAMPLE_EN__SIZE 0x00000001
#define CYFLD_CSD_SAMPLE_SYNC__OFFSET 0x00000001
#define CYFLD_CSD_SAMPLE_SYNC__SIZE 0x00000001
#define CYFLD_CSD_BYPASS_SEL__OFFSET 0x00000002
#define CYFLD_CSD_BYPASS_SEL__SIZE 0x00000001
#define CYVAL_CSD_BYPASS_SEL_PRS_OR_DIV2 0x00000000
#define CYVAL_CSD_BYPASS_SEL_DIRECT_CLOCK 0x00000001
#define CYFLD_CSD_FILTER_ENABLE__OFFSET 0x00000003
#define CYFLD_CSD_FILTER_ENABLE__SIZE 0x00000001
#define CYVAL_CSD_FILTER_ENABLE_FILTER_OFF 0x00000000
#define CYVAL_CSD_FILTER_ENABLE_FILTER_ON 0x00000001
#define CYFLD_CSD_DUAL_CAP_EN__OFFSET 0x00000004
#define CYFLD_CSD_DUAL_CAP_EN__SIZE 0x00000001
#define CYVAL_CSD_DUAL_CAP_EN_DISABLE 0x00000000
#define CYVAL_CSD_DUAL_CAP_EN_ENABLE 0x00000001
#define CYFLD_CSD_PRS_CLEAR__OFFSET 0x00000005
#define CYFLD_CSD_PRS_CLEAR__SIZE 0x00000001
#define CYFLD_CSD_PRS_SELECT__OFFSET 0x00000006
#define CYFLD_CSD_PRS_SELECT__SIZE 0x00000001
#define CYVAL_CSD_PRS_SELECT_DIV2 0x00000000
#define CYVAL_CSD_PRS_SELECT_PRS 0x00000001
#define CYFLD_CSD_PRS_12_8__OFFSET 0x00000007
#define CYFLD_CSD_PRS_12_8__SIZE 0x00000001
#define CYVAL_CSD_PRS_12_8_8B 0x00000000
#define CYVAL_CSD_PRS_12_8_12B 0x00000001
#define CYFLD_CSD_DSI_SENSE_EN__OFFSET 0x00000008
#define CYFLD_CSD_DSI_SENSE_EN__SIZE 0x00000001
#define CYFLD_CSD_SHIELD_DELAY__OFFSET 0x00000009
#define CYFLD_CSD_SHIELD_DELAY__SIZE 0x00000002
#define CYVAL_CSD_SHIELD_DELAY_OFF 0x00000000
#define CYVAL_CSD_SHIELD_DELAY_50NS 0x00000002
#define CYVAL_CSD_SHIELD_DELAY_10NS 0x00000003
#define CYFLD_CSD_SENSE_COMP_BW__OFFSET 0x0000000b
#define CYFLD_CSD_SENSE_COMP_BW__SIZE 0x00000001
#define CYVAL_CSD_SENSE_COMP_BW_LOW 0x00000000
#define CYVAL_CSD_SENSE_COMP_BW_HIGH 0x00000001
#define CYFLD_CSD_SENSE_EN__OFFSET 0x0000000c
#define CYFLD_CSD_SENSE_EN__SIZE 0x00000001
#define CYFLD_CSD_REFBUF_EN__OFFSET 0x0000000d
#define CYFLD_CSD_REFBUF_EN__SIZE 0x00000001
#define CYFLD_CSD_COMP_MODE__OFFSET 0x0000000e
#define CYFLD_CSD_COMP_MODE__SIZE 0x00000001
#define CYVAL_CSD_COMP_MODE_CHARGE_BUF 0x00000000
#define CYVAL_CSD_COMP_MODE_CHARGE_IO 0x00000001
#define CYFLD_CSD_COMP_PIN__OFFSET 0x0000000f
#define CYFLD_CSD_COMP_PIN__SIZE 0x00000001
#define CYVAL_CSD_COMP_PIN_CHANNEL1 0x00000000
#define CYVAL_CSD_COMP_PIN_CHANNEL2 0x00000001
#define CYFLD_CSD_POLARITY__OFFSET 0x00000010
#define CYFLD_CSD_POLARITY__SIZE 0x00000001
#define CYVAL_CSD_POLARITY_VSSIO 0x00000000
#define CYVAL_CSD_POLARITY_VDDIO 0x00000001
#define CYFLD_CSD_POLARITY2__OFFSET 0x00000011
#define CYFLD_CSD_POLARITY2__SIZE 0x00000001
#define CYVAL_CSD_POLARITY2_VSSIO 0x00000000
#define CYVAL_CSD_POLARITY2_VDDIO 0x00000001
#define CYFLD_CSD_MUTUAL_CAP__OFFSET 0x00000012
#define CYFLD_CSD_MUTUAL_CAP__SIZE 0x00000001
#define CYVAL_CSD_MUTUAL_CAP_SELFCAP 0x00000000
#define CYVAL_CSD_MUTUAL_CAP_MUTUALCAP 0x00000001
#define CYFLD_CSD_SENSE_COMP_EN__OFFSET 0x00000013
#define CYFLD_CSD_SENSE_COMP_EN__SIZE 0x00000001
#define CYFLD_CSD_REBUF_OUTSEL__OFFSET 0x00000015
#define CYFLD_CSD_REBUF_OUTSEL__SIZE 0x00000001
#define CYVAL_CSD_REBUF_OUTSEL_AMUXA 0x00000000
#define CYVAL_CSD_REBUF_OUTSEL_AMUXB 0x00000001
#define CYFLD_CSD_SENSE_INSEL__OFFSET 0x00000016
#define CYFLD_CSD_SENSE_INSEL__SIZE 0x00000001
#define CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1 0x00000000
#define CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA 0x00000001
#define CYFLD_CSD_REFBUF_DRV__OFFSET 0x00000017
#define CYFLD_CSD_REFBUF_DRV__SIZE 0x00000002
#define CYVAL_CSD_REFBUF_DRV_OFF 0x00000000
#define CYVAL_CSD_REFBUF_DRV_DRV_1 0x00000001
#define CYVAL_CSD_REFBUF_DRV_DRV_2 0x00000002
#define CYVAL_CSD_REFBUF_DRV_DRV_3 0x00000003
#define CYFLD_CSD_DDFTSEL__OFFSET 0x0000001a
#define CYFLD_CSD_DDFTSEL__SIZE 0x00000003
#define CYVAL_CSD_DDFTSEL_NORMAL 0x00000000
#define CYVAL_CSD_DDFTSEL_CSD_SENSE 0x00000001
#define CYVAL_CSD_DDFTSEL_CSD_SHIELD 0x00000002
#define CYVAL_CSD_DDFTSEL_CLK_SAMPLE 0x00000003
#define CYVAL_CSD_DDFTSEL_COMP_OUT 0x00000004
#define CYFLD_CSD_ADFTEN__OFFSET 0x0000001d
#define CYFLD_CSD_ADFTEN__SIZE 0x00000001
#define CYFLD_CSD_DDFTCOMP__OFFSET 0x0000001e
#define CYFLD_CSD_DDFTCOMP__SIZE 0x00000001
#define CYVAL_CSD_DDFTCOMP_REFBUFCOMP 0x00000000
#define CYVAL_CSD_DDFTCOMP_SENSECOMP 0x00000001
#define CYFLD_CSD_ENABLE__OFFSET 0x0000001f
#define CYFLD_CSD_ENABLE__SIZE 0x00000001
#define CYREG_CSD0_IDAC 0x40280008
#define CYFLD_CSD_IDAC1__OFFSET 0x00000000
#define CYFLD_CSD_IDAC1__SIZE 0x00000008
#define CYFLD_CSD_IDAC1_MODE__OFFSET 0x00000008
#define CYFLD_CSD_IDAC1_MODE__SIZE 0x00000002
#define CYVAL_CSD_IDAC1_MODE_OFF 0x00000000
#define CYVAL_CSD_IDAC1_MODE_FIXED 0x00000001
#define CYVAL_CSD_IDAC1_MODE_VARIABLE 0x00000002
#define CYVAL_CSD_IDAC1_MODE_DSI 0x00000003
#define CYFLD_CSD_IDAC1_RANGE__OFFSET 0x0000000a
#define CYFLD_CSD_IDAC1_RANGE__SIZE 0x00000001
#define CYVAL_CSD_IDAC1_RANGE_4X 0x00000000
#define CYVAL_CSD_IDAC1_RANGE_8X 0x00000001
#define CYFLD_CSD_POLARITY1_MIR__OFFSET 0x0000000c
#define CYFLD_CSD_POLARITY1_MIR__SIZE 0x00000001
#define CYFLD_CSD_IDAC2__OFFSET 0x00000010
#define CYFLD_CSD_IDAC2__SIZE 0x00000007
#define CYFLD_CSD_IDAC2_MODE__OFFSET 0x00000018
#define CYFLD_CSD_IDAC2_MODE__SIZE 0x00000002
#define CYVAL_CSD_IDAC2_MODE_OFF 0x00000000
#define CYVAL_CSD_IDAC2_MODE_FIXED 0x00000001
#define CYVAL_CSD_IDAC2_MODE_VARIABLE 0x00000002
#define CYVAL_CSD_IDAC2_MODE_DSI 0x00000003
#define CYFLD_CSD_IDAC2_RANGE__OFFSET 0x0000001a
#define CYFLD_CSD_IDAC2_RANGE__SIZE 0x00000001
#define CYVAL_CSD_IDAC2_RANGE_4X 0x00000000
#define CYVAL_CSD_IDAC2_RANGE_8X 0x00000001
#define CYFLD_CSD_POLARITY2_MIR__OFFSET 0x0000001c
#define CYFLD_CSD_POLARITY2_MIR__SIZE 0x00000001
#define CYFLD_CSD_FEEDBACK_MODE__OFFSET 0x0000001e
#define CYFLD_CSD_FEEDBACK_MODE__SIZE 0x00000001
#define CYVAL_CSD_FEEDBACK_MODE_FLOP 0x00000000
#define CYVAL_CSD_FEEDBACK_MODE_COMP 0x00000001
#define CYREG_CSD0_COUNTER 0x4028000c
#define CYFLD_CSD_COUNTER__OFFSET 0x00000000
#define CYFLD_CSD_COUNTER__SIZE 0x00000010
#define CYFLD_CSD_PERIOD__OFFSET 0x00000010
#define CYFLD_CSD_PERIOD__SIZE 0x00000010
#define CYREG_CSD0_STATUS 0x40280010
#define CYFLD_CSD_CSD_CHARGE__OFFSET 0x00000000
#define CYFLD_CSD_CSD_CHARGE__SIZE 0x00000001
#define CYFLD_CSD_CSD_SENSE__OFFSET 0x00000001
#define CYFLD_CSD_CSD_SENSE__SIZE 0x00000001
#define CYFLD_CSD_COMP_OUT__OFFSET 0x00000002
#define CYFLD_CSD_COMP_OUT__SIZE 0x00000001
#define CYVAL_CSD_COMP_OUT_C_LT_VREF 0x00000000
#define CYVAL_CSD_COMP_OUT_C_GT_VREF 0x00000001
#define CYFLD_CSD_SAMPLE__OFFSET 0x00000003
#define CYFLD_CSD_SAMPLE__SIZE 0x00000001
#define CYREG_CSD0_INTR 0x40280014
#define CYFLD_CSD_CSD__OFFSET 0x00000000
#define CYFLD_CSD_CSD__SIZE 0x00000001
#define CYREG_CSD0_INTR_SET 0x40280018
#define CYREG_CSD0_PWM 0x4028001c
#define CYFLD_CSD_PWM_COUNT__OFFSET 0x00000000
#define CYFLD_CSD_PWM_COUNT__SIZE 0x00000004
#define CYFLD_CSD_PWM_SEL__OFFSET 0x00000004
#define CYFLD_CSD_PWM_SEL__SIZE 0x00000002
#define CYVAL_CSD_PWM_SEL_OFF 0x00000000
#define CYVAL_CSD_PWM_SEL_FIXED_HIGH 0x00000002
#define CYVAL_CSD_PWM_SEL_FIXED_LOW 0x00000003
#define CYREG_CSD0_TRIM1 0x4028ff00
#define CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET 0x00000000
#define CYFLD_CSD_IDAC1_SRC_TRIM__SIZE 0x00000004
#define CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET 0x00000004
#define CYFLD_CSD_IDAC2_SRC_TRIM__SIZE 0x00000004
#define CYREG_CSD0_TRIM2 0x4028ff04
#define CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET 0x00000000
#define CYFLD_CSD_IDAC1_SNK_TRIM__SIZE 0x00000004
#define CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET 0x00000004
#define CYFLD_CSD_IDAC2_SNK_TRIM__SIZE 0x00000004
#define CYDEV_CSD1_BASE 0x40290000
#define CYDEV_CSD1_SIZE 0x00010000
#define CYREG_CSD1_ID 0x40290000
#define CYREG_CSD1_CONFIG 0x40290004
#define CYREG_CSD1_IDAC 0x40290008
#define CYREG_CSD1_COUNTER 0x4029000c
#define CYREG_CSD1_STATUS 0x40290010
#define CYREG_CSD1_INTR 0x40290014
#define CYREG_CSD1_INTR_SET 0x40290018
#define CYREG_CSD1_PWM 0x4029001c
#define CYREG_CSD1_TRIM1 0x4029ff00
#define CYREG_CSD1_TRIM2 0x4029ff04
#define CYDEV_LCD_BASE 0x402a0000
#define CYDEV_LCD_SIZE 0x00010000
#define CYREG_LCD_ID 0x402a0000
#define CYFLD_LCD_ID__OFFSET 0x00000000
#define CYFLD_LCD_ID__SIZE 0x00000010
#define CYFLD_LCD_REVISION__OFFSET 0x00000010
#define CYFLD_LCD_REVISION__SIZE 0x00000010
#define CYREG_LCD_DIVIDER 0x402a0004
#define CYFLD_LCD_SUBFR_DIV__OFFSET 0x00000000
#define CYFLD_LCD_SUBFR_DIV__SIZE 0x00000010
#define CYFLD_LCD_DEAD_DIV__OFFSET 0x00000010
#define CYFLD_LCD_DEAD_DIV__SIZE 0x00000010
#define CYREG_LCD_CONTROL 0x402a0008
#define CYFLD_LCD_LS_EN__OFFSET 0x00000000
#define CYFLD_LCD_LS_EN__SIZE 0x00000001
#define CYFLD_LCD_HS_EN__OFFSET 0x00000001
#define CYFLD_LCD_HS_EN__SIZE 0x00000001
#define CYFLD_LCD_LCD_MODE__OFFSET 0x00000002
#define CYFLD_LCD_LCD_MODE__SIZE 0x00000001
#define CYVAL_LCD_LCD_MODE_LS 0x00000000
#define CYVAL_LCD_LCD_MODE_HS 0x00000001
#define CYFLD_LCD_TYPE__OFFSET 0x00000003
#define CYFLD_LCD_TYPE__SIZE 0x00000001
#define CYVAL_LCD_TYPE_TYPE_A 0x00000000
#define CYVAL_LCD_TYPE_TYPE_B 0x00000001
#define CYFLD_LCD_OP_MODE__OFFSET 0x00000004
#define CYFLD_LCD_OP_MODE__SIZE 0x00000001
#define CYVAL_LCD_OP_MODE_PWM 0x00000000
#define CYVAL_LCD_OP_MODE_CORRELATION 0x00000001
#define CYFLD_LCD_BIAS__OFFSET 0x00000005
#define CYFLD_LCD_BIAS__SIZE 0x00000002
#define CYVAL_LCD_BIAS_HALF 0x00000000
#define CYVAL_LCD_BIAS_THIRD 0x00000001
#define CYVAL_LCD_BIAS_FOURTH 0x00000002
#define CYVAL_LCD_BIAS_FIFTH 0x00000003
#define CYFLD_LCD_COM_NUM__OFFSET 0x00000008
#define CYFLD_LCD_COM_NUM__SIZE 0x00000004
#define CYFLD_LCD_LS_EN_STAT__OFFSET 0x0000001f
#define CYFLD_LCD_LS_EN_STAT__SIZE 0x00000001
#define CYREG_LCD_DATA00 0x402a0100
#define CYFLD_LCD_DATA__OFFSET 0x00000000
#define CYFLD_LCD_DATA__SIZE 0x00000020
#define CYREG_LCD_DATA01 0x402a0104
#define CYREG_LCD_DATA02 0x402a0108
#define CYREG_LCD_DATA03 0x402a010c
#define CYREG_LCD_DATA04 0x402a0110
#define CYREG_LCD_DATA05 0x402a0114
#define CYREG_LCD_DATA06 0x402a0118
#define CYREG_LCD_DATA07 0x402a011c
#define CYREG_LCD_DATA10 0x402a0200
#define CYREG_LCD_DATA11 0x402a0204
#define CYREG_LCD_DATA12 0x402a0208
#define CYREG_LCD_DATA13 0x402a020c
#define CYREG_LCD_DATA14 0x402a0210
#define CYREG_LCD_DATA15 0x402a0214
#define CYREG_LCD_DATA16 0x402a0218
#define CYREG_LCD_DATA17 0x402a021c
#define CYDEV_LPCOMP_BASE 0x402b0000
#define CYDEV_LPCOMP_SIZE 0x00010000
#define CYREG_LPCOMP_ID 0x402b0000
#define CYFLD_LPCOMP_ID__OFFSET 0x00000000
#define CYFLD_LPCOMP_ID__SIZE 0x00000010
#define CYFLD_LPCOMP_REVISION__OFFSET 0x00000010
#define CYFLD_LPCOMP_REVISION__SIZE 0x00000010
#define CYREG_LPCOMP_CONFIG 0x402b0004
#define CYFLD_LPCOMP_MODE1__OFFSET 0x00000000
#define CYFLD_LPCOMP_MODE1__SIZE 0x00000002
#define CYVAL_LPCOMP_MODE1_SLOW 0x00000000
#define CYVAL_LPCOMP_MODE1_FAST 0x00000001
#define CYVAL_LPCOMP_MODE1_ULP 0x00000002
#define CYFLD_LPCOMP_HYST1__OFFSET 0x00000002
#define CYFLD_LPCOMP_HYST1__SIZE 0x00000001
#define CYFLD_LPCOMP_FILTER1__OFFSET 0x00000003
#define CYFLD_LPCOMP_FILTER1__SIZE 0x00000001
#define CYFLD_LPCOMP_INTTYPE1__OFFSET 0x00000004
#define CYFLD_LPCOMP_INTTYPE1__SIZE 0x00000002
#define CYVAL_LPCOMP_INTTYPE1_DISABLE 0x00000000
#define CYVAL_LPCOMP_INTTYPE1_RISING 0x00000001
#define CYVAL_LPCOMP_INTTYPE1_FALLING 0x00000002
#define CYVAL_LPCOMP_INTTYPE1_BOTH 0x00000003
#define CYFLD_LPCOMP_OUT1__OFFSET 0x00000006
#define CYFLD_LPCOMP_OUT1__SIZE 0x00000001
#define CYFLD_LPCOMP_ENABLE1__OFFSET 0x00000007
#define CYFLD_LPCOMP_ENABLE1__SIZE 0x00000001
#define CYFLD_LPCOMP_MODE2__OFFSET 0x00000008
#define CYFLD_LPCOMP_MODE2__SIZE 0x00000002
#define CYVAL_LPCOMP_MODE2_SLOW 0x00000000
#define CYVAL_LPCOMP_MODE2_FAST 0x00000001
#define CYVAL_LPCOMP_MODE2_ULP 0x00000002
#define CYFLD_LPCOMP_HYST2__OFFSET 0x0000000a
#define CYFLD_LPCOMP_HYST2__SIZE 0x00000001
#define CYFLD_LPCOMP_FILTER2__OFFSET 0x0000000b
#define CYFLD_LPCOMP_FILTER2__SIZE 0x00000001
#define CYFLD_LPCOMP_INTTYPE2__OFFSET 0x0000000c
#define CYFLD_LPCOMP_INTTYPE2__SIZE 0x00000002
#define CYVAL_LPCOMP_INTTYPE2_DISABLE 0x00000000
#define CYVAL_LPCOMP_INTTYPE2_RISING 0x00000001
#define CYVAL_LPCOMP_INTTYPE2_FALLING 0x00000002
#define CYVAL_LPCOMP_INTTYPE2_BOTH 0x00000003
#define CYFLD_LPCOMP_OUT2__OFFSET 0x0000000e
#define CYFLD_LPCOMP_OUT2__SIZE 0x00000001
#define CYFLD_LPCOMP_ENABLE2__OFFSET 0x0000000f
#define CYFLD_LPCOMP_ENABLE2__SIZE 0x00000001
#define CYFLD_LPCOMP_DSI_BYPASS1__OFFSET 0x00000010
#define CYFLD_LPCOMP_DSI_BYPASS1__SIZE 0x00000001
#define CYFLD_LPCOMP_DSI_LEVEL1__OFFSET 0x00000011
#define CYFLD_LPCOMP_DSI_LEVEL1__SIZE 0x00000001
#define CYFLD_LPCOMP_DSI_BYPASS2__OFFSET 0x00000014
#define CYFLD_LPCOMP_DSI_BYPASS2__SIZE 0x00000001
#define CYFLD_LPCOMP_DSI_LEVEL2__OFFSET 0x00000015
#define CYFLD_LPCOMP_DSI_LEVEL2__SIZE 0x00000001
#define CYREG_LPCOMP_DFT 0x402b0008
#define CYFLD_LPCOMP_CAL_EN__OFFSET 0x00000000
#define CYFLD_LPCOMP_CAL_EN__SIZE 0x00000001
#define CYFLD_LPCOMP_BYPASS__OFFSET 0x00000001
#define CYFLD_LPCOMP_BYPASS__SIZE 0x00000001
#define CYREG_LPCOMP_INTR 0x402b0010
#define CYFLD_LPCOMP_COMP1__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1__SIZE 0x00000001
#define CYFLD_LPCOMP_COMP2__OFFSET 0x00000001
#define CYFLD_LPCOMP_COMP2__SIZE 0x00000001
#define CYREG_LPCOMP_INTR_SET 0x402b0014
#define CYREG_LPCOMP_INTR_MASK 0x402b0018
#define CYFLD_LPCOMP_COMP1_MASK__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1_MASK__SIZE 0x00000001
#define CYFLD_LPCOMP_COMP2_MASK__OFFSET 0x00000001
#define CYFLD_LPCOMP_COMP2_MASK__SIZE 0x00000001
#define CYREG_LPCOMP_INTR_MASKED 0x402b001c
#define CYFLD_LPCOMP_COMP1_MASKED__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1_MASKED__SIZE 0x00000001
#define CYFLD_LPCOMP_COMP2_MASKED__OFFSET 0x00000001
#define CYFLD_LPCOMP_COMP2_MASKED__SIZE 0x00000001
#define CYREG_LPCOMP_TRIM1 0x402bff00
#define CYFLD_LPCOMP_COMP1_TRIMA__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1_TRIMA__SIZE 0x00000005
#define CYREG_LPCOMP_TRIM2 0x402bff04
#define CYFLD_LPCOMP_COMP1_TRIMB__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1_TRIMB__SIZE 0x00000005
#define CYREG_LPCOMP_TRIM3 0x402bff08
#define CYFLD_LPCOMP_COMP2_TRIMA__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP2_TRIMA__SIZE 0x00000005
#define CYREG_LPCOMP_TRIM4 0x402bff0c
#define CYFLD_LPCOMP_COMP2_TRIMB__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP2_TRIMB__SIZE 0x00000005
#define CYDEV_USBDEVv2_BASE 0x402c0000
#define CYDEV_USBDEVv2_SIZE 0x00010000
#define CYREG_USBDEVv2_EP0_DR0 0x402c0000
#define CYFLD_USBDEVv2_DATA_BYTE__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DATA_BYTE__SIZE 0x00000008
#define CYREG_USBDEVv2_EP0_DR1 0x402c0004
#define CYREG_USBDEVv2_EP0_DR2 0x402c0008
#define CYREG_USBDEVv2_EP0_DR3 0x402c000c
#define CYREG_USBDEVv2_EP0_DR4 0x402c0010
#define CYREG_USBDEVv2_EP0_DR5 0x402c0014
#define CYREG_USBDEVv2_EP0_DR6 0x402c0018
#define CYREG_USBDEVv2_EP0_DR7 0x402c001c
#define CYREG_USBDEVv2_CR0 0x402c0020
#define CYFLD_USBDEVv2_DEVICE_ADDRESS__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DEVICE_ADDRESS__SIZE 0x00000007
#define CYFLD_USBDEVv2_USB_ENABLE__OFFSET 0x00000007
#define CYFLD_USBDEVv2_USB_ENABLE__SIZE 0x00000001
#define CYREG_USBDEVv2_CR1 0x402c0024
#define CYFLD_USBDEVv2_REG_ENABLE__OFFSET 0x00000000
#define CYFLD_USBDEVv2_REG_ENABLE__SIZE 0x00000001
#define CYFLD_USBDEVv2_ENABLE_LOCK__OFFSET 0x00000001
#define CYFLD_USBDEVv2_ENABLE_LOCK__SIZE 0x00000001
#define CYFLD_USBDEVv2_BUS_ACTIVITY__OFFSET 0x00000002
#define CYFLD_USBDEVv2_BUS_ACTIVITY__SIZE 0x00000001
#define CYFLD_USBDEVv2_TRIM_OFFSET_MSB__OFFSET 0x00000003
#define CYFLD_USBDEVv2_TRIM_OFFSET_MSB__SIZE 0x00000001
#define CYREG_USBDEVv2_SIE_EP_INT_EN 0x402c0028
#define CYFLD_USBDEVv2_EP1_INTR_EN__OFFSET 0x00000000
#define CYFLD_USBDEVv2_EP1_INTR_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP2_INTR_EN__OFFSET 0x00000001
#define CYFLD_USBDEVv2_EP2_INTR_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP3_INTR_EN__OFFSET 0x00000002
#define CYFLD_USBDEVv2_EP3_INTR_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP4_INTR_EN__OFFSET 0x00000003
#define CYFLD_USBDEVv2_EP4_INTR_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP5_INTR_EN__OFFSET 0x00000004
#define CYFLD_USBDEVv2_EP5_INTR_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP6_INTR_EN__OFFSET 0x00000005
#define CYFLD_USBDEVv2_EP6_INTR_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP7_INTR_EN__OFFSET 0x00000006
#define CYFLD_USBDEVv2_EP7_INTR_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP8_INTR_EN__OFFSET 0x00000007
#define CYFLD_USBDEVv2_EP8_INTR_EN__SIZE 0x00000001
#define CYREG_USBDEVv2_SIE_EP_INT_SR 0x402c002c
#define CYFLD_USBDEVv2_EP1_INTR__OFFSET 0x00000000
#define CYFLD_USBDEVv2_EP1_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP2_INTR__OFFSET 0x00000001
#define CYFLD_USBDEVv2_EP2_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP3_INTR__OFFSET 0x00000002
#define CYFLD_USBDEVv2_EP3_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP4_INTR__OFFSET 0x00000003
#define CYFLD_USBDEVv2_EP4_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP5_INTR__OFFSET 0x00000004
#define CYFLD_USBDEVv2_EP5_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP6_INTR__OFFSET 0x00000005
#define CYFLD_USBDEVv2_EP6_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP7_INTR__OFFSET 0x00000006
#define CYFLD_USBDEVv2_EP7_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP8_INTR__OFFSET 0x00000007
#define CYFLD_USBDEVv2_EP8_INTR__SIZE 0x00000001
#define CYREG_USBDEVv2_SIE_EP1_CNT0 0x402c0030
#define CYFLD_USBDEVv2_DATA_COUNT_MSB__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DATA_COUNT_MSB__SIZE 0x00000003
#define CYFLD_USBDEVv2_DATA_VALID__OFFSET 0x00000006
#define CYFLD_USBDEVv2_DATA_VALID__SIZE 0x00000001
#define CYVAL_USBDEVv2_DATA_VALID_DATA_ERROR 0x00000000
#define CYVAL_USBDEVv2_DATA_VALID_DATA_VALID 0x00000001
#define CYFLD_USBDEVv2_DATA_TOGGLE__OFFSET 0x00000007
#define CYFLD_USBDEVv2_DATA_TOGGLE__SIZE 0x00000001
#define CYREG_USBDEVv2_SIE_EP1_CNT1 0x402c0034
#define CYFLD_USBDEVv2_DATA_COUNT__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DATA_COUNT__SIZE 0x00000008
#define CYREG_USBDEVv2_SIE_EP1_CR0 0x402c0038
#define CYFLD_USBDEVv2_MODE__OFFSET 0x00000000
#define CYFLD_USBDEVv2_MODE__SIZE 0x00000004
#define CYVAL_USBDEVv2_MODE_DISABLE 0x00000000
#define CYVAL_USBDEVv2_MODE_NAK_INOUT 0x00000001
#define CYVAL_USBDEVv2_MODE_STATUS_OUT_ONLY 0x00000002
#define CYVAL_USBDEVv2_MODE_STALL_INOUT 0x00000003
#define CYVAL_USBDEVv2_MODE_ISO_OUT 0x00000005
#define CYVAL_USBDEVv2_MODE_STATUS_IN_ONLY 0x00000006
#define CYVAL_USBDEVv2_MODE_ISO_IN 0x00000007
#define CYVAL_USBDEVv2_MODE_NAK_OUT 0x00000008
#define CYVAL_USBDEVv2_MODE_ACK_OUT 0x00000009
#define CYVAL_USBDEVv2_MODE_ACK_OUT_STATUS_IN 0x0000000b
#define CYVAL_USBDEVv2_MODE_NAK_IN 0x0000000c
#define CYVAL_USBDEVv2_MODE_ACK_IN 0x0000000d
#define CYVAL_USBDEVv2_MODE_ACK_IN_STATUS_OUT 0x0000000f
#define CYFLD_USBDEVv2_ACKED_TXN__OFFSET 0x00000004
#define CYFLD_USBDEVv2_ACKED_TXN__SIZE 0x00000001
#define CYVAL_USBDEVv2_ACKED_TXN_ACKED_NO 0x00000000
#define CYVAL_USBDEVv2_ACKED_TXN_ACKED_YES 0x00000001
#define CYFLD_USBDEVv2_NAK_INT_EN__OFFSET 0x00000005
#define CYFLD_USBDEVv2_NAK_INT_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_ERR_IN_TXN__OFFSET 0x00000006
#define CYFLD_USBDEVv2_ERR_IN_TXN__SIZE 0x00000001
#define CYFLD_USBDEVv2_STALL__OFFSET 0x00000007
#define CYFLD_USBDEVv2_STALL__SIZE 0x00000001
#define CYREG_USBDEVv2_USBIO_CR0 0x402c0040
#define CYFLD_USBDEVv2_RD__OFFSET 0x00000000
#define CYFLD_USBDEVv2_RD__SIZE 0x00000001
#define CYVAL_USBDEVv2_RD_DIFF_LOW 0x00000000
#define CYVAL_USBDEVv2_RD_DIFF_HIGH 0x00000001
#define CYFLD_USBDEVv2_TD__OFFSET 0x00000005
#define CYFLD_USBDEVv2_TD__SIZE 0x00000001
#define CYVAL_USBDEVv2_TD_DIFF_K 0x00000000
#define CYVAL_USBDEVv2_TD_DIFF_J 0x00000001
#define CYFLD_USBDEVv2_TSE0__OFFSET 0x00000006
#define CYFLD_USBDEVv2_TSE0__SIZE 0x00000001
#define CYFLD_USBDEVv2_TEN__OFFSET 0x00000007
#define CYFLD_USBDEVv2_TEN__SIZE 0x00000001
#define CYREG_USBDEVv2_USBIO_CR2 0x402c0044
#define CYFLD_USBDEVv2_Reserved__OFFSET 0x00000000
#define CYFLD_USBDEVv2_Reserved__SIZE 0x00000006
#define CYFLD_USBDEVv2_TEST_PKT__OFFSET 0x00000006
#define CYFLD_USBDEVv2_TEST_PKT__SIZE 0x00000001
#define CYFLD_USBDEVv2_TEST_RES__OFFSET 0x00000007
#define CYFLD_USBDEVv2_TEST_RES__SIZE 0x00000001
#define CYREG_USBDEVv2_USBIO_CR1 0x402c0048
#define CYFLD_USBDEVv2_DMO__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DMO__SIZE 0x00000001
#define CYFLD_USBDEVv2_DPO__OFFSET 0x00000001
#define CYFLD_USBDEVv2_DPO__SIZE 0x00000001
#define CYFLD_USBDEVv2_USBPUEN__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USBPUEN__SIZE 0x00000001
#define CYFLD_USBDEVv2_IOMODE__OFFSET 0x00000005
#define CYFLD_USBDEVv2_IOMODE__SIZE 0x00000001
#define CYREG_USBDEVv2_DYN_RECONFIG 0x402c0050
#define CYFLD_USBDEVv2_DYN_CONFIG_EN__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DYN_CONFIG_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_DYN_RECONFIG_EPNO__OFFSET 0x00000001
#define CYFLD_USBDEVv2_DYN_RECONFIG_EPNO__SIZE 0x00000003
#define CYFLD_USBDEVv2_DYN_RECONFIG_RDY_STS__OFFSET 0x00000004
#define CYFLD_USBDEVv2_DYN_RECONFIG_RDY_STS__SIZE 0x00000001
#define CYREG_USBDEVv2_SOF0 0x402c0060
#define CYFLD_USBDEVv2_FRAME_NUMBER__OFFSET 0x00000000
#define CYFLD_USBDEVv2_FRAME_NUMBER__SIZE 0x00000008
#define CYREG_USBDEVv2_SOF1 0x402c0064
#define CYFLD_USBDEVv2_FRAME_NUMBER_MSB__OFFSET 0x00000000
#define CYFLD_USBDEVv2_FRAME_NUMBER_MSB__SIZE 0x00000003
#define CYREG_USBDEVv2_SIE_EP2_CNT0 0x402c0070
#define CYREG_USBDEVv2_SIE_EP2_CNT1 0x402c0074
#define CYREG_USBDEVv2_SIE_EP2_CR0 0x402c0078
#define CYREG_USBDEVv2_OSCLK_DR0 0x402c0080
#define CYFLD_USBDEVv2_ADDER__OFFSET 0x00000000
#define CYFLD_USBDEVv2_ADDER__SIZE 0x00000008
#define CYREG_USBDEVv2_OSCLK_DR1 0x402c0084
#define CYFLD_USBDEVv2_ADDER_MSB__OFFSET 0x00000000
#define CYFLD_USBDEVv2_ADDER_MSB__SIZE 0x00000007
#define CYREG_USBDEVv2_EP0_CR 0x402c00a0
#define CYFLD_USBDEVv2_OUT_RCVD__OFFSET 0x00000005
#define CYFLD_USBDEVv2_OUT_RCVD__SIZE 0x00000001
#define CYFLD_USBDEVv2_IN_RCVD__OFFSET 0x00000006
#define CYFLD_USBDEVv2_IN_RCVD__SIZE 0x00000001
#define CYFLD_USBDEVv2_SETUP_RCVD__OFFSET 0x00000007
#define CYFLD_USBDEVv2_SETUP_RCVD__SIZE 0x00000001
#define CYREG_USBDEVv2_EP0_CNT 0x402c00a4
#define CYFLD_USBDEVv2_BYTE_COUNT__OFFSET 0x00000000
#define CYFLD_USBDEVv2_BYTE_COUNT__SIZE 0x00000004
#define CYREG_USBDEVv2_SIE_EP3_CNT0 0x402c00b0
#define CYREG_USBDEVv2_SIE_EP3_CNT1 0x402c00b4
#define CYREG_USBDEVv2_SIE_EP3_CR0 0x402c00b8
#define CYREG_USBDEVv2_SIE_EP4_CNT0 0x402c00f0
#define CYREG_USBDEVv2_SIE_EP4_CNT1 0x402c00f4
#define CYREG_USBDEVv2_SIE_EP4_CR0 0x402c00f8
#define CYREG_USBDEVv2_SIE_EP5_CNT0 0x402c0130
#define CYREG_USBDEVv2_SIE_EP5_CNT1 0x402c0134
#define CYREG_USBDEVv2_SIE_EP5_CR0 0x402c0138
#define CYREG_USBDEVv2_SIE_EP6_CNT0 0x402c0170
#define CYREG_USBDEVv2_SIE_EP6_CNT1 0x402c0174
#define CYREG_USBDEVv2_SIE_EP6_CR0 0x402c0178
#define CYREG_USBDEVv2_SIE_EP7_CNT0 0x402c01b0
#define CYREG_USBDEVv2_SIE_EP7_CNT1 0x402c01b4
#define CYREG_USBDEVv2_SIE_EP7_CR0 0x402c01b8
#define CYREG_USBDEVv2_SIE_EP8_CNT0 0x402c01f0
#define CYREG_USBDEVv2_SIE_EP8_CNT1 0x402c01f4
#define CYREG_USBDEVv2_SIE_EP8_CR0 0x402c01f8
#define CYREG_USBDEVv2_ARB_EP1_CFG 0x402c0200
#define CYFLD_USBDEVv2_IN_DATA_RDY__OFFSET 0x00000000
#define CYFLD_USBDEVv2_IN_DATA_RDY__SIZE 0x00000001
#define CYFLD_USBDEVv2_DMA_REQ__OFFSET 0x00000001
#define CYFLD_USBDEVv2_DMA_REQ__SIZE 0x00000001
#define CYFLD_USBDEVv2_CRC_BYPASS__OFFSET 0x00000002
#define CYFLD_USBDEVv2_CRC_BYPASS__SIZE 0x00000001
#define CYVAL_USBDEVv2_CRC_BYPASS_CRC_NORMAL 0x00000000
#define CYVAL_USBDEVv2_CRC_BYPASS_CRC_BYPASS 0x00000001
#define CYFLD_USBDEVv2_RESET_PTR__OFFSET 0x00000003
#define CYFLD_USBDEVv2_RESET_PTR__SIZE 0x00000001
#define CYVAL_USBDEVv2_RESET_PTR_RESET_KRYPTON 0x00000000
#define CYVAL_USBDEVv2_RESET_PTR_RESET_NORMAL 0x00000001
#define CYREG_USBDEVv2_ARB_EP1_INT_EN 0x402c0204
#define CYFLD_USBDEVv2_IN_BUF_FULL_EN__OFFSET 0x00000000
#define CYFLD_USBDEVv2_IN_BUF_FULL_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_DMA_GNT_EN__OFFSET 0x00000001
#define CYFLD_USBDEVv2_DMA_GNT_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_BUF_OVER_EN__OFFSET 0x00000002
#define CYFLD_USBDEVv2_BUF_OVER_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_BUF_UNDER_EN__OFFSET 0x00000003
#define CYFLD_USBDEVv2_BUF_UNDER_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_ERR_INT_EN__OFFSET 0x00000004
#define CYFLD_USBDEVv2_ERR_INT_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_DMA_TERMIN_EN__OFFSET 0x00000005
#define CYFLD_USBDEVv2_DMA_TERMIN_EN__SIZE 0x00000001
#define CYREG_USBDEVv2_ARB_EP1_SR 0x402c0208
#define CYFLD_USBDEVv2_IN_BUF_FULL__OFFSET 0x00000000
#define CYFLD_USBDEVv2_IN_BUF_FULL__SIZE 0x00000001
#define CYFLD_USBDEVv2_DMA_GNT__OFFSET 0x00000001
#define CYFLD_USBDEVv2_DMA_GNT__SIZE 0x00000001
#define CYFLD_USBDEVv2_BUF_OVER__OFFSET 0x00000002
#define CYFLD_USBDEVv2_BUF_OVER__SIZE 0x00000001
#define CYFLD_USBDEVv2_BUF_UNDER__OFFSET 0x00000003
#define CYFLD_USBDEVv2_BUF_UNDER__SIZE 0x00000001
#define CYFLD_USBDEVv2_DMA_TERMIN__OFFSET 0x00000005
#define CYFLD_USBDEVv2_DMA_TERMIN__SIZE 0x00000001
#define CYREG_USBDEVv2_ARB_RW1_WA 0x402c0210
#define CYFLD_USBDEVv2_WA__OFFSET 0x00000000
#define CYFLD_USBDEVv2_WA__SIZE 0x00000008
#define CYREG_USBDEVv2_ARB_RW1_WA_MSB 0x402c0214
#define CYFLD_USBDEVv2_WA_MSB__OFFSET 0x00000000
#define CYFLD_USBDEVv2_WA_MSB__SIZE 0x00000001
#define CYREG_USBDEVv2_ARB_RW1_RA 0x402c0218
#define CYFLD_USBDEVv2_RA__OFFSET 0x00000000
#define CYFLD_USBDEVv2_RA__SIZE 0x00000008
#define CYREG_USBDEVv2_ARB_RW1_RA_MSB 0x402c021c
#define CYFLD_USBDEVv2_RA_MSB__OFFSET 0x00000000
#define CYFLD_USBDEVv2_RA_MSB__SIZE 0x00000001
#define CYREG_USBDEVv2_ARB_RW1_DR 0x402c0220
#define CYFLD_USBDEVv2_DR__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DR__SIZE 0x00000008
#define CYREG_USBDEVv2_BUF_SIZE 0x402c0230
#define CYFLD_USBDEVv2_IN_BUF__OFFSET 0x00000000
#define CYFLD_USBDEVv2_IN_BUF__SIZE 0x00000004
#define CYFLD_USBDEVv2_OUT_BUF__OFFSET 0x00000004
#define CYFLD_USBDEVv2_OUT_BUF__SIZE 0x00000004
#define CYREG_USBDEVv2_EP_ACTIVE 0x402c0238
#define CYFLD_USBDEVv2_EP1_ACT__OFFSET 0x00000000
#define CYFLD_USBDEVv2_EP1_ACT__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP2_ACT__OFFSET 0x00000001
#define CYFLD_USBDEVv2_EP2_ACT__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP3_ACT__OFFSET 0x00000002
#define CYFLD_USBDEVv2_EP3_ACT__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP4_ACT__OFFSET 0x00000003
#define CYFLD_USBDEVv2_EP4_ACT__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP5_ACT__OFFSET 0x00000004
#define CYFLD_USBDEVv2_EP5_ACT__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP6_ACT__OFFSET 0x00000005
#define CYFLD_USBDEVv2_EP6_ACT__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP7_ACT__OFFSET 0x00000006
#define CYFLD_USBDEVv2_EP7_ACT__SIZE 0x00000001
#define CYFLD_USBDEVv2_EP8_ACT__OFFSET 0x00000007
#define CYFLD_USBDEVv2_EP8_ACT__SIZE 0x00000001
#define CYREG_USBDEVv2_EP_TYPE 0x402c023c
#define CYFLD_USBDEVv2_EP1_TYP__OFFSET 0x00000000
#define CYFLD_USBDEVv2_EP1_TYP__SIZE 0x00000001
#define CYVAL_USBDEVv2_EP1_TYP_EP_IN 0x00000000
#define CYVAL_USBDEVv2_EP1_TYP_EP_OUT 0x00000001
#define CYFLD_USBDEVv2_EP2_TYP__OFFSET 0x00000001
#define CYFLD_USBDEVv2_EP2_TYP__SIZE 0x00000001
#define CYVAL_USBDEVv2_EP2_TYP_EP_IN 0x00000000
#define CYVAL_USBDEVv2_EP2_TYP_EP_OUT 0x00000001
#define CYFLD_USBDEVv2_EP3_TYP__OFFSET 0x00000002
#define CYFLD_USBDEVv2_EP3_TYP__SIZE 0x00000001
#define CYVAL_USBDEVv2_EP3_TYP_EP_IN 0x00000000
#define CYVAL_USBDEVv2_EP3_TYP_EP_OUT 0x00000001
#define CYFLD_USBDEVv2_EP4_TYP__OFFSET 0x00000003
#define CYFLD_USBDEVv2_EP4_TYP__SIZE 0x00000001
#define CYVAL_USBDEVv2_EP4_TYP_EP_IN 0x00000000
#define CYVAL_USBDEVv2_EP4_TYP_EP_OUT 0x00000001
#define CYFLD_USBDEVv2_EP5_TYP__OFFSET 0x00000004
#define CYFLD_USBDEVv2_EP5_TYP__SIZE 0x00000001
#define CYVAL_USBDEVv2_EP5_TYP_EP_IN 0x00000000
#define CYVAL_USBDEVv2_EP5_TYP_EP_OUT 0x00000001
#define CYFLD_USBDEVv2_EP6_TYP__OFFSET 0x00000005
#define CYFLD_USBDEVv2_EP6_TYP__SIZE 0x00000001
#define CYVAL_USBDEVv2_EP6_TYP_EP_IN 0x00000000
#define CYVAL_USBDEVv2_EP6_TYP_EP_OUT 0x00000001
#define CYFLD_USBDEVv2_EP7_TYP__OFFSET 0x00000006
#define CYFLD_USBDEVv2_EP7_TYP__SIZE 0x00000001
#define CYVAL_USBDEVv2_EP7_TYP_EP_IN 0x00000000
#define CYVAL_USBDEVv2_EP7_TYP_EP_OUT 0x00000001
#define CYFLD_USBDEVv2_EP8_TYP__OFFSET 0x00000007
#define CYFLD_USBDEVv2_EP8_TYP__SIZE 0x00000001
#define CYVAL_USBDEVv2_EP8_TYP_EP_IN 0x00000000
#define CYVAL_USBDEVv2_EP8_TYP_EP_OUT 0x00000001
#define CYREG_USBDEVv2_ARB_EP2_CFG 0x402c0240
#define CYREG_USBDEVv2_ARB_EP2_INT_EN 0x402c0244
#define CYREG_USBDEVv2_ARB_EP2_SR 0x402c0248
#define CYREG_USBDEVv2_ARB_RW2_WA 0x402c0250
#define CYREG_USBDEVv2_ARB_RW2_WA_MSB 0x402c0254
#define CYREG_USBDEVv2_ARB_RW2_RA 0x402c0258
#define CYREG_USBDEVv2_ARB_RW2_RA_MSB 0x402c025c
#define CYREG_USBDEVv2_ARB_RW2_DR 0x402c0260
#define CYREG_USBDEVv2_ARB_CFG 0x402c0270
#define CYFLD_USBDEVv2_AUTO_MEM__OFFSET 0x00000004
#define CYFLD_USBDEVv2_AUTO_MEM__SIZE 0x00000001
#define CYFLD_USBDEVv2_DMA_CFG__OFFSET 0x00000005
#define CYFLD_USBDEVv2_DMA_CFG__SIZE 0x00000002
#define CYVAL_USBDEVv2_DMA_CFG_DMA_NONE 0x00000000
#define CYVAL_USBDEVv2_DMA_CFG_DMA_MANUAL 0x00000001
#define CYVAL_USBDEVv2_DMA_CFG_DMA_AUTO 0x00000002
#define CYFLD_USBDEVv2_CFG_CMP__OFFSET 0x00000007
#define CYFLD_USBDEVv2_CFG_CMP__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_CLK_EN 0x402c0274
#define CYFLD_USBDEVv2_CSR_CLK_EN__OFFSET 0x00000000
#define CYFLD_USBDEVv2_CSR_CLK_EN__SIZE 0x00000001
#define CYREG_USBDEVv2_ARB_INT_EN 0x402c0278
#define CYREG_USBDEVv2_ARB_INT_SR 0x402c027c
#define CYREG_USBDEVv2_ARB_EP3_CFG 0x402c0280
#define CYREG_USBDEVv2_ARB_EP3_INT_EN 0x402c0284
#define CYREG_USBDEVv2_ARB_EP3_SR 0x402c0288
#define CYREG_USBDEVv2_ARB_RW3_WA 0x402c0290
#define CYREG_USBDEVv2_ARB_RW3_WA_MSB 0x402c0294
#define CYREG_USBDEVv2_ARB_RW3_RA 0x402c0298
#define CYREG_USBDEVv2_ARB_RW3_RA_MSB 0x402c029c
#define CYREG_USBDEVv2_ARB_RW3_DR 0x402c02a0
#define CYREG_USBDEVv2_CWA 0x402c02b0
#define CYFLD_USBDEVv2_CWA__OFFSET 0x00000000
#define CYFLD_USBDEVv2_CWA__SIZE 0x00000008
#define CYREG_USBDEVv2_CWA_MSB 0x402c02b4
#define CYFLD_USBDEVv2_CWA_MSB__OFFSET 0x00000000
#define CYFLD_USBDEVv2_CWA_MSB__SIZE 0x00000001
#define CYREG_USBDEVv2_ARB_EP4_CFG 0x402c02c0
#define CYREG_USBDEVv2_ARB_EP4_INT_EN 0x402c02c4
#define CYREG_USBDEVv2_ARB_EP4_SR 0x402c02c8
#define CYREG_USBDEVv2_ARB_RW4_WA 0x402c02d0
#define CYREG_USBDEVv2_ARB_RW4_WA_MSB 0x402c02d4
#define CYREG_USBDEVv2_ARB_RW4_RA 0x402c02d8
#define CYREG_USBDEVv2_ARB_RW4_RA_MSB 0x402c02dc
#define CYREG_USBDEVv2_ARB_RW4_DR 0x402c02e0
#define CYREG_USBDEVv2_DMA_THRES 0x402c02f0
#define CYFLD_USBDEVv2_DMA_THS__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DMA_THS__SIZE 0x00000008
#define CYREG_USBDEVv2_DMA_THRES_MSB 0x402c02f4
#define CYFLD_USBDEVv2_DMA_THS_MSB__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DMA_THS_MSB__SIZE 0x00000001
#define CYREG_USBDEVv2_ARB_EP5_CFG 0x402c0300
#define CYREG_USBDEVv2_ARB_EP5_INT_EN 0x402c0304
#define CYREG_USBDEVv2_ARB_EP5_SR 0x402c0308
#define CYREG_USBDEVv2_ARB_RW5_WA 0x402c0310
#define CYREG_USBDEVv2_ARB_RW5_WA_MSB 0x402c0314
#define CYREG_USBDEVv2_ARB_RW5_RA 0x402c0318
#define CYREG_USBDEVv2_ARB_RW5_RA_MSB 0x402c031c
#define CYREG_USBDEVv2_ARB_RW5_DR 0x402c0320
#define CYREG_USBDEVv2_BUS_RST_CNT 0x402c0330
#define CYFLD_USBDEVv2_bus_rst_cnt__OFFSET 0x00000000
#define CYFLD_USBDEVv2_bus_rst_cnt__SIZE 0x00000004
#define CYREG_USBDEVv2_ARB_EP6_CFG 0x402c0340
#define CYREG_USBDEVv2_ARB_EP6_INT_EN 0x402c0344
#define CYREG_USBDEVv2_ARB_EP6_SR 0x402c0348
#define CYREG_USBDEVv2_ARB_RW6_WA 0x402c0350
#define CYREG_USBDEVv2_ARB_RW6_WA_MSB 0x402c0354
#define CYREG_USBDEVv2_ARB_RW6_RA 0x402c0358
#define CYREG_USBDEVv2_ARB_RW6_RA_MSB 0x402c035c
#define CYREG_USBDEVv2_ARB_RW6_DR 0x402c0360
#define CYREG_USBDEVv2_ARB_EP7_CFG 0x402c0380
#define CYREG_USBDEVv2_ARB_EP7_INT_EN 0x402c0384
#define CYREG_USBDEVv2_ARB_EP7_SR 0x402c0388
#define CYREG_USBDEVv2_ARB_RW7_WA 0x402c0390
#define CYREG_USBDEVv2_ARB_RW7_WA_MSB 0x402c0394
#define CYREG_USBDEVv2_ARB_RW7_RA 0x402c0398
#define CYREG_USBDEVv2_ARB_RW7_RA_MSB 0x402c039c
#define CYREG_USBDEVv2_ARB_RW7_DR 0x402c03a0
#define CYREG_USBDEVv2_ARB_EP8_CFG 0x402c03c0
#define CYREG_USBDEVv2_ARB_EP8_INT_EN 0x402c03c4
#define CYREG_USBDEVv2_ARB_EP8_SR 0x402c03c8
#define CYREG_USBDEVv2_ARB_RW8_WA 0x402c03d0
#define CYREG_USBDEVv2_ARB_RW8_WA_MSB 0x402c03d4
#define CYREG_USBDEVv2_ARB_RW8_RA 0x402c03d8
#define CYREG_USBDEVv2_ARB_RW8_RA_MSB 0x402c03dc
#define CYREG_USBDEVv2_ARB_RW8_DR 0x402c03e0
#define CYREG_USBDEVv2_MEM_DATA0 0x402c0400
#define CYREG_USBDEVv2_MEM_DATA1 0x402c0404
#define CYREG_USBDEVv2_MEM_DATA2 0x402c0408
#define CYREG_USBDEVv2_MEM_DATA3 0x402c040c
#define CYREG_USBDEVv2_MEM_DATA4 0x402c0410
#define CYREG_USBDEVv2_MEM_DATA5 0x402c0414
#define CYREG_USBDEVv2_MEM_DATA6 0x402c0418
#define CYREG_USBDEVv2_MEM_DATA7 0x402c041c
#define CYREG_USBDEVv2_MEM_DATA8 0x402c0420
#define CYREG_USBDEVv2_MEM_DATA9 0x402c0424
#define CYREG_USBDEVv2_MEM_DATA10 0x402c0428
#define CYREG_USBDEVv2_MEM_DATA11 0x402c042c
#define CYREG_USBDEVv2_MEM_DATA12 0x402c0430
#define CYREG_USBDEVv2_MEM_DATA13 0x402c0434
#define CYREG_USBDEVv2_MEM_DATA14 0x402c0438
#define CYREG_USBDEVv2_MEM_DATA15 0x402c043c
#define CYREG_USBDEVv2_MEM_DATA16 0x402c0440
#define CYREG_USBDEVv2_MEM_DATA17 0x402c0444
#define CYREG_USBDEVv2_MEM_DATA18 0x402c0448
#define CYREG_USBDEVv2_MEM_DATA19 0x402c044c
#define CYREG_USBDEVv2_MEM_DATA20 0x402c0450
#define CYREG_USBDEVv2_MEM_DATA21 0x402c0454
#define CYREG_USBDEVv2_MEM_DATA22 0x402c0458
#define CYREG_USBDEVv2_MEM_DATA23 0x402c045c
#define CYREG_USBDEVv2_MEM_DATA24 0x402c0460
#define CYREG_USBDEVv2_MEM_DATA25 0x402c0464
#define CYREG_USBDEVv2_MEM_DATA26 0x402c0468
#define CYREG_USBDEVv2_MEM_DATA27 0x402c046c
#define CYREG_USBDEVv2_MEM_DATA28 0x402c0470
#define CYREG_USBDEVv2_MEM_DATA29 0x402c0474
#define CYREG_USBDEVv2_MEM_DATA30 0x402c0478
#define CYREG_USBDEVv2_MEM_DATA31 0x402c047c
#define CYREG_USBDEVv2_MEM_DATA32 0x402c0480
#define CYREG_USBDEVv2_MEM_DATA33 0x402c0484
#define CYREG_USBDEVv2_MEM_DATA34 0x402c0488
#define CYREG_USBDEVv2_MEM_DATA35 0x402c048c
#define CYREG_USBDEVv2_MEM_DATA36 0x402c0490
#define CYREG_USBDEVv2_MEM_DATA37 0x402c0494
#define CYREG_USBDEVv2_MEM_DATA38 0x402c0498
#define CYREG_USBDEVv2_MEM_DATA39 0x402c049c
#define CYREG_USBDEVv2_MEM_DATA40 0x402c04a0
#define CYREG_USBDEVv2_MEM_DATA41 0x402c04a4
#define CYREG_USBDEVv2_MEM_DATA42 0x402c04a8
#define CYREG_USBDEVv2_MEM_DATA43 0x402c04ac
#define CYREG_USBDEVv2_MEM_DATA44 0x402c04b0
#define CYREG_USBDEVv2_MEM_DATA45 0x402c04b4
#define CYREG_USBDEVv2_MEM_DATA46 0x402c04b8
#define CYREG_USBDEVv2_MEM_DATA47 0x402c04bc
#define CYREG_USBDEVv2_MEM_DATA48 0x402c04c0
#define CYREG_USBDEVv2_MEM_DATA49 0x402c04c4
#define CYREG_USBDEVv2_MEM_DATA50 0x402c04c8
#define CYREG_USBDEVv2_MEM_DATA51 0x402c04cc
#define CYREG_USBDEVv2_MEM_DATA52 0x402c04d0
#define CYREG_USBDEVv2_MEM_DATA53 0x402c04d4
#define CYREG_USBDEVv2_MEM_DATA54 0x402c04d8
#define CYREG_USBDEVv2_MEM_DATA55 0x402c04dc
#define CYREG_USBDEVv2_MEM_DATA56 0x402c04e0
#define CYREG_USBDEVv2_MEM_DATA57 0x402c04e4
#define CYREG_USBDEVv2_MEM_DATA58 0x402c04e8
#define CYREG_USBDEVv2_MEM_DATA59 0x402c04ec
#define CYREG_USBDEVv2_MEM_DATA60 0x402c04f0
#define CYREG_USBDEVv2_MEM_DATA61 0x402c04f4
#define CYREG_USBDEVv2_MEM_DATA62 0x402c04f8
#define CYREG_USBDEVv2_MEM_DATA63 0x402c04fc
#define CYREG_USBDEVv2_MEM_DATA64 0x402c0500
#define CYREG_USBDEVv2_MEM_DATA65 0x402c0504
#define CYREG_USBDEVv2_MEM_DATA66 0x402c0508
#define CYREG_USBDEVv2_MEM_DATA67 0x402c050c
#define CYREG_USBDEVv2_MEM_DATA68 0x402c0510
#define CYREG_USBDEVv2_MEM_DATA69 0x402c0514
#define CYREG_USBDEVv2_MEM_DATA70 0x402c0518
#define CYREG_USBDEVv2_MEM_DATA71 0x402c051c
#define CYREG_USBDEVv2_MEM_DATA72 0x402c0520
#define CYREG_USBDEVv2_MEM_DATA73 0x402c0524
#define CYREG_USBDEVv2_MEM_DATA74 0x402c0528
#define CYREG_USBDEVv2_MEM_DATA75 0x402c052c
#define CYREG_USBDEVv2_MEM_DATA76 0x402c0530
#define CYREG_USBDEVv2_MEM_DATA77 0x402c0534
#define CYREG_USBDEVv2_MEM_DATA78 0x402c0538
#define CYREG_USBDEVv2_MEM_DATA79 0x402c053c
#define CYREG_USBDEVv2_MEM_DATA80 0x402c0540
#define CYREG_USBDEVv2_MEM_DATA81 0x402c0544
#define CYREG_USBDEVv2_MEM_DATA82 0x402c0548
#define CYREG_USBDEVv2_MEM_DATA83 0x402c054c
#define CYREG_USBDEVv2_MEM_DATA84 0x402c0550
#define CYREG_USBDEVv2_MEM_DATA85 0x402c0554
#define CYREG_USBDEVv2_MEM_DATA86 0x402c0558
#define CYREG_USBDEVv2_MEM_DATA87 0x402c055c
#define CYREG_USBDEVv2_MEM_DATA88 0x402c0560
#define CYREG_USBDEVv2_MEM_DATA89 0x402c0564
#define CYREG_USBDEVv2_MEM_DATA90 0x402c0568
#define CYREG_USBDEVv2_MEM_DATA91 0x402c056c
#define CYREG_USBDEVv2_MEM_DATA92 0x402c0570
#define CYREG_USBDEVv2_MEM_DATA93 0x402c0574
#define CYREG_USBDEVv2_MEM_DATA94 0x402c0578
#define CYREG_USBDEVv2_MEM_DATA95 0x402c057c
#define CYREG_USBDEVv2_MEM_DATA96 0x402c0580
#define CYREG_USBDEVv2_MEM_DATA97 0x402c0584
#define CYREG_USBDEVv2_MEM_DATA98 0x402c0588
#define CYREG_USBDEVv2_MEM_DATA99 0x402c058c
#define CYREG_USBDEVv2_MEM_DATA100 0x402c0590
#define CYREG_USBDEVv2_MEM_DATA101 0x402c0594
#define CYREG_USBDEVv2_MEM_DATA102 0x402c0598
#define CYREG_USBDEVv2_MEM_DATA103 0x402c059c
#define CYREG_USBDEVv2_MEM_DATA104 0x402c05a0
#define CYREG_USBDEVv2_MEM_DATA105 0x402c05a4
#define CYREG_USBDEVv2_MEM_DATA106 0x402c05a8
#define CYREG_USBDEVv2_MEM_DATA107 0x402c05ac
#define CYREG_USBDEVv2_MEM_DATA108 0x402c05b0
#define CYREG_USBDEVv2_MEM_DATA109 0x402c05b4
#define CYREG_USBDEVv2_MEM_DATA110 0x402c05b8
#define CYREG_USBDEVv2_MEM_DATA111 0x402c05bc
#define CYREG_USBDEVv2_MEM_DATA112 0x402c05c0
#define CYREG_USBDEVv2_MEM_DATA113 0x402c05c4
#define CYREG_USBDEVv2_MEM_DATA114 0x402c05c8
#define CYREG_USBDEVv2_MEM_DATA115 0x402c05cc
#define CYREG_USBDEVv2_MEM_DATA116 0x402c05d0
#define CYREG_USBDEVv2_MEM_DATA117 0x402c05d4
#define CYREG_USBDEVv2_MEM_DATA118 0x402c05d8
#define CYREG_USBDEVv2_MEM_DATA119 0x402c05dc
#define CYREG_USBDEVv2_MEM_DATA120 0x402c05e0
#define CYREG_USBDEVv2_MEM_DATA121 0x402c05e4
#define CYREG_USBDEVv2_MEM_DATA122 0x402c05e8
#define CYREG_USBDEVv2_MEM_DATA123 0x402c05ec
#define CYREG_USBDEVv2_MEM_DATA124 0x402c05f0
#define CYREG_USBDEVv2_MEM_DATA125 0x402c05f4
#define CYREG_USBDEVv2_MEM_DATA126 0x402c05f8
#define CYREG_USBDEVv2_MEM_DATA127 0x402c05fc
#define CYREG_USBDEVv2_MEM_DATA128 0x402c0600
#define CYREG_USBDEVv2_MEM_DATA129 0x402c0604
#define CYREG_USBDEVv2_MEM_DATA130 0x402c0608
#define CYREG_USBDEVv2_MEM_DATA131 0x402c060c
#define CYREG_USBDEVv2_MEM_DATA132 0x402c0610
#define CYREG_USBDEVv2_MEM_DATA133 0x402c0614
#define CYREG_USBDEVv2_MEM_DATA134 0x402c0618
#define CYREG_USBDEVv2_MEM_DATA135 0x402c061c
#define CYREG_USBDEVv2_MEM_DATA136 0x402c0620
#define CYREG_USBDEVv2_MEM_DATA137 0x402c0624
#define CYREG_USBDEVv2_MEM_DATA138 0x402c0628
#define CYREG_USBDEVv2_MEM_DATA139 0x402c062c
#define CYREG_USBDEVv2_MEM_DATA140 0x402c0630
#define CYREG_USBDEVv2_MEM_DATA141 0x402c0634
#define CYREG_USBDEVv2_MEM_DATA142 0x402c0638
#define CYREG_USBDEVv2_MEM_DATA143 0x402c063c
#define CYREG_USBDEVv2_MEM_DATA144 0x402c0640
#define CYREG_USBDEVv2_MEM_DATA145 0x402c0644
#define CYREG_USBDEVv2_MEM_DATA146 0x402c0648
#define CYREG_USBDEVv2_MEM_DATA147 0x402c064c
#define CYREG_USBDEVv2_MEM_DATA148 0x402c0650
#define CYREG_USBDEVv2_MEM_DATA149 0x402c0654
#define CYREG_USBDEVv2_MEM_DATA150 0x402c0658
#define CYREG_USBDEVv2_MEM_DATA151 0x402c065c
#define CYREG_USBDEVv2_MEM_DATA152 0x402c0660
#define CYREG_USBDEVv2_MEM_DATA153 0x402c0664
#define CYREG_USBDEVv2_MEM_DATA154 0x402c0668
#define CYREG_USBDEVv2_MEM_DATA155 0x402c066c
#define CYREG_USBDEVv2_MEM_DATA156 0x402c0670
#define CYREG_USBDEVv2_MEM_DATA157 0x402c0674
#define CYREG_USBDEVv2_MEM_DATA158 0x402c0678
#define CYREG_USBDEVv2_MEM_DATA159 0x402c067c
#define CYREG_USBDEVv2_MEM_DATA160 0x402c0680
#define CYREG_USBDEVv2_MEM_DATA161 0x402c0684
#define CYREG_USBDEVv2_MEM_DATA162 0x402c0688
#define CYREG_USBDEVv2_MEM_DATA163 0x402c068c
#define CYREG_USBDEVv2_MEM_DATA164 0x402c0690
#define CYREG_USBDEVv2_MEM_DATA165 0x402c0694
#define CYREG_USBDEVv2_MEM_DATA166 0x402c0698
#define CYREG_USBDEVv2_MEM_DATA167 0x402c069c
#define CYREG_USBDEVv2_MEM_DATA168 0x402c06a0
#define CYREG_USBDEVv2_MEM_DATA169 0x402c06a4
#define CYREG_USBDEVv2_MEM_DATA170 0x402c06a8
#define CYREG_USBDEVv2_MEM_DATA171 0x402c06ac
#define CYREG_USBDEVv2_MEM_DATA172 0x402c06b0
#define CYREG_USBDEVv2_MEM_DATA173 0x402c06b4
#define CYREG_USBDEVv2_MEM_DATA174 0x402c06b8
#define CYREG_USBDEVv2_MEM_DATA175 0x402c06bc
#define CYREG_USBDEVv2_MEM_DATA176 0x402c06c0
#define CYREG_USBDEVv2_MEM_DATA177 0x402c06c4
#define CYREG_USBDEVv2_MEM_DATA178 0x402c06c8
#define CYREG_USBDEVv2_MEM_DATA179 0x402c06cc
#define CYREG_USBDEVv2_MEM_DATA180 0x402c06d0
#define CYREG_USBDEVv2_MEM_DATA181 0x402c06d4
#define CYREG_USBDEVv2_MEM_DATA182 0x402c06d8
#define CYREG_USBDEVv2_MEM_DATA183 0x402c06dc
#define CYREG_USBDEVv2_MEM_DATA184 0x402c06e0
#define CYREG_USBDEVv2_MEM_DATA185 0x402c06e4
#define CYREG_USBDEVv2_MEM_DATA186 0x402c06e8
#define CYREG_USBDEVv2_MEM_DATA187 0x402c06ec
#define CYREG_USBDEVv2_MEM_DATA188 0x402c06f0
#define CYREG_USBDEVv2_MEM_DATA189 0x402c06f4
#define CYREG_USBDEVv2_MEM_DATA190 0x402c06f8
#define CYREG_USBDEVv2_MEM_DATA191 0x402c06fc
#define CYREG_USBDEVv2_MEM_DATA192 0x402c0700
#define CYREG_USBDEVv2_MEM_DATA193 0x402c0704
#define CYREG_USBDEVv2_MEM_DATA194 0x402c0708
#define CYREG_USBDEVv2_MEM_DATA195 0x402c070c
#define CYREG_USBDEVv2_MEM_DATA196 0x402c0710
#define CYREG_USBDEVv2_MEM_DATA197 0x402c0714
#define CYREG_USBDEVv2_MEM_DATA198 0x402c0718
#define CYREG_USBDEVv2_MEM_DATA199 0x402c071c
#define CYREG_USBDEVv2_MEM_DATA200 0x402c0720
#define CYREG_USBDEVv2_MEM_DATA201 0x402c0724
#define CYREG_USBDEVv2_MEM_DATA202 0x402c0728
#define CYREG_USBDEVv2_MEM_DATA203 0x402c072c
#define CYREG_USBDEVv2_MEM_DATA204 0x402c0730
#define CYREG_USBDEVv2_MEM_DATA205 0x402c0734
#define CYREG_USBDEVv2_MEM_DATA206 0x402c0738
#define CYREG_USBDEVv2_MEM_DATA207 0x402c073c
#define CYREG_USBDEVv2_MEM_DATA208 0x402c0740
#define CYREG_USBDEVv2_MEM_DATA209 0x402c0744
#define CYREG_USBDEVv2_MEM_DATA210 0x402c0748
#define CYREG_USBDEVv2_MEM_DATA211 0x402c074c
#define CYREG_USBDEVv2_MEM_DATA212 0x402c0750
#define CYREG_USBDEVv2_MEM_DATA213 0x402c0754
#define CYREG_USBDEVv2_MEM_DATA214 0x402c0758
#define CYREG_USBDEVv2_MEM_DATA215 0x402c075c
#define CYREG_USBDEVv2_MEM_DATA216 0x402c0760
#define CYREG_USBDEVv2_MEM_DATA217 0x402c0764
#define CYREG_USBDEVv2_MEM_DATA218 0x402c0768
#define CYREG_USBDEVv2_MEM_DATA219 0x402c076c
#define CYREG_USBDEVv2_MEM_DATA220 0x402c0770
#define CYREG_USBDEVv2_MEM_DATA221 0x402c0774
#define CYREG_USBDEVv2_MEM_DATA222 0x402c0778
#define CYREG_USBDEVv2_MEM_DATA223 0x402c077c
#define CYREG_USBDEVv2_MEM_DATA224 0x402c0780
#define CYREG_USBDEVv2_MEM_DATA225 0x402c0784
#define CYREG_USBDEVv2_MEM_DATA226 0x402c0788
#define CYREG_USBDEVv2_MEM_DATA227 0x402c078c
#define CYREG_USBDEVv2_MEM_DATA228 0x402c0790
#define CYREG_USBDEVv2_MEM_DATA229 0x402c0794
#define CYREG_USBDEVv2_MEM_DATA230 0x402c0798
#define CYREG_USBDEVv2_MEM_DATA231 0x402c079c
#define CYREG_USBDEVv2_MEM_DATA232 0x402c07a0
#define CYREG_USBDEVv2_MEM_DATA233 0x402c07a4
#define CYREG_USBDEVv2_MEM_DATA234 0x402c07a8
#define CYREG_USBDEVv2_MEM_DATA235 0x402c07ac
#define CYREG_USBDEVv2_MEM_DATA236 0x402c07b0
#define CYREG_USBDEVv2_MEM_DATA237 0x402c07b4
#define CYREG_USBDEVv2_MEM_DATA238 0x402c07b8
#define CYREG_USBDEVv2_MEM_DATA239 0x402c07bc
#define CYREG_USBDEVv2_MEM_DATA240 0x402c07c0
#define CYREG_USBDEVv2_MEM_DATA241 0x402c07c4
#define CYREG_USBDEVv2_MEM_DATA242 0x402c07c8
#define CYREG_USBDEVv2_MEM_DATA243 0x402c07cc
#define CYREG_USBDEVv2_MEM_DATA244 0x402c07d0
#define CYREG_USBDEVv2_MEM_DATA245 0x402c07d4
#define CYREG_USBDEVv2_MEM_DATA246 0x402c07d8
#define CYREG_USBDEVv2_MEM_DATA247 0x402c07dc
#define CYREG_USBDEVv2_MEM_DATA248 0x402c07e0
#define CYREG_USBDEVv2_MEM_DATA249 0x402c07e4
#define CYREG_USBDEVv2_MEM_DATA250 0x402c07e8
#define CYREG_USBDEVv2_MEM_DATA251 0x402c07ec
#define CYREG_USBDEVv2_MEM_DATA252 0x402c07f0
#define CYREG_USBDEVv2_MEM_DATA253 0x402c07f4
#define CYREG_USBDEVv2_MEM_DATA254 0x402c07f8
#define CYREG_USBDEVv2_MEM_DATA255 0x402c07fc
#define CYREG_USBDEVv2_MEM_DATA256 0x402c0800
#define CYREG_USBDEVv2_MEM_DATA257 0x402c0804
#define CYREG_USBDEVv2_MEM_DATA258 0x402c0808
#define CYREG_USBDEVv2_MEM_DATA259 0x402c080c
#define CYREG_USBDEVv2_MEM_DATA260 0x402c0810
#define CYREG_USBDEVv2_MEM_DATA261 0x402c0814
#define CYREG_USBDEVv2_MEM_DATA262 0x402c0818
#define CYREG_USBDEVv2_MEM_DATA263 0x402c081c
#define CYREG_USBDEVv2_MEM_DATA264 0x402c0820
#define CYREG_USBDEVv2_MEM_DATA265 0x402c0824
#define CYREG_USBDEVv2_MEM_DATA266 0x402c0828
#define CYREG_USBDEVv2_MEM_DATA267 0x402c082c
#define CYREG_USBDEVv2_MEM_DATA268 0x402c0830
#define CYREG_USBDEVv2_MEM_DATA269 0x402c0834
#define CYREG_USBDEVv2_MEM_DATA270 0x402c0838
#define CYREG_USBDEVv2_MEM_DATA271 0x402c083c
#define CYREG_USBDEVv2_MEM_DATA272 0x402c0840
#define CYREG_USBDEVv2_MEM_DATA273 0x402c0844
#define CYREG_USBDEVv2_MEM_DATA274 0x402c0848
#define CYREG_USBDEVv2_MEM_DATA275 0x402c084c
#define CYREG_USBDEVv2_MEM_DATA276 0x402c0850
#define CYREG_USBDEVv2_MEM_DATA277 0x402c0854
#define CYREG_USBDEVv2_MEM_DATA278 0x402c0858
#define CYREG_USBDEVv2_MEM_DATA279 0x402c085c
#define CYREG_USBDEVv2_MEM_DATA280 0x402c0860
#define CYREG_USBDEVv2_MEM_DATA281 0x402c0864
#define CYREG_USBDEVv2_MEM_DATA282 0x402c0868
#define CYREG_USBDEVv2_MEM_DATA283 0x402c086c
#define CYREG_USBDEVv2_MEM_DATA284 0x402c0870
#define CYREG_USBDEVv2_MEM_DATA285 0x402c0874
#define CYREG_USBDEVv2_MEM_DATA286 0x402c0878
#define CYREG_USBDEVv2_MEM_DATA287 0x402c087c
#define CYREG_USBDEVv2_MEM_DATA288 0x402c0880
#define CYREG_USBDEVv2_MEM_DATA289 0x402c0884
#define CYREG_USBDEVv2_MEM_DATA290 0x402c0888
#define CYREG_USBDEVv2_MEM_DATA291 0x402c088c
#define CYREG_USBDEVv2_MEM_DATA292 0x402c0890
#define CYREG_USBDEVv2_MEM_DATA293 0x402c0894
#define CYREG_USBDEVv2_MEM_DATA294 0x402c0898
#define CYREG_USBDEVv2_MEM_DATA295 0x402c089c
#define CYREG_USBDEVv2_MEM_DATA296 0x402c08a0
#define CYREG_USBDEVv2_MEM_DATA297 0x402c08a4
#define CYREG_USBDEVv2_MEM_DATA298 0x402c08a8
#define CYREG_USBDEVv2_MEM_DATA299 0x402c08ac
#define CYREG_USBDEVv2_MEM_DATA300 0x402c08b0
#define CYREG_USBDEVv2_MEM_DATA301 0x402c08b4
#define CYREG_USBDEVv2_MEM_DATA302 0x402c08b8
#define CYREG_USBDEVv2_MEM_DATA303 0x402c08bc
#define CYREG_USBDEVv2_MEM_DATA304 0x402c08c0
#define CYREG_USBDEVv2_MEM_DATA305 0x402c08c4
#define CYREG_USBDEVv2_MEM_DATA306 0x402c08c8
#define CYREG_USBDEVv2_MEM_DATA307 0x402c08cc
#define CYREG_USBDEVv2_MEM_DATA308 0x402c08d0
#define CYREG_USBDEVv2_MEM_DATA309 0x402c08d4
#define CYREG_USBDEVv2_MEM_DATA310 0x402c08d8
#define CYREG_USBDEVv2_MEM_DATA311 0x402c08dc
#define CYREG_USBDEVv2_MEM_DATA312 0x402c08e0
#define CYREG_USBDEVv2_MEM_DATA313 0x402c08e4
#define CYREG_USBDEVv2_MEM_DATA314 0x402c08e8
#define CYREG_USBDEVv2_MEM_DATA315 0x402c08ec
#define CYREG_USBDEVv2_MEM_DATA316 0x402c08f0
#define CYREG_USBDEVv2_MEM_DATA317 0x402c08f4
#define CYREG_USBDEVv2_MEM_DATA318 0x402c08f8
#define CYREG_USBDEVv2_MEM_DATA319 0x402c08fc
#define CYREG_USBDEVv2_MEM_DATA320 0x402c0900
#define CYREG_USBDEVv2_MEM_DATA321 0x402c0904
#define CYREG_USBDEVv2_MEM_DATA322 0x402c0908
#define CYREG_USBDEVv2_MEM_DATA323 0x402c090c
#define CYREG_USBDEVv2_MEM_DATA324 0x402c0910
#define CYREG_USBDEVv2_MEM_DATA325 0x402c0914
#define CYREG_USBDEVv2_MEM_DATA326 0x402c0918
#define CYREG_USBDEVv2_MEM_DATA327 0x402c091c
#define CYREG_USBDEVv2_MEM_DATA328 0x402c0920
#define CYREG_USBDEVv2_MEM_DATA329 0x402c0924
#define CYREG_USBDEVv2_MEM_DATA330 0x402c0928
#define CYREG_USBDEVv2_MEM_DATA331 0x402c092c
#define CYREG_USBDEVv2_MEM_DATA332 0x402c0930
#define CYREG_USBDEVv2_MEM_DATA333 0x402c0934
#define CYREG_USBDEVv2_MEM_DATA334 0x402c0938
#define CYREG_USBDEVv2_MEM_DATA335 0x402c093c
#define CYREG_USBDEVv2_MEM_DATA336 0x402c0940
#define CYREG_USBDEVv2_MEM_DATA337 0x402c0944
#define CYREG_USBDEVv2_MEM_DATA338 0x402c0948
#define CYREG_USBDEVv2_MEM_DATA339 0x402c094c
#define CYREG_USBDEVv2_MEM_DATA340 0x402c0950
#define CYREG_USBDEVv2_MEM_DATA341 0x402c0954
#define CYREG_USBDEVv2_MEM_DATA342 0x402c0958
#define CYREG_USBDEVv2_MEM_DATA343 0x402c095c
#define CYREG_USBDEVv2_MEM_DATA344 0x402c0960
#define CYREG_USBDEVv2_MEM_DATA345 0x402c0964
#define CYREG_USBDEVv2_MEM_DATA346 0x402c0968
#define CYREG_USBDEVv2_MEM_DATA347 0x402c096c
#define CYREG_USBDEVv2_MEM_DATA348 0x402c0970
#define CYREG_USBDEVv2_MEM_DATA349 0x402c0974
#define CYREG_USBDEVv2_MEM_DATA350 0x402c0978
#define CYREG_USBDEVv2_MEM_DATA351 0x402c097c
#define CYREG_USBDEVv2_MEM_DATA352 0x402c0980
#define CYREG_USBDEVv2_MEM_DATA353 0x402c0984
#define CYREG_USBDEVv2_MEM_DATA354 0x402c0988
#define CYREG_USBDEVv2_MEM_DATA355 0x402c098c
#define CYREG_USBDEVv2_MEM_DATA356 0x402c0990
#define CYREG_USBDEVv2_MEM_DATA357 0x402c0994
#define CYREG_USBDEVv2_MEM_DATA358 0x402c0998
#define CYREG_USBDEVv2_MEM_DATA359 0x402c099c
#define CYREG_USBDEVv2_MEM_DATA360 0x402c09a0
#define CYREG_USBDEVv2_MEM_DATA361 0x402c09a4
#define CYREG_USBDEVv2_MEM_DATA362 0x402c09a8
#define CYREG_USBDEVv2_MEM_DATA363 0x402c09ac
#define CYREG_USBDEVv2_MEM_DATA364 0x402c09b0
#define CYREG_USBDEVv2_MEM_DATA365 0x402c09b4
#define CYREG_USBDEVv2_MEM_DATA366 0x402c09b8
#define CYREG_USBDEVv2_MEM_DATA367 0x402c09bc
#define CYREG_USBDEVv2_MEM_DATA368 0x402c09c0
#define CYREG_USBDEVv2_MEM_DATA369 0x402c09c4
#define CYREG_USBDEVv2_MEM_DATA370 0x402c09c8
#define CYREG_USBDEVv2_MEM_DATA371 0x402c09cc
#define CYREG_USBDEVv2_MEM_DATA372 0x402c09d0
#define CYREG_USBDEVv2_MEM_DATA373 0x402c09d4
#define CYREG_USBDEVv2_MEM_DATA374 0x402c09d8
#define CYREG_USBDEVv2_MEM_DATA375 0x402c09dc
#define CYREG_USBDEVv2_MEM_DATA376 0x402c09e0
#define CYREG_USBDEVv2_MEM_DATA377 0x402c09e4
#define CYREG_USBDEVv2_MEM_DATA378 0x402c09e8
#define CYREG_USBDEVv2_MEM_DATA379 0x402c09ec
#define CYREG_USBDEVv2_MEM_DATA380 0x402c09f0
#define CYREG_USBDEVv2_MEM_DATA381 0x402c09f4
#define CYREG_USBDEVv2_MEM_DATA382 0x402c09f8
#define CYREG_USBDEVv2_MEM_DATA383 0x402c09fc
#define CYREG_USBDEVv2_MEM_DATA384 0x402c0a00
#define CYREG_USBDEVv2_MEM_DATA385 0x402c0a04
#define CYREG_USBDEVv2_MEM_DATA386 0x402c0a08
#define CYREG_USBDEVv2_MEM_DATA387 0x402c0a0c
#define CYREG_USBDEVv2_MEM_DATA388 0x402c0a10
#define CYREG_USBDEVv2_MEM_DATA389 0x402c0a14
#define CYREG_USBDEVv2_MEM_DATA390 0x402c0a18
#define CYREG_USBDEVv2_MEM_DATA391 0x402c0a1c
#define CYREG_USBDEVv2_MEM_DATA392 0x402c0a20
#define CYREG_USBDEVv2_MEM_DATA393 0x402c0a24
#define CYREG_USBDEVv2_MEM_DATA394 0x402c0a28
#define CYREG_USBDEVv2_MEM_DATA395 0x402c0a2c
#define CYREG_USBDEVv2_MEM_DATA396 0x402c0a30
#define CYREG_USBDEVv2_MEM_DATA397 0x402c0a34
#define CYREG_USBDEVv2_MEM_DATA398 0x402c0a38
#define CYREG_USBDEVv2_MEM_DATA399 0x402c0a3c
#define CYREG_USBDEVv2_MEM_DATA400 0x402c0a40
#define CYREG_USBDEVv2_MEM_DATA401 0x402c0a44
#define CYREG_USBDEVv2_MEM_DATA402 0x402c0a48
#define CYREG_USBDEVv2_MEM_DATA403 0x402c0a4c
#define CYREG_USBDEVv2_MEM_DATA404 0x402c0a50
#define CYREG_USBDEVv2_MEM_DATA405 0x402c0a54
#define CYREG_USBDEVv2_MEM_DATA406 0x402c0a58
#define CYREG_USBDEVv2_MEM_DATA407 0x402c0a5c
#define CYREG_USBDEVv2_MEM_DATA408 0x402c0a60
#define CYREG_USBDEVv2_MEM_DATA409 0x402c0a64
#define CYREG_USBDEVv2_MEM_DATA410 0x402c0a68
#define CYREG_USBDEVv2_MEM_DATA411 0x402c0a6c
#define CYREG_USBDEVv2_MEM_DATA412 0x402c0a70
#define CYREG_USBDEVv2_MEM_DATA413 0x402c0a74
#define CYREG_USBDEVv2_MEM_DATA414 0x402c0a78
#define CYREG_USBDEVv2_MEM_DATA415 0x402c0a7c
#define CYREG_USBDEVv2_MEM_DATA416 0x402c0a80
#define CYREG_USBDEVv2_MEM_DATA417 0x402c0a84
#define CYREG_USBDEVv2_MEM_DATA418 0x402c0a88
#define CYREG_USBDEVv2_MEM_DATA419 0x402c0a8c
#define CYREG_USBDEVv2_MEM_DATA420 0x402c0a90
#define CYREG_USBDEVv2_MEM_DATA421 0x402c0a94
#define CYREG_USBDEVv2_MEM_DATA422 0x402c0a98
#define CYREG_USBDEVv2_MEM_DATA423 0x402c0a9c
#define CYREG_USBDEVv2_MEM_DATA424 0x402c0aa0
#define CYREG_USBDEVv2_MEM_DATA425 0x402c0aa4
#define CYREG_USBDEVv2_MEM_DATA426 0x402c0aa8
#define CYREG_USBDEVv2_MEM_DATA427 0x402c0aac
#define CYREG_USBDEVv2_MEM_DATA428 0x402c0ab0
#define CYREG_USBDEVv2_MEM_DATA429 0x402c0ab4
#define CYREG_USBDEVv2_MEM_DATA430 0x402c0ab8
#define CYREG_USBDEVv2_MEM_DATA431 0x402c0abc
#define CYREG_USBDEVv2_MEM_DATA432 0x402c0ac0
#define CYREG_USBDEVv2_MEM_DATA433 0x402c0ac4
#define CYREG_USBDEVv2_MEM_DATA434 0x402c0ac8
#define CYREG_USBDEVv2_MEM_DATA435 0x402c0acc
#define CYREG_USBDEVv2_MEM_DATA436 0x402c0ad0
#define CYREG_USBDEVv2_MEM_DATA437 0x402c0ad4
#define CYREG_USBDEVv2_MEM_DATA438 0x402c0ad8
#define CYREG_USBDEVv2_MEM_DATA439 0x402c0adc
#define CYREG_USBDEVv2_MEM_DATA440 0x402c0ae0
#define CYREG_USBDEVv2_MEM_DATA441 0x402c0ae4
#define CYREG_USBDEVv2_MEM_DATA442 0x402c0ae8
#define CYREG_USBDEVv2_MEM_DATA443 0x402c0aec
#define CYREG_USBDEVv2_MEM_DATA444 0x402c0af0
#define CYREG_USBDEVv2_MEM_DATA445 0x402c0af4
#define CYREG_USBDEVv2_MEM_DATA446 0x402c0af8
#define CYREG_USBDEVv2_MEM_DATA447 0x402c0afc
#define CYREG_USBDEVv2_MEM_DATA448 0x402c0b00
#define CYREG_USBDEVv2_MEM_DATA449 0x402c0b04
#define CYREG_USBDEVv2_MEM_DATA450 0x402c0b08
#define CYREG_USBDEVv2_MEM_DATA451 0x402c0b0c
#define CYREG_USBDEVv2_MEM_DATA452 0x402c0b10
#define CYREG_USBDEVv2_MEM_DATA453 0x402c0b14
#define CYREG_USBDEVv2_MEM_DATA454 0x402c0b18
#define CYREG_USBDEVv2_MEM_DATA455 0x402c0b1c
#define CYREG_USBDEVv2_MEM_DATA456 0x402c0b20
#define CYREG_USBDEVv2_MEM_DATA457 0x402c0b24
#define CYREG_USBDEVv2_MEM_DATA458 0x402c0b28
#define CYREG_USBDEVv2_MEM_DATA459 0x402c0b2c
#define CYREG_USBDEVv2_MEM_DATA460 0x402c0b30
#define CYREG_USBDEVv2_MEM_DATA461 0x402c0b34
#define CYREG_USBDEVv2_MEM_DATA462 0x402c0b38
#define CYREG_USBDEVv2_MEM_DATA463 0x402c0b3c
#define CYREG_USBDEVv2_MEM_DATA464 0x402c0b40
#define CYREG_USBDEVv2_MEM_DATA465 0x402c0b44
#define CYREG_USBDEVv2_MEM_DATA466 0x402c0b48
#define CYREG_USBDEVv2_MEM_DATA467 0x402c0b4c
#define CYREG_USBDEVv2_MEM_DATA468 0x402c0b50
#define CYREG_USBDEVv2_MEM_DATA469 0x402c0b54
#define CYREG_USBDEVv2_MEM_DATA470 0x402c0b58
#define CYREG_USBDEVv2_MEM_DATA471 0x402c0b5c
#define CYREG_USBDEVv2_MEM_DATA472 0x402c0b60
#define CYREG_USBDEVv2_MEM_DATA473 0x402c0b64
#define CYREG_USBDEVv2_MEM_DATA474 0x402c0b68
#define CYREG_USBDEVv2_MEM_DATA475 0x402c0b6c
#define CYREG_USBDEVv2_MEM_DATA476 0x402c0b70
#define CYREG_USBDEVv2_MEM_DATA477 0x402c0b74
#define CYREG_USBDEVv2_MEM_DATA478 0x402c0b78
#define CYREG_USBDEVv2_MEM_DATA479 0x402c0b7c
#define CYREG_USBDEVv2_MEM_DATA480 0x402c0b80
#define CYREG_USBDEVv2_MEM_DATA481 0x402c0b84
#define CYREG_USBDEVv2_MEM_DATA482 0x402c0b88
#define CYREG_USBDEVv2_MEM_DATA483 0x402c0b8c
#define CYREG_USBDEVv2_MEM_DATA484 0x402c0b90
#define CYREG_USBDEVv2_MEM_DATA485 0x402c0b94
#define CYREG_USBDEVv2_MEM_DATA486 0x402c0b98
#define CYREG_USBDEVv2_MEM_DATA487 0x402c0b9c
#define CYREG_USBDEVv2_MEM_DATA488 0x402c0ba0
#define CYREG_USBDEVv2_MEM_DATA489 0x402c0ba4
#define CYREG_USBDEVv2_MEM_DATA490 0x402c0ba8
#define CYREG_USBDEVv2_MEM_DATA491 0x402c0bac
#define CYREG_USBDEVv2_MEM_DATA492 0x402c0bb0
#define CYREG_USBDEVv2_MEM_DATA493 0x402c0bb4
#define CYREG_USBDEVv2_MEM_DATA494 0x402c0bb8
#define CYREG_USBDEVv2_MEM_DATA495 0x402c0bbc
#define CYREG_USBDEVv2_MEM_DATA496 0x402c0bc0
#define CYREG_USBDEVv2_MEM_DATA497 0x402c0bc4
#define CYREG_USBDEVv2_MEM_DATA498 0x402c0bc8
#define CYREG_USBDEVv2_MEM_DATA499 0x402c0bcc
#define CYREG_USBDEVv2_MEM_DATA500 0x402c0bd0
#define CYREG_USBDEVv2_MEM_DATA501 0x402c0bd4
#define CYREG_USBDEVv2_MEM_DATA502 0x402c0bd8
#define CYREG_USBDEVv2_MEM_DATA503 0x402c0bdc
#define CYREG_USBDEVv2_MEM_DATA504 0x402c0be0
#define CYREG_USBDEVv2_MEM_DATA505 0x402c0be4
#define CYREG_USBDEVv2_MEM_DATA506 0x402c0be8
#define CYREG_USBDEVv2_MEM_DATA507 0x402c0bec
#define CYREG_USBDEVv2_MEM_DATA508 0x402c0bf0
#define CYREG_USBDEVv2_MEM_DATA509 0x402c0bf4
#define CYREG_USBDEVv2_MEM_DATA510 0x402c0bf8
#define CYREG_USBDEVv2_MEM_DATA511 0x402c0bfc
#define CYREG_USBDEVv2_SOF16 0x402c1060
#define CYFLD_USBDEVv2_FRAME_NUMBER16__OFFSET 0x00000000
#define CYFLD_USBDEVv2_FRAME_NUMBER16__SIZE 0x0000000b
#define CYREG_USBDEVv2_OSCLK_DR16 0x402c1080
#define CYFLD_USBDEVv2_ADDER16__OFFSET 0x00000000
#define CYFLD_USBDEVv2_ADDER16__SIZE 0x0000000f
#define CYREG_USBDEVv2_ARB_RW1_WA16 0x402c1210
#define CYFLD_USBDEVv2_WA16__OFFSET 0x00000000
#define CYFLD_USBDEVv2_WA16__SIZE 0x00000009
#define CYREG_USBDEVv2_ARB_RW1_RA16 0x402c1218
#define CYFLD_USBDEVv2_RA16__OFFSET 0x00000000
#define CYFLD_USBDEVv2_RA16__SIZE 0x00000009
#define CYREG_USBDEVv2_ARB_RW1_DR16 0x402c1220
#define CYFLD_USBDEVv2_DR16__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DR16__SIZE 0x00000010
#define CYREG_USBDEVv2_ARB_RW2_WA16 0x402c1250
#define CYREG_USBDEVv2_ARB_RW2_RA16 0x402c1258
#define CYREG_USBDEVv2_ARB_RW2_DR16 0x402c1260
#define CYREG_USBDEVv2_ARB_RW3_WA16 0x402c1290
#define CYREG_USBDEVv2_ARB_RW3_RA16 0x402c1298
#define CYREG_USBDEVv2_ARB_RW3_DR16 0x402c12a0
#define CYREG_USBDEVv2_CWA16 0x402c12b0
#define CYFLD_USBDEVv2_CWA16__OFFSET 0x00000000
#define CYFLD_USBDEVv2_CWA16__SIZE 0x00000009
#define CYREG_USBDEVv2_ARB_RW4_WA16 0x402c12d0
#define CYREG_USBDEVv2_ARB_RW4_RA16 0x402c12d8
#define CYREG_USBDEVv2_ARB_RW4_DR16 0x402c12e0
#define CYREG_USBDEVv2_DMA_THRES16 0x402c12f0
#define CYFLD_USBDEVv2_DMA_THS16__OFFSET 0x00000000
#define CYFLD_USBDEVv2_DMA_THS16__SIZE 0x00000009
#define CYREG_USBDEVv2_ARB_RW5_WA16 0x402c1310
#define CYREG_USBDEVv2_ARB_RW5_RA16 0x402c1318
#define CYREG_USBDEVv2_ARB_RW5_DR16 0x402c1320
#define CYREG_USBDEVv2_ARB_RW6_WA16 0x402c1350
#define CYREG_USBDEVv2_ARB_RW6_RA16 0x402c1358
#define CYREG_USBDEVv2_ARB_RW6_DR16 0x402c1360
#define CYREG_USBDEVv2_ARB_RW7_WA16 0x402c1390
#define CYREG_USBDEVv2_ARB_RW7_RA16 0x402c1398
#define CYREG_USBDEVv2_ARB_RW7_DR16 0x402c13a0
#define CYREG_USBDEVv2_ARB_RW8_WA16 0x402c13d0
#define CYREG_USBDEVv2_ARB_RW8_RA16 0x402c13d8
#define CYREG_USBDEVv2_ARB_RW8_DR16 0x402c13e0
#define CYDEV_USBDEVv2_USB_BASE 0x402c2000
#define CYDEV_USBDEVv2_USB_SIZE 0x00001000
#define CYREG_USBDEVv2_USB_POWER_CTRL 0x402c2000
#define CYFLD_USBDEVv2_USB_VBUS_VALID_OVR__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_VBUS_VALID_OVR__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_SUSPEND__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_SUSPEND__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_SUSPEND_DEL__OFFSET 0x00000003
#define CYFLD_USBDEVv2_USB_SUSPEND_DEL__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_ISOLATE__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_ISOLATE__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_CHDET_PWR_CTL__OFFSET 0x00000005
#define CYFLD_USBDEVv2_USB_CHDET_PWR_CTL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_ENABLE_DM_PULLDOWN__OFFSET 0x00000019
#define CYFLD_USBDEVv2_USB_ENABLE_DM_PULLDOWN__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_ENABLE_VBUS_PULLDOWN__OFFSET 0x0000001a
#define CYFLD_USBDEVv2_USB_ENABLE_VBUS_PULLDOWN__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_ENABLE_RCVR__OFFSET 0x0000001b
#define CYFLD_USBDEVv2_USB_ENABLE_RCVR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_ENABLE_DPO__OFFSET 0x0000001c
#define CYFLD_USBDEVv2_USB_ENABLE_DPO__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_ENABLE_DMO__OFFSET 0x0000001d
#define CYFLD_USBDEVv2_USB_ENABLE_DMO__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_ENABLE_CHGDET__OFFSET 0x0000001e
#define CYFLD_USBDEVv2_USB_ENABLE_CHGDET__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_CHGDET_CTRL 0x402c2004
#define CYFLD_USBDEVv2_USB_COMP_DP__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_COMP_DP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_COMP_DM__OFFSET 0x00000001
#define CYFLD_USBDEVv2_USB_COMP_DM__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_COMP_EN__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_COMP_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_REF_DP__OFFSET 0x00000003
#define CYFLD_USBDEVv2_USB_REF_DP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_REF_DM__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_REF_DM__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_REF_EN__OFFSET 0x00000005
#define CYFLD_USBDEVv2_USB_REF_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_DCD_SRC_EN__OFFSET 0x00000006
#define CYFLD_USBDEVv2_USB_DCD_SRC_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_ADFT_CTRL__OFFSET 0x0000000c
#define CYFLD_USBDEVv2_USB_ADFT_CTRL__SIZE 0x00000002
#define CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_NORMAL 0x00000000
#define CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_VBG 0x00000001
#define CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_DONTUSE 0x00000002
#define CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_ADFTIN 0x00000003
#define CYFLD_USBDEVv2_USB_COMP_OUT__OFFSET 0x0000001f
#define CYFLD_USBDEVv2_USB_COMP_OUT__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_USBIO_CTRL 0x402c2008
#define CYFLD_USBDEVv2_USB_DM_P__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_DM_P__SIZE 0x00000003
#define CYVAL_USBDEVv2_USB_DM_P_OFF 0x00000000
#define CYVAL_USBDEVv2_USB_DM_P_INPUT 0x00000001
#define CYVAL_USBDEVv2_USB_DM_P_0_PU 0x00000002
#define CYVAL_USBDEVv2_USB_DM_P_0_Z 0x00000004
#define CYVAL_USBDEVv2_USB_DM_P_0_1 0x00000006
#define CYFLD_USBDEVv2_USB_DM_M__OFFSET 0x00000003
#define CYFLD_USBDEVv2_USB_DM_M__SIZE 0x00000003
#define CYREG_USBDEVv2_USB_FLOW_CTRL 0x402c200c
#define CYFLD_USBDEVv2_USB_EP1_ERR_RESP__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_EP1_ERR_RESP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP2_ERR_RESP__OFFSET 0x00000001
#define CYFLD_USBDEVv2_USB_EP2_ERR_RESP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP3_ERR_RESP__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_EP3_ERR_RESP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP4_ERR_RESP__OFFSET 0x00000003
#define CYFLD_USBDEVv2_USB_EP4_ERR_RESP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP5_ERR_RESP__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_EP5_ERR_RESP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP6_ERR_RESP__OFFSET 0x00000005
#define CYFLD_USBDEVv2_USB_EP6_ERR_RESP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP7_ERR_RESP__OFFSET 0x00000006
#define CYFLD_USBDEVv2_USB_EP7_ERR_RESP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP8_ERR_RESP__OFFSET 0x00000007
#define CYFLD_USBDEVv2_USB_EP8_ERR_RESP__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_LPM_CTRL 0x402c2010
#define CYFLD_USBDEVv2_USB_LPM_EN__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_LPM_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_LPM_ACK_RESP__OFFSET 0x00000001
#define CYFLD_USBDEVv2_USB_LPM_ACK_RESP__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_NYET_EN__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_NYET_EN__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_SUB_RESP__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_SUB_RESP__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_LPM_STAT 0x402c2014
#define CYFLD_USBDEVv2_USB_LPM_BESL__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_LPM_BESL__SIZE 0x00000004
#define CYFLD_USBDEVv2_USB_LPM_REMOTEWAKE__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_LPM_REMOTEWAKE__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_INTR_SIE 0x402c2020
#define CYFLD_USBDEVv2_USB_SOF_INTR__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_SOF_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR__OFFSET 0x00000001
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP0_INTR__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_EP0_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_LPM_INTR__OFFSET 0x00000003
#define CYFLD_USBDEVv2_USB_LPM_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_RESUME_INTR__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_RESUME_INTR__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_INTR_SIE_SET 0x402c2024
#define CYFLD_USBDEVv2_USB_SOF_INTR_SET__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_SOF_INTR_SET__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_SET__OFFSET 0x00000001
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_SET__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP0_INTR_SET__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_EP0_INTR_SET__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_LPM_INTR_SET__OFFSET 0x00000003
#define CYFLD_USBDEVv2_USB_LPM_INTR_SET__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_RESUME_INTR_SET__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_RESUME_INTR_SET__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_INTR_SIE_MASK 0x402c2028
#define CYFLD_USBDEVv2_USB_SOF_INTR_MASK__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_SOF_INTR_MASK__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASK__OFFSET 0x00000001
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASK__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP0_INTR_MASK__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_EP0_INTR_MASK__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_LPM_INTR_MASK__OFFSET 0x00000003
#define CYFLD_USBDEVv2_USB_LPM_INTR_MASK__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_RESUME_INTR_MASK__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_RESUME_INTR_MASK__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_INTR_SIE_MASKED 0x402c202c
#define CYFLD_USBDEVv2_USB_SOF_INTR_MASKED__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_SOF_INTR_MASKED__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASKED__OFFSET 0x00000001
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASKED__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP0_INTR_MASKED__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_EP0_INTR_MASKED__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_LPM_INTR_MASKED__OFFSET 0x00000003
#define CYFLD_USBDEVv2_USB_LPM_INTR_MASKED__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_RESUME_INTR_MASKED__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_RESUME_INTR_MASKED__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_INTR_LVL_SEL 0x402c2030
#define CYFLD_USBDEVv2_USB_SOF_LVL_SEL__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_SOF_LVL_SEL__SIZE 0x00000002
#define CYVAL_USBDEVv2_USB_SOF_LVL_SEL_HI 0x00000000
#define CYVAL_USBDEVv2_USB_SOF_LVL_SEL_MED 0x00000001
#define CYVAL_USBDEVv2_USB_SOF_LVL_SEL_LO 0x00000002
#define CYVAL_USBDEVv2_USB_SOF_LVL_SEL_RESERVED 0x00000003
#define CYFLD_USBDEVv2_USB_BUS_RESET_LVL_SEL__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_BUS_RESET_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_EP0_LVL_SEL__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_EP0_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_LPM_LVL_SEL__OFFSET 0x00000006
#define CYFLD_USBDEVv2_USB_LPM_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_RESUME_LVL_SEL__OFFSET 0x00000008
#define CYFLD_USBDEVv2_USB_RESUME_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_ARB_EP_LVL_SEL__OFFSET 0x0000000e
#define CYFLD_USBDEVv2_USB_ARB_EP_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_EP1_LVL_SEL__OFFSET 0x00000010
#define CYFLD_USBDEVv2_USB_EP1_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_EP2_LVL_SEL__OFFSET 0x00000012
#define CYFLD_USBDEVv2_USB_EP2_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_EP3_LVL_SEL__OFFSET 0x00000014
#define CYFLD_USBDEVv2_USB_EP3_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_EP4_LVL_SEL__OFFSET 0x00000016
#define CYFLD_USBDEVv2_USB_EP4_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_EP5_LVL_SEL__OFFSET 0x00000018
#define CYFLD_USBDEVv2_USB_EP5_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_EP6_LVL_SEL__OFFSET 0x0000001a
#define CYFLD_USBDEVv2_USB_EP6_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_EP7_LVL_SEL__OFFSET 0x0000001c
#define CYFLD_USBDEVv2_USB_EP7_LVL_SEL__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_EP8_LVL_SEL__OFFSET 0x0000001e
#define CYFLD_USBDEVv2_USB_EP8_LVL_SEL__SIZE 0x00000002
#define CYREG_USBDEVv2_USB_INTR_CAUSE_HI 0x402c2034
#define CYFLD_USBDEVv2_USB_ARB_EP_INTR__OFFSET 0x00000007
#define CYFLD_USBDEVv2_USB_ARB_EP_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP1_INTR__OFFSET 0x00000008
#define CYFLD_USBDEVv2_USB_EP1_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP2_INTR__OFFSET 0x00000009
#define CYFLD_USBDEVv2_USB_EP2_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP3_INTR__OFFSET 0x0000000a
#define CYFLD_USBDEVv2_USB_EP3_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP4_INTR__OFFSET 0x0000000b
#define CYFLD_USBDEVv2_USB_EP4_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP5_INTR__OFFSET 0x0000000c
#define CYFLD_USBDEVv2_USB_EP5_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP6_INTR__OFFSET 0x0000000d
#define CYFLD_USBDEVv2_USB_EP6_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP7_INTR__OFFSET 0x0000000e
#define CYFLD_USBDEVv2_USB_EP7_INTR__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_EP8_INTR__OFFSET 0x0000000f
#define CYFLD_USBDEVv2_USB_EP8_INTR__SIZE 0x00000001
#define CYREG_USBDEVv2_USB_INTR_CAUSE_MED 0x402c2038
#define CYREG_USBDEVv2_USB_INTR_CAUSE_LO 0x402c203c
#define CYREG_USBDEVv2_USB_DFT_CTRL 0x402c2070
#define CYFLD_USBDEVv2_USB_DDFT_SEL__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_DDFT_SEL__SIZE 0x00000003
#define CYVAL_USBDEVv2_USB_DDFT_SEL_OFF 0x00000000
#define CYVAL_USBDEVv2_USB_DDFT_SEL_DP_SE 0x00000001
#define CYVAL_USBDEVv2_USB_DDFT_SEL_DM_SE 0x00000002
#define CYVAL_USBDEVv2_USB_DDFT_SEL_RCV_DF 0x00000003
#define CYVAL_USBDEVv2_USB_DDFT_SEL_CHRG_DET 0x00000004
#define CYVAL_USBDEVv2_USB_DDFT_SEL_VBUS_DET 0x00000005
#define CYFLD_USBDEVv2_USB_ADFT_VREFOUT_SEL__OFFSET 0x00000008
#define CYFLD_USBDEVv2_USB_ADFT_VREFOUT_SEL__SIZE 0x00000002
#define CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_OPEN 0x00000000
#define CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_AMUXA 0x00000001
#define CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_AMUXB 0x00000002
#define CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_RSVD 0x00000003
#define CYREG_USBDEVv2_USB_PHY_TRIM0 0x402c2f00
#define CYFLD_USBDEVv2_USB_TRIM_DP_R_REG__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_TRIM_DP_R_REG__SIZE 0x00000006
#define CYREG_USBDEVv2_USB_PHY_TRIM1 0x402c2f04
#define CYFLD_USBDEVv2_USB_TRIM_DM_R_REG__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_TRIM_DM_R_REG__SIZE 0x00000006
#define CYREG_USBDEVv2_USB_PHY_TRIM2 0x402c2f08
#define CYFLD_USBDEVv2_USB_TRIM_DP_R_BYPASS__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_TRIM_DP_R_BYPASS__SIZE 0x00000006
#define CYREG_USBDEVv2_USB_PHY_TRIM3 0x402c2f0c
#define CYFLD_USBDEVv2_USB_TRIM_DM_R_BYPASS__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_TRIM_DM_R_BYPASS__SIZE 0x00000006
#define CYREG_USBDEVv2_USB_CHGDET_TRIM 0x402c2f10
#define CYFLD_USBDEVv2_USB_V325M_TRIM__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_V325M_TRIM__SIZE 0x00000002
#define CYFLD_USBDEVv2_USB_V600M_TRIM__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_V600M_TRIM__SIZE 0x00000003
#define CYREG_USBDEVv2_USB_TRIM 0x402c2f14
#define CYFLD_USBDEVv2_USB_DM_PD_VAL__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_DM_PD_VAL__SIZE 0x00000002
#define CYREG_USBDEVv2_USB_USBIO_TRIM 0x402c2f18
#define CYFLD_USBDEVv2_USB_TRIM__OFFSET 0x00000000
#define CYFLD_USBDEVv2_USB_TRIM__SIZE 0x00000002
#define CYVAL_USBDEVv2_USB_TRIM_TRIM_NO 0x00000000
#define CYVAL_USBDEVv2_USB_TRIM_TRIM_LOWER 0x00000001
#define CYVAL_USBDEVv2_USB_TRIM_TRIM_HIGHER 0x00000002
#define CYVAL_USBDEVv2_USB_TRIM_TRIM_DONT_USE 0x00000003
#define CYFLD_USBDEVv2_USB_MDEC__OFFSET 0x00000002
#define CYFLD_USBDEVv2_USB_MDEC__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_MINC__OFFSET 0x00000003
#define CYFLD_USBDEVv2_USB_MINC__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_X_INC__OFFSET 0x00000004
#define CYFLD_USBDEVv2_USB_X_INC__SIZE 0x00000001
#define CYFLD_USBDEVv2_USB_X_DEC__OFFSET 0x00000005
#define CYFLD_USBDEVv2_USB_X_DEC__SIZE 0x00000001
#define CYDEV_CAN0_BASE 0x402e0000
#define CYDEV_CAN0_SIZE 0x00010000
#define CYREG_CAN0_INT_STATUS 0x402e0000
#define CYFLD_CAN_ARB_LOSS__OFFSET 0x00000002
#define CYFLD_CAN_ARB_LOSS__SIZE 0x00000001
#define CYFLD_CAN_OVR_LOAD__OFFSET 0x00000003
#define CYFLD_CAN_OVR_LOAD__SIZE 0x00000001
#define CYFLD_CAN_BIT_ERR__OFFSET 0x00000004
#define CYFLD_CAN_BIT_ERR__SIZE 0x00000001
#define CYFLD_CAN_STUFF_ERR__OFFSET 0x00000005
#define CYFLD_CAN_STUFF_ERR__SIZE 0x00000001
#define CYFLD_CAN_ACK_ERR__OFFSET 0x00000006
#define CYFLD_CAN_ACK_ERR__SIZE 0x00000001
#define CYFLD_CAN_FORM_ERR__OFFSET 0x00000007
#define CYFLD_CAN_FORM_ERR__SIZE 0x00000001
#define CYFLD_CAN_CRC_ERR__OFFSET 0x00000008
#define CYFLD_CAN_CRC_ERR__SIZE 0x00000001
#define CYFLD_CAN_BUS_OFF__OFFSET 0x00000009
#define CYFLD_CAN_BUS_OFF__SIZE 0x00000001
#define CYFLD_CAN_RX_MSG_LOSS__OFFSET 0x0000000a
#define CYFLD_CAN_RX_MSG_LOSS__SIZE 0x00000001
#define CYFLD_CAN_TX_MSG__OFFSET 0x0000000b
#define CYFLD_CAN_TX_MSG__SIZE 0x00000001
#define CYFLD_CAN_RX_MSG__OFFSET 0x0000000c
#define CYFLD_CAN_RX_MSG__SIZE 0x00000001
#define CYFLD_CAN_RTR_MSG__OFFSET 0x0000000d
#define CYFLD_CAN_RTR_MSG__SIZE 0x00000001
#define CYFLD_CAN_STUCK_AT_0__OFFSET 0x0000000e
#define CYFLD_CAN_STUCK_AT_0__SIZE 0x00000001
#define CYFLD_CAN_SST_FAILURE__OFFSET 0x0000000f
#define CYFLD_CAN_SST_FAILURE__SIZE 0x00000001
#define CYREG_CAN0_INT_EBL 0x402e0004
#define CYFLD_CAN_GLOBAL_INT_ENBL__OFFSET 0x00000000
#define CYFLD_CAN_GLOBAL_INT_ENBL__SIZE 0x00000001
#define CYFLD_CAN_ARB_LOSS_ENBL__OFFSET 0x00000002
#define CYFLD_CAN_ARB_LOSS_ENBL__SIZE 0x00000001
#define CYFLD_CAN_OVR_LOAD_ENBL__OFFSET 0x00000003
#define CYFLD_CAN_OVR_LOAD_ENBL__SIZE 0x00000001
#define CYFLD_CAN_BIT_ERR_ENBL__OFFSET 0x00000004
#define CYFLD_CAN_BIT_ERR_ENBL__SIZE 0x00000001
#define CYFLD_CAN_STUFF_ERR_ENBL__OFFSET 0x00000005
#define CYFLD_CAN_STUFF_ERR_ENBL__SIZE 0x00000001
#define CYFLD_CAN_ACK_ERR_ENBL__OFFSET 0x00000006
#define CYFLD_CAN_ACK_ERR_ENBL__SIZE 0x00000001
#define CYFLD_CAN_FORM_ERR_ENBL__OFFSET 0x00000007
#define CYFLD_CAN_FORM_ERR_ENBL__SIZE 0x00000001
#define CYFLD_CAN_CRC_ERR_ENBL__OFFSET 0x00000008
#define CYFLD_CAN_CRC_ERR_ENBL__SIZE 0x00000001
#define CYFLD_CAN_BUS_OFF_ENBL__OFFSET 0x00000009
#define CYFLD_CAN_BUS_OFF_ENBL__SIZE 0x00000001
#define CYFLD_CAN_TX_MSG_ENBL__OFFSET 0x0000000b
#define CYFLD_CAN_TX_MSG_ENBL__SIZE 0x00000001
#define CYFLD_CAN_RX_MSG_ENBl__OFFSET 0x0000000c
#define CYFLD_CAN_RX_MSG_ENBl__SIZE 0x00000001
#define CYFLD_CAN_RTR_MSG_ENBL__OFFSET 0x0000000d
#define CYFLD_CAN_RTR_MSG_ENBL__SIZE 0x00000001
#define CYFLD_CAN_STUCK_AT_0_ENBL__OFFSET 0x0000000e
#define CYFLD_CAN_STUCK_AT_0_ENBL__SIZE 0x00000001
#define CYFLD_CAN_SST_FAILURE_ENBL__OFFSET 0x0000000f
#define CYFLD_CAN_SST_FAILURE_ENBL__SIZE 0x00000001
#define CYREG_CAN0_BUFFER_STATUS 0x402e0008
#define CYFLD_CAN_RX0_MSG_AV__OFFSET 0x00000000
#define CYFLD_CAN_RX0_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX1_MSG_AV__OFFSET 0x00000001
#define CYFLD_CAN_RX1_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX2_MSG_AV__OFFSET 0x00000002
#define CYFLD_CAN_RX2_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX3_MSG_AV__OFFSET 0x00000003
#define CYFLD_CAN_RX3_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX4_MSG_AV__OFFSET 0x00000004
#define CYFLD_CAN_RX4_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX5_MSG_AV__OFFSET 0x00000005
#define CYFLD_CAN_RX5_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX6_MSG_AV__OFFSET 0x00000006
#define CYFLD_CAN_RX6_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX7_MSG_AV__OFFSET 0x00000007
#define CYFLD_CAN_RX7_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX8_MSG_AV__OFFSET 0x00000008
#define CYFLD_CAN_RX8_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX9_MSG_AV__OFFSET 0x00000009
#define CYFLD_CAN_RX9_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX10_MSG_AV__OFFSET 0x0000000a
#define CYFLD_CAN_RX10_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX11_MSG_AV__OFFSET 0x0000000b
#define CYFLD_CAN_RX11_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX12_MSG_AV__OFFSET 0x0000000c
#define CYFLD_CAN_RX12_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX13_MSG_AV__OFFSET 0x0000000d
#define CYFLD_CAN_RX13_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX14_MSG_AV__OFFSET 0x0000000e
#define CYFLD_CAN_RX14_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_RX15_MSG_AV__OFFSET 0x0000000f
#define CYFLD_CAN_RX15_MSG_AV__SIZE 0x00000001
#define CYFLD_CAN_TX0_REQ_PEND__OFFSET 0x00000010
#define CYFLD_CAN_TX0_REQ_PEND__SIZE 0x00000001
#define CYFLD_CAN_TX1_REQ_PEND__OFFSET 0x00000011
#define CYFLD_CAN_TX1_REQ_PEND__SIZE 0x00000001
#define CYFLD_CAN_TX2_REQ_PEND__OFFSET 0x00000012
#define CYFLD_CAN_TX2_REQ_PEND__SIZE 0x00000001
#define CYFLD_CAN_TX3_REQ_PEND__OFFSET 0x00000013
#define CYFLD_CAN_TX3_REQ_PEND__SIZE 0x00000001
#define CYFLD_CAN_TX4_REQ_PEND__OFFSET 0x00000014
#define CYFLD_CAN_TX4_REQ_PEND__SIZE 0x00000001
#define CYFLD_CAN_TX5_REQ_PEND__OFFSET 0x00000015
#define CYFLD_CAN_TX5_REQ_PEND__SIZE 0x00000001
#define CYFLD_CAN_TX6_REQ_PEND__OFFSET 0x00000016
#define CYFLD_CAN_TX6_REQ_PEND__SIZE 0x00000001
#define CYFLD_CAN_TX7_REQ_PEND__OFFSET 0x00000017
#define CYFLD_CAN_TX7_REQ_PEND__SIZE 0x00000001
#define CYREG_CAN0_ERROR_STATUS 0x402e000c
#define CYFLD_CAN_TX_ERR_CNT__OFFSET 0x00000000
#define CYFLD_CAN_TX_ERR_CNT__SIZE 0x00000008
#define CYFLD_CAN_RX_ERR_CNT__OFFSET 0x00000008
#define CYFLD_CAN_RX_ERR_CNT__SIZE 0x00000008
#define CYFLD_CAN_ERROR_STATE__OFFSET 0x00000010
#define CYFLD_CAN_ERROR_STATE__SIZE 0x00000002
#define CYFLD_CAN_TXGTE96__OFFSET 0x00000012
#define CYFLD_CAN_TXGTE96__SIZE 0x00000001
#define CYFLD_CAN_RXGTE96__OFFSET 0x00000013
#define CYFLD_CAN_RXGTE96__SIZE 0x00000001
#define CYREG_CAN0_COMMAND 0x402e0010
#define CYFLD_CAN_RUN__OFFSET 0x00000000
#define CYFLD_CAN_RUN__SIZE 0x00000001
#define CYFLD_CAN_LISTEN__OFFSET 0x00000001
#define CYFLD_CAN_LISTEN__SIZE 0x00000001
#define CYFLD_CAN_LOOPBACK_TEST__OFFSET 0x00000002
#define CYFLD_CAN_LOOPBACK_TEST__SIZE 0x00000001
#define CYFLD_CAN_SRAM_TEST__OFFSET 0x00000003
#define CYFLD_CAN_SRAM_TEST__SIZE 0x00000001
#define CYFLD_CAN_IP_REV_NUMBER__OFFSET 0x00000010
#define CYFLD_CAN_IP_REV_NUMBER__SIZE 0x00000008
#define CYFLD_CAN_IP_MINOR_VERSION__OFFSET 0x00000018
#define CYFLD_CAN_IP_MINOR_VERSION__SIZE 0x00000004
#define CYFLD_CAN_IP_MAJOR_VERSION__OFFSET 0x0000001c
#define CYFLD_CAN_IP_MAJOR_VERSION__SIZE 0x00000004
#define CYREG_CAN0_CONFIG 0x402e0014
#define CYFLD_CAN_EDGE_MODE__OFFSET 0x00000000
#define CYFLD_CAN_EDGE_MODE__SIZE 0x00000001
#define CYFLD_CAN_SAMPLING_MODE__OFFSET 0x00000001
#define CYFLD_CAN_SAMPLING_MODE__SIZE 0x00000001
#define CYFLD_CAN_CFG_SJW__OFFSET 0x00000002
#define CYFLD_CAN_CFG_SJW__SIZE 0x00000002
#define CYFLD_CAN_AUTO_RESTART__OFFSET 0x00000004
#define CYFLD_CAN_AUTO_RESTART__SIZE 0x00000001
#define CYFLD_CAN_CFG_TSEG2__OFFSET 0x00000005
#define CYFLD_CAN_CFG_TSEG2__SIZE 0x00000003
#define CYFLD_CAN_CFG_TSEG1__OFFSET 0x00000008
#define CYFLD_CAN_CFG_TSEG1__SIZE 0x00000004
#define CYFLD_CAN_CFG_ARBITER__OFFSET 0x0000000c
#define CYFLD_CAN_CFG_ARBITER__SIZE 0x00000001
#define CYFLD_CAN_SWAP_ENDIAN__OFFSET 0x0000000d
#define CYFLD_CAN_SWAP_ENDIAN__SIZE 0x00000001
#define CYFLD_CAN_ECR_MODE__OFFSET 0x0000000e
#define CYFLD_CAN_ECR_MODE__SIZE 0x00000001
#define CYFLD_CAN_CFG_BITRATE__OFFSET 0x00000010
#define CYFLD_CAN_CFG_BITRATE__SIZE 0x0000000f
#define CYREG_CAN0_ECR 0x402e0018
#define CYFLD_CAN_ECR_STATUS__OFFSET 0x00000000
#define CYFLD_CAN_ECR_STATUS__SIZE 0x00000001
#define CYFLD_CAN_ERROR_TYPE__OFFSET 0x00000001
#define CYFLD_CAN_ERROR_TYPE__SIZE 0x00000003
#define CYFLD_CAN_RX_MODE__OFFSET 0x00000004
#define CYFLD_CAN_RX_MODE__SIZE 0x00000001
#define CYFLD_CAN_TX_MODE__OFFSET 0x00000005
#define CYFLD_CAN_TX_MODE__SIZE 0x00000001
#define CYFLD_CAN_BIT__OFFSET 0x00000006
#define CYFLD_CAN_BIT__SIZE 0x00000006
#define CYFLD_CAN_Field__OFFSET 0x0000000c
#define CYFLD_CAN_Field__SIZE 0x00000005
#define CYDEV_CAN0_CAN_TX0_BASE 0x402e0020
#define CYDEV_CAN0_CAN_TX0_SIZE 0x00000010
#define CYREG_CAN0_CAN_TX0_CONTROL 0x402e0020
#define CYFLD_CAN_CAN_TX_TX_REQ__OFFSET 0x00000000
#define CYFLD_CAN_CAN_TX_TX_REQ__SIZE 0x00000001
#define CYFLD_CAN_CAN_TX_TX_ABORT__OFFSET 0x00000001
#define CYFLD_CAN_CAN_TX_TX_ABORT__SIZE 0x00000001
#define CYFLD_CAN_CAN_TX_TX_INT_EBL__OFFSET 0x00000002
#define CYFLD_CAN_CAN_TX_TX_INT_EBL__SIZE 0x00000001
#define CYFLD_CAN_CAN_TX_WPNL__OFFSET 0x00000003
#define CYFLD_CAN_CAN_TX_WPNL__SIZE 0x00000001
#define CYFLD_CAN_CAN_TX_DLC__OFFSET 0x00000010
#define CYFLD_CAN_CAN_TX_DLC__SIZE 0x00000004
#define CYFLD_CAN_CAN_TX_IDE__OFFSET 0x00000014
#define CYFLD_CAN_CAN_TX_IDE__SIZE 0x00000001
#define CYFLD_CAN_CAN_TX_RTR__OFFSET 0x00000015
#define CYFLD_CAN_CAN_TX_RTR__SIZE 0x00000001
#define CYFLD_CAN_CAN_TX_WPNH__OFFSET 0x00000017
#define CYFLD_CAN_CAN_TX_WPNH__SIZE 0x00000001
#define CYREG_CAN0_CAN_TX0_ID 0x402e0024
#define CYFLD_CAN_CAN_TX_ID__OFFSET 0x00000003
#define CYFLD_CAN_CAN_TX_ID__SIZE 0x0000001d
#define CYREG_CAN0_CAN_TX0_DATA_HIGH 0x402e0028
#define CYFLD_CAN_CAN_TX_DATA__OFFSET 0x00000000
#define CYFLD_CAN_CAN_TX_DATA__SIZE 0x00000020
#define CYREG_CAN0_CAN_TX0_DATA_LOW 0x402e002c
#define CYDEV_CAN0_CAN_TX1_BASE 0x402e0030
#define CYDEV_CAN0_CAN_TX1_SIZE 0x00000010
#define CYREG_CAN0_CAN_TX1_CONTROL 0x402e0030
#define CYREG_CAN0_CAN_TX1_ID 0x402e0034
#define CYREG_CAN0_CAN_TX1_DATA_HIGH 0x402e0038
#define CYREG_CAN0_CAN_TX1_DATA_LOW 0x402e003c
#define CYDEV_CAN0_CAN_TX2_BASE 0x402e0040
#define CYDEV_CAN0_CAN_TX2_SIZE 0x00000010
#define CYREG_CAN0_CAN_TX2_CONTROL 0x402e0040
#define CYREG_CAN0_CAN_TX2_ID 0x402e0044
#define CYREG_CAN0_CAN_TX2_DATA_HIGH 0x402e0048
#define CYREG_CAN0_CAN_TX2_DATA_LOW 0x402e004c
#define CYDEV_CAN0_CAN_TX3_BASE 0x402e0050
#define CYDEV_CAN0_CAN_TX3_SIZE 0x00000010
#define CYREG_CAN0_CAN_TX3_CONTROL 0x402e0050
#define CYREG_CAN0_CAN_TX3_ID 0x402e0054
#define CYREG_CAN0_CAN_TX3_DATA_HIGH 0x402e0058
#define CYREG_CAN0_CAN_TX3_DATA_LOW 0x402e005c
#define CYDEV_CAN0_CAN_TX4_BASE 0x402e0060
#define CYDEV_CAN0_CAN_TX4_SIZE 0x00000010
#define CYREG_CAN0_CAN_TX4_CONTROL 0x402e0060
#define CYREG_CAN0_CAN_TX4_ID 0x402e0064
#define CYREG_CAN0_CAN_TX4_DATA_HIGH 0x402e0068
#define CYREG_CAN0_CAN_TX4_DATA_LOW 0x402e006c
#define CYDEV_CAN0_CAN_TX5_BASE 0x402e0070
#define CYDEV_CAN0_CAN_TX5_SIZE 0x00000010
#define CYREG_CAN0_CAN_TX5_CONTROL 0x402e0070
#define CYREG_CAN0_CAN_TX5_ID 0x402e0074
#define CYREG_CAN0_CAN_TX5_DATA_HIGH 0x402e0078
#define CYREG_CAN0_CAN_TX5_DATA_LOW 0x402e007c
#define CYDEV_CAN0_CAN_TX6_BASE 0x402e0080
#define CYDEV_CAN0_CAN_TX6_SIZE 0x00000010
#define CYREG_CAN0_CAN_TX6_CONTROL 0x402e0080
#define CYREG_CAN0_CAN_TX6_ID 0x402e0084
#define CYREG_CAN0_CAN_TX6_DATA_HIGH 0x402e0088
#define CYREG_CAN0_CAN_TX6_DATA_LOW 0x402e008c
#define CYDEV_CAN0_CAN_TX7_BASE 0x402e0090
#define CYDEV_CAN0_CAN_TX7_SIZE 0x00000010
#define CYREG_CAN0_CAN_TX7_CONTROL 0x402e0090
#define CYREG_CAN0_CAN_TX7_ID 0x402e0094
#define CYREG_CAN0_CAN_TX7_DATA_HIGH 0x402e0098
#define CYREG_CAN0_CAN_TX7_DATA_LOW 0x402e009c
#define CYDEV_CAN0_CAN_RX0_BASE 0x402e00a0
#define CYDEV_CAN0_CAN_RX0_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX0_CONTROL 0x402e00a0
#define CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__OFFSET 0x00000000
#define CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__OFFSET 0x00000001
#define CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_RTR_ABORT__OFFSET 0x00000002
#define CYFLD_CAN_CAN_RX_RTR_ABORT__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_BUFFER_EN__OFFSET 0x00000003
#define CYFLD_CAN_CAN_RX_BUFFER_EN__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_RTR_REPLY__OFFSET 0x00000004
#define CYFLD_CAN_CAN_RX_RTR_REPLY__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_RX_INT_EBL__OFFSET 0x00000005
#define CYFLD_CAN_CAN_RX_RX_INT_EBL__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_LINK_FLAG__OFFSET 0x00000006
#define CYFLD_CAN_CAN_RX_LINK_FLAG__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_WPNL__OFFSET 0x00000007
#define CYFLD_CAN_CAN_RX_WPNL__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_DLC__OFFSET 0x00000010
#define CYFLD_CAN_CAN_RX_DLC__SIZE 0x00000004
#define CYFLD_CAN_CAN_RX_IDE_FMT__OFFSET 0x00000014
#define CYFLD_CAN_CAN_RX_IDE_FMT__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_RTR_MSG__OFFSET 0x00000015
#define CYFLD_CAN_CAN_RX_RTR_MSG__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_WPNH__OFFSET 0x00000017
#define CYFLD_CAN_CAN_RX_WPNH__SIZE 0x00000001
#define CYREG_CAN0_CAN_RX0_ID 0x402e00a4
#define CYFLD_CAN_CAN_RX_ID__OFFSET 0x00000003
#define CYFLD_CAN_CAN_RX_ID__SIZE 0x0000001d
#define CYREG_CAN0_CAN_RX0_DATA_HIGH 0x402e00a8
#define CYFLD_CAN_CAN_RX_DATA__OFFSET 0x00000000
#define CYFLD_CAN_CAN_RX_DATA__SIZE 0x00000020
#define CYREG_CAN0_CAN_RX0_DATA_LOW 0x402e00ac
#define CYREG_CAN0_CAN_RX0_AMR 0x402e00b0
#define CYFLD_CAN_CAN_RX_RTR__OFFSET 0x00000001
#define CYFLD_CAN_CAN_RX_RTR__SIZE 0x00000001
#define CYFLD_CAN_CAN_RX_IDE__OFFSET 0x00000002
#define CYFLD_CAN_CAN_RX_IDE__SIZE 0x00000001
#define CYREG_CAN0_CAN_RX0_ACR 0x402e00b4
#define CYREG_CAN0_CAN_RX0_AMR_DATA 0x402e00b8
#define CYFLD_CAN_CAN_RX_DATAL__OFFSET 0x00000000
#define CYFLD_CAN_CAN_RX_DATAL__SIZE 0x00000010
#define CYREG_CAN0_CAN_RX0_ACR_DATA 0x402e00bc
#define CYDEV_CAN0_CAN_RX1_BASE 0x402e00c0
#define CYDEV_CAN0_CAN_RX1_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX1_CONTROL 0x402e00c0
#define CYREG_CAN0_CAN_RX1_ID 0x402e00c4
#define CYREG_CAN0_CAN_RX1_DATA_HIGH 0x402e00c8
#define CYREG_CAN0_CAN_RX1_DATA_LOW 0x402e00cc
#define CYREG_CAN0_CAN_RX1_AMR 0x402e00d0
#define CYREG_CAN0_CAN_RX1_ACR 0x402e00d4
#define CYREG_CAN0_CAN_RX1_AMR_DATA 0x402e00d8
#define CYREG_CAN0_CAN_RX1_ACR_DATA 0x402e00dc
#define CYDEV_CAN0_CAN_RX2_BASE 0x402e00e0
#define CYDEV_CAN0_CAN_RX2_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX2_CONTROL 0x402e00e0
#define CYREG_CAN0_CAN_RX2_ID 0x402e00e4
#define CYREG_CAN0_CAN_RX2_DATA_HIGH 0x402e00e8
#define CYREG_CAN0_CAN_RX2_DATA_LOW 0x402e00ec
#define CYREG_CAN0_CAN_RX2_AMR 0x402e00f0
#define CYREG_CAN0_CAN_RX2_ACR 0x402e00f4
#define CYREG_CAN0_CAN_RX2_AMR_DATA 0x402e00f8
#define CYREG_CAN0_CAN_RX2_ACR_DATA 0x402e00fc
#define CYDEV_CAN0_CAN_RX3_BASE 0x402e0100
#define CYDEV_CAN0_CAN_RX3_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX3_CONTROL 0x402e0100
#define CYREG_CAN0_CAN_RX3_ID 0x402e0104
#define CYREG_CAN0_CAN_RX3_DATA_HIGH 0x402e0108
#define CYREG_CAN0_CAN_RX3_DATA_LOW 0x402e010c
#define CYREG_CAN0_CAN_RX3_AMR 0x402e0110
#define CYREG_CAN0_CAN_RX3_ACR 0x402e0114
#define CYREG_CAN0_CAN_RX3_AMR_DATA 0x402e0118
#define CYREG_CAN0_CAN_RX3_ACR_DATA 0x402e011c
#define CYDEV_CAN0_CAN_RX4_BASE 0x402e0120
#define CYDEV_CAN0_CAN_RX4_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX4_CONTROL 0x402e0120
#define CYREG_CAN0_CAN_RX4_ID 0x402e0124
#define CYREG_CAN0_CAN_RX4_DATA_HIGH 0x402e0128
#define CYREG_CAN0_CAN_RX4_DATA_LOW 0x402e012c
#define CYREG_CAN0_CAN_RX4_AMR 0x402e0130
#define CYREG_CAN0_CAN_RX4_ACR 0x402e0134
#define CYREG_CAN0_CAN_RX4_AMR_DATA 0x402e0138
#define CYREG_CAN0_CAN_RX4_ACR_DATA 0x402e013c
#define CYDEV_CAN0_CAN_RX5_BASE 0x402e0140
#define CYDEV_CAN0_CAN_RX5_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX5_CONTROL 0x402e0140
#define CYREG_CAN0_CAN_RX5_ID 0x402e0144
#define CYREG_CAN0_CAN_RX5_DATA_HIGH 0x402e0148
#define CYREG_CAN0_CAN_RX5_DATA_LOW 0x402e014c
#define CYREG_CAN0_CAN_RX5_AMR 0x402e0150
#define CYREG_CAN0_CAN_RX5_ACR 0x402e0154
#define CYREG_CAN0_CAN_RX5_AMR_DATA 0x402e0158
#define CYREG_CAN0_CAN_RX5_ACR_DATA 0x402e015c
#define CYDEV_CAN0_CAN_RX6_BASE 0x402e0160
#define CYDEV_CAN0_CAN_RX6_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX6_CONTROL 0x402e0160
#define CYREG_CAN0_CAN_RX6_ID 0x402e0164
#define CYREG_CAN0_CAN_RX6_DATA_HIGH 0x402e0168
#define CYREG_CAN0_CAN_RX6_DATA_LOW 0x402e016c
#define CYREG_CAN0_CAN_RX6_AMR 0x402e0170
#define CYREG_CAN0_CAN_RX6_ACR 0x402e0174
#define CYREG_CAN0_CAN_RX6_AMR_DATA 0x402e0178
#define CYREG_CAN0_CAN_RX6_ACR_DATA 0x402e017c
#define CYDEV_CAN0_CAN_RX7_BASE 0x402e0180
#define CYDEV_CAN0_CAN_RX7_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX7_CONTROL 0x402e0180
#define CYREG_CAN0_CAN_RX7_ID 0x402e0184
#define CYREG_CAN0_CAN_RX7_DATA_HIGH 0x402e0188
#define CYREG_CAN0_CAN_RX7_DATA_LOW 0x402e018c
#define CYREG_CAN0_CAN_RX7_AMR 0x402e0190
#define CYREG_CAN0_CAN_RX7_ACR 0x402e0194
#define CYREG_CAN0_CAN_RX7_AMR_DATA 0x402e0198
#define CYREG_CAN0_CAN_RX7_ACR_DATA 0x402e019c
#define CYDEV_CAN0_CAN_RX8_BASE 0x402e01a0
#define CYDEV_CAN0_CAN_RX8_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX8_CONTROL 0x402e01a0
#define CYREG_CAN0_CAN_RX8_ID 0x402e01a4
#define CYREG_CAN0_CAN_RX8_DATA_HIGH 0x402e01a8
#define CYREG_CAN0_CAN_RX8_DATA_LOW 0x402e01ac
#define CYREG_CAN0_CAN_RX8_AMR 0x402e01b0
#define CYREG_CAN0_CAN_RX8_ACR 0x402e01b4
#define CYREG_CAN0_CAN_RX8_AMR_DATA 0x402e01b8
#define CYREG_CAN0_CAN_RX8_ACR_DATA 0x402e01bc
#define CYDEV_CAN0_CAN_RX9_BASE 0x402e01c0
#define CYDEV_CAN0_CAN_RX9_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX9_CONTROL 0x402e01c0
#define CYREG_CAN0_CAN_RX9_ID 0x402e01c4
#define CYREG_CAN0_CAN_RX9_DATA_HIGH 0x402e01c8
#define CYREG_CAN0_CAN_RX9_DATA_LOW 0x402e01cc
#define CYREG_CAN0_CAN_RX9_AMR 0x402e01d0
#define CYREG_CAN0_CAN_RX9_ACR 0x402e01d4
#define CYREG_CAN0_CAN_RX9_AMR_DATA 0x402e01d8
#define CYREG_CAN0_CAN_RX9_ACR_DATA 0x402e01dc
#define CYDEV_CAN0_CAN_RX10_BASE 0x402e01e0
#define CYDEV_CAN0_CAN_RX10_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX10_CONTROL 0x402e01e0
#define CYREG_CAN0_CAN_RX10_ID 0x402e01e4
#define CYREG_CAN0_CAN_RX10_DATA_HIGH 0x402e01e8
#define CYREG_CAN0_CAN_RX10_DATA_LOW 0x402e01ec
#define CYREG_CAN0_CAN_RX10_AMR 0x402e01f0
#define CYREG_CAN0_CAN_RX10_ACR 0x402e01f4
#define CYREG_CAN0_CAN_RX10_AMR_DATA 0x402e01f8
#define CYREG_CAN0_CAN_RX10_ACR_DATA 0x402e01fc
#define CYDEV_CAN0_CAN_RX11_BASE 0x402e0200
#define CYDEV_CAN0_CAN_RX11_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX11_CONTROL 0x402e0200
#define CYREG_CAN0_CAN_RX11_ID 0x402e0204
#define CYREG_CAN0_CAN_RX11_DATA_HIGH 0x402e0208
#define CYREG_CAN0_CAN_RX11_DATA_LOW 0x402e020c
#define CYREG_CAN0_CAN_RX11_AMR 0x402e0210
#define CYREG_CAN0_CAN_RX11_ACR 0x402e0214
#define CYREG_CAN0_CAN_RX11_AMR_DATA 0x402e0218
#define CYREG_CAN0_CAN_RX11_ACR_DATA 0x402e021c
#define CYDEV_CAN0_CAN_RX12_BASE 0x402e0220
#define CYDEV_CAN0_CAN_RX12_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX12_CONTROL 0x402e0220
#define CYREG_CAN0_CAN_RX12_ID 0x402e0224
#define CYREG_CAN0_CAN_RX12_DATA_HIGH 0x402e0228
#define CYREG_CAN0_CAN_RX12_DATA_LOW 0x402e022c
#define CYREG_CAN0_CAN_RX12_AMR 0x402e0230
#define CYREG_CAN0_CAN_RX12_ACR 0x402e0234
#define CYREG_CAN0_CAN_RX12_AMR_DATA 0x402e0238
#define CYREG_CAN0_CAN_RX12_ACR_DATA 0x402e023c
#define CYDEV_CAN0_CAN_RX13_BASE 0x402e0240
#define CYDEV_CAN0_CAN_RX13_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX13_CONTROL 0x402e0240
#define CYREG_CAN0_CAN_RX13_ID 0x402e0244
#define CYREG_CAN0_CAN_RX13_DATA_HIGH 0x402e0248
#define CYREG_CAN0_CAN_RX13_DATA_LOW 0x402e024c
#define CYREG_CAN0_CAN_RX13_AMR 0x402e0250
#define CYREG_CAN0_CAN_RX13_ACR 0x402e0254
#define CYREG_CAN0_CAN_RX13_AMR_DATA 0x402e0258
#define CYREG_CAN0_CAN_RX13_ACR_DATA 0x402e025c
#define CYDEV_CAN0_CAN_RX14_BASE 0x402e0260
#define CYDEV_CAN0_CAN_RX14_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX14_CONTROL 0x402e0260
#define CYREG_CAN0_CAN_RX14_ID 0x402e0264
#define CYREG_CAN0_CAN_RX14_DATA_HIGH 0x402e0268
#define CYREG_CAN0_CAN_RX14_DATA_LOW 0x402e026c
#define CYREG_CAN0_CAN_RX14_AMR 0x402e0270
#define CYREG_CAN0_CAN_RX14_ACR 0x402e0274
#define CYREG_CAN0_CAN_RX14_AMR_DATA 0x402e0278
#define CYREG_CAN0_CAN_RX14_ACR_DATA 0x402e027c
#define CYDEV_CAN0_CAN_RX15_BASE 0x402e0280
#define CYDEV_CAN0_CAN_RX15_SIZE 0x00000020
#define CYREG_CAN0_CAN_RX15_CONTROL 0x402e0280
#define CYREG_CAN0_CAN_RX15_ID 0x402e0284
#define CYREG_CAN0_CAN_RX15_DATA_HIGH 0x402e0288
#define CYREG_CAN0_CAN_RX15_DATA_LOW 0x402e028c
#define CYREG_CAN0_CAN_RX15_AMR 0x402e0290
#define CYREG_CAN0_CAN_RX15_ACR 0x402e0294
#define CYREG_CAN0_CAN_RX15_AMR_DATA 0x402e0298
#define CYREG_CAN0_CAN_RX15_ACR_DATA 0x402e029c
#define CYREG_CAN0_CNTL 0x402e0400
#define CYFLD_CAN_TT_ENABLE__OFFSET 0x00000000
#define CYFLD_CAN_TT_ENABLE__SIZE 0x00000001
#define CYFLD_CAN_IP_ENABLE__OFFSET 0x0000001f
#define CYFLD_CAN_IP_ENABLE__SIZE 0x00000001
#define CYREG_CAN0_TTCAN_COUNTER 0x402e0404
#define CYFLD_CAN_LOCAL_TIME__OFFSET 0x00000010
#define CYFLD_CAN_LOCAL_TIME__SIZE 0x00000010
#define CYREG_CAN0_TTCAN_COMPARE 0x402e0408
#define CYFLD_CAN_TIME_MARK__OFFSET 0x00000010
#define CYFLD_CAN_TIME_MARK__SIZE 0x00000010
#define CYREG_CAN0_TTCAN_CAPTURE 0x402e040c
#define CYFLD_CAN_SYNC_MARK__OFFSET 0x00000010
#define CYFLD_CAN_SYNC_MARK__SIZE 0x00000010
#define CYREG_CAN0_TTCAN_TIMING 0x402e0410
#define CYREG_CAN0_INTR_CAN 0x402e0414
#define CYFLD_CAN_INT_STATUS__OFFSET 0x00000000
#define CYFLD_CAN_INT_STATUS__SIZE 0x00000001
#define CYFLD_CAN_TT_COMPARE__OFFSET 0x00000001
#define CYFLD_CAN_TT_COMPARE__SIZE 0x00000001
#define CYFLD_CAN_TT_CAPTURE__OFFSET 0x00000002
#define CYFLD_CAN_TT_CAPTURE__SIZE 0x00000001
#define CYREG_CAN0_INTR_CAN_SET 0x402e0418
#define CYREG_CAN0_INTR_CAN_MASK 0x402e041c
#define CYREG_CAN0_INTR_CAN_MASKED 0x402e0420
#define CYDEV_CAN1_BASE 0x402f0000
#define CYDEV_CAN1_SIZE 0x00010000
#define CYREG_CAN1_INT_STATUS 0x402f0000
#define CYREG_CAN1_INT_EBL 0x402f0004
#define CYREG_CAN1_BUFFER_STATUS 0x402f0008
#define CYREG_CAN1_ERROR_STATUS 0x402f000c
#define CYREG_CAN1_COMMAND 0x402f0010
#define CYREG_CAN1_CONFIG 0x402f0014
#define CYREG_CAN1_ECR 0x402f0018
#define CYDEV_CAN1_CAN_TX0_BASE 0x402f0020
#define CYDEV_CAN1_CAN_TX0_SIZE 0x00000010
#define CYREG_CAN1_CAN_TX0_CONTROL 0x402f0020
#define CYREG_CAN1_CAN_TX0_ID 0x402f0024
#define CYREG_CAN1_CAN_TX0_DATA_HIGH 0x402f0028
#define CYREG_CAN1_CAN_TX0_DATA_LOW 0x402f002c
#define CYDEV_CAN1_CAN_TX1_BASE 0x402f0030
#define CYDEV_CAN1_CAN_TX1_SIZE 0x00000010
#define CYREG_CAN1_CAN_TX1_CONTROL 0x402f0030
#define CYREG_CAN1_CAN_TX1_ID 0x402f0034
#define CYREG_CAN1_CAN_TX1_DATA_HIGH 0x402f0038
#define CYREG_CAN1_CAN_TX1_DATA_LOW 0x402f003c
#define CYDEV_CAN1_CAN_TX2_BASE 0x402f0040
#define CYDEV_CAN1_CAN_TX2_SIZE 0x00000010
#define CYREG_CAN1_CAN_TX2_CONTROL 0x402f0040
#define CYREG_CAN1_CAN_TX2_ID 0x402f0044
#define CYREG_CAN1_CAN_TX2_DATA_HIGH 0x402f0048
#define CYREG_CAN1_CAN_TX2_DATA_LOW 0x402f004c
#define CYDEV_CAN1_CAN_TX3_BASE 0x402f0050
#define CYDEV_CAN1_CAN_TX3_SIZE 0x00000010
#define CYREG_CAN1_CAN_TX3_CONTROL 0x402f0050
#define CYREG_CAN1_CAN_TX3_ID 0x402f0054
#define CYREG_CAN1_CAN_TX3_DATA_HIGH 0x402f0058
#define CYREG_CAN1_CAN_TX3_DATA_LOW 0x402f005c
#define CYDEV_CAN1_CAN_TX4_BASE 0x402f0060
#define CYDEV_CAN1_CAN_TX4_SIZE 0x00000010
#define CYREG_CAN1_CAN_TX4_CONTROL 0x402f0060
#define CYREG_CAN1_CAN_TX4_ID 0x402f0064
#define CYREG_CAN1_CAN_TX4_DATA_HIGH 0x402f0068
#define CYREG_CAN1_CAN_TX4_DATA_LOW 0x402f006c
#define CYDEV_CAN1_CAN_TX5_BASE 0x402f0070
#define CYDEV_CAN1_CAN_TX5_SIZE 0x00000010
#define CYREG_CAN1_CAN_TX5_CONTROL 0x402f0070
#define CYREG_CAN1_CAN_TX5_ID 0x402f0074
#define CYREG_CAN1_CAN_TX5_DATA_HIGH 0x402f0078
#define CYREG_CAN1_CAN_TX5_DATA_LOW 0x402f007c
#define CYDEV_CAN1_CAN_TX6_BASE 0x402f0080
#define CYDEV_CAN1_CAN_TX6_SIZE 0x00000010
#define CYREG_CAN1_CAN_TX6_CONTROL 0x402f0080
#define CYREG_CAN1_CAN_TX6_ID 0x402f0084
#define CYREG_CAN1_CAN_TX6_DATA_HIGH 0x402f0088
#define CYREG_CAN1_CAN_TX6_DATA_LOW 0x402f008c
#define CYDEV_CAN1_CAN_TX7_BASE 0x402f0090
#define CYDEV_CAN1_CAN_TX7_SIZE 0x00000010
#define CYREG_CAN1_CAN_TX7_CONTROL 0x402f0090
#define CYREG_CAN1_CAN_TX7_ID 0x402f0094
#define CYREG_CAN1_CAN_TX7_DATA_HIGH 0x402f0098
#define CYREG_CAN1_CAN_TX7_DATA_LOW 0x402f009c
#define CYDEV_CAN1_CAN_RX0_BASE 0x402f00a0
#define CYDEV_CAN1_CAN_RX0_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX0_CONTROL 0x402f00a0
#define CYREG_CAN1_CAN_RX0_ID 0x402f00a4
#define CYREG_CAN1_CAN_RX0_DATA_HIGH 0x402f00a8
#define CYREG_CAN1_CAN_RX0_DATA_LOW 0x402f00ac
#define CYREG_CAN1_CAN_RX0_AMR 0x402f00b0
#define CYREG_CAN1_CAN_RX0_ACR 0x402f00b4
#define CYREG_CAN1_CAN_RX0_AMR_DATA 0x402f00b8
#define CYREG_CAN1_CAN_RX0_ACR_DATA 0x402f00bc
#define CYDEV_CAN1_CAN_RX1_BASE 0x402f00c0
#define CYDEV_CAN1_CAN_RX1_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX1_CONTROL 0x402f00c0
#define CYREG_CAN1_CAN_RX1_ID 0x402f00c4
#define CYREG_CAN1_CAN_RX1_DATA_HIGH 0x402f00c8
#define CYREG_CAN1_CAN_RX1_DATA_LOW 0x402f00cc
#define CYREG_CAN1_CAN_RX1_AMR 0x402f00d0
#define CYREG_CAN1_CAN_RX1_ACR 0x402f00d4
#define CYREG_CAN1_CAN_RX1_AMR_DATA 0x402f00d8
#define CYREG_CAN1_CAN_RX1_ACR_DATA 0x402f00dc
#define CYDEV_CAN1_CAN_RX2_BASE 0x402f00e0
#define CYDEV_CAN1_CAN_RX2_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX2_CONTROL 0x402f00e0
#define CYREG_CAN1_CAN_RX2_ID 0x402f00e4
#define CYREG_CAN1_CAN_RX2_DATA_HIGH 0x402f00e8
#define CYREG_CAN1_CAN_RX2_DATA_LOW 0x402f00ec
#define CYREG_CAN1_CAN_RX2_AMR 0x402f00f0
#define CYREG_CAN1_CAN_RX2_ACR 0x402f00f4
#define CYREG_CAN1_CAN_RX2_AMR_DATA 0x402f00f8
#define CYREG_CAN1_CAN_RX2_ACR_DATA 0x402f00fc
#define CYDEV_CAN1_CAN_RX3_BASE 0x402f0100
#define CYDEV_CAN1_CAN_RX3_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX3_CONTROL 0x402f0100
#define CYREG_CAN1_CAN_RX3_ID 0x402f0104
#define CYREG_CAN1_CAN_RX3_DATA_HIGH 0x402f0108
#define CYREG_CAN1_CAN_RX3_DATA_LOW 0x402f010c
#define CYREG_CAN1_CAN_RX3_AMR 0x402f0110
#define CYREG_CAN1_CAN_RX3_ACR 0x402f0114
#define CYREG_CAN1_CAN_RX3_AMR_DATA 0x402f0118
#define CYREG_CAN1_CAN_RX3_ACR_DATA 0x402f011c
#define CYDEV_CAN1_CAN_RX4_BASE 0x402f0120
#define CYDEV_CAN1_CAN_RX4_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX4_CONTROL 0x402f0120
#define CYREG_CAN1_CAN_RX4_ID 0x402f0124
#define CYREG_CAN1_CAN_RX4_DATA_HIGH 0x402f0128
#define CYREG_CAN1_CAN_RX4_DATA_LOW 0x402f012c
#define CYREG_CAN1_CAN_RX4_AMR 0x402f0130
#define CYREG_CAN1_CAN_RX4_ACR 0x402f0134
#define CYREG_CAN1_CAN_RX4_AMR_DATA 0x402f0138
#define CYREG_CAN1_CAN_RX4_ACR_DATA 0x402f013c
#define CYDEV_CAN1_CAN_RX5_BASE 0x402f0140
#define CYDEV_CAN1_CAN_RX5_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX5_CONTROL 0x402f0140
#define CYREG_CAN1_CAN_RX5_ID 0x402f0144
#define CYREG_CAN1_CAN_RX5_DATA_HIGH 0x402f0148
#define CYREG_CAN1_CAN_RX5_DATA_LOW 0x402f014c
#define CYREG_CAN1_CAN_RX5_AMR 0x402f0150
#define CYREG_CAN1_CAN_RX5_ACR 0x402f0154
#define CYREG_CAN1_CAN_RX5_AMR_DATA 0x402f0158
#define CYREG_CAN1_CAN_RX5_ACR_DATA 0x402f015c
#define CYDEV_CAN1_CAN_RX6_BASE 0x402f0160
#define CYDEV_CAN1_CAN_RX6_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX6_CONTROL 0x402f0160
#define CYREG_CAN1_CAN_RX6_ID 0x402f0164
#define CYREG_CAN1_CAN_RX6_DATA_HIGH 0x402f0168
#define CYREG_CAN1_CAN_RX6_DATA_LOW 0x402f016c
#define CYREG_CAN1_CAN_RX6_AMR 0x402f0170
#define CYREG_CAN1_CAN_RX6_ACR 0x402f0174
#define CYREG_CAN1_CAN_RX6_AMR_DATA 0x402f0178
#define CYREG_CAN1_CAN_RX6_ACR_DATA 0x402f017c
#define CYDEV_CAN1_CAN_RX7_BASE 0x402f0180
#define CYDEV_CAN1_CAN_RX7_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX7_CONTROL 0x402f0180
#define CYREG_CAN1_CAN_RX7_ID 0x402f0184
#define CYREG_CAN1_CAN_RX7_DATA_HIGH 0x402f0188
#define CYREG_CAN1_CAN_RX7_DATA_LOW 0x402f018c
#define CYREG_CAN1_CAN_RX7_AMR 0x402f0190
#define CYREG_CAN1_CAN_RX7_ACR 0x402f0194
#define CYREG_CAN1_CAN_RX7_AMR_DATA 0x402f0198
#define CYREG_CAN1_CAN_RX7_ACR_DATA 0x402f019c
#define CYDEV_CAN1_CAN_RX8_BASE 0x402f01a0
#define CYDEV_CAN1_CAN_RX8_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX8_CONTROL 0x402f01a0
#define CYREG_CAN1_CAN_RX8_ID 0x402f01a4
#define CYREG_CAN1_CAN_RX8_DATA_HIGH 0x402f01a8
#define CYREG_CAN1_CAN_RX8_DATA_LOW 0x402f01ac
#define CYREG_CAN1_CAN_RX8_AMR 0x402f01b0
#define CYREG_CAN1_CAN_RX8_ACR 0x402f01b4
#define CYREG_CAN1_CAN_RX8_AMR_DATA 0x402f01b8
#define CYREG_CAN1_CAN_RX8_ACR_DATA 0x402f01bc
#define CYDEV_CAN1_CAN_RX9_BASE 0x402f01c0
#define CYDEV_CAN1_CAN_RX9_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX9_CONTROL 0x402f01c0
#define CYREG_CAN1_CAN_RX9_ID 0x402f01c4
#define CYREG_CAN1_CAN_RX9_DATA_HIGH 0x402f01c8
#define CYREG_CAN1_CAN_RX9_DATA_LOW 0x402f01cc
#define CYREG_CAN1_CAN_RX9_AMR 0x402f01d0
#define CYREG_CAN1_CAN_RX9_ACR 0x402f01d4
#define CYREG_CAN1_CAN_RX9_AMR_DATA 0x402f01d8
#define CYREG_CAN1_CAN_RX9_ACR_DATA 0x402f01dc
#define CYDEV_CAN1_CAN_RX10_BASE 0x402f01e0
#define CYDEV_CAN1_CAN_RX10_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX10_CONTROL 0x402f01e0
#define CYREG_CAN1_CAN_RX10_ID 0x402f01e4
#define CYREG_CAN1_CAN_RX10_DATA_HIGH 0x402f01e8
#define CYREG_CAN1_CAN_RX10_DATA_LOW 0x402f01ec
#define CYREG_CAN1_CAN_RX10_AMR 0x402f01f0
#define CYREG_CAN1_CAN_RX10_ACR 0x402f01f4
#define CYREG_CAN1_CAN_RX10_AMR_DATA 0x402f01f8
#define CYREG_CAN1_CAN_RX10_ACR_DATA 0x402f01fc
#define CYDEV_CAN1_CAN_RX11_BASE 0x402f0200
#define CYDEV_CAN1_CAN_RX11_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX11_CONTROL 0x402f0200
#define CYREG_CAN1_CAN_RX11_ID 0x402f0204
#define CYREG_CAN1_CAN_RX11_DATA_HIGH 0x402f0208
#define CYREG_CAN1_CAN_RX11_DATA_LOW 0x402f020c
#define CYREG_CAN1_CAN_RX11_AMR 0x402f0210
#define CYREG_CAN1_CAN_RX11_ACR 0x402f0214
#define CYREG_CAN1_CAN_RX11_AMR_DATA 0x402f0218
#define CYREG_CAN1_CAN_RX11_ACR_DATA 0x402f021c
#define CYDEV_CAN1_CAN_RX12_BASE 0x402f0220
#define CYDEV_CAN1_CAN_RX12_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX12_CONTROL 0x402f0220
#define CYREG_CAN1_CAN_RX12_ID 0x402f0224
#define CYREG_CAN1_CAN_RX12_DATA_HIGH 0x402f0228
#define CYREG_CAN1_CAN_RX12_DATA_LOW 0x402f022c
#define CYREG_CAN1_CAN_RX12_AMR 0x402f0230
#define CYREG_CAN1_CAN_RX12_ACR 0x402f0234
#define CYREG_CAN1_CAN_RX12_AMR_DATA 0x402f0238
#define CYREG_CAN1_CAN_RX12_ACR_DATA 0x402f023c
#define CYDEV_CAN1_CAN_RX13_BASE 0x402f0240
#define CYDEV_CAN1_CAN_RX13_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX13_CONTROL 0x402f0240
#define CYREG_CAN1_CAN_RX13_ID 0x402f0244
#define CYREG_CAN1_CAN_RX13_DATA_HIGH 0x402f0248
#define CYREG_CAN1_CAN_RX13_DATA_LOW 0x402f024c
#define CYREG_CAN1_CAN_RX13_AMR 0x402f0250
#define CYREG_CAN1_CAN_RX13_ACR 0x402f0254
#define CYREG_CAN1_CAN_RX13_AMR_DATA 0x402f0258
#define CYREG_CAN1_CAN_RX13_ACR_DATA 0x402f025c
#define CYDEV_CAN1_CAN_RX14_BASE 0x402f0260
#define CYDEV_CAN1_CAN_RX14_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX14_CONTROL 0x402f0260
#define CYREG_CAN1_CAN_RX14_ID 0x402f0264
#define CYREG_CAN1_CAN_RX14_DATA_HIGH 0x402f0268
#define CYREG_CAN1_CAN_RX14_DATA_LOW 0x402f026c
#define CYREG_CAN1_CAN_RX14_AMR 0x402f0270
#define CYREG_CAN1_CAN_RX14_ACR 0x402f0274
#define CYREG_CAN1_CAN_RX14_AMR_DATA 0x402f0278
#define CYREG_CAN1_CAN_RX14_ACR_DATA 0x402f027c
#define CYDEV_CAN1_CAN_RX15_BASE 0x402f0280
#define CYDEV_CAN1_CAN_RX15_SIZE 0x00000020
#define CYREG_CAN1_CAN_RX15_CONTROL 0x402f0280
#define CYREG_CAN1_CAN_RX15_ID 0x402f0284
#define CYREG_CAN1_CAN_RX15_DATA_HIGH 0x402f0288
#define CYREG_CAN1_CAN_RX15_DATA_LOW 0x402f028c
#define CYREG_CAN1_CAN_RX15_AMR 0x402f0290
#define CYREG_CAN1_CAN_RX15_ACR 0x402f0294
#define CYREG_CAN1_CAN_RX15_AMR_DATA 0x402f0298
#define CYREG_CAN1_CAN_RX15_ACR_DATA 0x402f029c
#define CYREG_CAN1_CNTL 0x402f0400
#define CYREG_CAN1_TTCAN_COUNTER 0x402f0404
#define CYREG_CAN1_TTCAN_COMPARE 0x402f0408
#define CYREG_CAN1_TTCAN_CAPTURE 0x402f040c
#define CYREG_CAN1_TTCAN_TIMING 0x402f0410
#define CYREG_CAN1_INTR_CAN 0x402f0414
#define CYREG_CAN1_INTR_CAN_SET 0x402f0418
#define CYREG_CAN1_INTR_CAN_MASK 0x402f041c
#define CYREG_CAN1_INTR_CAN_MASKED 0x402f0420
#define CYDEV_CTBM0_BASE 0x40300000
#define CYDEV_CTBM0_SIZE 0x00010000
#define CYREG_CTBM0_CTB_CTRL 0x40300000
#define CYFLD_CTBM_DEEPSLEEP_ON__OFFSET 0x0000001e
#define CYFLD_CTBM_DEEPSLEEP_ON__SIZE 0x00000001
#define CYFLD_CTBM_ENABLED__OFFSET 0x0000001f
#define CYFLD_CTBM_ENABLED__SIZE 0x00000001
#define CYREG_CTBM0_OA_RES0_CTRL 0x40300004
#define CYFLD_CTBM_OA0_PWR_MODE__OFFSET 0x00000000
#define CYFLD_CTBM_OA0_PWR_MODE__SIZE 0x00000002
#define CYVAL_CTBM_OA0_PWR_MODE_OFF 0x00000000
#define CYVAL_CTBM_OA0_PWR_MODE_LOW 0x00000001
#define CYVAL_CTBM_OA0_PWR_MODE_MEDIUM 0x00000002
#define CYVAL_CTBM_OA0_PWR_MODE_HIGH 0x00000003
#define CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET 0x00000002
#define CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE 0x00000001
#define CYFLD_CTBM_OA0_COMP_EN__OFFSET 0x00000004
#define CYFLD_CTBM_OA0_COMP_EN__SIZE 0x00000001
#define CYFLD_CTBM_OA0_HYST_EN__OFFSET 0x00000005
#define CYFLD_CTBM_OA0_HYST_EN__SIZE 0x00000001
#define CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET 0x00000006
#define CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE 0x00000001
#define CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET 0x00000007
#define CYFLD_CTBM_OA0_DSI_LEVEL__SIZE 0x00000001
#define CYFLD_CTBM_OA0_COMPINT__OFFSET 0x00000008
#define CYFLD_CTBM_OA0_COMPINT__SIZE 0x00000002
#define CYVAL_CTBM_OA0_COMPINT_DISABLE 0x00000000
#define CYVAL_CTBM_OA0_COMPINT_RISING 0x00000001
#define CYVAL_CTBM_OA0_COMPINT_FALLING 0x00000002
#define CYVAL_CTBM_OA0_COMPINT_BOTH 0x00000003
#define CYFLD_CTBM_OA0_PUMP_EN__OFFSET 0x0000000b
#define CYFLD_CTBM_OA0_PUMP_EN__SIZE 0x00000001
#define CYREG_CTBM0_OA_RES1_CTRL 0x40300008
#define CYFLD_CTBM_OA1_PWR_MODE__OFFSET 0x00000000
#define CYFLD_CTBM_OA1_PWR_MODE__SIZE 0x00000002
#define CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET 0x00000002
#define CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE 0x00000001
#define CYFLD_CTBM_OA1_COMP_EN__OFFSET 0x00000004
#define CYFLD_CTBM_OA1_COMP_EN__SIZE 0x00000001
#define CYFLD_CTBM_OA1_HYST_EN__OFFSET 0x00000005
#define CYFLD_CTBM_OA1_HYST_EN__SIZE 0x00000001
#define CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET 0x00000006
#define CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE 0x00000001
#define CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET 0x00000007
#define CYFLD_CTBM_OA1_DSI_LEVEL__SIZE 0x00000001
#define CYFLD_CTBM_OA1_COMPINT__OFFSET 0x00000008
#define CYFLD_CTBM_OA1_COMPINT__SIZE 0x00000002
#define CYVAL_CTBM_OA1_COMPINT_DISABLE 0x00000000
#define CYVAL_CTBM_OA1_COMPINT_RISING 0x00000001
#define CYVAL_CTBM_OA1_COMPINT_FALLING 0x00000002
#define CYVAL_CTBM_OA1_COMPINT_BOTH 0x00000003
#define CYFLD_CTBM_OA1_PUMP_EN__OFFSET 0x0000000b
#define CYFLD_CTBM_OA1_PUMP_EN__SIZE 0x00000001
#define CYREG_CTBM0_COMP_STAT 0x4030000c
#define CYFLD_CTBM_OA0_COMP__OFFSET 0x00000000
#define CYFLD_CTBM_OA0_COMP__SIZE 0x00000001
#define CYFLD_CTBM_OA1_COMP__OFFSET 0x00000010
#define CYFLD_CTBM_OA1_COMP__SIZE 0x00000001
#define CYREG_CTBM0_INTR 0x40300020
#define CYFLD_CTBM_COMP0__OFFSET 0x00000000
#define CYFLD_CTBM_COMP0__SIZE 0x00000001
#define CYFLD_CTBM_COMP1__OFFSET 0x00000001
#define CYFLD_CTBM_COMP1__SIZE 0x00000001
#define CYREG_CTBM0_INTR_SET 0x40300024
#define CYFLD_CTBM_COMP0_SET__OFFSET 0x00000000
#define CYFLD_CTBM_COMP0_SET__SIZE 0x00000001
#define CYFLD_CTBM_COMP1_SET__OFFSET 0x00000001
#define CYFLD_CTBM_COMP1_SET__SIZE 0x00000001
#define CYREG_CTBM0_INTR_MASK 0x40300028
#define CYFLD_CTBM_COMP0_MASK__OFFSET 0x00000000
#define CYFLD_CTBM_COMP0_MASK__SIZE 0x00000001
#define CYFLD_CTBM_COMP1_MASK__OFFSET 0x00000001
#define CYFLD_CTBM_COMP1_MASK__SIZE 0x00000001
#define CYREG_CTBM0_INTR_MASKED 0x4030002c
#define CYFLD_CTBM_COMP0_MASKED__OFFSET 0x00000000
#define CYFLD_CTBM_COMP0_MASKED__SIZE 0x00000001
#define CYFLD_CTBM_COMP1_MASKED__OFFSET 0x00000001
#define CYFLD_CTBM_COMP1_MASKED__SIZE 0x00000001
#define CYREG_CTBM0_DFT_CTRL 0x40300030
#define CYFLD_CTBM_DFT_MODE__OFFSET 0x00000000
#define CYFLD_CTBM_DFT_MODE__SIZE 0x00000003
#define CYFLD_CTBM_DFT_EN__OFFSET 0x0000001f
#define CYFLD_CTBM_DFT_EN__SIZE 0x00000001
#define CYREG_CTBM0_OA0_SW 0x40300080
#define CYFLD_CTBM_OA0P_A00__OFFSET 0x00000000
#define CYFLD_CTBM_OA0P_A00__SIZE 0x00000001
#define CYFLD_CTBM_OA0P_A20__OFFSET 0x00000002
#define CYFLD_CTBM_OA0P_A20__SIZE 0x00000001
#define CYFLD_CTBM_OA0P_A30__OFFSET 0x00000003
#define CYFLD_CTBM_OA0P_A30__SIZE 0x00000001
#define CYFLD_CTBM_OA0M_A11__OFFSET 0x00000008
#define CYFLD_CTBM_OA0M_A11__SIZE 0x00000001
#define CYFLD_CTBM_OA0M_A81__OFFSET 0x0000000e
#define CYFLD_CTBM_OA0M_A81__SIZE 0x00000001
#define CYFLD_CTBM_OA0O_D51__OFFSET 0x00000012
#define CYFLD_CTBM_OA0O_D51__SIZE 0x00000001
#define CYFLD_CTBM_OA0O_D81__OFFSET 0x00000015
#define CYFLD_CTBM_OA0O_D81__SIZE 0x00000001
#define CYREG_CTBM0_OA0_SW_CLEAR 0x40300084
#define CYREG_CTBM0_OA1_SW 0x40300088
#define CYFLD_CTBM_OA1P_A03__OFFSET 0x00000000
#define CYFLD_CTBM_OA1P_A03__SIZE 0x00000001
#define CYFLD_CTBM_OA1P_A13__OFFSET 0x00000001
#define CYFLD_CTBM_OA1P_A13__SIZE 0x00000001
#define CYFLD_CTBM_OA1P_A43__OFFSET 0x00000004
#define CYFLD_CTBM_OA1P_A43__SIZE 0x00000001
#define CYFLD_CTBM_OA1M_A22__OFFSET 0x00000008
#define CYFLD_CTBM_OA1M_A22__SIZE 0x00000001
#define CYFLD_CTBM_OA1M_A82__OFFSET 0x0000000e
#define CYFLD_CTBM_OA1M_A82__SIZE 0x00000001
#define CYFLD_CTBM_OA1O_D52__OFFSET 0x00000012
#define CYFLD_CTBM_OA1O_D52__SIZE 0x00000001
#define CYFLD_CTBM_OA1O_D62__OFFSET 0x00000013
#define CYFLD_CTBM_OA1O_D62__SIZE 0x00000001
#define CYFLD_CTBM_OA1O_D82__OFFSET 0x00000015
#define CYFLD_CTBM_OA1O_D82__SIZE 0x00000001
#define CYREG_CTBM0_OA1_SW_CLEAR 0x4030008c
#define CYREG_CTBM0_CTB_SW_HW_CTRL 0x403000c0
#define CYFLD_CTBM_P2_HW_CTRL__OFFSET 0x00000002
#define CYFLD_CTBM_P2_HW_CTRL__SIZE 0x00000001
#define CYFLD_CTBM_P3_HW_CTRL__OFFSET 0x00000003
#define CYFLD_CTBM_P3_HW_CTRL__SIZE 0x00000001
#define CYREG_CTBM0_CTB_SW_STATUS 0x403000c4
#define CYFLD_CTBM_OA0O_D51_STAT__OFFSET 0x0000001c
#define CYFLD_CTBM_OA0O_D51_STAT__SIZE 0x00000001
#define CYFLD_CTBM_OA1O_D52_STAT__OFFSET 0x0000001d
#define CYFLD_CTBM_OA1O_D52_STAT__SIZE 0x00000001
#define CYFLD_CTBM_OA1O_D62_STAT__OFFSET 0x0000001e
#define CYFLD_CTBM_OA1O_D62_STAT__SIZE 0x00000001
#define CYREG_CTBM0_OA0_OFFSET_TRIM 0x40300f00
#define CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET 0x00000000
#define CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE 0x00000006
#define CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM 0x40300f04
#define CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET 0x00000000
#define CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE 0x00000006
#define CYREG_CTBM0_OA0_COMP_TRIM 0x40300f08
#define CYFLD_CTBM_OA0_COMP_TRIM__OFFSET 0x00000000
#define CYFLD_CTBM_OA0_COMP_TRIM__SIZE 0x00000002
#define CYREG_CTBM0_OA1_OFFSET_TRIM 0x40300f0c
#define CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET 0x00000000
#define CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE 0x00000006
#define CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM 0x40300f10
#define CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET 0x00000000
#define CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE 0x00000006
#define CYREG_CTBM0_OA1_COMP_TRIM 0x40300f14
#define CYFLD_CTBM_OA1_COMP_TRIM__OFFSET 0x00000000
#define CYFLD_CTBM_OA1_COMP_TRIM__SIZE 0x00000002
#define CYDEV_CTBM1_BASE 0x40310000
#define CYDEV_CTBM1_SIZE 0x00010000
#define CYREG_CTBM1_CTB_CTRL 0x40310000
#define CYREG_CTBM1_OA_RES0_CTRL 0x40310004
#define CYREG_CTBM1_OA_RES1_CTRL 0x40310008
#define CYREG_CTBM1_COMP_STAT 0x4031000c
#define CYREG_CTBM1_INTR 0x40310020
#define CYREG_CTBM1_INTR_SET 0x40310024
#define CYREG_CTBM1_INTR_MASK 0x40310028
#define CYREG_CTBM1_INTR_MASKED 0x4031002c
#define CYREG_CTBM1_DFT_CTRL 0x40310030
#define CYREG_CTBM1_OA0_SW 0x40310080
#define CYREG_CTBM1_OA0_SW_CLEAR 0x40310084
#define CYREG_CTBM1_OA1_SW 0x40310088
#define CYREG_CTBM1_OA1_SW_CLEAR 0x4031008c
#define CYREG_CTBM1_CTB_SW_HW_CTRL 0x403100c0
#define CYREG_CTBM1_CTB_SW_STATUS 0x403100c4
#define CYREG_CTBM1_OA0_OFFSET_TRIM 0x40310f00
#define CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM 0x40310f04
#define CYREG_CTBM1_OA0_COMP_TRIM 0x40310f08
#define CYREG_CTBM1_OA1_OFFSET_TRIM 0x40310f0c
#define CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM 0x40310f10
#define CYREG_CTBM1_OA1_COMP_TRIM 0x40310f14
#define CYDEV_SAR_BASE 0x403a0000
#define CYDEV_SAR_SIZE 0x00010000
#define CYREG_SAR_CTRL 0x403a0000
#define CYFLD_SAR_VREF_SEL__OFFSET 0x00000004
#define CYFLD_SAR_VREF_SEL__SIZE 0x00000003
#define CYVAL_SAR_VREF_SEL_VREF0 0x00000000
#define CYVAL_SAR_VREF_SEL_VREF1 0x00000001
#define CYVAL_SAR_VREF_SEL_VREF2 0x00000002
#define CYVAL_SAR_VREF_SEL_VREF_AROUTE 0x00000003
#define CYVAL_SAR_VREF_SEL_VBGR 0x00000004
#define CYVAL_SAR_VREF_SEL_VREF_EXT 0x00000005
#define CYVAL_SAR_VREF_SEL_VDDA_DIV_2 0x00000006
#define CYVAL_SAR_VREF_SEL_VDDA 0x00000007
#define CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET 0x00000007
#define CYFLD_SAR_VREF_BYP_CAP_EN__SIZE 0x00000001
#define CYFLD_SAR_NEG_SEL__OFFSET 0x00000009
#define CYFLD_SAR_NEG_SEL__SIZE 0x00000003
#define CYVAL_SAR_NEG_SEL_VSSA_KELVIN 0x00000000
#define CYVAL_SAR_NEG_SEL_ART_VSSA 0x00000001
#define CYVAL_SAR_NEG_SEL_P1 0x00000002
#define CYVAL_SAR_NEG_SEL_P3 0x00000003
#define CYVAL_SAR_NEG_SEL_P5 0x00000004
#define CYVAL_SAR_NEG_SEL_P7 0x00000005
#define CYVAL_SAR_NEG_SEL_ACORE 0x00000006
#define CYVAL_SAR_NEG_SEL_VREF 0x00000007
#define CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET 0x0000000d
#define CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE 0x00000001
#define CYFLD_SAR_PWR_CTRL_VREF__OFFSET 0x0000000e
#define CYFLD_SAR_PWR_CTRL_VREF__SIZE 0x00000002
#define CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR 0x00000000
#define CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR 0x00000001
#define CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR 0x00000002
#define CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR 0x00000003
#define CYFLD_SAR_SPARE__OFFSET 0x00000010
#define CYFLD_SAR_SPARE__SIZE 0x00000004
#define CYFLD_SAR_BOOSTPUMP_EN__OFFSET 0x00000014
#define CYFLD_SAR_BOOSTPUMP_EN__SIZE 0x00000001
#define CYFLD_SAR_ICONT_LV__OFFSET 0x00000018
#define CYFLD_SAR_ICONT_LV__SIZE 0x00000002
#define CYVAL_SAR_ICONT_LV_NORMAL_PWR 0x00000000
#define CYVAL_SAR_ICONT_LV_HALF_PWR 0x00000001
#define CYVAL_SAR_ICONT_LV_MORE_PWR 0x00000002
#define CYVAL_SAR_ICONT_LV_QUARTER_PWR 0x00000003
#define CYFLD_SAR_DEEPSLEEP_ON__OFFSET 0x0000001b
#define CYFLD_SAR_DEEPSLEEP_ON__SIZE 0x00000001
#define CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET 0x0000001c
#define CYFLD_SAR_DSI_SYNC_CONFIG__SIZE 0x00000001
#define CYFLD_SAR_DSI_MODE__OFFSET 0x0000001d
#define CYFLD_SAR_DSI_MODE__SIZE 0x00000001
#define CYFLD_SAR_SWITCH_DISABLE__OFFSET 0x0000001e
#define CYFLD_SAR_SWITCH_DISABLE__SIZE 0x00000001
#define CYFLD_SAR_ENABLED__OFFSET 0x0000001f
#define CYFLD_SAR_ENABLED__SIZE 0x00000001
#define CYREG_SAR_SAMPLE_CTRL 0x403a0004
#define CYFLD_SAR_SUB_RESOLUTION__OFFSET 0x00000000
#define CYFLD_SAR_SUB_RESOLUTION__SIZE 0x00000001
#define CYVAL_SAR_SUB_RESOLUTION_8B 0x00000000
#define CYVAL_SAR_SUB_RESOLUTION_10B 0x00000001
#define CYFLD_SAR_LEFT_ALIGN__OFFSET 0x00000001
#define CYFLD_SAR_LEFT_ALIGN__SIZE 0x00000001
#define CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET 0x00000002
#define CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE 0x00000001
#define CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED 0x00000000
#define CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED 0x00000001
#define CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET 0x00000003
#define CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE 0x00000001
#define CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED 0x00000000
#define CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED 0x00000001
#define CYFLD_SAR_AVG_CNT__OFFSET 0x00000004
#define CYFLD_SAR_AVG_CNT__SIZE 0x00000003
#define CYFLD_SAR_AVG_SHIFT__OFFSET 0x00000007
#define CYFLD_SAR_AVG_SHIFT__SIZE 0x00000001
#define CYFLD_SAR_CONTINUOUS__OFFSET 0x00000010
#define CYFLD_SAR_CONTINUOUS__SIZE 0x00000001
#define CYFLD_SAR_DSI_TRIGGER_EN__OFFSET 0x00000011
#define CYFLD_SAR_DSI_TRIGGER_EN__SIZE 0x00000001
#define CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET 0x00000012
#define CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE 0x00000001
#define CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET 0x00000013
#define CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE 0x00000001
#define CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET 0x0000001f
#define CYFLD_SAR_EOS_DSI_OUT_EN__SIZE 0x00000001
#define CYREG_SAR_SAMPLE_TIME01 0x403a0010
#define CYFLD_SAR_SAMPLE_TIME0__OFFSET 0x00000000
#define CYFLD_SAR_SAMPLE_TIME0__SIZE 0x0000000a
#define CYFLD_SAR_SAMPLE_TIME1__OFFSET 0x00000010
#define CYFLD_SAR_SAMPLE_TIME1__SIZE 0x0000000a
#define CYREG_SAR_SAMPLE_TIME23 0x403a0014
#define CYFLD_SAR_SAMPLE_TIME2__OFFSET 0x00000000
#define CYFLD_SAR_SAMPLE_TIME2__SIZE 0x0000000a
#define CYFLD_SAR_SAMPLE_TIME3__OFFSET 0x00000010
#define CYFLD_SAR_SAMPLE_TIME3__SIZE 0x0000000a
#define CYREG_SAR_RANGE_THRES 0x403a0018
#define CYFLD_SAR_RANGE_LOW__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_LOW__SIZE 0x00000010
#define CYFLD_SAR_RANGE_HIGH__OFFSET 0x00000010
#define CYFLD_SAR_RANGE_HIGH__SIZE 0x00000010
#define CYREG_SAR_RANGE_COND 0x403a001c
#define CYFLD_SAR_RANGE_COND__OFFSET 0x0000001e
#define CYFLD_SAR_RANGE_COND__SIZE 0x00000002
#define CYVAL_SAR_RANGE_COND_BELOW 0x00000000
#define CYVAL_SAR_RANGE_COND_INSIDE 0x00000001
#define CYVAL_SAR_RANGE_COND_ABOVE 0x00000002
#define CYVAL_SAR_RANGE_COND_OUTSIDE 0x00000003
#define CYREG_SAR_CHAN_EN 0x403a0020
#define CYFLD_SAR_CHAN_EN__OFFSET 0x00000000
#define CYFLD_SAR_CHAN_EN__SIZE 0x00000010
#define CYREG_SAR_START_CTRL 0x403a0024
#define CYFLD_SAR_FW_TRIGGER__OFFSET 0x00000000
#define CYFLD_SAR_FW_TRIGGER__SIZE 0x00000001
#define CYREG_SAR_DFT_CTRL 0x403a0030
#define CYFLD_SAR_DLY_INC__OFFSET 0x00000000
#define CYFLD_SAR_DLY_INC__SIZE 0x00000001
#define CYFLD_SAR_HIZ__OFFSET 0x00000001
#define CYFLD_SAR_HIZ__SIZE 0x00000001
#define CYFLD_SAR_DFT_INC__OFFSET 0x00000010
#define CYFLD_SAR_DFT_INC__SIZE 0x00000004
#define CYFLD_SAR_DFT_OUTC__OFFSET 0x00000014
#define CYFLD_SAR_DFT_OUTC__SIZE 0x00000003
#define CYFLD_SAR_SEL_CSEL_DFT__OFFSET 0x00000018
#define CYFLD_SAR_SEL_CSEL_DFT__SIZE 0x00000004
#define CYFLD_SAR_EN_CSEL_DFT__OFFSET 0x0000001c
#define CYFLD_SAR_EN_CSEL_DFT__SIZE 0x00000001
#define CYFLD_SAR_DCEN__OFFSET 0x0000001d
#define CYFLD_SAR_DCEN__SIZE 0x00000001
#define CYFLD_SAR_ADFT_OVERRIDE__OFFSET 0x0000001f
#define CYFLD_SAR_ADFT_OVERRIDE__SIZE 0x00000001
#define CYREG_SAR_CHAN_CONFIG0 0x403a0080
#define CYFLD_SAR_PIN_ADDR__OFFSET 0x00000000
#define CYFLD_SAR_PIN_ADDR__SIZE 0x00000003
#define CYFLD_SAR_PORT_ADDR__OFFSET 0x00000004
#define CYFLD_SAR_PORT_ADDR__SIZE 0x00000003
#define CYVAL_SAR_PORT_ADDR_SARMUX 0x00000000
#define CYVAL_SAR_PORT_ADDR_CTB0 0x00000001
#define CYVAL_SAR_PORT_ADDR_CTB1 0x00000002
#define CYVAL_SAR_PORT_ADDR_CTB2 0x00000003
#define CYVAL_SAR_PORT_ADDR_CTB3 0x00000004
#define CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2 0x00000005
#define CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1 0x00000006
#define CYVAL_SAR_PORT_ADDR_SARMUX_VIRT 0x00000007
#define CYFLD_SAR_DIFFERENTIAL_EN__OFFSET 0x00000008
#define CYFLD_SAR_DIFFERENTIAL_EN__SIZE 0x00000001
#define CYFLD_SAR_RESOLUTION__OFFSET 0x00000009
#define CYFLD_SAR_RESOLUTION__SIZE 0x00000001
#define CYVAL_SAR_RESOLUTION_MAXRES 0x00000000
#define CYVAL_SAR_RESOLUTION_SUBRES 0x00000001
#define CYFLD_SAR_AVG_EN__OFFSET 0x0000000a
#define CYFLD_SAR_AVG_EN__SIZE 0x00000001
#define CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET 0x0000000c
#define CYFLD_SAR_SAMPLE_TIME_SEL__SIZE 0x00000002
#define CYFLD_SAR_DSI_OUT_EN__OFFSET 0x0000001f
#define CYFLD_SAR_DSI_OUT_EN__SIZE 0x00000001
#define CYREG_SAR_CHAN_CONFIG1 0x403a0084
#define CYREG_SAR_CHAN_CONFIG2 0x403a0088
#define CYREG_SAR_CHAN_CONFIG3 0x403a008c
#define CYREG_SAR_CHAN_CONFIG4 0x403a0090
#define CYREG_SAR_CHAN_CONFIG5 0x403a0094
#define CYREG_SAR_CHAN_CONFIG6 0x403a0098
#define CYREG_SAR_CHAN_CONFIG7 0x403a009c
#define CYREG_SAR_CHAN_CONFIG8 0x403a00a0
#define CYREG_SAR_CHAN_CONFIG9 0x403a00a4
#define CYREG_SAR_CHAN_CONFIG10 0x403a00a8
#define CYREG_SAR_CHAN_CONFIG11 0x403a00ac
#define CYREG_SAR_CHAN_CONFIG12 0x403a00b0
#define CYREG_SAR_CHAN_CONFIG13 0x403a00b4
#define CYREG_SAR_CHAN_CONFIG14 0x403a00b8
#define CYREG_SAR_CHAN_CONFIG15 0x403a00bc
#define CYREG_SAR_CHAN_WORK0 0x403a0100
#define CYFLD_SAR_WORK__OFFSET 0x00000000
#define CYFLD_SAR_WORK__SIZE 0x00000010
#define CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET 0x0000001f
#define CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE 0x00000001
#define CYREG_SAR_CHAN_WORK1 0x403a0104
#define CYREG_SAR_CHAN_WORK2 0x403a0108
#define CYREG_SAR_CHAN_WORK3 0x403a010c
#define CYREG_SAR_CHAN_WORK4 0x403a0110
#define CYREG_SAR_CHAN_WORK5 0x403a0114
#define CYREG_SAR_CHAN_WORK6 0x403a0118
#define CYREG_SAR_CHAN_WORK7 0x403a011c
#define CYREG_SAR_CHAN_WORK8 0x403a0120
#define CYREG_SAR_CHAN_WORK9 0x403a0124
#define CYREG_SAR_CHAN_WORK10 0x403a0128
#define CYREG_SAR_CHAN_WORK11 0x403a012c
#define CYREG_SAR_CHAN_WORK12 0x403a0130
#define CYREG_SAR_CHAN_WORK13 0x403a0134
#define CYREG_SAR_CHAN_WORK14 0x403a0138
#define CYREG_SAR_CHAN_WORK15 0x403a013c
#define CYREG_SAR_CHAN_RESULT0 0x403a0180
#define CYFLD_SAR_RESULT__OFFSET 0x00000000
#define CYFLD_SAR_RESULT__SIZE 0x00000010
#define CYFLD_SAR_SATURATE_INTR_MIR__OFFSET 0x0000001d
#define CYFLD_SAR_SATURATE_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_RANGE_INTR_MIR__OFFSET 0x0000001e
#define CYFLD_SAR_RANGE_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET 0x0000001f
#define CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE 0x00000001
#define CYREG_SAR_CHAN_RESULT1 0x403a0184
#define CYREG_SAR_CHAN_RESULT2 0x403a0188
#define CYREG_SAR_CHAN_RESULT3 0x403a018c
#define CYREG_SAR_CHAN_RESULT4 0x403a0190
#define CYREG_SAR_CHAN_RESULT5 0x403a0194
#define CYREG_SAR_CHAN_RESULT6 0x403a0198
#define CYREG_SAR_CHAN_RESULT7 0x403a019c
#define CYREG_SAR_CHAN_RESULT8 0x403a01a0
#define CYREG_SAR_CHAN_RESULT9 0x403a01a4
#define CYREG_SAR_CHAN_RESULT10 0x403a01a8
#define CYREG_SAR_CHAN_RESULT11 0x403a01ac
#define CYREG_SAR_CHAN_RESULT12 0x403a01b0
#define CYREG_SAR_CHAN_RESULT13 0x403a01b4
#define CYREG_SAR_CHAN_RESULT14 0x403a01b8
#define CYREG_SAR_CHAN_RESULT15 0x403a01bc
#define CYREG_SAR_CHAN_WORK_VALID 0x403a0200
#define CYFLD_SAR_CHAN_WORK_VALID__OFFSET 0x00000000
#define CYFLD_SAR_CHAN_WORK_VALID__SIZE 0x00000010
#define CYREG_SAR_CHAN_RESULT_VALID 0x403a0204
#define CYFLD_SAR_CHAN_RESULT_VALID__OFFSET 0x00000000
#define CYFLD_SAR_CHAN_RESULT_VALID__SIZE 0x00000010
#define CYREG_SAR_STATUS 0x403a0208
#define CYFLD_SAR_CUR_CHAN__OFFSET 0x00000000
#define CYFLD_SAR_CUR_CHAN__SIZE 0x00000005
#define CYFLD_SAR_SW_VREF_NEG__OFFSET 0x0000001e
#define CYFLD_SAR_SW_VREF_NEG__SIZE 0x00000001
#define CYFLD_SAR_BUSY__OFFSET 0x0000001f
#define CYFLD_SAR_BUSY__SIZE 0x00000001
#define CYREG_SAR_AVG_STAT 0x403a020c
#define CYFLD_SAR_CUR_AVG_ACCU__OFFSET 0x00000000
#define CYFLD_SAR_CUR_AVG_ACCU__SIZE 0x00000014
#define CYFLD_SAR_CUR_AVG_CNT__OFFSET 0x00000018
#define CYFLD_SAR_CUR_AVG_CNT__SIZE 0x00000008
#define CYREG_SAR_INTR 0x403a0210
#define CYFLD_SAR_EOS_INTR__OFFSET 0x00000000
#define CYFLD_SAR_EOS_INTR__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_INTR__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_INTR__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_INTR__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_INTR__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_INTR__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_INTR__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_INTR__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_INTR__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_INTR__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_INTR__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_INTR__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_INTR__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_INTR__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_INTR__SIZE 0x00000001
#define CYREG_SAR_INTR_SET 0x403a0214
#define CYFLD_SAR_EOS_SET__OFFSET 0x00000000
#define CYFLD_SAR_EOS_SET__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_SET__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_SET__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_SET__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_SET__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_SET__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_SET__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_SET__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_SET__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_SET__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_SET__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_SET__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_SET__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_SET__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_SET__SIZE 0x00000001
#define CYREG_SAR_INTR_MASK 0x403a0218
#define CYFLD_SAR_EOS_MASK__OFFSET 0x00000000
#define CYFLD_SAR_EOS_MASK__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_MASK__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_MASK__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_MASK__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_MASK__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_MASK__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_MASK__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_MASK__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_MASK__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_MASK__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_MASK__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_MASK__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_MASK__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_MASK__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_MASK__SIZE 0x00000001
#define CYREG_SAR_INTR_MASKED 0x403a021c
#define CYFLD_SAR_EOS_MASKED__OFFSET 0x00000000
#define CYFLD_SAR_EOS_MASKED__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_MASKED__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_MASKED__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_MASKED__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_MASKED__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_MASKED__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_MASKED__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_MASKED__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_MASKED__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_MASKED__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_MASKED__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_MASKED__SIZE 0x00000001
#define CYREG_SAR_SATURATE_INTR 0x403a0220
#define CYFLD_SAR_SATURATE_INTR__OFFSET 0x00000000
#define CYFLD_SAR_SATURATE_INTR__SIZE 0x00000010
#define CYREG_SAR_SATURATE_INTR_SET 0x403a0224
#define CYFLD_SAR_SATURATE_SET__OFFSET 0x00000000
#define CYFLD_SAR_SATURATE_SET__SIZE 0x00000010
#define CYREG_SAR_SATURATE_INTR_MASK 0x403a0228
#define CYFLD_SAR_SATURATE_MASK__OFFSET 0x00000000
#define CYFLD_SAR_SATURATE_MASK__SIZE 0x00000010
#define CYREG_SAR_SATURATE_INTR_MASKED 0x403a022c
#define CYFLD_SAR_SATURATE_MASKED__OFFSET 0x00000000
#define CYFLD_SAR_SATURATE_MASKED__SIZE 0x00000010
#define CYREG_SAR_RANGE_INTR 0x403a0230
#define CYFLD_SAR_RANGE_INTR__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_INTR__SIZE 0x00000010
#define CYREG_SAR_RANGE_INTR_SET 0x403a0234
#define CYFLD_SAR_RANGE_SET__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_SET__SIZE 0x00000010
#define CYREG_SAR_RANGE_INTR_MASK 0x403a0238
#define CYFLD_SAR_RANGE_MASK__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_MASK__SIZE 0x00000010
#define CYREG_SAR_RANGE_INTR_MASKED 0x403a023c
#define CYFLD_SAR_RANGE_MASKED__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_MASKED__SIZE 0x00000010
#define CYREG_SAR_INTR_CAUSE 0x403a0240
#define CYFLD_SAR_EOS_MASKED_MIR__OFFSET 0x00000000
#define CYFLD_SAR_EOS_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_SATURATE_MASKED_RED__OFFSET 0x0000001e
#define CYFLD_SAR_SATURATE_MASKED_RED__SIZE 0x00000001
#define CYFLD_SAR_RANGE_MASKED_RED__OFFSET 0x0000001f
#define CYFLD_SAR_RANGE_MASKED_RED__SIZE 0x00000001
#define CYREG_SAR_INJ_CHAN_CONFIG 0x403a0280
#define CYFLD_SAR_INJ_PIN_ADDR__OFFSET 0x00000000
#define CYFLD_SAR_INJ_PIN_ADDR__SIZE 0x00000003
#define CYFLD_SAR_INJ_PORT_ADDR__OFFSET 0x00000004
#define CYFLD_SAR_INJ_PORT_ADDR__SIZE 0x00000003
#define CYVAL_SAR_INJ_PORT_ADDR_SARMUX 0x00000000
#define CYVAL_SAR_INJ_PORT_ADDR_CTB0 0x00000001
#define CYVAL_SAR_INJ_PORT_ADDR_CTB1 0x00000002
#define CYVAL_SAR_INJ_PORT_ADDR_CTB2 0x00000003
#define CYVAL_SAR_INJ_PORT_ADDR_CTB3 0x00000004
#define CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT 0x00000006
#define CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT 0x00000007
#define CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET 0x00000008
#define CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE 0x00000001
#define CYFLD_SAR_INJ_RESOLUTION__OFFSET 0x00000009
#define CYFLD_SAR_INJ_RESOLUTION__SIZE 0x00000001
#define CYVAL_SAR_INJ_RESOLUTION_12B 0x00000000
#define CYVAL_SAR_INJ_RESOLUTION_SUBRES 0x00000001
#define CYFLD_SAR_INJ_AVG_EN__OFFSET 0x0000000a
#define CYFLD_SAR_INJ_AVG_EN__SIZE 0x00000001
#define CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET 0x0000000c
#define CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE 0x00000002
#define CYFLD_SAR_INJ_TAILGATING__OFFSET 0x0000001e
#define CYFLD_SAR_INJ_TAILGATING__SIZE 0x00000001
#define CYFLD_SAR_INJ_START_EN__OFFSET 0x0000001f
#define CYFLD_SAR_INJ_START_EN__SIZE 0x00000001
#define CYREG_SAR_INJ_RESULT 0x403a0290
#define CYFLD_SAR_INJ_RESULT__OFFSET 0x00000000
#define CYFLD_SAR_INJ_RESULT__SIZE 0x00000010
#define CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET 0x0000001c
#define CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET 0x0000001d
#define CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET 0x0000001e
#define CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET 0x0000001f
#define CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE 0x00000001
#define CYREG_SAR_MUX_SWITCH0 0x403a0300
#define CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET 0x00000000
#define CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET 0x00000001
#define CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET 0x00000002
#define CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET 0x00000003
#define CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET 0x00000004
#define CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET 0x00000005
#define CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET 0x00000006
#define CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET 0x00000007
#define CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET 0x00000008
#define CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET 0x00000009
#define CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET 0x0000000a
#define CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET 0x0000000b
#define CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET 0x0000000c
#define CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET 0x0000000d
#define CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET 0x0000000e
#define CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET 0x0000000f
#define CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET 0x00000010
#define CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET 0x00000011
#define CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET 0x00000012
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET 0x00000013
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET 0x00000014
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET 0x00000015
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET 0x00000016
#define CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET 0x00000017
#define CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET 0x00000018
#define CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET 0x00000019
#define CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET 0x0000001a
#define CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET 0x0000001b
#define CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET 0x0000001c
#define CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET 0x0000001d
#define CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE 0x00000001
#define CYREG_SAR_MUX_SWITCH_CLEAR0 0x403a0304
#define CYREG_SAR_MUX_SWITCH1 0x403a0308
#define CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET 0x00000000
#define CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET 0x00000001
#define CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET 0x00000002
#define CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET 0x00000003
#define CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE 0x00000001
#define CYREG_SAR_MUX_SWITCH_CLEAR1 0x403a030c
#define CYREG_SAR_MUX_SWITCH_HW_CTRL 0x403a0340
#define CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET 0x00000000
#define CYFLD_SAR_MUX_HW_CTRL_P0__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P1__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET 0x00000002
#define CYFLD_SAR_MUX_HW_CTRL_P2__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET 0x00000003
#define CYFLD_SAR_MUX_HW_CTRL_P3__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET 0x00000004
#define CYFLD_SAR_MUX_HW_CTRL_P4__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET 0x00000005
#define CYFLD_SAR_MUX_HW_CTRL_P5__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET 0x00000006
#define CYFLD_SAR_MUX_HW_CTRL_P6__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET 0x00000007
#define CYFLD_SAR_MUX_HW_CTRL_P7__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET 0x00000010
#define CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET 0x00000011
#define CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET 0x00000012
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET 0x00000013
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET 0x00000016
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET 0x00000017
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE 0x00000001
#define CYREG_SAR_MUX_SWITCH_STATUS 0x403a0348
#define CYREG_SAR_PUMP_CTRL 0x403a0380
#define CYFLD_SAR_CLOCK_SEL__OFFSET 0x00000000
#define CYFLD_SAR_CLOCK_SEL__SIZE 0x00000001
#define CYREG_SAR_ANA_TRIM 0x403a0f00
#define CYFLD_SAR_CAP_TRIM__OFFSET 0x00000000
#define CYFLD_SAR_CAP_TRIM__SIZE 0x00000003
#define CYFLD_SAR_TRIMUNIT__OFFSET 0x00000003
#define CYFLD_SAR_TRIMUNIT__SIZE 0x00000001
#define CYREG_SAR_WOUNDING 0x403a0f04
#define CYFLD_SAR_WOUND_RESOLUTION__OFFSET 0x00000000
#define CYFLD_SAR_WOUND_RESOLUTION__SIZE 0x00000002
#define CYVAL_SAR_WOUND_RESOLUTION_12BIT 0x00000000
#define CYVAL_SAR_WOUND_RESOLUTION_10BIT 0x00000001
#define CYVAL_SAR_WOUND_RESOLUTION_8BIT 0x00000002
#define CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO 0x00000003
#define CYDEV_PASS_BASE 0x403f0000
#define CYDEV_PASS_SIZE 0x00010000
#define CYREG_PASS_INTR_CAUSE 0x403f0000
#define CYFLD_PASS_CTB0_INT__OFFSET 0x00000000
#define CYFLD_PASS_CTB0_INT__SIZE 0x00000001
#define CYFLD_PASS_CTB1_INT__OFFSET 0x00000001
#define CYFLD_PASS_CTB1_INT__SIZE 0x00000001
#define CYREG_PASS_DFT_CTRL 0x403f0030
#define CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET 0x00000000
#define CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE 0x00000001
#define CYDEV_PASS_DSAB_BASE 0x403f0e00
#define CYDEV_PASS_DSAB_SIZE 0x00000100
#define CYREG_PASS_DSAB_DSAB_CTRL 0x403f0e00
#define CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET 0x00000000
#define CYFLD_PASS_DSAB_CURRENT_SEL__SIZE 0x00000006
#define CYFLD_PASS_DSAB_SEL_OUT__OFFSET 0x00000008
#define CYFLD_PASS_DSAB_SEL_OUT__SIZE 0x00000004
#define CYFLD_PASS_DSAB_ENABLED__OFFSET 0x0000001f
#define CYFLD_PASS_DSAB_ENABLED__SIZE 0x00000001
#define CYREG_PASS_DSAB_DSAB_DFT 0x403f0e04
#define CYFLD_PASS_DSAB_EN_DFT__OFFSET 0x00000000
#define CYFLD_PASS_DSAB_EN_DFT__SIZE 0x00000004
#define CYREG_PASS_DSAB_TRIM 0x403f0f00
#define CYFLD_PASS_IBIAS_TRIM__OFFSET 0x00000000
#define CYFLD_PASS_IBIAS_TRIM__SIZE 0x00000004
#define CYDEV_CM0_BASE 0xe0000000
#define CYDEV_CM0_SIZE 0x00100000
#define CYREG_CM0_DWT_PID4 0xe0001fd0
#define CYFLD_CM0_VALUE__OFFSET 0x00000000
#define CYFLD_CM0_VALUE__SIZE 0x00000020
#define CYREG_CM0_DWT_PID0 0xe0001fe0
#define CYREG_CM0_DWT_PID1 0xe0001fe4
#define CYREG_CM0_DWT_PID2 0xe0001fe8
#define CYREG_CM0_DWT_PID3 0xe0001fec
#define CYREG_CM0_DWT_CID0 0xe0001ff0
#define CYREG_CM0_DWT_CID1 0xe0001ff4
#define CYREG_CM0_DWT_CID2 0xe0001ff8
#define CYREG_CM0_DWT_CID3 0xe0001ffc
#define CYREG_CM0_BP_PID4 0xe0002fd0
#define CYREG_CM0_BP_PID0 0xe0002fe0
#define CYREG_CM0_BP_PID1 0xe0002fe4
#define CYREG_CM0_BP_PID2 0xe0002fe8
#define CYREG_CM0_BP_PID3 0xe0002fec
#define CYREG_CM0_BP_CID0 0xe0002ff0
#define CYREG_CM0_BP_CID1 0xe0002ff4
#define CYREG_CM0_BP_CID2 0xe0002ff8
#define CYREG_CM0_BP_CID3 0xe0002ffc
#define CYREG_CM0_SYST_CSR 0xe000e010
#define CYFLD_CM0_ENABLE__OFFSET 0x00000000
#define CYFLD_CM0_ENABLE__SIZE 0x00000001
#define CYFLD_CM0_TICKINT__OFFSET 0x00000001
#define CYFLD_CM0_TICKINT__SIZE 0x00000001
#define CYFLD_CM0_CLKSOURCE__OFFSET 0x00000002
#define CYFLD_CM0_CLKSOURCE__SIZE 0x00000001
#define CYFLD_CM0_COUNTFLAG__OFFSET 0x00000010
#define CYFLD_CM0_COUNTFLAG__SIZE 0x00000001
#define CYREG_CM0_SYST_RVR 0xe000e014
#define CYFLD_CM0_RELOAD__OFFSET 0x00000000
#define CYFLD_CM0_RELOAD__SIZE 0x00000018
#define CYREG_CM0_SYST_CVR 0xe000e018
#define CYFLD_CM0_CURRENT__OFFSET 0x00000000
#define CYFLD_CM0_CURRENT__SIZE 0x00000018
#define CYREG_CM0_SYST_CALIB 0xe000e01c
#define CYFLD_CM0_TENMS__OFFSET 0x00000000
#define CYFLD_CM0_TENMS__SIZE 0x00000018
#define CYFLD_CM0_SKEW__OFFSET 0x0000001e
#define CYFLD_CM0_SKEW__SIZE 0x00000001
#define CYFLD_CM0_NOREF__OFFSET 0x0000001f
#define CYFLD_CM0_NOREF__SIZE 0x00000001
#define CYREG_CM0_ISER 0xe000e100
#define CYFLD_CM0_SETENA__OFFSET 0x00000000
#define CYFLD_CM0_SETENA__SIZE 0x00000020
#define CYREG_CM0_ICER 0xe000e180
#define CYFLD_CM0_CLRENA__OFFSET 0x00000000
#define CYFLD_CM0_CLRENA__SIZE 0x00000020
#define CYREG_CM0_ISPR 0xe000e200
#define CYFLD_CM0_SETPEND__OFFSET 0x00000000
#define CYFLD_CM0_SETPEND__SIZE 0x00000020
#define CYREG_CM0_ICPR 0xe000e280
#define CYFLD_CM0_CLRPEND__OFFSET 0x00000000
#define CYFLD_CM0_CLRPEND__SIZE 0x00000020
#define CYREG_CM0_IPR0 0xe000e400
#define CYFLD_CM0_PRI_N0__OFFSET 0x00000006
#define CYFLD_CM0_PRI_N0__SIZE 0x00000002
#define CYFLD_CM0_PRI_N1__OFFSET 0x0000000e
#define CYFLD_CM0_PRI_N1__SIZE 0x00000002
#define CYFLD_CM0_PRI_N2__OFFSET 0x00000016
#define CYFLD_CM0_PRI_N2__SIZE 0x00000002
#define CYFLD_CM0_PRI_N3__OFFSET 0x0000001e
#define CYFLD_CM0_PRI_N3__SIZE 0x00000002
#define CYREG_CM0_IPR1 0xe000e404
#define CYREG_CM0_IPR2 0xe000e408
#define CYREG_CM0_IPR3 0xe000e40c
#define CYREG_CM0_IPR4 0xe000e410
#define CYREG_CM0_IPR5 0xe000e414
#define CYREG_CM0_IPR6 0xe000e418
#define CYREG_CM0_IPR7 0xe000e41c
#define CYREG_CM0_CPUID 0xe000ed00
#define CYFLD_CM0_REVISION__OFFSET 0x00000000
#define CYFLD_CM0_REVISION__SIZE 0x00000004
#define CYFLD_CM0_PARTNO__OFFSET 0x00000004
#define CYFLD_CM0_PARTNO__SIZE 0x0000000c
#define CYFLD_CM0_CONSTANT__OFFSET 0x00000010
#define CYFLD_CM0_CONSTANT__SIZE 0x00000004
#define CYFLD_CM0_VARIANT__OFFSET 0x00000014
#define CYFLD_CM0_VARIANT__SIZE 0x00000004
#define CYFLD_CM0_IMPLEMENTER__OFFSET 0x00000018
#define CYFLD_CM0_IMPLEMENTER__SIZE 0x00000008
#define CYREG_CM0_ICSR 0xe000ed04
#define CYFLD_CM0_VECTACTIVE__OFFSET 0x00000000
#define CYFLD_CM0_VECTACTIVE__SIZE 0x00000009
#define CYFLD_CM0_VECTPENDING__OFFSET 0x0000000c
#define CYFLD_CM0_VECTPENDING__SIZE 0x00000009
#define CYFLD_CM0_ISRPENDING__OFFSET 0x00000016
#define CYFLD_CM0_ISRPENDING__SIZE 0x00000001
#define CYFLD_CM0_ISRPREEMPT__OFFSET 0x00000017
#define CYFLD_CM0_ISRPREEMPT__SIZE 0x00000001
#define CYFLD_CM0_PENDSTCLR__OFFSET 0x00000019
#define CYFLD_CM0_PENDSTCLR__SIZE 0x00000001
#define CYFLD_CM0_PENDSTSETb__OFFSET 0x0000001a
#define CYFLD_CM0_PENDSTSETb__SIZE 0x00000001
#define CYFLD_CM0_PENDSVCLR__OFFSET 0x0000001b
#define CYFLD_CM0_PENDSVCLR__SIZE 0x00000001
#define CYFLD_CM0_PENDSVSET__OFFSET 0x0000001c
#define CYFLD_CM0_PENDSVSET__SIZE 0x00000001
#define CYFLD_CM0_NMIPENDSET__OFFSET 0x0000001f
#define CYFLD_CM0_NMIPENDSET__SIZE 0x00000001
#define CYREG_CM0_AIRCR 0xe000ed0c
#define CYFLD_CM0_VECTCLRACTIVE__OFFSET 0x00000001
#define CYFLD_CM0_VECTCLRACTIVE__SIZE 0x00000001
#define CYFLD_CM0_SYSRESETREQ__OFFSET 0x00000002
#define CYFLD_CM0_SYSRESETREQ__SIZE 0x00000001
#define CYFLD_CM0_ENDIANNESS__OFFSET 0x0000000f
#define CYFLD_CM0_ENDIANNESS__SIZE 0x00000001
#define CYFLD_CM0_VECTKEY__OFFSET 0x00000010
#define CYFLD_CM0_VECTKEY__SIZE 0x00000010
#define CYREG_CM0_SCR 0xe000ed10
#define CYFLD_CM0_SLEEPONEXIT__OFFSET 0x00000001
#define CYFLD_CM0_SLEEPONEXIT__SIZE 0x00000001
#define CYFLD_CM0_SLEEPDEEP__OFFSET 0x00000002
#define CYFLD_CM0_SLEEPDEEP__SIZE 0x00000001
#define CYFLD_CM0_SEVONPEND__OFFSET 0x00000004
#define CYFLD_CM0_SEVONPEND__SIZE 0x00000001
#define CYREG_CM0_CCR 0xe000ed14
#define CYFLD_CM0_UNALIGN_TRP__OFFSET 0x00000003
#define CYFLD_CM0_UNALIGN_TRP__SIZE 0x00000001
#define CYFLD_CM0_STKALIGN__OFFSET 0x00000009
#define CYFLD_CM0_STKALIGN__SIZE 0x00000001
#define CYREG_CM0_SHPR2 0xe000ed1c
#define CYFLD_CM0_PRI_11__OFFSET 0x0000001e
#define CYFLD_CM0_PRI_11__SIZE 0x00000002
#define CYREG_CM0_SHPR3 0xe000ed20
#define CYFLD_CM0_PRI_14__OFFSET 0x00000016
#define CYFLD_CM0_PRI_14__SIZE 0x00000002
#define CYFLD_CM0_PRI_15__OFFSET 0x0000001e
#define CYFLD_CM0_PRI_15__SIZE 0x00000002
#define CYREG_CM0_SHCSR 0xe000ed24
#define CYFLD_CM0_SVCALLPENDED__OFFSET 0x0000000f
#define CYFLD_CM0_SVCALLPENDED__SIZE 0x00000001
#define CYREG_CM0_SCS_PID4 0xe000efd0
#define CYREG_CM0_SCS_PID0 0xe000efe0
#define CYREG_CM0_SCS_PID1 0xe000efe4
#define CYREG_CM0_SCS_PID2 0xe000efe8
#define CYREG_CM0_SCS_PID3 0xe000efec
#define CYREG_CM0_SCS_CID0 0xe000eff0
#define CYREG_CM0_SCS_CID1 0xe000eff4
#define CYREG_CM0_SCS_CID2 0xe000eff8
#define CYREG_CM0_SCS_CID3 0xe000effc
#define CYREG_CM0_ROM_SCS 0xe00ff000
#define CYREG_CM0_ROM_DWT 0xe00ff004
#define CYREG_CM0_ROM_BPU 0xe00ff008
#define CYREG_CM0_ROM_END 0xe00ff00c
#define CYREG_CM0_ROM_CSMT 0xe00fffcc
#define CYREG_CM0_ROM_PID4 0xe00fffd0
#define CYREG_CM0_ROM_PID0 0xe00fffe0
#define CYREG_CM0_ROM_PID1 0xe00fffe4
#define CYREG_CM0_ROM_PID2 0xe00fffe8
#define CYREG_CM0_ROM_PID3 0xe00fffec
#define CYREG_CM0_ROM_CID0 0xe00ffff0
#define CYREG_CM0_ROM_CID1 0xe00ffff4
#define CYREG_CM0_ROM_CID2 0xe00ffff8
#define CYREG_CM0_ROM_CID3 0xe00ffffc
#define CYDEV_ROMTABLE_BASE 0xf0000000
#define CYDEV_ROMTABLE_SIZE 0x00001000
#define CYREG_ROMTABLE_ADDR 0xf0000000
#define CYFLD_ROMTABLE_PRESENT__OFFSET 0x00000000
#define CYFLD_ROMTABLE_PRESENT__SIZE 0x00000001
#define CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET 0x00000001
#define CYFLD_ROMTABLE_FORMAT_32BIT__SIZE 0x00000001
#define CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET 0x0000000c
#define CYFLD_ROMTABLE_ADDR_OFFSET__SIZE 0x00000014
#define CYREG_ROMTABLE_DID 0xf0000fcc
#define CYFLD_ROMTABLE_VALUE__OFFSET 0x00000000
#define CYFLD_ROMTABLE_VALUE__SIZE 0x00000020
#define CYREG_ROMTABLE_PID4 0xf0000fd0
#define CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET 0x00000000
#define CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE 0x00000004
#define CYFLD_ROMTABLE_COUNT__OFFSET 0x00000004
#define CYFLD_ROMTABLE_COUNT__SIZE 0x00000004
#define CYREG_ROMTABLE_PID5 0xf0000fd4
#define CYREG_ROMTABLE_PID6 0xf0000fd8
#define CYREG_ROMTABLE_PID7 0xf0000fdc
#define CYREG_ROMTABLE_PID0 0xf0000fe0
#define CYFLD_ROMTABLE_PN_MIN__OFFSET 0x00000000
#define CYFLD_ROMTABLE_PN_MIN__SIZE 0x00000008
#define CYREG_ROMTABLE_PID1 0xf0000fe4
#define CYFLD_ROMTABLE_PN_MAJ__OFFSET 0x00000000
#define CYFLD_ROMTABLE_PN_MAJ__SIZE 0x00000004
#define CYFLD_ROMTABLE_JEPID_MIN__OFFSET 0x00000004
#define CYFLD_ROMTABLE_JEPID_MIN__SIZE 0x00000004
#define CYREG_ROMTABLE_PID2 0xf0000fe8
#define CYFLD_ROMTABLE_JEPID_MAJ__OFFSET 0x00000000
#define CYFLD_ROMTABLE_JEPID_MAJ__SIZE 0x00000003
#define CYFLD_ROMTABLE_REV__OFFSET 0x00000004
#define CYFLD_ROMTABLE_REV__SIZE 0x00000004
#define CYREG_ROMTABLE_PID3 0xf0000fec
#define CYFLD_ROMTABLE_CM__OFFSET 0x00000000
#define CYFLD_ROMTABLE_CM__SIZE 0x00000004
#define CYFLD_ROMTABLE_REV_AND__OFFSET 0x00000004
#define CYFLD_ROMTABLE_REV_AND__SIZE 0x00000004
#define CYREG_ROMTABLE_CID0 0xf0000ff0
#define CYREG_ROMTABLE_CID1 0xf0000ff4
#define CYREG_ROMTABLE_CID2 0xf0000ff8
#define CYREG_ROMTABLE_CID3 0xf0000ffc
#define CYDEV_FLS_SECTOR_SIZE 0x00020000
#define CYDEV_FLS_ROW_SIZE 0x00000100
#define CYREG_SFLASH_PROT_ROW00 CYREG_SFLASH_PROT_ROW0
#define CYREG_SFLASH_PROT_ROW01 CYREG_SFLASH_PROT_ROW1
#define CYREG_SFLASH_PROT_ROW02 CYREG_SFLASH_PROT_ROW2
#define CYREG_SFLASH_PROT_ROW03 CYREG_SFLASH_PROT_ROW3
#define CYREG_SFLASH_PROT_ROW04 CYREG_SFLASH_PROT_ROW4
#define CYREG_SFLASH_PROT_ROW05 CYREG_SFLASH_PROT_ROW5
#define CYREG_SFLASH_PROT_ROW06 CYREG_SFLASH_PROT_ROW6
#define CYREG_SFLASH_PROT_ROW07 CYREG_SFLASH_PROT_ROW7
#define CYREG_SFLASH_PROT_ROW08 CYREG_SFLASH_PROT_ROW8
#define CYREG_SFLASH_PROT_ROW09 CYREG_SFLASH_PROT_ROW9
#define CYREG_SFLASH_AV_PAIRS_8B000 CYREG_SFLASH_AV_PAIRS_8B0
#define CYREG_SFLASH_AV_PAIRS_8B001 CYREG_SFLASH_AV_PAIRS_8B1
#define CYREG_SFLASH_AV_PAIRS_8B002 CYREG_SFLASH_AV_PAIRS_8B2
#define CYREG_SFLASH_AV_PAIRS_8B003 CYREG_SFLASH_AV_PAIRS_8B3
#define CYREG_SFLASH_AV_PAIRS_8B004 CYREG_SFLASH_AV_PAIRS_8B4
#define CYREG_SFLASH_AV_PAIRS_8B005 CYREG_SFLASH_AV_PAIRS_8B5
#define CYREG_SFLASH_AV_PAIRS_8B006 CYREG_SFLASH_AV_PAIRS_8B6
#define CYREG_SFLASH_AV_PAIRS_8B007 CYREG_SFLASH_AV_PAIRS_8B7
#define CYREG_SFLASH_AV_PAIRS_8B008 CYREG_SFLASH_AV_PAIRS_8B8
#define CYREG_SFLASH_AV_PAIRS_8B009 CYREG_SFLASH_AV_PAIRS_8B9
#define CYREG_SFLASH_AV_PAIRS_8B010 CYREG_SFLASH_AV_PAIRS_8B10
#define CYREG_SFLASH_AV_PAIRS_8B011 CYREG_SFLASH_AV_PAIRS_8B11
#define CYREG_SFLASH_AV_PAIRS_8B012 CYREG_SFLASH_AV_PAIRS_8B12
#define CYREG_SFLASH_AV_PAIRS_8B013 CYREG_SFLASH_AV_PAIRS_8B13
#define CYREG_SFLASH_AV_PAIRS_8B014 CYREG_SFLASH_AV_PAIRS_8B14
#define CYREG_SFLASH_AV_PAIRS_8B015 CYREG_SFLASH_AV_PAIRS_8B15
#define CYREG_SFLASH_AV_PAIRS_8B016 CYREG_SFLASH_AV_PAIRS_8B16
#define CYREG_SFLASH_AV_PAIRS_8B017 CYREG_SFLASH_AV_PAIRS_8B17
#define CYREG_SFLASH_AV_PAIRS_8B018 CYREG_SFLASH_AV_PAIRS_8B18
#define CYREG_SFLASH_AV_PAIRS_8B019 CYREG_SFLASH_AV_PAIRS_8B19
#define CYREG_SFLASH_AV_PAIRS_8B020 CYREG_SFLASH_AV_PAIRS_8B20
#define CYREG_SFLASH_AV_PAIRS_8B021 CYREG_SFLASH_AV_PAIRS_8B21
#define CYREG_SFLASH_AV_PAIRS_8B022 CYREG_SFLASH_AV_PAIRS_8B22
#define CYREG_SFLASH_AV_PAIRS_8B023 CYREG_SFLASH_AV_PAIRS_8B23
#define CYREG_SFLASH_AV_PAIRS_8B024 CYREG_SFLASH_AV_PAIRS_8B24
#define CYREG_SFLASH_AV_PAIRS_8B025 CYREG_SFLASH_AV_PAIRS_8B25
#define CYREG_SFLASH_AV_PAIRS_8B026 CYREG_SFLASH_AV_PAIRS_8B26
#define CYREG_SFLASH_AV_PAIRS_8B027 CYREG_SFLASH_AV_PAIRS_8B27
#define CYREG_SFLASH_AV_PAIRS_8B028 CYREG_SFLASH_AV_PAIRS_8B28
#define CYREG_SFLASH_AV_PAIRS_8B029 CYREG_SFLASH_AV_PAIRS_8B29
#define CYREG_SFLASH_AV_PAIRS_8B030 CYREG_SFLASH_AV_PAIRS_8B30
#define CYREG_SFLASH_AV_PAIRS_8B031 CYREG_SFLASH_AV_PAIRS_8B31
#define CYREG_SFLASH_AV_PAIRS_8B032 CYREG_SFLASH_AV_PAIRS_8B32
#define CYREG_SFLASH_AV_PAIRS_8B033 CYREG_SFLASH_AV_PAIRS_8B33
#define CYREG_SFLASH_AV_PAIRS_8B034 CYREG_SFLASH_AV_PAIRS_8B34
#define CYREG_SFLASH_AV_PAIRS_8B035 CYREG_SFLASH_AV_PAIRS_8B35
#define CYREG_SFLASH_AV_PAIRS_8B036 CYREG_SFLASH_AV_PAIRS_8B36
#define CYREG_SFLASH_AV_PAIRS_8B037 CYREG_SFLASH_AV_PAIRS_8B37
#define CYREG_SFLASH_AV_PAIRS_8B038 CYREG_SFLASH_AV_PAIRS_8B38
#define CYREG_SFLASH_AV_PAIRS_8B039 CYREG_SFLASH_AV_PAIRS_8B39
#define CYREG_SFLASH_AV_PAIRS_8B040 CYREG_SFLASH_AV_PAIRS_8B40
#define CYREG_SFLASH_AV_PAIRS_8B041 CYREG_SFLASH_AV_PAIRS_8B41
#define CYREG_SFLASH_AV_PAIRS_8B042 CYREG_SFLASH_AV_PAIRS_8B42
#define CYREG_SFLASH_AV_PAIRS_8B043 CYREG_SFLASH_AV_PAIRS_8B43
#define CYREG_SFLASH_AV_PAIRS_8B044 CYREG_SFLASH_AV_PAIRS_8B44
#define CYREG_SFLASH_AV_PAIRS_8B045 CYREG_SFLASH_AV_PAIRS_8B45
#define CYREG_SFLASH_AV_PAIRS_8B046 CYREG_SFLASH_AV_PAIRS_8B46
#define CYREG_SFLASH_AV_PAIRS_8B047 CYREG_SFLASH_AV_PAIRS_8B47
#define CYREG_SFLASH_AV_PAIRS_8B048 CYREG_SFLASH_AV_PAIRS_8B48
#define CYREG_SFLASH_AV_PAIRS_8B049 CYREG_SFLASH_AV_PAIRS_8B49
#define CYREG_SFLASH_AV_PAIRS_8B050 CYREG_SFLASH_AV_PAIRS_8B50
#define CYREG_SFLASH_AV_PAIRS_8B051 CYREG_SFLASH_AV_PAIRS_8B51
#define CYREG_SFLASH_AV_PAIRS_8B052 CYREG_SFLASH_AV_PAIRS_8B52
#define CYREG_SFLASH_AV_PAIRS_8B053 CYREG_SFLASH_AV_PAIRS_8B53
#define CYREG_SFLASH_AV_PAIRS_8B054 CYREG_SFLASH_AV_PAIRS_8B54
#define CYREG_SFLASH_AV_PAIRS_8B055 CYREG_SFLASH_AV_PAIRS_8B55
#define CYREG_SFLASH_AV_PAIRS_8B056 CYREG_SFLASH_AV_PAIRS_8B56
#define CYREG_SFLASH_AV_PAIRS_8B057 CYREG_SFLASH_AV_PAIRS_8B57
#define CYREG_SFLASH_AV_PAIRS_8B058 CYREG_SFLASH_AV_PAIRS_8B58
#define CYREG_SFLASH_AV_PAIRS_8B059 CYREG_SFLASH_AV_PAIRS_8B59
#define CYREG_SFLASH_AV_PAIRS_8B060 CYREG_SFLASH_AV_PAIRS_8B60
#define CYREG_SFLASH_AV_PAIRS_8B061 CYREG_SFLASH_AV_PAIRS_8B61
#define CYREG_SFLASH_AV_PAIRS_8B062 CYREG_SFLASH_AV_PAIRS_8B62
#define CYREG_SFLASH_AV_PAIRS_8B063 CYREG_SFLASH_AV_PAIRS_8B63
#define CYREG_SFLASH_AV_PAIRS_8B064 CYREG_SFLASH_AV_PAIRS_8B64
#define CYREG_SFLASH_AV_PAIRS_8B065 CYREG_SFLASH_AV_PAIRS_8B65
#define CYREG_SFLASH_AV_PAIRS_8B066 CYREG_SFLASH_AV_PAIRS_8B66
#define CYREG_SFLASH_AV_PAIRS_8B067 CYREG_SFLASH_AV_PAIRS_8B67
#define CYREG_SFLASH_AV_PAIRS_8B068 CYREG_SFLASH_AV_PAIRS_8B68
#define CYREG_SFLASH_AV_PAIRS_8B069 CYREG_SFLASH_AV_PAIRS_8B69
#define CYREG_SFLASH_AV_PAIRS_8B070 CYREG_SFLASH_AV_PAIRS_8B70
#define CYREG_SFLASH_AV_PAIRS_8B071 CYREG_SFLASH_AV_PAIRS_8B71
#define CYREG_SFLASH_AV_PAIRS_8B072 CYREG_SFLASH_AV_PAIRS_8B72
#define CYREG_SFLASH_AV_PAIRS_8B073 CYREG_SFLASH_AV_PAIRS_8B73
#define CYREG_SFLASH_AV_PAIRS_8B074 CYREG_SFLASH_AV_PAIRS_8B74
#define CYREG_SFLASH_AV_PAIRS_8B075 CYREG_SFLASH_AV_PAIRS_8B75
#define CYREG_SFLASH_AV_PAIRS_8B076 CYREG_SFLASH_AV_PAIRS_8B76
#define CYREG_SFLASH_AV_PAIRS_8B077 CYREG_SFLASH_AV_PAIRS_8B77
#define CYREG_SFLASH_AV_PAIRS_8B078 CYREG_SFLASH_AV_PAIRS_8B78
#define CYREG_SFLASH_AV_PAIRS_8B079 CYREG_SFLASH_AV_PAIRS_8B79
#define CYREG_SFLASH_AV_PAIRS_8B080 CYREG_SFLASH_AV_PAIRS_8B80
#define CYREG_SFLASH_AV_PAIRS_8B081 CYREG_SFLASH_AV_PAIRS_8B81
#define CYREG_SFLASH_AV_PAIRS_8B082 CYREG_SFLASH_AV_PAIRS_8B82
#define CYREG_SFLASH_AV_PAIRS_8B083 CYREG_SFLASH_AV_PAIRS_8B83
#define CYREG_SFLASH_AV_PAIRS_8B084 CYREG_SFLASH_AV_PAIRS_8B84
#define CYREG_SFLASH_AV_PAIRS_8B085 CYREG_SFLASH_AV_PAIRS_8B85
#define CYREG_SFLASH_AV_PAIRS_8B086 CYREG_SFLASH_AV_PAIRS_8B86
#define CYREG_SFLASH_AV_PAIRS_8B087 CYREG_SFLASH_AV_PAIRS_8B87
#define CYREG_SFLASH_AV_PAIRS_8B088 CYREG_SFLASH_AV_PAIRS_8B88
#define CYREG_SFLASH_AV_PAIRS_8B089 CYREG_SFLASH_AV_PAIRS_8B89
#define CYREG_SFLASH_AV_PAIRS_8B090 CYREG_SFLASH_AV_PAIRS_8B90
#define CYREG_SFLASH_AV_PAIRS_8B091 CYREG_SFLASH_AV_PAIRS_8B91
#define CYREG_SFLASH_AV_PAIRS_8B092 CYREG_SFLASH_AV_PAIRS_8B92
#define CYREG_SFLASH_AV_PAIRS_8B093 CYREG_SFLASH_AV_PAIRS_8B93
#define CYREG_SFLASH_AV_PAIRS_8B094 CYREG_SFLASH_AV_PAIRS_8B94
#define CYREG_SFLASH_AV_PAIRS_8B095 CYREG_SFLASH_AV_PAIRS_8B95
#define CYREG_SFLASH_AV_PAIRS_8B096 CYREG_SFLASH_AV_PAIRS_8B96
#define CYREG_SFLASH_AV_PAIRS_8B097 CYREG_SFLASH_AV_PAIRS_8B97
#define CYREG_SFLASH_AV_PAIRS_8B098 CYREG_SFLASH_AV_PAIRS_8B98
#define CYREG_SFLASH_AV_PAIRS_8B099 CYREG_SFLASH_AV_PAIRS_8B99
#define CYREG_SFLASH_AV_PAIRS_32B00 CYREG_SFLASH_AV_PAIRS_32B0
#define CYREG_SFLASH_AV_PAIRS_32B01 CYREG_SFLASH_AV_PAIRS_32B1
#define CYREG_SFLASH_AV_PAIRS_32B02 CYREG_SFLASH_AV_PAIRS_32B2
#define CYREG_SFLASH_AV_PAIRS_32B03 CYREG_SFLASH_AV_PAIRS_32B3
#define CYREG_SFLASH_AV_PAIRS_32B04 CYREG_SFLASH_AV_PAIRS_32B4
#define CYREG_SFLASH_AV_PAIRS_32B05 CYREG_SFLASH_AV_PAIRS_32B5
#define CYREG_SFLASH_AV_PAIRS_32B06 CYREG_SFLASH_AV_PAIRS_32B6
#define CYREG_SFLASH_AV_PAIRS_32B07 CYREG_SFLASH_AV_PAIRS_32B7
#define CYREG_SFLASH_AV_PAIRS_32B08 CYREG_SFLASH_AV_PAIRS_32B8
#define CYREG_SFLASH_AV_PAIRS_32B09 CYREG_SFLASH_AV_PAIRS_32B9
#define CYREG_SFLASH_PE_TE_DATA00 CYREG_SFLASH_PE_TE_DATA0
#define CYREG_SFLASH_PE_TE_DATA01 CYREG_SFLASH_PE_TE_DATA1
#define CYREG_SFLASH_PE_TE_DATA02 CYREG_SFLASH_PE_TE_DATA2
#define CYREG_SFLASH_PE_TE_DATA03 CYREG_SFLASH_PE_TE_DATA3
#define CYREG_SFLASH_PE_TE_DATA04 CYREG_SFLASH_PE_TE_DATA4
#define CYREG_SFLASH_PE_TE_DATA05 CYREG_SFLASH_PE_TE_DATA5
#define CYREG_SFLASH_PE_TE_DATA06 CYREG_SFLASH_PE_TE_DATA6
#define CYREG_SFLASH_PE_TE_DATA07 CYREG_SFLASH_PE_TE_DATA7
#define CYREG_SFLASH_PE_TE_DATA08 CYREG_SFLASH_PE_TE_DATA8
#define CYREG_SFLASH_PE_TE_DATA09 CYREG_SFLASH_PE_TE_DATA9
#define CYREG_SFLASH_IMO_TRIM00 CYREG_SFLASH_IMO_TRIM0
#define CYREG_SFLASH_IMO_TRIM01 CYREG_SFLASH_IMO_TRIM1
#define CYREG_SFLASH_IMO_TRIM02 CYREG_SFLASH_IMO_TRIM2
#define CYREG_SFLASH_IMO_TRIM03 CYREG_SFLASH_IMO_TRIM3
#define CYREG_SFLASH_IMO_TRIM04 CYREG_SFLASH_IMO_TRIM4
#define CYREG_SFLASH_IMO_TRIM05 CYREG_SFLASH_IMO_TRIM5
#define CYREG_SFLASH_IMO_TRIM06 CYREG_SFLASH_IMO_TRIM6
#define CYREG_SFLASH_IMO_TRIM07 CYREG_SFLASH_IMO_TRIM7
#define CYREG_SFLASH_IMO_TRIM08 CYREG_SFLASH_IMO_TRIM8
#define CYREG_SFLASH_IMO_TRIM09 CYREG_SFLASH_IMO_TRIM9
#define CYREG_SFLASH_ALT_PROT_ROW000 CYREG_SFLASH_ALT_PROT_ROW0
#define CYREG_SFLASH_ALT_PROT_ROW001 CYREG_SFLASH_ALT_PROT_ROW1
#define CYREG_SFLASH_ALT_PROT_ROW002 CYREG_SFLASH_ALT_PROT_ROW2
#define CYREG_SFLASH_ALT_PROT_ROW003 CYREG_SFLASH_ALT_PROT_ROW3
#define CYREG_SFLASH_ALT_PROT_ROW004 CYREG_SFLASH_ALT_PROT_ROW4
#define CYREG_SFLASH_ALT_PROT_ROW005 CYREG_SFLASH_ALT_PROT_ROW5
#define CYREG_SFLASH_ALT_PROT_ROW006 CYREG_SFLASH_ALT_PROT_ROW6
#define CYREG_SFLASH_ALT_PROT_ROW007 CYREG_SFLASH_ALT_PROT_ROW7
#define CYREG_SFLASH_ALT_PROT_ROW008 CYREG_SFLASH_ALT_PROT_ROW8
#define CYREG_SFLASH_ALT_PROT_ROW009 CYREG_SFLASH_ALT_PROT_ROW9
#define CYREG_SFLASH_ALT_PROT_ROW010 CYREG_SFLASH_ALT_PROT_ROW10
#define CYREG_SFLASH_ALT_PROT_ROW011 CYREG_SFLASH_ALT_PROT_ROW11
#define CYREG_SFLASH_ALT_PROT_ROW012 CYREG_SFLASH_ALT_PROT_ROW12
#define CYREG_SFLASH_ALT_PROT_ROW013 CYREG_SFLASH_ALT_PROT_ROW13
#define CYREG_SFLASH_ALT_PROT_ROW014 CYREG_SFLASH_ALT_PROT_ROW14
#define CYREG_SFLASH_ALT_PROT_ROW015 CYREG_SFLASH_ALT_PROT_ROW15
#define CYREG_SFLASH_ALT_PROT_ROW016 CYREG_SFLASH_ALT_PROT_ROW16
#define CYREG_SFLASH_ALT_PROT_ROW017 CYREG_SFLASH_ALT_PROT_ROW17
#define CYREG_SFLASH_ALT_PROT_ROW018 CYREG_SFLASH_ALT_PROT_ROW18
#define CYREG_SFLASH_ALT_PROT_ROW019 CYREG_SFLASH_ALT_PROT_ROW19
#define CYREG_SFLASH_ALT_PROT_ROW020 CYREG_SFLASH_ALT_PROT_ROW20
#define CYREG_SFLASH_ALT_PROT_ROW021 CYREG_SFLASH_ALT_PROT_ROW21
#define CYREG_SFLASH_ALT_PROT_ROW022 CYREG_SFLASH_ALT_PROT_ROW22
#define CYREG_SFLASH_ALT_PROT_ROW023 CYREG_SFLASH_ALT_PROT_ROW23
#define CYREG_SFLASH_ALT_PROT_ROW024 CYREG_SFLASH_ALT_PROT_ROW24
#define CYREG_SFLASH_ALT_PROT_ROW025 CYREG_SFLASH_ALT_PROT_ROW25
#define CYREG_SFLASH_ALT_PROT_ROW026 CYREG_SFLASH_ALT_PROT_ROW26
#define CYREG_SFLASH_ALT_PROT_ROW027 CYREG_SFLASH_ALT_PROT_ROW27
#define CYREG_SFLASH_ALT_PROT_ROW028 CYREG_SFLASH_ALT_PROT_ROW28
#define CYREG_SFLASH_ALT_PROT_ROW029 CYREG_SFLASH_ALT_PROT_ROW29
#define CYREG_SFLASH_ALT_PROT_ROW030 CYREG_SFLASH_ALT_PROT_ROW30
#define CYREG_SFLASH_ALT_PROT_ROW031 CYREG_SFLASH_ALT_PROT_ROW31
#define CYREG_SFLASH_ALT_PROT_ROW032 CYREG_SFLASH_ALT_PROT_ROW32
#define CYREG_SFLASH_ALT_PROT_ROW033 CYREG_SFLASH_ALT_PROT_ROW33
#define CYREG_SFLASH_ALT_PROT_ROW034 CYREG_SFLASH_ALT_PROT_ROW34
#define CYREG_SFLASH_ALT_PROT_ROW035 CYREG_SFLASH_ALT_PROT_ROW35
#define CYREG_SFLASH_ALT_PROT_ROW036 CYREG_SFLASH_ALT_PROT_ROW36
#define CYREG_SFLASH_ALT_PROT_ROW037 CYREG_SFLASH_ALT_PROT_ROW37
#define CYREG_SFLASH_ALT_PROT_ROW038 CYREG_SFLASH_ALT_PROT_ROW38
#define CYREG_SFLASH_ALT_PROT_ROW039 CYREG_SFLASH_ALT_PROT_ROW39
#define CYREG_SFLASH_ALT_PROT_ROW040 CYREG_SFLASH_ALT_PROT_ROW40
#define CYREG_SFLASH_ALT_PROT_ROW041 CYREG_SFLASH_ALT_PROT_ROW41
#define CYREG_SFLASH_ALT_PROT_ROW042 CYREG_SFLASH_ALT_PROT_ROW42
#define CYREG_SFLASH_ALT_PROT_ROW043 CYREG_SFLASH_ALT_PROT_ROW43
#define CYREG_SFLASH_ALT_PROT_ROW044 CYREG_SFLASH_ALT_PROT_ROW44
#define CYREG_SFLASH_ALT_PROT_ROW045 CYREG_SFLASH_ALT_PROT_ROW45
#define CYREG_SFLASH_ALT_PROT_ROW046 CYREG_SFLASH_ALT_PROT_ROW46
#define CYREG_SFLASH_ALT_PROT_ROW047 CYREG_SFLASH_ALT_PROT_ROW47
#define CYREG_SFLASH_ALT_PROT_ROW048 CYREG_SFLASH_ALT_PROT_ROW48
#define CYREG_SFLASH_ALT_PROT_ROW049 CYREG_SFLASH_ALT_PROT_ROW49
#define CYREG_SFLASH_ALT_PROT_ROW050 CYREG_SFLASH_ALT_PROT_ROW50
#define CYREG_SFLASH_ALT_PROT_ROW051 CYREG_SFLASH_ALT_PROT_ROW51
#define CYREG_SFLASH_ALT_PROT_ROW052 CYREG_SFLASH_ALT_PROT_ROW52
#define CYREG_SFLASH_ALT_PROT_ROW053 CYREG_SFLASH_ALT_PROT_ROW53
#define CYREG_SFLASH_ALT_PROT_ROW054 CYREG_SFLASH_ALT_PROT_ROW54
#define CYREG_SFLASH_ALT_PROT_ROW055 CYREG_SFLASH_ALT_PROT_ROW55
#define CYREG_SFLASH_ALT_PROT_ROW056 CYREG_SFLASH_ALT_PROT_ROW56
#define CYREG_SFLASH_ALT_PROT_ROW057 CYREG_SFLASH_ALT_PROT_ROW57
#define CYREG_SFLASH_ALT_PROT_ROW058 CYREG_SFLASH_ALT_PROT_ROW58
#define CYREG_SFLASH_ALT_PROT_ROW059 CYREG_SFLASH_ALT_PROT_ROW59
#define CYREG_SFLASH_ALT_PROT_ROW060 CYREG_SFLASH_ALT_PROT_ROW60
#define CYREG_SFLASH_ALT_PROT_ROW061 CYREG_SFLASH_ALT_PROT_ROW61
#define CYREG_SFLASH_ALT_PROT_ROW062 CYREG_SFLASH_ALT_PROT_ROW62
#define CYREG_SFLASH_ALT_PROT_ROW063 CYREG_SFLASH_ALT_PROT_ROW63
#define CYREG_SFLASH_ALT_PROT_ROW064 CYREG_SFLASH_ALT_PROT_ROW64
#define CYREG_SFLASH_ALT_PROT_ROW065 CYREG_SFLASH_ALT_PROT_ROW65
#define CYREG_SFLASH_ALT_PROT_ROW066 CYREG_SFLASH_ALT_PROT_ROW66
#define CYREG_SFLASH_ALT_PROT_ROW067 CYREG_SFLASH_ALT_PROT_ROW67
#define CYREG_SFLASH_ALT_PROT_ROW068 CYREG_SFLASH_ALT_PROT_ROW68
#define CYREG_SFLASH_ALT_PROT_ROW069 CYREG_SFLASH_ALT_PROT_ROW69
#define CYREG_SFLASH_ALT_PROT_ROW070 CYREG_SFLASH_ALT_PROT_ROW70
#define CYREG_SFLASH_ALT_PROT_ROW071 CYREG_SFLASH_ALT_PROT_ROW71
#define CYREG_SFLASH_ALT_PROT_ROW072 CYREG_SFLASH_ALT_PROT_ROW72
#define CYREG_SFLASH_ALT_PROT_ROW073 CYREG_SFLASH_ALT_PROT_ROW73
#define CYREG_SFLASH_ALT_PROT_ROW074 CYREG_SFLASH_ALT_PROT_ROW74
#define CYREG_SFLASH_ALT_PROT_ROW075 CYREG_SFLASH_ALT_PROT_ROW75
#define CYREG_SFLASH_ALT_PROT_ROW076 CYREG_SFLASH_ALT_PROT_ROW76
#define CYREG_SFLASH_ALT_PROT_ROW077 CYREG_SFLASH_ALT_PROT_ROW77
#define CYREG_SFLASH_ALT_PROT_ROW078 CYREG_SFLASH_ALT_PROT_ROW78
#define CYREG_SFLASH_ALT_PROT_ROW079 CYREG_SFLASH_ALT_PROT_ROW79
#define CYREG_SFLASH_ALT_PROT_ROW080 CYREG_SFLASH_ALT_PROT_ROW80
#define CYREG_SFLASH_ALT_PROT_ROW081 CYREG_SFLASH_ALT_PROT_ROW81
#define CYREG_SFLASH_ALT_PROT_ROW082 CYREG_SFLASH_ALT_PROT_ROW82
#define CYREG_SFLASH_ALT_PROT_ROW083 CYREG_SFLASH_ALT_PROT_ROW83
#define CYREG_SFLASH_ALT_PROT_ROW084 CYREG_SFLASH_ALT_PROT_ROW84
#define CYREG_SFLASH_ALT_PROT_ROW085 CYREG_SFLASH_ALT_PROT_ROW85
#define CYREG_SFLASH_ALT_PROT_ROW086 CYREG_SFLASH_ALT_PROT_ROW86
#define CYREG_SFLASH_ALT_PROT_ROW087 CYREG_SFLASH_ALT_PROT_ROW87
#define CYREG_SFLASH_ALT_PROT_ROW088 CYREG_SFLASH_ALT_PROT_ROW88
#define CYREG_SFLASH_ALT_PROT_ROW089 CYREG_SFLASH_ALT_PROT_ROW89
#define CYREG_SFLASH_ALT_PROT_ROW090 CYREG_SFLASH_ALT_PROT_ROW90
#define CYREG_SFLASH_ALT_PROT_ROW091 CYREG_SFLASH_ALT_PROT_ROW91
#define CYREG_SFLASH_ALT_PROT_ROW092 CYREG_SFLASH_ALT_PROT_ROW92
#define CYREG_SFLASH_ALT_PROT_ROW093 CYREG_SFLASH_ALT_PROT_ROW93
#define CYREG_SFLASH_ALT_PROT_ROW094 CYREG_SFLASH_ALT_PROT_ROW94
#define CYREG_SFLASH_ALT_PROT_ROW095 CYREG_SFLASH_ALT_PROT_ROW95
#define CYREG_SFLASH_ALT_PROT_ROW096 CYREG_SFLASH_ALT_PROT_ROW96
#define CYREG_SFLASH_ALT_PROT_ROW097 CYREG_SFLASH_ALT_PROT_ROW97
#define CYREG_SFLASH_ALT_PROT_ROW098 CYREG_SFLASH_ALT_PROT_ROW98
#define CYREG_SFLASH_ALT_PROT_ROW099 CYREG_SFLASH_ALT_PROT_ROW99
#define CYREG_PERI_PCLK_CTL00 CYREG_PERI_PCLK_CTL0
#define CYREG_PERI_PCLK_CTL01 CYREG_PERI_PCLK_CTL1
#define CYREG_PERI_PCLK_CTL02 CYREG_PERI_PCLK_CTL2
#define CYREG_PERI_PCLK_CTL03 CYREG_PERI_PCLK_CTL3
#define CYREG_PERI_PCLK_CTL04 CYREG_PERI_PCLK_CTL4
#define CYREG_PERI_PCLK_CTL05 CYREG_PERI_PCLK_CTL5
#define CYREG_PERI_PCLK_CTL06 CYREG_PERI_PCLK_CTL6
#define CYREG_PERI_PCLK_CTL07 CYREG_PERI_PCLK_CTL7
#define CYREG_PERI_PCLK_CTL08 CYREG_PERI_PCLK_CTL8
#define CYREG_PERI_PCLK_CTL09 CYREG_PERI_PCLK_CTL9
#define CYREG_PERI_DIV_16_CTL00 CYREG_PERI_DIV_16_CTL0
#define CYREG_PERI_DIV_16_CTL01 CYREG_PERI_DIV_16_CTL1
#define CYREG_PERI_DIV_16_CTL02 CYREG_PERI_DIV_16_CTL2
#define CYREG_PERI_DIV_16_CTL03 CYREG_PERI_DIV_16_CTL3
#define CYREG_PERI_DIV_16_CTL04 CYREG_PERI_DIV_16_CTL4
#define CYREG_PERI_DIV_16_CTL05 CYREG_PERI_DIV_16_CTL5
#define CYREG_PERI_DIV_16_CTL06 CYREG_PERI_DIV_16_CTL6
#define CYREG_PERI_DIV_16_CTL07 CYREG_PERI_DIV_16_CTL7
#define CYREG_PERI_DIV_16_CTL08 CYREG_PERI_DIV_16_CTL8
#define CYREG_PERI_DIV_16_CTL09 CYREG_PERI_DIV_16_CTL9
#define CYFLD_PERI_SEL__OFFSET CYFLD_PERI_TR_GROUP_SEL__OFFSET
#define CYFLD_PERI_SEL__SIZE CYFLD_PERI_TR_GROUP_SEL__SIZE
#define CYREG_UDB_W8_A0_00 CYREG_UDB_W8_A00
#define CYREG_UDB_W8_A0_01 CYREG_UDB_W8_A01
#define CYREG_UDB_W8_A0_02 CYREG_UDB_W8_A02
#define CYREG_UDB_W8_A0_03 CYREG_UDB_W8_A03
#define CYREG_UDB_W8_A1_00 CYREG_UDB_W8_A10
#define CYREG_UDB_W8_A1_01 CYREG_UDB_W8_A11
#define CYREG_UDB_W8_A1_02 CYREG_UDB_W8_A12
#define CYREG_UDB_W8_A1_03 CYREG_UDB_W8_A13
#define CYREG_UDB_W8_D0_00 CYREG_UDB_W8_D00
#define CYREG_UDB_W8_D0_01 CYREG_UDB_W8_D01
#define CYREG_UDB_W8_D0_02 CYREG_UDB_W8_D02
#define CYREG_UDB_W8_D0_03 CYREG_UDB_W8_D03
#define CYREG_UDB_W8_D1_00 CYREG_UDB_W8_D10
#define CYREG_UDB_W8_D1_01 CYREG_UDB_W8_D11
#define CYREG_UDB_W8_D1_02 CYREG_UDB_W8_D12
#define CYREG_UDB_W8_D1_03 CYREG_UDB_W8_D13
#define CYREG_UDB_W8_F0_00 CYREG_UDB_W8_F00
#define CYREG_UDB_W8_F0_01 CYREG_UDB_W8_F01
#define CYREG_UDB_W8_F0_02 CYREG_UDB_W8_F02
#define CYREG_UDB_W8_F0_03 CYREG_UDB_W8_F03
#define CYREG_UDB_W8_F1_00 CYREG_UDB_W8_F10
#define CYREG_UDB_W8_F1_01 CYREG_UDB_W8_F11
#define CYREG_UDB_W8_F1_02 CYREG_UDB_W8_F12
#define CYREG_UDB_W8_F1_03 CYREG_UDB_W8_F13
#define CYREG_UDB_W8_ST_00 CYREG_UDB_W8_ST0
#define CYREG_UDB_W8_ST_01 CYREG_UDB_W8_ST1
#define CYREG_UDB_W8_ST_02 CYREG_UDB_W8_ST2
#define CYREG_UDB_W8_ST_03 CYREG_UDB_W8_ST3
#define CYREG_UDB_W8_CTL_00 CYREG_UDB_W8_CTL0
#define CYREG_UDB_W8_CTL_01 CYREG_UDB_W8_CTL1
#define CYREG_UDB_W8_CTL_02 CYREG_UDB_W8_CTL2
#define CYREG_UDB_W8_CTL_03 CYREG_UDB_W8_CTL3
#define CYREG_UDB_W8_MSK_00 CYREG_UDB_W8_MSK0
#define CYREG_UDB_W8_MSK_01 CYREG_UDB_W8_MSK1
#define CYREG_UDB_W8_MSK_02 CYREG_UDB_W8_MSK2
#define CYREG_UDB_W8_MSK_03 CYREG_UDB_W8_MSK3
#define CYREG_UDB_W8_ACTL_00 CYREG_UDB_W8_ACTL0
#define CYREG_UDB_W8_ACTL_01 CYREG_UDB_W8_ACTL1
#define CYREG_UDB_W8_ACTL_02 CYREG_UDB_W8_ACTL2
#define CYREG_UDB_W8_ACTL_03 CYREG_UDB_W8_ACTL3
#define CYREG_UDB_W8_MC_00 CYREG_UDB_W8_MC0
#define CYREG_UDB_W8_MC_01 CYREG_UDB_W8_MC1
#define CYREG_UDB_W8_MC_02 CYREG_UDB_W8_MC2
#define CYREG_UDB_W8_MC_03 CYREG_UDB_W8_MC3
#define CYREG_UDB_CAT16_A_00 CYREG_UDB_CAT16_A0
#define CYREG_UDB_CAT16_A_01 CYREG_UDB_CAT16_A1
#define CYREG_UDB_CAT16_A_02 CYREG_UDB_CAT16_A2
#define CYREG_UDB_CAT16_A_03 CYREG_UDB_CAT16_A3
#define CYREG_UDB_CAT16_D_00 CYREG_UDB_CAT16_D0
#define CYREG_UDB_CAT16_D_01 CYREG_UDB_CAT16_D1
#define CYREG_UDB_CAT16_D_02 CYREG_UDB_CAT16_D2
#define CYREG_UDB_CAT16_D_03 CYREG_UDB_CAT16_D3
#define CYREG_UDB_CAT16_F_00 CYREG_UDB_CAT16_F0
#define CYREG_UDB_CAT16_F_01 CYREG_UDB_CAT16_F1
#define CYREG_UDB_CAT16_F_02 CYREG_UDB_CAT16_F2
#define CYREG_UDB_CAT16_F_03 CYREG_UDB_CAT16_F3
#define CYREG_UDB_CAT16_CTL_ST_00 CYREG_UDB_CAT16_CTL_ST0
#define CYREG_UDB_CAT16_CTL_ST_01 CYREG_UDB_CAT16_CTL_ST1
#define CYREG_UDB_CAT16_CTL_ST_02 CYREG_UDB_CAT16_CTL_ST2
#define CYREG_UDB_CAT16_CTL_ST_03 CYREG_UDB_CAT16_CTL_ST3
#define CYREG_UDB_CAT16_ACTL_MSK_00 CYREG_UDB_CAT16_ACTL_MSK0
#define CYREG_UDB_CAT16_ACTL_MSK_01 CYREG_UDB_CAT16_ACTL_MSK1
#define CYREG_UDB_CAT16_ACTL_MSK_02 CYREG_UDB_CAT16_ACTL_MSK2
#define CYREG_UDB_CAT16_ACTL_MSK_03 CYREG_UDB_CAT16_ACTL_MSK3
#define CYREG_UDB_CAT16_MC_00 CYREG_UDB_CAT16_MC0
#define CYREG_UDB_CAT16_MC_01 CYREG_UDB_CAT16_MC1
#define CYREG_UDB_CAT16_MC_02 CYREG_UDB_CAT16_MC2
#define CYREG_UDB_CAT16_MC_03 CYREG_UDB_CAT16_MC3
#define CYREG_UDB_W16_A0_00 CYREG_UDB_W16_A00
#define CYREG_UDB_W16_A0_01 CYREG_UDB_W16_A01
#define CYREG_UDB_W16_A0_02 CYREG_UDB_W16_A02
#define CYREG_UDB_W16_A1_00 CYREG_UDB_W16_A10
#define CYREG_UDB_W16_A1_01 CYREG_UDB_W16_A11
#define CYREG_UDB_W16_A1_02 CYREG_UDB_W16_A12
#define CYREG_UDB_W16_D0_00 CYREG_UDB_W16_D00
#define CYREG_UDB_W16_D0_01 CYREG_UDB_W16_D01
#define CYREG_UDB_W16_D0_02 CYREG_UDB_W16_D02
#define CYREG_UDB_W16_D1_00 CYREG_UDB_W16_D10
#define CYREG_UDB_W16_D1_01 CYREG_UDB_W16_D11
#define CYREG_UDB_W16_D1_02 CYREG_UDB_W16_D12
#define CYREG_UDB_W16_F0_00 CYREG_UDB_W16_F00
#define CYREG_UDB_W16_F0_01 CYREG_UDB_W16_F01
#define CYREG_UDB_W16_F0_02 CYREG_UDB_W16_F02
#define CYREG_UDB_W16_F1_00 CYREG_UDB_W16_F10
#define CYREG_UDB_W16_F1_01 CYREG_UDB_W16_F11
#define CYREG_UDB_W16_F1_02 CYREG_UDB_W16_F12
#define CYREG_UDB_W16_ST_00 CYREG_UDB_W16_ST0
#define CYREG_UDB_W16_ST_01 CYREG_UDB_W16_ST1
#define CYREG_UDB_W16_ST_02 CYREG_UDB_W16_ST2
#define CYREG_UDB_W16_CTL_00 CYREG_UDB_W16_CTL0
#define CYREG_UDB_W16_CTL_01 CYREG_UDB_W16_CTL1
#define CYREG_UDB_W16_CTL_02 CYREG_UDB_W16_CTL2
#define CYREG_UDB_W16_MSK_00 CYREG_UDB_W16_MSK0
#define CYREG_UDB_W16_MSK_01 CYREG_UDB_W16_MSK1
#define CYREG_UDB_W16_MSK_02 CYREG_UDB_W16_MSK2
#define CYREG_UDB_W16_ACTL_00 CYREG_UDB_W16_ACTL0
#define CYREG_UDB_W16_ACTL_01 CYREG_UDB_W16_ACTL1
#define CYREG_UDB_W16_ACTL_02 CYREG_UDB_W16_ACTL2
#define CYREG_UDB_W16_MC_00 CYREG_UDB_W16_MC0
#define CYREG_UDB_W16_MC_01 CYREG_UDB_W16_MC1
#define CYREG_UDB_W16_MC_02 CYREG_UDB_W16_MC2
#define CYREG_UDB_W32_A0_00 CYREG_UDB_W32_A0
#define CYREG_UDB_W32_A1_00 CYREG_UDB_W32_A1
#define CYREG_UDB_W32_D0_00 CYREG_UDB_W32_D0
#define CYREG_UDB_W32_D1_00 CYREG_UDB_W32_D1
#define CYREG_UDB_W32_F0_00 CYREG_UDB_W32_F0
#define CYREG_UDB_W32_F1_00 CYREG_UDB_W32_F1
#define CYREG_UDB_W32_ST_00 CYREG_UDB_W32_ST
#define CYREG_UDB_W32_CTL_00 CYREG_UDB_W32_CTL
#define CYREG_UDB_W32_MSK_00 CYREG_UDB_W32_MSK
#define CYREG_UDB_W32_ACTL_00 CYREG_UDB_W32_ACTL
#define CYREG_UDB_W32_MC_00 CYREG_UDB_W32_MC
#define CYREG_CPUSS_SL_CTL00 CYREG_CPUSS_SL_CTL0
#define CYREG_CPUSS_SL_CTL01 CYREG_CPUSS_SL_CTL1
#define CYREG_CPUSS_SL_CTL02 CYREG_CPUSS_SL_CTL2
#define CYREG_DMAC_CH_CTL00 CYREG_DMAC_CH_CTL0
#define CYREG_DMAC_CH_CTL01 CYREG_DMAC_CH_CTL1
#define CYREG_DMAC_CH_CTL02 CYREG_DMAC_CH_CTL2
#define CYREG_DMAC_CH_CTL03 CYREG_DMAC_CH_CTL3
#define CYREG_DMAC_CH_CTL04 CYREG_DMAC_CH_CTL4
#define CYREG_DMAC_CH_CTL05 CYREG_DMAC_CH_CTL5
#define CYREG_DMAC_CH_CTL06 CYREG_DMAC_CH_CTL6
#define CYREG_DMAC_CH_CTL07 CYREG_DMAC_CH_CTL7
#define CYREG_WCO_WCO_CONFIG CYREG_WCO_CONFIG
#define CYREG_WCO_WCO_STATUS CYREG_WCO_STATUS
#define CYREG_WCO_WCO_DPLL CYREG_WCO_DPLL
#define CYREG_WCO_WCO_TRIM CYREG_WCO_TRIM
#define CYREG_SCB0_EZ_DATA00 CYREG_SCB0_EZ_DATA0
#define CYREG_SCB0_EZ_DATA01 CYREG_SCB0_EZ_DATA1
#define CYREG_SCB0_EZ_DATA02 CYREG_SCB0_EZ_DATA2
#define CYREG_SCB0_EZ_DATA03 CYREG_SCB0_EZ_DATA3
#define CYREG_SCB0_EZ_DATA04 CYREG_SCB0_EZ_DATA4
#define CYREG_SCB0_EZ_DATA05 CYREG_SCB0_EZ_DATA5
#define CYREG_SCB0_EZ_DATA06 CYREG_SCB0_EZ_DATA6
#define CYREG_SCB0_EZ_DATA07 CYREG_SCB0_EZ_DATA7
#define CYREG_SCB0_EZ_DATA08 CYREG_SCB0_EZ_DATA8
#define CYREG_SCB0_EZ_DATA09 CYREG_SCB0_EZ_DATA9
#define CYREG_SCB0_EZ_DATA000 CYREG_SCB0_EZ_DATA0
#define CYREG_SCB0_EZ_DATA001 CYREG_SCB0_EZ_DATA1
#define CYREG_SCB0_EZ_DATA002 CYREG_SCB0_EZ_DATA2
#define CYREG_SCB0_EZ_DATA003 CYREG_SCB0_EZ_DATA3
#define CYREG_SCB0_EZ_DATA004 CYREG_SCB0_EZ_DATA4
#define CYREG_SCB0_EZ_DATA005 CYREG_SCB0_EZ_DATA5
#define CYREG_SCB0_EZ_DATA006 CYREG_SCB0_EZ_DATA6
#define CYREG_SCB0_EZ_DATA007 CYREG_SCB0_EZ_DATA7
#define CYREG_SCB0_EZ_DATA008 CYREG_SCB0_EZ_DATA8
#define CYREG_SCB0_EZ_DATA009 CYREG_SCB0_EZ_DATA9
#define CYREG_SCB0_EZ_DATA010 CYREG_SCB0_EZ_DATA10
#define CYREG_SCB0_EZ_DATA011 CYREG_SCB0_EZ_DATA11
#define CYREG_SCB0_EZ_DATA012 CYREG_SCB0_EZ_DATA12
#define CYREG_SCB0_EZ_DATA013 CYREG_SCB0_EZ_DATA13
#define CYREG_SCB0_EZ_DATA014 CYREG_SCB0_EZ_DATA14
#define CYREG_SCB0_EZ_DATA015 CYREG_SCB0_EZ_DATA15
#define CYREG_SCB0_EZ_DATA016 CYREG_SCB0_EZ_DATA16
#define CYREG_SCB0_EZ_DATA017 CYREG_SCB0_EZ_DATA17
#define CYREG_SCB0_EZ_DATA018 CYREG_SCB0_EZ_DATA18
#define CYREG_SCB0_EZ_DATA019 CYREG_SCB0_EZ_DATA19
#define CYREG_SCB0_EZ_DATA020 CYREG_SCB0_EZ_DATA20
#define CYREG_SCB0_EZ_DATA021 CYREG_SCB0_EZ_DATA21
#define CYREG_SCB0_EZ_DATA022 CYREG_SCB0_EZ_DATA22
#define CYREG_SCB0_EZ_DATA023 CYREG_SCB0_EZ_DATA23
#define CYREG_SCB0_EZ_DATA024 CYREG_SCB0_EZ_DATA24
#define CYREG_SCB0_EZ_DATA025 CYREG_SCB0_EZ_DATA25
#define CYREG_SCB0_EZ_DATA026 CYREG_SCB0_EZ_DATA26
#define CYREG_SCB0_EZ_DATA027 CYREG_SCB0_EZ_DATA27
#define CYREG_SCB0_EZ_DATA028 CYREG_SCB0_EZ_DATA28
#define CYREG_SCB0_EZ_DATA029 CYREG_SCB0_EZ_DATA29
#define CYREG_SCB0_EZ_DATA030 CYREG_SCB0_EZ_DATA30
#define CYREG_SCB0_EZ_DATA031 CYREG_SCB0_EZ_DATA31
#define CYREG_SCB1_EZ_DATA00 CYREG_SCB1_EZ_DATA0
#define CYREG_SCB1_EZ_DATA01 CYREG_SCB1_EZ_DATA1
#define CYREG_SCB1_EZ_DATA02 CYREG_SCB1_EZ_DATA2
#define CYREG_SCB1_EZ_DATA03 CYREG_SCB1_EZ_DATA3
#define CYREG_SCB1_EZ_DATA04 CYREG_SCB1_EZ_DATA4
#define CYREG_SCB1_EZ_DATA05 CYREG_SCB1_EZ_DATA5
#define CYREG_SCB1_EZ_DATA06 CYREG_SCB1_EZ_DATA6
#define CYREG_SCB1_EZ_DATA07 CYREG_SCB1_EZ_DATA7
#define CYREG_SCB1_EZ_DATA08 CYREG_SCB1_EZ_DATA8
#define CYREG_SCB1_EZ_DATA09 CYREG_SCB1_EZ_DATA9
#define CYREG_SCB1_EZ_DATA000 CYREG_SCB1_EZ_DATA0
#define CYREG_SCB1_EZ_DATA001 CYREG_SCB1_EZ_DATA1
#define CYREG_SCB1_EZ_DATA002 CYREG_SCB1_EZ_DATA2
#define CYREG_SCB1_EZ_DATA003 CYREG_SCB1_EZ_DATA3
#define CYREG_SCB1_EZ_DATA004 CYREG_SCB1_EZ_DATA4
#define CYREG_SCB1_EZ_DATA005 CYREG_SCB1_EZ_DATA5
#define CYREG_SCB1_EZ_DATA006 CYREG_SCB1_EZ_DATA6
#define CYREG_SCB1_EZ_DATA007 CYREG_SCB1_EZ_DATA7
#define CYREG_SCB1_EZ_DATA008 CYREG_SCB1_EZ_DATA8
#define CYREG_SCB1_EZ_DATA009 CYREG_SCB1_EZ_DATA9
#define CYREG_SCB1_EZ_DATA010 CYREG_SCB1_EZ_DATA10
#define CYREG_SCB1_EZ_DATA011 CYREG_SCB1_EZ_DATA11
#define CYREG_SCB1_EZ_DATA012 CYREG_SCB1_EZ_DATA12
#define CYREG_SCB1_EZ_DATA013 CYREG_SCB1_EZ_DATA13
#define CYREG_SCB1_EZ_DATA014 CYREG_SCB1_EZ_DATA14
#define CYREG_SCB1_EZ_DATA015 CYREG_SCB1_EZ_DATA15
#define CYREG_SCB1_EZ_DATA016 CYREG_SCB1_EZ_DATA16
#define CYREG_SCB1_EZ_DATA017 CYREG_SCB1_EZ_DATA17
#define CYREG_SCB1_EZ_DATA018 CYREG_SCB1_EZ_DATA18
#define CYREG_SCB1_EZ_DATA019 CYREG_SCB1_EZ_DATA19
#define CYREG_SCB1_EZ_DATA020 CYREG_SCB1_EZ_DATA20
#define CYREG_SCB1_EZ_DATA021 CYREG_SCB1_EZ_DATA21
#define CYREG_SCB1_EZ_DATA022 CYREG_SCB1_EZ_DATA22
#define CYREG_SCB1_EZ_DATA023 CYREG_SCB1_EZ_DATA23
#define CYREG_SCB1_EZ_DATA024 CYREG_SCB1_EZ_DATA24
#define CYREG_SCB1_EZ_DATA025 CYREG_SCB1_EZ_DATA25
#define CYREG_SCB1_EZ_DATA026 CYREG_SCB1_EZ_DATA26
#define CYREG_SCB1_EZ_DATA027 CYREG_SCB1_EZ_DATA27
#define CYREG_SCB1_EZ_DATA028 CYREG_SCB1_EZ_DATA28
#define CYREG_SCB1_EZ_DATA029 CYREG_SCB1_EZ_DATA29
#define CYREG_SCB1_EZ_DATA030 CYREG_SCB1_EZ_DATA30
#define CYREG_SCB1_EZ_DATA031 CYREG_SCB1_EZ_DATA31
#define CYREG_SCB2_EZ_DATA00 CYREG_SCB2_EZ_DATA0
#define CYREG_SCB2_EZ_DATA01 CYREG_SCB2_EZ_DATA1
#define CYREG_SCB2_EZ_DATA02 CYREG_SCB2_EZ_DATA2
#define CYREG_SCB2_EZ_DATA03 CYREG_SCB2_EZ_DATA3
#define CYREG_SCB2_EZ_DATA04 CYREG_SCB2_EZ_DATA4
#define CYREG_SCB2_EZ_DATA05 CYREG_SCB2_EZ_DATA5
#define CYREG_SCB2_EZ_DATA06 CYREG_SCB2_EZ_DATA6
#define CYREG_SCB2_EZ_DATA07 CYREG_SCB2_EZ_DATA7
#define CYREG_SCB2_EZ_DATA08 CYREG_SCB2_EZ_DATA8
#define CYREG_SCB2_EZ_DATA09 CYREG_SCB2_EZ_DATA9
#define CYREG_SCB2_EZ_DATA000 CYREG_SCB2_EZ_DATA0
#define CYREG_SCB2_EZ_DATA001 CYREG_SCB2_EZ_DATA1
#define CYREG_SCB2_EZ_DATA002 CYREG_SCB2_EZ_DATA2
#define CYREG_SCB2_EZ_DATA003 CYREG_SCB2_EZ_DATA3
#define CYREG_SCB2_EZ_DATA004 CYREG_SCB2_EZ_DATA4
#define CYREG_SCB2_EZ_DATA005 CYREG_SCB2_EZ_DATA5
#define CYREG_SCB2_EZ_DATA006 CYREG_SCB2_EZ_DATA6
#define CYREG_SCB2_EZ_DATA007 CYREG_SCB2_EZ_DATA7
#define CYREG_SCB2_EZ_DATA008 CYREG_SCB2_EZ_DATA8
#define CYREG_SCB2_EZ_DATA009 CYREG_SCB2_EZ_DATA9
#define CYREG_SCB2_EZ_DATA010 CYREG_SCB2_EZ_DATA10
#define CYREG_SCB2_EZ_DATA011 CYREG_SCB2_EZ_DATA11
#define CYREG_SCB2_EZ_DATA012 CYREG_SCB2_EZ_DATA12
#define CYREG_SCB2_EZ_DATA013 CYREG_SCB2_EZ_DATA13
#define CYREG_SCB2_EZ_DATA014 CYREG_SCB2_EZ_DATA14
#define CYREG_SCB2_EZ_DATA015 CYREG_SCB2_EZ_DATA15
#define CYREG_SCB2_EZ_DATA016 CYREG_SCB2_EZ_DATA16
#define CYREG_SCB2_EZ_DATA017 CYREG_SCB2_EZ_DATA17
#define CYREG_SCB2_EZ_DATA018 CYREG_SCB2_EZ_DATA18
#define CYREG_SCB2_EZ_DATA019 CYREG_SCB2_EZ_DATA19
#define CYREG_SCB2_EZ_DATA020 CYREG_SCB2_EZ_DATA20
#define CYREG_SCB2_EZ_DATA021 CYREG_SCB2_EZ_DATA21
#define CYREG_SCB2_EZ_DATA022 CYREG_SCB2_EZ_DATA22
#define CYREG_SCB2_EZ_DATA023 CYREG_SCB2_EZ_DATA23
#define CYREG_SCB2_EZ_DATA024 CYREG_SCB2_EZ_DATA24
#define CYREG_SCB2_EZ_DATA025 CYREG_SCB2_EZ_DATA25
#define CYREG_SCB2_EZ_DATA026 CYREG_SCB2_EZ_DATA26
#define CYREG_SCB2_EZ_DATA027 CYREG_SCB2_EZ_DATA27
#define CYREG_SCB2_EZ_DATA028 CYREG_SCB2_EZ_DATA28
#define CYREG_SCB2_EZ_DATA029 CYREG_SCB2_EZ_DATA29
#define CYREG_SCB2_EZ_DATA030 CYREG_SCB2_EZ_DATA30
#define CYREG_SCB2_EZ_DATA031 CYREG_SCB2_EZ_DATA31
#define CYREG_SCB3_EZ_DATA00 CYREG_SCB3_EZ_DATA0
#define CYREG_SCB3_EZ_DATA01 CYREG_SCB3_EZ_DATA1
#define CYREG_SCB3_EZ_DATA02 CYREG_SCB3_EZ_DATA2
#define CYREG_SCB3_EZ_DATA03 CYREG_SCB3_EZ_DATA3
#define CYREG_SCB3_EZ_DATA04 CYREG_SCB3_EZ_DATA4
#define CYREG_SCB3_EZ_DATA05 CYREG_SCB3_EZ_DATA5
#define CYREG_SCB3_EZ_DATA06 CYREG_SCB3_EZ_DATA6
#define CYREG_SCB3_EZ_DATA07 CYREG_SCB3_EZ_DATA7
#define CYREG_SCB3_EZ_DATA08 CYREG_SCB3_EZ_DATA8
#define CYREG_SCB3_EZ_DATA09 CYREG_SCB3_EZ_DATA9
#define CYREG_SCB3_EZ_DATA000 CYREG_SCB3_EZ_DATA0
#define CYREG_SCB3_EZ_DATA001 CYREG_SCB3_EZ_DATA1
#define CYREG_SCB3_EZ_DATA002 CYREG_SCB3_EZ_DATA2
#define CYREG_SCB3_EZ_DATA003 CYREG_SCB3_EZ_DATA3
#define CYREG_SCB3_EZ_DATA004 CYREG_SCB3_EZ_DATA4
#define CYREG_SCB3_EZ_DATA005 CYREG_SCB3_EZ_DATA5
#define CYREG_SCB3_EZ_DATA006 CYREG_SCB3_EZ_DATA6
#define CYREG_SCB3_EZ_DATA007 CYREG_SCB3_EZ_DATA7
#define CYREG_SCB3_EZ_DATA008 CYREG_SCB3_EZ_DATA8
#define CYREG_SCB3_EZ_DATA009 CYREG_SCB3_EZ_DATA9
#define CYREG_SCB3_EZ_DATA010 CYREG_SCB3_EZ_DATA10
#define CYREG_SCB3_EZ_DATA011 CYREG_SCB3_EZ_DATA11
#define CYREG_SCB3_EZ_DATA012 CYREG_SCB3_EZ_DATA12
#define CYREG_SCB3_EZ_DATA013 CYREG_SCB3_EZ_DATA13
#define CYREG_SCB3_EZ_DATA014 CYREG_SCB3_EZ_DATA14
#define CYREG_SCB3_EZ_DATA015 CYREG_SCB3_EZ_DATA15
#define CYREG_SCB3_EZ_DATA016 CYREG_SCB3_EZ_DATA16
#define CYREG_SCB3_EZ_DATA017 CYREG_SCB3_EZ_DATA17
#define CYREG_SCB3_EZ_DATA018 CYREG_SCB3_EZ_DATA18
#define CYREG_SCB3_EZ_DATA019 CYREG_SCB3_EZ_DATA19
#define CYREG_SCB3_EZ_DATA020 CYREG_SCB3_EZ_DATA20
#define CYREG_SCB3_EZ_DATA021 CYREG_SCB3_EZ_DATA21
#define CYREG_SCB3_EZ_DATA022 CYREG_SCB3_EZ_DATA22
#define CYREG_SCB3_EZ_DATA023 CYREG_SCB3_EZ_DATA23
#define CYREG_SCB3_EZ_DATA024 CYREG_SCB3_EZ_DATA24
#define CYREG_SCB3_EZ_DATA025 CYREG_SCB3_EZ_DATA25
#define CYREG_SCB3_EZ_DATA026 CYREG_SCB3_EZ_DATA26
#define CYREG_SCB3_EZ_DATA027 CYREG_SCB3_EZ_DATA27
#define CYREG_SCB3_EZ_DATA028 CYREG_SCB3_EZ_DATA28
#define CYREG_SCB3_EZ_DATA029 CYREG_SCB3_EZ_DATA29
#define CYREG_SCB3_EZ_DATA030 CYREG_SCB3_EZ_DATA30
#define CYREG_SCB3_EZ_DATA031 CYREG_SCB3_EZ_DATA31
#define CYREG_CAN0_CAN_RX00_CONTROL CYREG_CAN0_CAN_RX0_CONTROL
#define CYREG_CAN0_CAN_RX00_ID CYREG_CAN0_CAN_RX0_ID
#define CYREG_CAN0_CAN_RX00_DATA_HIGH CYREG_CAN0_CAN_RX0_DATA_HIGH
#define CYREG_CAN0_CAN_RX00_DATA_LOW CYREG_CAN0_CAN_RX0_DATA_LOW
#define CYREG_CAN0_CAN_RX00_AMR CYREG_CAN0_CAN_RX0_AMR
#define CYREG_CAN0_CAN_RX00_ACR CYREG_CAN0_CAN_RX0_ACR
#define CYREG_CAN0_CAN_RX00_AMR_DATA CYREG_CAN0_CAN_RX0_AMR_DATA
#define CYREG_CAN0_CAN_RX00_ACR_DATA CYREG_CAN0_CAN_RX0_ACR_DATA
#define CYREG_CAN0_CAN_RX01_CONTROL CYREG_CAN0_CAN_RX1_CONTROL
#define CYREG_CAN0_CAN_RX01_ID CYREG_CAN0_CAN_RX1_ID
#define CYREG_CAN0_CAN_RX01_DATA_HIGH CYREG_CAN0_CAN_RX1_DATA_HIGH
#define CYREG_CAN0_CAN_RX01_DATA_LOW CYREG_CAN0_CAN_RX1_DATA_LOW
#define CYREG_CAN0_CAN_RX01_AMR CYREG_CAN0_CAN_RX1_AMR
#define CYREG_CAN0_CAN_RX01_ACR CYREG_CAN0_CAN_RX1_ACR
#define CYREG_CAN0_CAN_RX01_AMR_DATA CYREG_CAN0_CAN_RX1_AMR_DATA
#define CYREG_CAN0_CAN_RX01_ACR_DATA CYREG_CAN0_CAN_RX1_ACR_DATA
#define CYREG_CAN0_CAN_RX02_CONTROL CYREG_CAN0_CAN_RX2_CONTROL
#define CYREG_CAN0_CAN_RX02_ID CYREG_CAN0_CAN_RX2_ID
#define CYREG_CAN0_CAN_RX02_DATA_HIGH CYREG_CAN0_CAN_RX2_DATA_HIGH
#define CYREG_CAN0_CAN_RX02_DATA_LOW CYREG_CAN0_CAN_RX2_DATA_LOW
#define CYREG_CAN0_CAN_RX02_AMR CYREG_CAN0_CAN_RX2_AMR
#define CYREG_CAN0_CAN_RX02_ACR CYREG_CAN0_CAN_RX2_ACR
#define CYREG_CAN0_CAN_RX02_AMR_DATA CYREG_CAN0_CAN_RX2_AMR_DATA
#define CYREG_CAN0_CAN_RX02_ACR_DATA CYREG_CAN0_CAN_RX2_ACR_DATA
#define CYREG_CAN0_CAN_RX03_CONTROL CYREG_CAN0_CAN_RX3_CONTROL
#define CYREG_CAN0_CAN_RX03_ID CYREG_CAN0_CAN_RX3_ID
#define CYREG_CAN0_CAN_RX03_DATA_HIGH CYREG_CAN0_CAN_RX3_DATA_HIGH
#define CYREG_CAN0_CAN_RX03_DATA_LOW CYREG_CAN0_CAN_RX3_DATA_LOW
#define CYREG_CAN0_CAN_RX03_AMR CYREG_CAN0_CAN_RX3_AMR
#define CYREG_CAN0_CAN_RX03_ACR CYREG_CAN0_CAN_RX3_ACR
#define CYREG_CAN0_CAN_RX03_AMR_DATA CYREG_CAN0_CAN_RX3_AMR_DATA
#define CYREG_CAN0_CAN_RX03_ACR_DATA CYREG_CAN0_CAN_RX3_ACR_DATA
#define CYREG_CAN0_CAN_RX04_CONTROL CYREG_CAN0_CAN_RX4_CONTROL
#define CYREG_CAN0_CAN_RX04_ID CYREG_CAN0_CAN_RX4_ID
#define CYREG_CAN0_CAN_RX04_DATA_HIGH CYREG_CAN0_CAN_RX4_DATA_HIGH
#define CYREG_CAN0_CAN_RX04_DATA_LOW CYREG_CAN0_CAN_RX4_DATA_LOW
#define CYREG_CAN0_CAN_RX04_AMR CYREG_CAN0_CAN_RX4_AMR
#define CYREG_CAN0_CAN_RX04_ACR CYREG_CAN0_CAN_RX4_ACR
#define CYREG_CAN0_CAN_RX04_AMR_DATA CYREG_CAN0_CAN_RX4_AMR_DATA
#define CYREG_CAN0_CAN_RX04_ACR_DATA CYREG_CAN0_CAN_RX4_ACR_DATA
#define CYREG_CAN0_CAN_RX05_CONTROL CYREG_CAN0_CAN_RX5_CONTROL
#define CYREG_CAN0_CAN_RX05_ID CYREG_CAN0_CAN_RX5_ID
#define CYREG_CAN0_CAN_RX05_DATA_HIGH CYREG_CAN0_CAN_RX5_DATA_HIGH
#define CYREG_CAN0_CAN_RX05_DATA_LOW CYREG_CAN0_CAN_RX5_DATA_LOW
#define CYREG_CAN0_CAN_RX05_AMR CYREG_CAN0_CAN_RX5_AMR
#define CYREG_CAN0_CAN_RX05_ACR CYREG_CAN0_CAN_RX5_ACR
#define CYREG_CAN0_CAN_RX05_AMR_DATA CYREG_CAN0_CAN_RX5_AMR_DATA
#define CYREG_CAN0_CAN_RX05_ACR_DATA CYREG_CAN0_CAN_RX5_ACR_DATA
#define CYREG_CAN0_CAN_RX06_CONTROL CYREG_CAN0_CAN_RX6_CONTROL
#define CYREG_CAN0_CAN_RX06_ID CYREG_CAN0_CAN_RX6_ID
#define CYREG_CAN0_CAN_RX06_DATA_HIGH CYREG_CAN0_CAN_RX6_DATA_HIGH
#define CYREG_CAN0_CAN_RX06_DATA_LOW CYREG_CAN0_CAN_RX6_DATA_LOW
#define CYREG_CAN0_CAN_RX06_AMR CYREG_CAN0_CAN_RX6_AMR
#define CYREG_CAN0_CAN_RX06_ACR CYREG_CAN0_CAN_RX6_ACR
#define CYREG_CAN0_CAN_RX06_AMR_DATA CYREG_CAN0_CAN_RX6_AMR_DATA
#define CYREG_CAN0_CAN_RX06_ACR_DATA CYREG_CAN0_CAN_RX6_ACR_DATA
#define CYREG_CAN0_CAN_RX07_CONTROL CYREG_CAN0_CAN_RX7_CONTROL
#define CYREG_CAN0_CAN_RX07_ID CYREG_CAN0_CAN_RX7_ID
#define CYREG_CAN0_CAN_RX07_DATA_HIGH CYREG_CAN0_CAN_RX7_DATA_HIGH
#define CYREG_CAN0_CAN_RX07_DATA_LOW CYREG_CAN0_CAN_RX7_DATA_LOW
#define CYREG_CAN0_CAN_RX07_AMR CYREG_CAN0_CAN_RX7_AMR
#define CYREG_CAN0_CAN_RX07_ACR CYREG_CAN0_CAN_RX7_ACR
#define CYREG_CAN0_CAN_RX07_AMR_DATA CYREG_CAN0_CAN_RX7_AMR_DATA
#define CYREG_CAN0_CAN_RX07_ACR_DATA CYREG_CAN0_CAN_RX7_ACR_DATA
#define CYREG_CAN0_CAN_RX08_CONTROL CYREG_CAN0_CAN_RX8_CONTROL
#define CYREG_CAN0_CAN_RX08_ID CYREG_CAN0_CAN_RX8_ID
#define CYREG_CAN0_CAN_RX08_DATA_HIGH CYREG_CAN0_CAN_RX8_DATA_HIGH
#define CYREG_CAN0_CAN_RX08_DATA_LOW CYREG_CAN0_CAN_RX8_DATA_LOW
#define CYREG_CAN0_CAN_RX08_AMR CYREG_CAN0_CAN_RX8_AMR
#define CYREG_CAN0_CAN_RX08_ACR CYREG_CAN0_CAN_RX8_ACR
#define CYREG_CAN0_CAN_RX08_AMR_DATA CYREG_CAN0_CAN_RX8_AMR_DATA
#define CYREG_CAN0_CAN_RX08_ACR_DATA CYREG_CAN0_CAN_RX8_ACR_DATA
#define CYREG_CAN0_CAN_RX09_CONTROL CYREG_CAN0_CAN_RX9_CONTROL
#define CYREG_CAN0_CAN_RX09_ID CYREG_CAN0_CAN_RX9_ID
#define CYREG_CAN0_CAN_RX09_DATA_HIGH CYREG_CAN0_CAN_RX9_DATA_HIGH
#define CYREG_CAN0_CAN_RX09_DATA_LOW CYREG_CAN0_CAN_RX9_DATA_LOW
#define CYREG_CAN0_CAN_RX09_AMR CYREG_CAN0_CAN_RX9_AMR
#define CYREG_CAN0_CAN_RX09_ACR CYREG_CAN0_CAN_RX9_ACR
#define CYREG_CAN0_CAN_RX09_AMR_DATA CYREG_CAN0_CAN_RX9_AMR_DATA
#define CYREG_CAN0_CAN_RX09_ACR_DATA CYREG_CAN0_CAN_RX9_ACR_DATA
#define CYREG_CAN1_CAN_RX00_CONTROL CYREG_CAN1_CAN_RX0_CONTROL
#define CYREG_CAN1_CAN_RX00_ID CYREG_CAN1_CAN_RX0_ID
#define CYREG_CAN1_CAN_RX00_DATA_HIGH CYREG_CAN1_CAN_RX0_DATA_HIGH
#define CYREG_CAN1_CAN_RX00_DATA_LOW CYREG_CAN1_CAN_RX0_DATA_LOW
#define CYREG_CAN1_CAN_RX00_AMR CYREG_CAN1_CAN_RX0_AMR
#define CYREG_CAN1_CAN_RX00_ACR CYREG_CAN1_CAN_RX0_ACR
#define CYREG_CAN1_CAN_RX00_AMR_DATA CYREG_CAN1_CAN_RX0_AMR_DATA
#define CYREG_CAN1_CAN_RX00_ACR_DATA CYREG_CAN1_CAN_RX0_ACR_DATA
#define CYREG_CAN1_CAN_RX01_CONTROL CYREG_CAN1_CAN_RX1_CONTROL
#define CYREG_CAN1_CAN_RX01_ID CYREG_CAN1_CAN_RX1_ID
#define CYREG_CAN1_CAN_RX01_DATA_HIGH CYREG_CAN1_CAN_RX1_DATA_HIGH
#define CYREG_CAN1_CAN_RX01_DATA_LOW CYREG_CAN1_CAN_RX1_DATA_LOW
#define CYREG_CAN1_CAN_RX01_AMR CYREG_CAN1_CAN_RX1_AMR
#define CYREG_CAN1_CAN_RX01_ACR CYREG_CAN1_CAN_RX1_ACR
#define CYREG_CAN1_CAN_RX01_AMR_DATA CYREG_CAN1_CAN_RX1_AMR_DATA
#define CYREG_CAN1_CAN_RX01_ACR_DATA CYREG_CAN1_CAN_RX1_ACR_DATA
#define CYREG_CAN1_CAN_RX02_CONTROL CYREG_CAN1_CAN_RX2_CONTROL
#define CYREG_CAN1_CAN_RX02_ID CYREG_CAN1_CAN_RX2_ID
#define CYREG_CAN1_CAN_RX02_DATA_HIGH CYREG_CAN1_CAN_RX2_DATA_HIGH
#define CYREG_CAN1_CAN_RX02_DATA_LOW CYREG_CAN1_CAN_RX2_DATA_LOW
#define CYREG_CAN1_CAN_RX02_AMR CYREG_CAN1_CAN_RX2_AMR
#define CYREG_CAN1_CAN_RX02_ACR CYREG_CAN1_CAN_RX2_ACR
#define CYREG_CAN1_CAN_RX02_AMR_DATA CYREG_CAN1_CAN_RX2_AMR_DATA
#define CYREG_CAN1_CAN_RX02_ACR_DATA CYREG_CAN1_CAN_RX2_ACR_DATA
#define CYREG_CAN1_CAN_RX03_CONTROL CYREG_CAN1_CAN_RX3_CONTROL
#define CYREG_CAN1_CAN_RX03_ID CYREG_CAN1_CAN_RX3_ID
#define CYREG_CAN1_CAN_RX03_DATA_HIGH CYREG_CAN1_CAN_RX3_DATA_HIGH
#define CYREG_CAN1_CAN_RX03_DATA_LOW CYREG_CAN1_CAN_RX3_DATA_LOW
#define CYREG_CAN1_CAN_RX03_AMR CYREG_CAN1_CAN_RX3_AMR
#define CYREG_CAN1_CAN_RX03_ACR CYREG_CAN1_CAN_RX3_ACR
#define CYREG_CAN1_CAN_RX03_AMR_DATA CYREG_CAN1_CAN_RX3_AMR_DATA
#define CYREG_CAN1_CAN_RX03_ACR_DATA CYREG_CAN1_CAN_RX3_ACR_DATA
#define CYREG_CAN1_CAN_RX04_CONTROL CYREG_CAN1_CAN_RX4_CONTROL
#define CYREG_CAN1_CAN_RX04_ID CYREG_CAN1_CAN_RX4_ID
#define CYREG_CAN1_CAN_RX04_DATA_HIGH CYREG_CAN1_CAN_RX4_DATA_HIGH
#define CYREG_CAN1_CAN_RX04_DATA_LOW CYREG_CAN1_CAN_RX4_DATA_LOW
#define CYREG_CAN1_CAN_RX04_AMR CYREG_CAN1_CAN_RX4_AMR
#define CYREG_CAN1_CAN_RX04_ACR CYREG_CAN1_CAN_RX4_ACR
#define CYREG_CAN1_CAN_RX04_AMR_DATA CYREG_CAN1_CAN_RX4_AMR_DATA
#define CYREG_CAN1_CAN_RX04_ACR_DATA CYREG_CAN1_CAN_RX4_ACR_DATA
#define CYREG_CAN1_CAN_RX05_CONTROL CYREG_CAN1_CAN_RX5_CONTROL
#define CYREG_CAN1_CAN_RX05_ID CYREG_CAN1_CAN_RX5_ID
#define CYREG_CAN1_CAN_RX05_DATA_HIGH CYREG_CAN1_CAN_RX5_DATA_HIGH
#define CYREG_CAN1_CAN_RX05_DATA_LOW CYREG_CAN1_CAN_RX5_DATA_LOW
#define CYREG_CAN1_CAN_RX05_AMR CYREG_CAN1_CAN_RX5_AMR
#define CYREG_CAN1_CAN_RX05_ACR CYREG_CAN1_CAN_RX5_ACR
#define CYREG_CAN1_CAN_RX05_AMR_DATA CYREG_CAN1_CAN_RX5_AMR_DATA
#define CYREG_CAN1_CAN_RX05_ACR_DATA CYREG_CAN1_CAN_RX5_ACR_DATA
#define CYREG_CAN1_CAN_RX06_CONTROL CYREG_CAN1_CAN_RX6_CONTROL
#define CYREG_CAN1_CAN_RX06_ID CYREG_CAN1_CAN_RX6_ID
#define CYREG_CAN1_CAN_RX06_DATA_HIGH CYREG_CAN1_CAN_RX6_DATA_HIGH
#define CYREG_CAN1_CAN_RX06_DATA_LOW CYREG_CAN1_CAN_RX6_DATA_LOW
#define CYREG_CAN1_CAN_RX06_AMR CYREG_CAN1_CAN_RX6_AMR
#define CYREG_CAN1_CAN_RX06_ACR CYREG_CAN1_CAN_RX6_ACR
#define CYREG_CAN1_CAN_RX06_AMR_DATA CYREG_CAN1_CAN_RX6_AMR_DATA
#define CYREG_CAN1_CAN_RX06_ACR_DATA CYREG_CAN1_CAN_RX6_ACR_DATA
#define CYREG_CAN1_CAN_RX07_CONTROL CYREG_CAN1_CAN_RX7_CONTROL
#define CYREG_CAN1_CAN_RX07_ID CYREG_CAN1_CAN_RX7_ID
#define CYREG_CAN1_CAN_RX07_DATA_HIGH CYREG_CAN1_CAN_RX7_DATA_HIGH
#define CYREG_CAN1_CAN_RX07_DATA_LOW CYREG_CAN1_CAN_RX7_DATA_LOW
#define CYREG_CAN1_CAN_RX07_AMR CYREG_CAN1_CAN_RX7_AMR
#define CYREG_CAN1_CAN_RX07_ACR CYREG_CAN1_CAN_RX7_ACR
#define CYREG_CAN1_CAN_RX07_AMR_DATA CYREG_CAN1_CAN_RX7_AMR_DATA
#define CYREG_CAN1_CAN_RX07_ACR_DATA CYREG_CAN1_CAN_RX7_ACR_DATA
#define CYREG_CAN1_CAN_RX08_CONTROL CYREG_CAN1_CAN_RX8_CONTROL
#define CYREG_CAN1_CAN_RX08_ID CYREG_CAN1_CAN_RX8_ID
#define CYREG_CAN1_CAN_RX08_DATA_HIGH CYREG_CAN1_CAN_RX8_DATA_HIGH
#define CYREG_CAN1_CAN_RX08_DATA_LOW CYREG_CAN1_CAN_RX8_DATA_LOW
#define CYREG_CAN1_CAN_RX08_AMR CYREG_CAN1_CAN_RX8_AMR
#define CYREG_CAN1_CAN_RX08_ACR CYREG_CAN1_CAN_RX8_ACR
#define CYREG_CAN1_CAN_RX08_AMR_DATA CYREG_CAN1_CAN_RX8_AMR_DATA
#define CYREG_CAN1_CAN_RX08_ACR_DATA CYREG_CAN1_CAN_RX8_ACR_DATA
#define CYREG_CAN1_CAN_RX09_CONTROL CYREG_CAN1_CAN_RX9_CONTROL
#define CYREG_CAN1_CAN_RX09_ID CYREG_CAN1_CAN_RX9_ID
#define CYREG_CAN1_CAN_RX09_DATA_HIGH CYREG_CAN1_CAN_RX9_DATA_HIGH
#define CYREG_CAN1_CAN_RX09_DATA_LOW CYREG_CAN1_CAN_RX9_DATA_LOW
#define CYREG_CAN1_CAN_RX09_AMR CYREG_CAN1_CAN_RX9_AMR
#define CYREG_CAN1_CAN_RX09_ACR CYREG_CAN1_CAN_RX9_ACR
#define CYREG_CAN1_CAN_RX09_AMR_DATA CYREG_CAN1_CAN_RX9_AMR_DATA
#define CYREG_CAN1_CAN_RX09_ACR_DATA CYREG_CAN1_CAN_RX9_ACR_DATA
#define CYREG_SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define CYREG_SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define CYREG_SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define CYREG_SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define CYREG_SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define CYREG_SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define CYREG_SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define CYREG_SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define CYREG_SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define CYREG_SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define CYREG_SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define CYREG_SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define CYREG_SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define CYREG_SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define CYREG_SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define CYREG_SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define CYREG_SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define CYREG_SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define CYREG_SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define CYREG_SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define CYREG_SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define CYREG_SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define CYREG_SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define CYREG_SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define CYREG_SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define CYREG_SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define CYREG_SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define CYREG_SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define CYREG_SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define CYREG_SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define CYSFLASH_S1_testpgm_rev 0x0ffff300
#define CYSFLASH_S1_testpgm_rev__SIZE 0x00000006
#define CYSFLASH_S1_testpgm_rev__OFFSET 0x00000000
#define CYSFLASH_S2_testpgm_rev_LSB 0x0ffff300
#define CYSFLASH_S2_testpgm_rev_LSB__SIZE 0x00000002
#define CYSFLASH_S2_testpgm_rev_LSB__OFFSET 0x00000006
#define CYSFLASH_S2_testpgm_rev_MSB 0x0ffff301
#define CYSFLASH_S2_testpgm_rev_MSB__SIZE 0x00000004
#define CYSFLASH_S2_testpgm_rev_MSB__OFFSET 0x00000000
#define CYSFLASH_S3_testpgm_rev_LSB 0x0ffff301
#define CYSFLASH_S3_testpgm_rev_LSB__SIZE 0x00000004
#define CYSFLASH_S3_testpgm_rev_LSB__OFFSET 0x00000004
#define CYSFLASH_S3_testpgm_rev_MSB 0x0ffff302
#define CYSFLASH_S3_testpgm_rev_MSB__SIZE 0x00000002
#define CYSFLASH_S3_testpgm_rev_MSB__OFFSET 0x00000000
#define CYSFLASH_CRI_testpgm_rev 0x0ffff302
#define CYSFLASH_CRI_testpgm_rev__SIZE 0x00000006
#define CYSFLASH_CRI_testpgm_rev__OFFSET 0x00000002
#define CYSFLASH_CHI_testpgm_rev 0x0ffff303
#define CYSFLASH_CHI_testpgm_rev__SIZE 0x00000006
#define CYSFLASH_CHI_testpgm_rev__OFFSET 0x00000000
