# 74163: synchronous 4-bit binary counter

- Number of elements: 1
- Inputs per element: 4
- Outputs per element: 4
- Bits: 4
- DIP: 16-pin

## Description

TODO


## Inputs and outputs

| Label | Description                             |
|:----- |:--------------------------------------- |
| CE    | Synchronous clear enable (active low)   |
| CLK   | Clock (positive edge)                   |
| CEP   | Count enable parallel input             |
| CET   | Count enable trickle input              |
| LE    | Load enable input (active low)          |
| Dn    | Data inputs                             |
| Qn    | Data outputs                            |
| TC    | Terminal count output                   |

## Function table

| Mode          | CE  | CLK | CEP | CET | LE  | Dn  | Qn    | TC  |
|:------------- |:---:|:---:|:---:|:---:|:---:|:---:|:-----:|:---:|
| Reset         | L   | /   | X   | X   | X   | X   | L     | L   |
| Parallel load | H   | /   | X   | X   | l   | l   | L     | L   |
| Parallel load | H   | /   | X   | X   | l   | h   | H     | t   |
| Count         | H   | /   | h   | h   | h   | X   | count | t   |
| Hold          | H   | X   | l   | X   | h   | X   | qn    | L   |
| Hold          | H   | X   | X   | l   | h   | X   | qn    | L   |

- H: HIGH voltage level
- L: LOW voltage level
- h: HIGH voltage level one setup time prior to the clock positive edge
- l: LOW voltage level one setup time prior to clock positive edge
- q: state of corresponding output one setup time prior to the clock positive edge
- t: HIGH when CET is HIGH and the counter is at terminal count (HHHH)
- X: Don't care
- /: positive edge

## Pin layout

TODO

|     | Pin | Pin |     |
|:---:|:---:|:---:|:---:|
| CE  |   1 |  16 | VCC |
| CLK |   2 |  15 | TC  |
| D1  |   3 |  14 | Q1  |
| D2  |   4 |  13 | Q2  |
| D3  |   5 |  12 | Q3  |
| D4  |   6 |  11 | Q4  |
| CEP |   7 |  10 | CET |
| GND |   8 |   9 | LE  |

## Datasheets

- [74HC163, 74HCT163 by Nexperia](https://assets.nexperia.com/documents/data-sheet/74HC_HCT163.pdf)
