%Warning-IMPLICIT: cpu/datapath/ID/BRANCH.sv:8: Signal definition not found, creating implicitly: 'eq'
    assign eq=rd1==rd2;
           ^~
                   ... Use "/* verilator lint_off IMPLICIT */" and lint_on around source to disable this message.
%Warning-IMPLICIT: cpu/datapath/ID/BRANCH.sv:9: Signal definition not found, creating implicitly: 'SF'
    assign SF=rd1[31];
           ^~
%Warning-IMPLICIT: cpu/datapath/ID/BRANCH.sv:10: Signal definition not found, creating implicitly: 'zero'
    assign zero=rd1==0;
           ^~~~
%Warning-IMPLICIT: cpu/datapath/EX/Access.sv:18: Signal definition not found, creating implicitly: 'AddrInDM'
    assign AddrInDM=(addr[15:0]<'h3000);
           ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/Access.sv:19: Signal definition not found, creating implicitly: 'DMWrite'
    assign DMWrite=memWrite&&AddrInDM;
           ^~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:16: Signal definition not found, creating implicitly: 'WB_regWrite'
    assign {WB_regWrite,WB_Wd,WB_rd}=WB_BACK;
            ^~~~~~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:17: Signal definition not found, creating implicitly: 'MEM_regWrite'
                                            : ... Suggested alternative: 'WB_regWrite'
    assign {MEM_regWrite,MEM_Wd,MEM_rd}=MEM_BACK;
            ^~~~~~~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:18: Signal definition not found, creating implicitly: 'MEM_EN'
                                            : ... Suggested alternative: 'MEM_Wd'
    assign MEM_EN=MEM_regWrite && USE_MEM_BACK && MEM_rd!=0;
           ^~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:19: Signal definition not found, creating implicitly: 'WB_EN'
    assign WB_EN=WB_regWrite && USE_WB_BACK && WB_rd!=0;
           ^~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:20: Signal definition not found, creating implicitly: 'AFromMEM'
    assign AFromMEM=MEM_EN && MEM_rd==rs;
           ^~~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:21: Signal definition not found, creating implicitly: 'AFromWB'
    assign AFromWB =WB_EN && WB_rd==rs && !AFromMEM;
           ^~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:22: Signal definition not found, creating implicitly: 'oriA'
    assign oriA=!AFromMEM&&!AFromWB;
           ^~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:24: Signal definition not found, creating implicitly: 'BFromMEM'
                                            : ... Suggested alternative: 'AFromMEM'
    assign BFromMEM=MEM_EN && MEM_rd==rt;
           ^~~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:25: Signal definition not found, creating implicitly: 'BFromWB'
                                            : ... Suggested alternative: 'AFromWB'
    assign BFromWB =WB_EN && WB_rd==rt && !BFromMEM;
           ^~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:26: Signal definition not found, creating implicitly: 'oriB'
                                            : ... Suggested alternative: 'oriA'
    assign oriB=!BFromMEM&&!BFromWB;
           ^~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:14: Signal definition not found, creating implicitly: 'regWrite'
    assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=i_ex_mem.WB_CTRL;
            ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:14: Signal definition not found, creating implicitly: 'memToReg'
    assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=i_ex_mem.WB_CTRL;
                     ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:14: Signal definition not found, creating implicitly: 'isDMByte'
    assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=i_ex_mem.WB_CTRL;
                              ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:14: Signal definition not found, creating implicitly: 'isDMHalf'
    assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=i_ex_mem.WB_CTRL;
                                       ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:14: Signal definition not found, creating implicitly: 'isLOADS'
    assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=i_ex_mem.WB_CTRL;
                                                ^~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:20: Signal definition not found, creating implicitly: 'AddrInDM'
    assign AddrInDM=(EXout[15:0]<'h3000);
           ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:13: Signal definition not found, creating implicitly: 'NPCFromEPC'
    assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
            ^~~~~~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:13: Signal definition not found, creating implicitly: 'ExlSet'
    assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
                       ^~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:13: Signal definition not found, creating implicitly: 'jmp'
    assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
                              ^~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:13: Signal definition not found, creating implicitly: 'NPCFromGPR'
                                           : ... Suggested alternative: 'NPCFromEPC'
    assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
                                  ^~~~~~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:13: Signal definition not found, creating implicitly: 'extop'
    assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
                                                        ^~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:13: Signal definition not found, creating implicitly: 'exsign'
    assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
                                                              ^~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:23: Signal definition not found, creating implicitly: 'WB_regWrite'
    assign {WB_regWrite,WB_Wd,WB_rw}=i_bypass.WB_BACK;
            ^~~~~~~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:15: Signal definition not found, creating implicitly: 'CP0WB'
    assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=i_id_ex.EX_CTRL;
            ^~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:15: Signal definition not found, creating implicitly: 'CP0Write'
    assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=i_id_ex.EX_CTRL;
                  ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:15: Signal definition not found, creating implicitly: 'regDst'
    assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=i_id_ex.EX_CTRL;
                           ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:15: Signal definition not found, creating implicitly: 'isSlt'
    assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=i_id_ex.EX_CTRL;
                                  ^~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:15: Signal definition not found, creating implicitly: 'savePC'
    assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=i_id_ex.EX_CTRL;
                                        ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:15: Signal definition not found, creating implicitly: 'ALUSrc'
    assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=i_id_ex.EX_CTRL;
                                               ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:15: Signal definition not found, creating implicitly: 'MDSign'
    assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=i_id_ex.EX_CTRL;
                                                            ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:15: Signal definition not found, creating implicitly: 'MDHIWB'
                                           : ... Suggested alternative: 'MDHI'
    assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=i_id_ex.EX_CTRL;
                                                                          ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:15: Signal definition not found, creating implicitly: 'MDLOWB'
                                           : ... Suggested alternative: 'MDHIWB'
    assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=i_id_ex.EX_CTRL;
                                                                                 ^~~~~~
%Warning-IMPLICIT: cpu/datapath/CP0.sv:17: Signal definition not found, creating implicitly: 'ExlSet'
    assign {ExlSet,ExlClr}=CP0_CTRL;
            ^~~~~~
%Warning-IMPLICIT: cpu/datapath/CP0.sv:17: Signal definition not found, creating implicitly: 'ExlClr'
    assign {ExlSet,ExlClr}=CP0_CTRL;
                   ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:18: Signal definition not found, creating implicitly: 'IF_FLUSH'
    assign i_controller.IF_FLUSH=IF_FLUSH;
                                 ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:19: Signal definition not found, creating implicitly: 'PCWrite'
    assign i_controller.IF_CTRL={PCWrite};
                                 ^~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:20: Signal definition not found, creating implicitly: 'ID_FLUSH'
                                               : ... Suggested alternative: 'IF_FLUSH'
    assign i_controller.ID_FLUSH=ID_FLUSH;
                                 ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:21: Signal definition not found, creating implicitly: 'NPCFromEPC'
    assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
                                 ^~~~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:21: Signal definition not found, creating implicitly: 'ExlSet'
    assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
                                            ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:21: Signal definition not found, creating implicitly: 'jmp'
    assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
                                                   ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:21: Signal definition not found, creating implicitly: 'NPCFromGPR'
                                               : ... Suggested alternative: 'NPCFromEPC'
    assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
                                                       ^~~~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:21: Signal definition not found, creating implicitly: 'extop'
    assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
                                                                             ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:21: Signal definition not found, creating implicitly: 'exsign'
    assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
                                                                                   ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22: Signal definition not found, creating implicitly: 'CP0WB'
    assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
                                 ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22: Signal definition not found, creating implicitly: 'CP0Write'
                                               : ... Suggested alternative: 'PCWrite'
    assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
                                       ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22: Signal definition not found, creating implicitly: 'regDst'
    assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
                                                ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22: Signal definition not found, creating implicitly: 'isSlt'
    assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
                                                       ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22: Signal definition not found, creating implicitly: 'savePC'
    assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
                                                             ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22: Signal definition not found, creating implicitly: 'ALUSrc'
    assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
                                                                    ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22: Signal definition not found, creating implicitly: 'MDSign'
    assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
                                                                                 ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22: Signal definition not found, creating implicitly: 'MDHIWB'
    assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
                                                                                               ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22: Signal definition not found, creating implicitly: 'MDLOWB'
                                               : ... Suggested alternative: 'MDHIWB'
    assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
                                                                                                      ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:23: Signal definition not found, creating implicitly: 'memWrite'
    assign i_controller.MEM_CTRL={memWrite};
                                  ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:24: Signal definition not found, creating implicitly: 'regWrite'
                                               : ... Suggested alternative: 'memWrite'
    assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
                                 ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:24: Signal definition not found, creating implicitly: 'memToReg'
    assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
                                          ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:24: Signal definition not found, creating implicitly: 'isDMByte'
    assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
                                                   ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:24: Signal definition not found, creating implicitly: 'isDMHalf'
    assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
                                                            ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:24: Signal definition not found, creating implicitly: 'isLOADS'
    assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
                                                                     ^~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26: Signal definition not found, creating implicitly: 'ExlClr'
    assign i_cp0.CP0_CTRL={ExlSet,ExlClr};
                                  ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:29: Signal definition not found, creating implicitly: 'add'
    assign add  =(op==0)    &&(func==6'b100000);
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:30: Signal definition not found, creating implicitly: 'sub'
    assign sub  =(op==0)    &&(func==6'b100010);
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:31: Signal definition not found, creating implicitly: 'ori'
    assign ori  =op==6'b001101;
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:32: Signal definition not found, creating implicitly: 'beq'
    assign beq  =op==6'b000100;
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:33: Signal definition not found, creating implicitly: 'sw'
    assign sw   =op==6'b101011;
           ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:34: Signal definition not found, creating implicitly: 'lw'
                                               : ... Suggested alternative: 'sw'
    assign lw   =op==6'b100011;
           ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:35: Signal definition not found, creating implicitly: 'lui'
    assign lui  =op==6'b001111;
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:36: Signal definition not found, creating implicitly: 'j'
    assign j    =op==6'b000010;
           ^
%Warning-IMPLICIT: cpu/control/Controller.sv:37: Signal definition not found, creating implicitly: 'jal'
    assign jal  =op==6'b000011;
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:38: Signal definition not found, creating implicitly: 'jr'
                                               : ... Suggested alternative: 'j'
    assign jr   =(op==0)    &&(func==6'b001000);
           ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:39: Signal definition not found, creating implicitly: 'addi'
                                               : ... Suggested alternative: 'add'
    assign addi =op==6'b001000;
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:40: Signal definition not found, creating implicitly: 'addiu'
                                               : ... Suggested alternative: 'addi'
    assign addiu=op==6'b001001;
           ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:41: Signal definition not found, creating implicitly: 'slt'
                                               : ... Suggested alternative: 'isSlt'
    assign slt  =(op==0)    &&(func==6'b101010);
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:42: Signal definition not found, creating implicitly: 'slti'
                                               : ... Suggested alternative: 'slt'
    assign slti =op==6'b001010;
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:43: Signal definition not found, creating implicitly: 'lb'
                                               : ... Suggested alternative: 'lw'
    assign lb   =op==6'b100000;
           ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:44: Signal definition not found, creating implicitly: 'lbu'
                                               : ... Suggested alternative: 'lb'
    assign lbu  =op==6'b100100;
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:45: Signal definition not found, creating implicitly: 'lh'
                                               : ... Suggested alternative: 'lb'
    assign lh   =op==6'b100001;
           ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:46: Signal definition not found, creating implicitly: 'lhu'
                                               : ... Suggested alternative: 'lbu'
    assign lhu  =op==6'b100101;
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:47: Signal definition not found, creating implicitly: 'sb'
                                               : ... Suggested alternative: 'lb'
    assign sb   =op==6'b101000;
           ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:48: Signal definition not found, creating implicitly: 'sh'
                                               : ... Suggested alternative: 'lh'
    assign sh   =op==6'b101001;
           ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:50: Signal definition not found, creating implicitly: 'addu'
                                               : ... Suggested alternative: 'add'
    assign addu =(op==0)    &&(func==6'b100001);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:51: Signal definition not found, creating implicitly: 'subu'
                                               : ... Suggested alternative: 'sub'
    assign subu =(op==0)    &&(func==6'b100011);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:52: Signal definition not found, creating implicitly: 'AND'
    assign AND  =(op==0)    &&(func==6'b100100);
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:53: Signal definition not found, creating implicitly: 'andi'
                                               : ... Suggested alternative: 'addi'
    assign andi =op==6'b001100;
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:54: Signal definition not found, creating implicitly: 'OR'
    assign OR   =(op==0)    &&(func==6'b100101);
           ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:55: Signal definition not found, creating implicitly: 'XOR'
                                               : ... Suggested alternative: 'OR'
    assign XOR  =(op==0)    &&(func==6'b100110);
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:56: Signal definition not found, creating implicitly: 'xori'
                                               : ... Suggested alternative: 'ori'
    assign xori =op==6'b001110;
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:57: Signal definition not found, creating implicitly: 'NOR'
                                               : ... Suggested alternative: 'OR'
    assign NOR  =(op==0)    &&(func==6'b100111); 
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:58: Signal definition not found, creating implicitly: 'sll'
                                               : ... Suggested alternative: 'slt'
    assign sll  =(op==0)    &&(func==6'b000000); 
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:59: Signal definition not found, creating implicitly: 'sllv'
                                               : ... Suggested alternative: 'sll'
    assign sllv =(op==0)    &&(func==6'b000100);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:60: Signal definition not found, creating implicitly: 'srl'
                                               : ... Suggested alternative: 'sll'
    assign srl  =(op==0)    &&(func==6'b000010);
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:61: Signal definition not found, creating implicitly: 'srlv'
                                               : ... Suggested alternative: 'sllv'
    assign srlv =(op==0)    &&(func==6'b000110);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:62: Signal definition not found, creating implicitly: 'sra'
                                               : ... Suggested alternative: 'srl'
    assign sra  =(op==0)    &&(func==6'b000011);
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:63: Signal definition not found, creating implicitly: 'srav'
                                               : ... Suggested alternative: 'sra'
    assign srav =(op==0)    &&(func==6'b000111);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:65: Signal definition not found, creating implicitly: 'bne'
    assign bne  =op==6'b000101;
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:66: Signal definition not found, creating implicitly: 'bgtz'
    assign bgtz =op==6'b000111;
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:67: Signal definition not found, creating implicitly: 'bltz'
                                               : ... Suggested alternative: 'bgtz'
    assign bltz =(op==6'b000001)    &&(rt==5'b00000);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:68: Signal definition not found, creating implicitly: 'bgez'
                                               : ... Suggested alternative: 'bgtz'
    assign bgez =(op==6'b000001)    &&(rt==5'b00001);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:69: Signal definition not found, creating implicitly: 'blez'
                                               : ... Suggested alternative: 'bgez'
    assign blez =op==6'b000110;
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:70: Signal definition not found, creating implicitly: 'jalr'
                                               : ... Suggested alternative: 'jal'
    assign jalr =(op==0)    &&(func==6'b001001);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:72: Signal definition not found, creating implicitly: 'mthi'
    assign mthi =(op==0)    &&(func==6'b010001);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:73: Signal definition not found, creating implicitly: 'mtlo'
    assign mtlo =(op==0)    &&(func==6'b010011);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:74: Signal definition not found, creating implicitly: 'mfhi'
                                               : ... Suggested alternative: 'mthi'
    assign mfhi =(op==0)    &&(func==6'b010000);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:75: Signal definition not found, creating implicitly: 'mflo'
                                               : ... Suggested alternative: 'mtlo'
    assign mflo =(op==0)    &&(func==6'b010010);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:76: Signal definition not found, creating implicitly: 'mult'
    assign mult =(op==0)    &&(func==6'b011000);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:77: Signal definition not found, creating implicitly: 'multu'
                                               : ... Suggested alternative: 'mult'
    assign multu=(op==0)    &&(func==6'b011001);
           ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:78: Signal definition not found, creating implicitly: 'div'
    assign div  =(op==0)    &&(func==6'b011010);
           ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:79: Signal definition not found, creating implicitly: 'divu'
                                               : ... Suggested alternative: 'div'
    assign divu =(op==0)    &&(func==6'b011011); 
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:80: Signal definition not found, creating implicitly: 'eret'
                                               : ... Suggested alternative: 'rt'
    assign eret =(op==6'b010000)  && rs[4]==1'b1  &&(func==6'b011000);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:81: Signal definition not found, creating implicitly: 'mfc0'
    assign mfc0 =(op==6'b010000)  && (rs==0);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:82: Signal definition not found, creating implicitly: 'mtc0'
                                               : ... Suggested alternative: 'mfc0'
    assign mtc0 =(op==6'b010000)  && (rs==5'b00100);
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:84: Signal definition not found, creating implicitly: 'Branch'
    assign Branch =beq|bne|bgtz|bltz|bgez|blez;
           ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:88: Signal definition not found, creating implicitly: 'typeR'
    assign typeR    =add|addu|sub|subu|slt|AND|OR|XOR|NOR|sll|srl|sra|sllv|srlv|srav;
           ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:89: Signal definition not found, creating implicitly: 'typeIA'
                                               : ... Suggested alternative: 'typeR'
    assign typeIA   =ori|lui|addi|addiu|slti|andi|xori;  
           ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:90: Signal definition not found, creating implicitly: 'typeIB'
                                               : ... Suggested alternative: 'typeIA'
    assign typeIB   =Branch;                 
           ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:91: Signal definition not found, creating implicitly: 'typeJ'
                                               : ... Suggested alternative: 'typeR'
    assign typeJ    =j|jal|jr|jalr;
           ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:92: Signal definition not found, creating implicitly: 'LOAD'
                                               : ... Suggested alternative: 'isLOADS'
    assign LOAD     =lw|lb|lbu|lh|lhu;
           ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:93: Signal definition not found, creating implicitly: 'STORE'
    assign STORE    =sw|sb|sh;
           ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:94: Signal definition not found, creating implicitly: 'ALUAdd'
    assign ALUAdd   =add|addu|addi|addiu|LOAD|STORE;
           ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:95: Signal definition not found, creating implicitly: 'ALUSub'
                                               : ... Suggested alternative: 'ALUSrc'
    assign ALUSub   =sub|subu|slt|slti|beq|bne;
           ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:96: Signal definition not found, creating implicitly: 'ALUOr'
                                               : ... Suggested alternative: 'ALUSrc'
    assign ALUOr    =OR|ori|lui;
           ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:97: Signal definition not found, creating implicitly: 'ALUAnd'
                                               : ... Suggested alternative: 'ALUAdd'
    assign ALUAnd   =AND|andi;
           ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:98: Signal definition not found, creating implicitly: 'ALUXor'
                                               : ... Suggested alternative: 'ALUOr'
    assign ALUXor   =XOR|xori;
           ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:99: Signal definition not found, creating implicitly: 'ALUNor'
                                               : ... Suggested alternative: 'ALUXor'
    assign ALUNor   =NOR;
           ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:100: Signal definition not found, creating implicitly: 'ALURs'
    assign ALURs    =bgtz|bltz|bgez|blez;
           ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:126: Signal definition not found, creating implicitly: 'MDMUL'
    assign MDMUL=mult|multu;
           ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:127: Signal definition not found, creating implicitly: 'MDDIV'
    assign MDDIV=div|divu;
           ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:152: Signal definition not found, creating implicitly: 'EX_FLUSH'
                                                : ... Suggested alternative: 'ID_FLUSH'
    assign EX_FLUSH=0;
           ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:153: Signal definition not found, creating implicitly: 'MEM_FLUSH'
                                                : ... Suggested alternative: 'EX_FLUSH'
    assign MEM_FLUSH=0;
           ^~~~~~~~~
%Warning-IMPLICIT: devices/BRIDGE.sv:31: Signal definition not found, creating implicitly: 'HitDEV0'
    assign HitDEV0 = (PrAddr[31:1+7]=='h7F);
           ^~~~~~~
%Warning-IMPLICIT: devices/BRIDGE.sv:32: Signal definition not found, creating implicitly: 'HitDEV1'
                                       : ... Suggested alternative: 'HitDEV0'
    assign HitDEV1 = (PrAddr[31:1+7]=='h80);
           ^~~~~~~
%Warning-IMPLICIT: devices/BRIDGE.sv:33: Signal definition not found, creating implicitly: 'HitDEV2'
                                       : ... Suggested alternative: 'HitDEV0'
    assign HitDEV2 = (PrAddr[31:1+7]=='h81);
           ^~~~~~~
%Warning-WIDTH: cpu/datapath/MEM/DREXT.sv:11: Operator SHIFTL expects 5 bits on the LHS, but LHS's VARREF 'low_addr' generates 2 bits.
                                            : ... In instance top.mips.u_MEM.U_DREXT
    assign shift_bit=low_addr<<3;
                             ^~
%Warning-WIDTH: cpu/datapath/MEM/DREXT.sv:12: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 bits.
                                            : ... In instance top.mips.u_MEM.U_DREXT
    assign _byte=in_data>>shift_bit; 
                ^
%Warning-WIDTH: cpu/datapath/MEM/DREXT.sv:13: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 bits.
                                            : ... In instance top.mips.u_MEM.U_DREXT
    assign half=in_data>>shift_bit;
               ^
%Warning-WIDTH: cpu/datapath/IF/IM.sv:7: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 14 bits.
                                       : ... In instance top.mips.u_IF.IM
    assign index=addr-'hC00;
                ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:16: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                         : ... In instance top.mips.u_ID.jpc
    assign JPC=({30{goExceptionHandler}}&(30'h00001060))|
                                        ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:16: Operator AND expects 32 bits on the RHS, but RHS's CONST '30'h1060' generates 30 bits.
                                         : ... In instance top.mips.u_ID.jpc
    assign JPC=({30{goExceptionHandler}}&(30'h00001060))|
                                        ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:17: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                         : ... In instance top.mips.u_ID.jpc
               ({30{NPCFromEPC}}&(EPC))|
                                ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:17: Operator AND expects 32 bits on the RHS, but RHS's VARREF 'EPC' generates 30 bits.
                                         : ... In instance top.mips.u_ID.jpc
               ({30{NPCFromEPC}}&(EPC))|
                                ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:18: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                         : ... In instance top.mips.u_ID.jpc
               ({30{NPCFromGPR}}&(reg_index>>2))|
                                ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:19: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                         : ... In instance top.mips.u_ID.jpc
               ({30{jmp}}&(instr_index))|
                         ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:19: Operator AND expects 32 bits on the RHS, but RHS's VARREF 'instr_index' generates 26 bits.
                                         : ... In instance top.mips.u_ID.jpc
               ({30{jmp}}&(instr_index))|
                         ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:20: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                         : ... In instance top.mips.u_ID.jpc
               ({30{branchAvail}}&((PC+{{14{offset[17]}},offset})));
                                 ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'PC' generates 30 bits.
                                         : ... In instance top.mips.u_ID.jpc
               ({30{branchAvail}}&((PC+{{14{offset[17]}},offset})));
                                      ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:20: Operator ADD expects 32 bits on the RHS, but RHS's REPLICATE generates 30 bits.
                                         : ... In instance top.mips.u_ID.jpc
               ({30{branchAvail}}&((PC+{{14{offset[17]}},offset})));
                                      ^
%Warning-WIDTH: cpu/datapath/ID/jpc.sv:16: Operator ASSIGNW expects 30 bits on the Assign RHS, but Assign RHS's OR generates 32 bits.
                                         : ... In instance top.mips.u_ID.jpc
    assign JPC=({30{goExceptionHandler}}&(30'h00001060))|
              ^
%Warning-WIDTH: cpu/datapath/ID/EXT.sv:8: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'A' generates 16 bits.
                                        : ... In instance top.mips.u_ID.EXT
             (extop)?A<<16:A;  
                      ^~
%Warning-WIDTH: cpu/datapath/ID/EXT.sv:8: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'A' generates 16 bits.
                                        : ... In instance top.mips.u_ID.EXT
             (extop)?A<<16:A;  
                    ^
%Warning-WIDTH: cpu/datapath/EX/Access.sv:29: Operator ASSIGNW expects 30 bits on the Assign RHS, but Assign RHS's SEL generates 12 bits.
                                            : ... In instance top.mips.u_EX.u_Access
    assign i_bridge.PrAddr=addr[13:2];
                          ^
%Warning-WIDTH: cpu/datapath/EX/EX.sv:72: Operator COND expects 32 bits on the Conditional True, but Conditional True's SEL generates 1 bits.
                                        : ... In instance top.mips.u_EX
    assign EXout=isSlt?ALUC[31]:
                      ^
%Warning-WIDTH: cpu/datapath/EX/EX.sv:73: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'PCP1' generates 30 bits.
                                        : ... In instance top.mips.u_EX
                 savePC?PCP1<<2:
                            ^~
%Warning-WIDTH: cpu/datapath/CP0.sv:32: Operator AND expects 6 bits on the RHS, but RHS's VARREF 'IE' generates 1 bits.
                                      : ... In instance top.mips.u_CP0
    assign i_cp0.IntReq=HWInt[7:2]&IM[15:10]&IE&!EXL;
                                            ^
%Warning-WIDTH: cpu/datapath/CP0.sv:32: Operator AND expects 6 bits on the RHS, but RHS's LOGNOT generates 1 bits.
                                      : ... In instance top.mips.u_CP0
    assign i_cp0.IntReq=HWInt[7:2]&IM[15:10]&IE&!EXL;
                                               ^
%Warning-WIDTH: cpu/datapath/CP0.sv:32: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's AND generates 6 bits.
                                      : ... In instance top.mips.u_CP0
    assign i_cp0.IntReq=HWInt[7:2]&IM[15:10]&IE&!EXL;
                       ^
%Warning-WIDTH: cpu/datapath/CP0.sv:35: Operator COND expects 32 bits on the Conditional True, but Conditional True's VARXREF 'EPC' generates 30 bits.
                                      : ... In instance top.mips.u_CP0
                (Sel==14)?i_cp0.EPC:
                         ^
%Warning-WIDTH: cpu/control/Controller.sv:172: Logical Operator LOGOR expects 1 bit on the RHS, but RHS's VARREF 'branchType' generates 3 bits.
                                             : ... In instance top.mips.u_Controller
    assign ExlSet=i_cp0.IntReq&&!(jmp||NPCFromGPR||branchType);
                                                 ^~
%Warning-WIDTH: devices/seg7.sv:41: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 bits.
                                  : ... In instance top.u_BRIDGE.u_seg7
    assign newSeg=ram[lightDig[2]]>>{lightDig[1:0],{3'b0}};
                 ^
%Warning-WIDTH: devices/seg7.sv:51: Logical Operator IF expects 1 bit on the If, but If's VARREF 'pause' generates 10 bits.
                                  : ... In instance top.u_BRIDGE.u_seg7
        if(pause) pause<=pause+1;
        ^~
%Warning-CASEINCOMPLETE: cpu/sim/sim_dm_ram.sv:12: Case values incompletely covered (example pattern 0x0)
            case(wea)
            ^~~~
%Warning-CASEINCOMPLETE: devices/seg7.sv:68: Case values incompletely covered (example pattern 0x0)
            case(be)
            ^~~~
%Warning-INITIALDLY: cpu/datapath/IF/IF.sv:30: Delayed assignments (<=) in initial or final block
                                             : ... Suggest blocking assignments (=)
        ID_instr<=0;
                ^~
%Warning-INITIALDLY: cpu/datapath/IF/IF.sv:31: Delayed assignments (<=) in initial or final block
                                             : ... Suggest blocking assignments (=)
        firstFetch<=1'b1;
                  ^~
%Warning-INITIALDLY: cpu/datapath/IF/pc.sv:9: Delayed assignments (<=) in initial or final block
                                            : ... Suggest blocking assignments (=)
        PC<=30'h0000BFF;
          ^~
%Warning-INITIALDLY: cpu/datapath/ID/ID.sv:87: Delayed assignments (<=) in initial or final block
                                             : ... Suggest blocking assignments (=)
        i_id_ex.EX_DATA<=0;
                       ^~
%Warning-INITIALDLY: cpu/datapath/ID/ID.sv:88: Delayed assignments (<=) in initial or final block
                                             : ... Suggest blocking assignments (=)
        i_id_ex.EX_CTRL<=0;
                       ^~
%Warning-INITIALDLY: cpu/datapath/ID/ID.sv:89: Delayed assignments (<=) in initial or final block
                                             : ... Suggest blocking assignments (=)
        i_id_ex.MEM_CTRL<=0;
                        ^~
%Warning-INITIALDLY: cpu/datapath/ID/ID.sv:90: Delayed assignments (<=) in initial or final block
                                             : ... Suggest blocking assignments (=)
        i_id_ex.WB_CTRL<=0;
                       ^~
%Warning-INITIALDLY: cpu/datapath/ID/GPR.sv:18: Delayed assignments (<=) in initial or final block
                                              : ... Suggest blocking assignments (=)
            register[i]<=0;
                       ^~
%Warning-INITIALDLY: cpu/datapath/EX/EX.sv:80: Delayed assignments (<=) in initial or final block
                                             : ... Suggest blocking assignments (=)
        i_ex_mem.MEM_DATA<=0;
                         ^~
%Warning-INITIALDLY: cpu/datapath/EX/EX.sv:81: Delayed assignments (<=) in initial or final block
                                             : ... Suggest blocking assignments (=)
        i_ex_mem.MEM_CTRL<=0;
                         ^~
%Warning-INITIALDLY: cpu/datapath/EX/EX.sv:82: Delayed assignments (<=) in initial or final block
                                             : ... Suggest blocking assignments (=)
        i_ex_mem.WB_CTRL<=0;
                        ^~
%Warning-INITIALDLY: cpu/datapath/CP0.sv:39: Delayed assignments (<=) in initial or final block
                                           : ... Suggest blocking assignments (=)
        IM<=6'b000000;
          ^~
%Warning-INITIALDLY: cpu/datapath/CP0.sv:40: Delayed assignments (<=) in initial or final block
                                           : ... Suggest blocking assignments (=)
        hwint_pend<=6'b000000;
                  ^~
%Warning-INITIALDLY: cpu/datapath/CP0.sv:41: Delayed assignments (<=) in initial or final block
                                           : ... Suggest blocking assignments (=)
        PrID<=32'hbbaaccff;
            ^~
%Warning-COMBDLY: cpu/datapath/CP0.sv:55: Delayed assignments (<=) in non-clocked (non flop or latch) block
                                        : ... Suggest blocking assignments (=)
        if(!EXL)hwint_pend<=HWInt;
                          ^~
                  *** See the manual before disabling this,
                  else you may end up with different sim results.
%Warning-INITIALDLY: devices/counter.sv:17: Delayed assignments (<=) in initial or final block
                                          : ... Suggest blocking assignments (=)
        cnt<=-1;
           ^~
%Warning-INITIALDLY: devices/screenBoard.sv:15: Delayed assignments (<=) in initial or final block
                                              : ... Suggest blocking assignments (=)
        show<=0;
            ^~
%Warning-INITIALDLY: devices/seg7.sv:45: Delayed assignments (<=) in initial or final block
                                       : ... Suggest blocking assignments (=)
        ram[0]<=32'h0;
              ^~
%Warning-INITIALDLY: devices/seg7.sv:46: Delayed assignments (<=) in initial or final block
                                       : ... Suggest blocking assignments (=)
        ram[1]<=32'h0;
              ^~
%Warning-INITIALDLY: devices/seg7.sv:47: Delayed assignments (<=) in initial or final block
                                       : ... Suggest blocking assignments (=)
        select<=0;
              ^~
%Warning-INITIALDLY: devices/seg7.sv:48: Delayed assignments (<=) in initial or final block
                                       : ... Suggest blocking assignments (=)
        seg<=0;
           ^~
