--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
3 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X16Y28.Y    SLICE_X18Y29.G4  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X16Y28.Y    SLICE_X18Y26.F4  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X16Y28.Y    SLICE_X16Y28.G4  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 581177 paths analyzed, 1609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.564ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_1 (SLICE_X12Y12.G3), 3365 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.561ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.038 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X6Y40.G1       net (fanout=41)       2.686   vga_sync_unit/v_count_reg<2>
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y41.G1       net (fanout=6)        0.229   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y41.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X5Y43.BX       net (fanout=12)       1.349   graph_unit/rom_addr_alien_boss<3>
    SLICE_X5Y43.X        Tbxx                  0.641   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X5Y42.F4       net (fanout=1)        0.298   graph_unit/rom_data_alien_boss<10>
    SLICE_X5Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X9Y43.F2       net (fanout=1)        0.337   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X9Y43.X        Tilo                  0.612   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X10Y42.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X10Y42.X       Tif5x                 1.000   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000_G
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y27.G3      net (fanout=6)        1.333   graph_unit/rd_alien_boss_on
    SLICE_X18Y27.Y       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/ship_got_hit1
    SLICE_X2Y17.G4       net (fanout=8)        1.327   graph_unit/N59
    SLICE_X2Y17.Y        Tilo                  0.660   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X1Y6.G4        net (fanout=7)        0.979   graph_unit/ship_x_reg_or0001
    SLICE_X1Y6.Y         Tilo                  0.612   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X12Y12.G3      net (fanout=3)        1.035   graph_unit/N144
    SLICE_X12Y12.CLK     Tgck                  0.776   graph_unit/ship_x_reg<1>
                                                       graph_unit/ship_x_reg_mux0000<8>1
                                                       graph_unit/ship_x_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.561ns (7.690ns logic, 9.871ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.459ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.038 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X6Y40.G1       net (fanout=41)       2.686   vga_sync_unit/v_count_reg<2>
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y41.G1       net (fanout=6)        0.229   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y41.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X6Y43.BX       net (fanout=12)       1.230   graph_unit/rom_addr_alien_boss<3>
    SLICE_X6Y43.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y42.F1       net (fanout=1)        0.381   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X9Y42.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X9Y42.X        Tilo                  0.612   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X10Y42.G1      net (fanout=1)        0.381   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X10Y42.X       Tif5x                 1.000   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000_F
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y27.G3      net (fanout=6)        1.333   graph_unit/rd_alien_boss_on
    SLICE_X18Y27.Y       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/ship_got_hit1
    SLICE_X2Y17.G4       net (fanout=8)        1.327   graph_unit/N59
    SLICE_X2Y17.Y        Tilo                  0.660   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X1Y6.G4        net (fanout=7)        0.979   graph_unit/ship_x_reg_or0001
    SLICE_X1Y6.Y         Tilo                  0.612   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X12Y12.G3      net (fanout=3)        1.035   graph_unit/N144
    SLICE_X12Y12.CLK     Tgck                  0.776   graph_unit/ship_x_reg<1>
                                                       graph_unit/ship_x_reg_mux0000<8>1
                                                       graph_unit/ship_x_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.459ns (7.858ns logic, 9.601ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.276ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.038 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X6Y40.G1       net (fanout=41)       2.686   vga_sync_unit/v_count_reg<2>
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X6Y40.F4       net (fanout=6)        0.078   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X7Y41.F1       net (fanout=13)       1.056   graph_unit/rom_addr_alien_boss<2>
    SLICE_X7Y41.X        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000051
    SLICE_X8Y42.G2       net (fanout=1)        0.562   graph_unit/Mrom_rom_data_alien_boss_rom00005
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X9Y42.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X9Y42.X        Tilo                  0.612   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X10Y42.G1      net (fanout=1)        0.381   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X10Y42.X       Tif5x                 1.000   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000_F
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y27.G3      net (fanout=6)        1.333   graph_unit/rd_alien_boss_on
    SLICE_X18Y27.Y       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/ship_got_hit1
    SLICE_X2Y17.G4       net (fanout=8)        1.327   graph_unit/N59
    SLICE_X2Y17.Y        Tilo                  0.660   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X1Y6.G4        net (fanout=7)        0.979   graph_unit/ship_x_reg_or0001
    SLICE_X1Y6.Y         Tilo                  0.612   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X12Y12.G3      net (fanout=3)        1.035   graph_unit/N144
    SLICE_X12Y12.CLK     Tgck                  0.776   graph_unit/ship_x_reg<1>
                                                       graph_unit/ship_x_reg_mux0000<8>1
                                                       graph_unit/ship_x_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     17.276ns (7.819ns logic, 9.457ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_7 (SLICE_X0Y13.F3), 3365 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      17.001ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.024 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X6Y40.G1       net (fanout=41)       2.686   vga_sync_unit/v_count_reg<2>
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y41.G1       net (fanout=6)        0.229   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y41.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X5Y43.BX       net (fanout=12)       1.349   graph_unit/rom_addr_alien_boss<3>
    SLICE_X5Y43.X        Tbxx                  0.641   graph_unit/rom_data_alien_boss<10>
                                                       graph_unit/rom_data_alien_boss<10>
    SLICE_X5Y42.F4       net (fanout=1)        0.298   graph_unit/rom_data_alien_boss<10>
    SLICE_X5Y42.X        Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X9Y43.F2       net (fanout=1)        0.337   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X9Y43.X        Tilo                  0.612   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X10Y42.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X10Y42.X       Tif5x                 1.000   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000_G
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y27.G3      net (fanout=6)        1.333   graph_unit/rd_alien_boss_on
    SLICE_X18Y27.Y       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/ship_got_hit1
    SLICE_X2Y17.G4       net (fanout=8)        1.327   graph_unit/N59
    SLICE_X2Y17.Y        Tilo                  0.660   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X1Y6.G4        net (fanout=7)        0.979   graph_unit/ship_x_reg_or0001
    SLICE_X1Y6.Y         Tilo                  0.612   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X0Y13.F3       net (fanout=3)        0.475   graph_unit/N144
    SLICE_X0Y13.CLK      Tfck                  0.776   graph_unit/ship_x_reg<7>
                                                       graph_unit/ship_x_reg_mux0000<2>1
                                                       graph_unit/ship_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     17.001ns (7.690ns logic, 9.311ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.899ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.024 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X6Y40.G1       net (fanout=41)       2.686   vga_sync_unit/v_count_reg<2>
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X7Y41.G1       net (fanout=6)        0.229   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X7Y41.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X6Y43.BX       net (fanout=12)       1.230   graph_unit/rom_addr_alien_boss<3>
    SLICE_X6Y43.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y42.F1       net (fanout=1)        0.381   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X9Y42.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X9Y42.X        Tilo                  0.612   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X10Y42.G1      net (fanout=1)        0.381   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X10Y42.X       Tif5x                 1.000   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000_F
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y27.G3      net (fanout=6)        1.333   graph_unit/rd_alien_boss_on
    SLICE_X18Y27.Y       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/ship_got_hit1
    SLICE_X2Y17.G4       net (fanout=8)        1.327   graph_unit/N59
    SLICE_X2Y17.Y        Tilo                  0.660   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X1Y6.G4        net (fanout=7)        0.979   graph_unit/ship_x_reg_or0001
    SLICE_X1Y6.Y         Tilo                  0.612   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X0Y13.F3       net (fanout=3)        0.475   graph_unit/N144
    SLICE_X0Y13.CLK      Tfck                  0.776   graph_unit/ship_x_reg<7>
                                                       graph_unit/ship_x_reg_mux0000<2>1
                                                       graph_unit/ship_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     16.899ns (7.858ns logic, 9.041ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.716ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.024 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X6Y40.G1       net (fanout=41)       2.686   vga_sync_unit/v_count_reg<2>
    SLICE_X6Y40.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X6Y40.F4       net (fanout=6)        0.078   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X6Y40.X        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X7Y41.F1       net (fanout=13)       1.056   graph_unit/rom_addr_alien_boss<2>
    SLICE_X7Y41.X        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000051
    SLICE_X8Y42.G2       net (fanout=1)        0.562   graph_unit/Mrom_rom_data_alien_boss_rom00005
    SLICE_X8Y42.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X9Y42.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X9Y42.X        Tilo                  0.612   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X10Y42.G1      net (fanout=1)        0.381   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X10Y42.X       Tif5x                 1.000   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000_F
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y27.G3      net (fanout=6)        1.333   graph_unit/rd_alien_boss_on
    SLICE_X18Y27.Y       Tilo                  0.660   graph_unit/miss29
                                                       graph_unit/ship_got_hit1
    SLICE_X2Y17.G4       net (fanout=8)        1.327   graph_unit/N59
    SLICE_X2Y17.Y        Tilo                  0.660   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X1Y6.G4        net (fanout=7)        0.979   graph_unit/ship_x_reg_or0001
    SLICE_X1Y6.Y         Tilo                  0.612   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X0Y13.F3       net (fanout=3)        0.475   graph_unit/N144
    SLICE_X0Y13.CLK      Tfck                  0.776   graph_unit/ship_x_reg<7>
                                                       graph_unit/ship_x_reg_mux0000<2>1
                                                       graph_unit/ship_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     16.716ns (7.819ns logic, 8.897ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/play_alien_alive_reg (SLICE_X20Y22.CE), 9548 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_projectil_1_x_reg_1 (FF)
  Destination:          graph_unit/play_alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.883ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (0.037 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_projectil_1_x_reg_1 to graph_unit/play_alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.XQ       Tcko                  0.514   graph_unit/ship_projectil_1_x_reg<1>
                                                       graph_unit/ship_projectil_1_x_reg_1
    SLICE_X24Y5.G2       net (fanout=2)        1.141   graph_unit/ship_projectil_1_x_reg<1>
    SLICE_X24Y5.COUT     Topcyg                0.984   graph_unit/ship_projectil_1_x_r_addsub0000<0>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_lut<1>_INV_0
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<1>
    SLICE_X24Y6.CIN      net (fanout=1)        0.000   graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<1>
    SLICE_X24Y6.COUT     Tbyp                  0.113   graph_unit/ship_projectil_1_x_r_addsub0000<2>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<2>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<3>
    SLICE_X24Y7.CIN      net (fanout=1)        0.000   graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<3>
    SLICE_X24Y7.Y        Tciny                 0.768   graph_unit/ship_projectil_1_x_r_addsub0000<4>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<4>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_xor<5>
    SLICE_X28Y3.G1       net (fanout=1)        0.832   graph_unit/ship_projectil_1_x_r_addsub0000<5>
    SLICE_X28Y3.COUT     Topcyg                0.984   graph_unit/ship_projectil_1_x_r<4>
                                                       graph_unit/Msub_ship_projectil_1_x_r_lut<5>_INV_0
                                                       graph_unit/Msub_ship_projectil_1_x_r_cy<5>
    SLICE_X28Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_projectil_1_x_r_cy<5>
    SLICE_X28Y4.X        Tcinx                 0.432   graph_unit/ship_projectil_1_x_r<6>
                                                       graph_unit/Msub_ship_projectil_1_x_r_xor<6>
    SLICE_X29Y4.F2       net (fanout=1)        0.618   graph_unit/ship_projectil_1_x_r<6>
    SLICE_X29Y4.COUT     Topcyf                1.011   graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<7>
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_lut<6>
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<6>
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<7>
    SLICE_X29Y5.CIN      net (fanout=1)        0.000   graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<7>
    SLICE_X29Y5.COUT     Tbyp                  0.103   graph_unit/ship_projectil_1_on_cmp_le0001
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<8>
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<9>
    SLICE_X26Y10.G3      net (fanout=1)        0.675   graph_unit/ship_projectil_1_on_cmp_le0001
    SLICE_X26Y10.Y       Tilo                  0.660   graph_unit/hit_and0000
                                                       graph_unit/ship_projectil_1_on_and0000
    SLICE_X14Y24.F2      net (fanout=16)       1.904   graph_unit/ship_projectil_1_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/alien_alive_next_and0000
                                                       graph_unit/alien_alive_next_and00001
    SLICE_X18Y25.F4      net (fanout=2)        0.543   graph_unit/alien_alive_next_and0000
    SLICE_X18Y25.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg_or000020
                                                       graph_unit/alien_boss_alive_reg_or000020
    SLICE_X16Y28.G1      net (fanout=1)        0.840   graph_unit/alien_boss_alive_reg_or000020
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_boss_lives_reg_not0003
                                                       graph_unit/alien_boss_alive_reg_or000032
    SLICE_X20Y22.F2      net (fanout=12)       1.393   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/play_alien_alive_reg
                                                       graph_unit/play_alien_alive_reg_not00011
    SLICE_X20Y22.CE      net (fanout=1)        0.245   graph_unit/play_alien_alive_reg_not0001
    SLICE_X20Y22.CLK     Tceck                 0.483   graph_unit/play_alien_alive_reg
                                                       graph_unit/play_alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.883ns (8.692ns logic, 8.191ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_projectil_1_x_reg_1 (FF)
  Destination:          graph_unit/play_alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.702ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (0.037 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_projectil_1_x_reg_1 to graph_unit/play_alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.XQ       Tcko                  0.514   graph_unit/ship_projectil_1_x_reg<1>
                                                       graph_unit/ship_projectil_1_x_reg_1
    SLICE_X24Y5.G2       net (fanout=2)        1.141   graph_unit/ship_projectil_1_x_reg<1>
    SLICE_X24Y5.COUT     Topcyg                0.984   graph_unit/ship_projectil_1_x_r_addsub0000<0>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_lut<1>_INV_0
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<1>
    SLICE_X24Y6.CIN      net (fanout=1)        0.000   graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<1>
    SLICE_X24Y6.COUT     Tbyp                  0.113   graph_unit/ship_projectil_1_x_r_addsub0000<2>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<2>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<3>
    SLICE_X24Y7.CIN      net (fanout=1)        0.000   graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<3>
    SLICE_X24Y7.Y        Tciny                 0.768   graph_unit/ship_projectil_1_x_r_addsub0000<4>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<4>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_xor<5>
    SLICE_X28Y3.G1       net (fanout=1)        0.832   graph_unit/ship_projectil_1_x_r_addsub0000<5>
    SLICE_X28Y3.COUT     Topcyg                0.984   graph_unit/ship_projectil_1_x_r<4>
                                                       graph_unit/Msub_ship_projectil_1_x_r_lut<5>_INV_0
                                                       graph_unit/Msub_ship_projectil_1_x_r_cy<5>
    SLICE_X28Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_projectil_1_x_r_cy<5>
    SLICE_X28Y4.X        Tcinx                 0.432   graph_unit/ship_projectil_1_x_r<6>
                                                       graph_unit/Msub_ship_projectil_1_x_r_xor<6>
    SLICE_X29Y4.F2       net (fanout=1)        0.618   graph_unit/ship_projectil_1_x_r<6>
    SLICE_X29Y4.COUT     Topcyf                0.830   graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<7>
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<6>
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<7>
    SLICE_X29Y5.CIN      net (fanout=1)        0.000   graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<7>
    SLICE_X29Y5.COUT     Tbyp                  0.103   graph_unit/ship_projectil_1_on_cmp_le0001
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<8>
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<9>
    SLICE_X26Y10.G3      net (fanout=1)        0.675   graph_unit/ship_projectil_1_on_cmp_le0001
    SLICE_X26Y10.Y       Tilo                  0.660   graph_unit/hit_and0000
                                                       graph_unit/ship_projectil_1_on_and0000
    SLICE_X14Y24.F2      net (fanout=16)       1.904   graph_unit/ship_projectil_1_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/alien_alive_next_and0000
                                                       graph_unit/alien_alive_next_and00001
    SLICE_X18Y25.F4      net (fanout=2)        0.543   graph_unit/alien_alive_next_and0000
    SLICE_X18Y25.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg_or000020
                                                       graph_unit/alien_boss_alive_reg_or000020
    SLICE_X16Y28.G1      net (fanout=1)        0.840   graph_unit/alien_boss_alive_reg_or000020
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_boss_lives_reg_not0003
                                                       graph_unit/alien_boss_alive_reg_or000032
    SLICE_X20Y22.F2      net (fanout=12)       1.393   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/play_alien_alive_reg
                                                       graph_unit/play_alien_alive_reg_not00011
    SLICE_X20Y22.CE      net (fanout=1)        0.245   graph_unit/play_alien_alive_reg_not0001
    SLICE_X20Y22.CLK     Tceck                 0.483   graph_unit/play_alien_alive_reg
                                                       graph_unit/play_alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.702ns (8.511ns logic, 8.191ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_projectil_1_x_reg_1 (FF)
  Destination:          graph_unit/play_alien_alive_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.689ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (0.037 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_projectil_1_x_reg_1 to graph_unit/play_alien_alive_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.XQ       Tcko                  0.514   graph_unit/ship_projectil_1_x_reg<1>
                                                       graph_unit/ship_projectil_1_x_reg_1
    SLICE_X24Y5.G2       net (fanout=2)        1.141   graph_unit/ship_projectil_1_x_reg<1>
    SLICE_X24Y5.COUT     Topcyg                0.984   graph_unit/ship_projectil_1_x_r_addsub0000<0>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_lut<1>_INV_0
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<1>
    SLICE_X24Y6.CIN      net (fanout=1)        0.000   graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<1>
    SLICE_X24Y6.COUT     Tbyp                  0.113   graph_unit/ship_projectil_1_x_r_addsub0000<2>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<2>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<3>
    SLICE_X24Y7.CIN      net (fanout=1)        0.000   graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<3>
    SLICE_X24Y7.Y        Tciny                 0.768   graph_unit/ship_projectil_1_x_r_addsub0000<4>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_cy<4>
                                                       graph_unit/Madd_ship_projectil_1_x_r_addsub0000_xor<5>
    SLICE_X28Y3.G1       net (fanout=1)        0.832   graph_unit/ship_projectil_1_x_r_addsub0000<5>
    SLICE_X28Y3.COUT     Topcyg                0.984   graph_unit/ship_projectil_1_x_r<4>
                                                       graph_unit/Msub_ship_projectil_1_x_r_lut<5>_INV_0
                                                       graph_unit/Msub_ship_projectil_1_x_r_cy<5>
    SLICE_X28Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_projectil_1_x_r_cy<5>
    SLICE_X28Y4.COUT     Tbyp                  0.113   graph_unit/ship_projectil_1_x_r<6>
                                                       graph_unit/Msub_ship_projectil_1_x_r_cy<6>
                                                       graph_unit/Msub_ship_projectil_1_x_r_cy<7>
    SLICE_X28Y5.CIN      net (fanout=1)        0.000   graph_unit/Msub_ship_projectil_1_x_r_cy<7>
    SLICE_X28Y5.X        Tcinx                 0.432   graph_unit/ship_projectil_1_x_r<8>
                                                       graph_unit/Msub_ship_projectil_1_x_r_xor<8>
    SLICE_X29Y5.F1       net (fanout=1)        0.414   graph_unit/ship_projectil_1_x_r<8>
    SLICE_X29Y5.COUT     Topcyf                1.011   graph_unit/ship_projectil_1_on_cmp_le0001
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_lut<8>
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<8>
                                                       graph_unit/Mcompar_ship_projectil_1_on_cmp_le0001_cy<9>
    SLICE_X26Y10.G3      net (fanout=1)        0.675   graph_unit/ship_projectil_1_on_cmp_le0001
    SLICE_X26Y10.Y       Tilo                  0.660   graph_unit/hit_and0000
                                                       graph_unit/ship_projectil_1_on_and0000
    SLICE_X14Y24.F2      net (fanout=16)       1.904   graph_unit/ship_projectil_1_on
    SLICE_X14Y24.X       Tilo                  0.660   graph_unit/alien_alive_next_and0000
                                                       graph_unit/alien_alive_next_and00001
    SLICE_X18Y25.F4      net (fanout=2)        0.543   graph_unit/alien_alive_next_and0000
    SLICE_X18Y25.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg_or000020
                                                       graph_unit/alien_boss_alive_reg_or000020
    SLICE_X16Y28.G1      net (fanout=1)        0.840   graph_unit/alien_boss_alive_reg_or000020
    SLICE_X16Y28.Y       Tilo                  0.660   graph_unit/alien_boss_lives_reg_not0003
                                                       graph_unit/alien_boss_alive_reg_or000032
    SLICE_X20Y22.F2      net (fanout=12)       1.393   graph_unit/alien_boss_alive_reg_or0000
    SLICE_X20Y22.X       Tilo                  0.660   graph_unit/play_alien_alive_reg
                                                       graph_unit/play_alien_alive_reg_not00011
    SLICE_X20Y22.CE      net (fanout=1)        0.245   graph_unit/play_alien_alive_reg_not0001
    SLICE_X20Y22.CLK     Tceck                 0.483   graph_unit/play_alien_alive_reg
                                                       graph_unit/play_alien_alive_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.689ns (8.702ns logic, 7.987ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X3Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X3Y25.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X3Y25.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X2Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y24.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X2Y24.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<3>
    SLICE_X2Y24.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X0Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y22.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X0Y22.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X0Y22.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<1>/SR
  Logical resource: rgb_reg_1/SR
  Location pin: SLICE_X16Y26.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<1>/SR
  Logical resource: rgb_reg_1/SR
  Location pin: SLICE_X16Y26.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: state_reg_FSM_FFd1/SR
  Logical resource: state_reg_FSM_FFd1/SR
  Location pin: SLICE_X13Y20.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   17.564|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 581177 paths, 0 nets, and 5895 connections

Design statistics:
   Minimum period:  17.564ns{1}   (Maximum frequency:  56.935MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 02:17:59 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



