$date
	Wed Oct 06 14:29:03 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testclock $end
$var wire 1 ! clock $end
$upscope $end
$scope module testclock $end
$var wire 1 " p1 $end
$upscope $end
$scope module testclock $end
$var wire 1 # p2 $end
$upscope $end
$scope module testclock $end
$var wire 1 $ p3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#4
1$
1#
#8
0$
0#
#12
1!
#16
1#
1$
#20
0#
0$
#24
0!
1"
#28
1$
1#
#32
0$
0#
#36
1!
#40
1#
1$
#44
0#
0$
#48
0!
0"
#52
1$
1#
#56
0$
0#
#60
1!
#64
1#
1$
#68
0#
0$
#72
0!
1"
#76
1$
1#
#80
0$
0#
#84
1!
#88
1#
1$
#92
0#
0$
#96
0!
0"
#100
1$
1#
#104
0$
0#
#108
1!
#112
1#
1$
#116
0#
0$
#120
0!
1"
#124
1$
1#
#128
0$
0#
#132
1!
#136
1#
1$
#140
0#
0$
#144
0!
0"
#148
1$
1#
#152
0$
0#
#156
1!
#160
1#
1$
#164
0#
0$
#168
0!
1"
#172
1$
1#
#176
0$
0#
#180
1!
#184
1#
1$
#188
0#
0$
#192
0!
0"
#196
1$
1#
#200
0$
0#
#204
1!
#208
1#
1$
#212
0#
0$
#216
0!
1"
#220
1$
1#
#224
0$
0#
#228
1!
#232
1#
1$
#236
0#
0$
#240
0!
0"
#244
1$
1#
#248
0$
0#
#252
1!
#256
1#
1$
#260
0#
0$
#264
0!
1"
#268
1$
1#
#272
0$
0#
#276
1!
#280
1#
1$
#284
0#
0$
#288
0!
0"
#292
1$
1#
#296
0$
0#
#300
1!
