--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 200 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vsx95t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.387ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "c09f12_01_katadc0/c09f12_01_katadc0/adc_clk_buf" PERIOD 
= 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.600ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"c09f12_01_katadc0/c09f12_01_katadc0/adc_clk_dcm" derived from  NET 
"c09f12_01_katadc0/c09f12_01_katadc0/adc_clk_buf" PERIOD = 5 ns HIGH 50%;  duty 
cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 274682 paths analyzed, 90051 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.967ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"c09f12_01_katadc0/c09f12_01_katadc0/adc_clk90_dcm" derived from  NET 
"c09f12_01_katadc0/c09f12_01_katadc0/adc_clk_buf" PERIOD = 5 ns HIGH 50%;  duty 
cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"c09f12_01_katadc0/c09f12_01_katadc0/adc_clk180_dcm" derived from  NET 
"c09f12_01_katadc0/c09f12_01_katadc0/adc_clk_buf" PERIOD = 5 ns HIGH 50%;  duty 
cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.498ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"c09f12_01_katadc0/c09f12_01_katadc0/adc_clk270_dcm" derived from  NET 
"c09f12_01_katadc0/c09f12_01_katadc0/adc_clk_buf" PERIOD = 5 ns HIGH 50%;  duty 
cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 80 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.745ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dly_clk_n = PERIOD TIMEGRP "dly_clk_n" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2318 paths analyzed, 481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.889ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mgt_clk_0 = PERIOD TIMEGRP "mgt_clk_0" 156.25 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30216 paths analyzed, 5808 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.349ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mgt_clk_mult_2_b = PERIOD TIMEGRP "mgt_clk_mult_2_b" 
156.25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.523ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for c09f12_01_katadc0/c09f12_01_katadc0/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|c09f12_01_katadc0/c09f12_01_kat|      5.000ns|      3.600ns|      4.967ns|            0|            0|            0|       274805|
|adc0/adc_clk_buf               |             |             |             |             |             |             |             |
| c09f12_01_katadc0/c09f12_01_ka|      5.000ns|      4.967ns|          N/A|            0|            0|       274682|            0|
| tadc0/adc_clk_dcm             |             |             |             |             |             |             |             |
| c09f12_01_katadc0/c09f12_01_ka|      5.000ns|      3.418ns|          N/A|            0|            0|            1|            0|
| tadc0/adc_clk90_dcm           |             |             |             |             |             |             |             |
| c09f12_01_katadc0/c09f12_01_ka|      5.000ns|      4.498ns|          N/A|            0|            0|           42|            0|
| tadc0/adc_clk180_dcm          |             |             |             |             |             |             |             |
| c09f12_01_katadc0/c09f12_01_ka|      5.000ns|      3.745ns|          N/A|            0|            0|           80|            0|
| tadc0/adc_clk270_dcm          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc0clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    4.967|         |         |         |
adc0clk_p      |    4.967|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc0clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    4.967|         |         |         |
adc0clk_p      |    4.967|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    4.889|         |         |         |
dly_clk_p      |    4.889|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    4.889|         |         |         |
dly_clk_p      |    4.889|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mgt_ref_clk_bottom_n
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
mgt_ref_clk_bottom_n|    6.349|         |         |         |
mgt_ref_clk_bottom_p|    6.349|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mgt_ref_clk_bottom_p
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
mgt_ref_clk_bottom_n|    6.349|         |         |         |
mgt_ref_clk_bottom_p|    6.349|         |         |         |
--------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 307357 paths, 1 nets, and 103394 connections

Design statistics:
   Minimum period:   8.332ns   (Maximum frequency: 120.019MHz)
   Maximum net delay:   2.387ns


Analysis completed Fri Aug  8 18:10:09 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1265 MB



