#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr 24 11:38:31 2019
# Process ID: 6028
# Current directory: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4920 E:\ECE_471\Labs\nexysFIR\blockDiag\stateMachineFirlet\stateMachineFirlet.xpr
# Log file: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/vivado.log
# Journal file: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 871.664 ; gain = 158.246
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274674552A
set_property PROGRAM.FILE {E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/_main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/_main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property -dict [list CONFIG.CoefficientVector {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,6.1035e-05,6.1035e-05,6.1035e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,0.00012207,0.00012207,0.00012207,0.00015259,0.00015259,0.00015259,0.00018311,0.00018311,0.00018311,0.00018311,0.00021362,0.00021362,0.00021362,0.00024414,0.00024414,0.00024414,0.00027466,0.00027466,0.00027466,0.00030518,0.00030518,0.00030518,0.00033569,0.00033569,0.00033569,0.00036621,0.00036621,0.00036621,0.00039673,0.00039673,0.00039673,0.00042725,0.00042725,0.00042725,0.00045776,0.00045776,0.00048828,0.00048828,0.00048828,0.0005188,0.0005188,0.0005188,0.00054932,0.00054932,0.00054932,0.00057983,0.00057983,0.00061035,0.00061035,0.00061035,0.00064087,0.00064087,0.00064087,0.00067139,0.00067139,0.00067139,0.0007019,0.0007019,0.00073242,0.00073242,0.00073242,0.00076294,0.00076294,0.00079346,0.00079346,0.00079346,0.00082397,0.00082397,0.00082397,0.00085449,0.00085449,0.00088501,0.00088501,0.00088501,0.00091553,0.00091553,0.00094604,0.00094604,0.00094604,0.00097656,0.00097656,0.0010071,0.0010071,0.0010071,0.0010376,0.0010376,0.0010681,0.0010681,0.0010681,0.0010986,0.0010986,0.0011292,0.0011292,0.0011292,0.0011597,0.0011597,0.0011902,0.0011902,0.0011902,0.0012207,0.0012207,0.0012512,0.0012512,0.0012512,0.0012817,0.0012817,0.0013123,0.0013123,0.0013123,0.0013428,0.0013428,0.0013733,0.0013733,0.0013733,0.0014038,0.0014038,0.0014343,0.0014343,0.0014343,0.0014648,0.0014648,0.0014954,0.0014954,0.0014954,0.0015259,0.0015259,0.0015564,0.0015564,0.0015564,0.0015869,0.0015869,0.0016174,0.0016174,0.0016174,0.0016479,0.0016479,0.0016785,0.0016785,0.0016785,0.001709,0.001709,0.0017395,0.0017395,0.0017395,0.00177,0.00177,0.0018005,0.0018005,0.0018005,0.0018311,0.0018311,0.0018311,0.0018616,0.0018616,0.0018921,0.0018921,0.0018921,0.0019226,0.0019226,0.0019531,0.0019531,0.0019531,0.0019836,0.0019836,0.0019836,0.0020142,0.0020142,0.0020447,0.0020447,0.0020447,0.0020752,0.0020752,0.0020752,0.0021057,0.0021057,0.0021057,0.0021362,0.0021362,0.0021362,0.0021667,0.0021667,0.0021973,0.0021973,0.0021973,0.0022278,0.0022278,0.0022278,0.0022583,0.0022583,0.0022583,0.0022888,0.0022888,0.0022888,0.0023193,0.0023193,0.0023193,0.0023499,0.0023499,0.0023499,0.0023804,0.0023804,0.0023804,0.0023804,0.0024109,0.0024109,0.0024109,0.0024414,0.0024414,0.0024414,0.0024719,0.0024719,0.0024719,0.0024719,0.0025024,0.0025024,0.0025024,0.002533,0.002533,0.002533,0.002533,0.0025635,0.0025635,0.0025635,0.002594,0.002594,0.002594,0.002594,0.0026245,0.0026245,0.0026245,0.0026245,0.002655,0.002655,0.002655,0.002655,0.0026855,0.0026855,0.0026855,0.0026855,0.0027161,0.0027161,0.0027161,0.0027161,0.0027161,0.0027466,0.0027466,0.0027466,0.0027466,0.0027771,0.0027771,0.0027771,0.0027771,0.0027771,0.0028076,0.0028076,0.0028076,0.0028076,0.0028076,0.0028076,0.0028381,0.0028381,0.0028381,0.0028381,0.0028381,0.0028687,0.0028687,0.0028687,0.0028687,0.0028687,0.0028687,0.0028687,0.0028992,0.0028992,0.0028992,0.0028992,0.0028992,0.0028992,0.0028992,0.0029297,0.0029297,0.0029297,0.0029297,0.0029297,0.0029297,0.0029297,0.0029297,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029907,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029602,0.0029297,0.0029297,0.0029297,0.0029297,0.0029297,0.0029297,0.0029297,0.0029297,0.0028992,0.0028992,0.0028992,0.0028992,0.0028992,0.0028992,0.0028992,0.0028687,0.0028687,0.0028687,0.0028687,0.0028687,0.0028687,0.0028687,0.0028381,0.0028381,0.0028381,0.0028381,0.0028381,0.0028076,0.0028076,0.0028076,0.0028076,0.0028076,0.0028076,0.0027771,0.0027771,0.0027771,0.0027771,0.0027771,0.0027466,0.0027466,0.0027466,0.0027466,0.0027161,0.0027161,0.0027161,0.0027161,0.0027161,0.0026855,0.0026855,0.0026855,0.0026855,0.002655,0.002655,0.002655,0.002655,0.0026245,0.0026245,0.0026245,0.0026245,0.002594,0.002594,0.002594,0.002594,0.0025635,0.0025635,0.0025635,0.002533,0.002533,0.002533,0.002533,0.0025024,0.0025024,0.0025024,0.0024719,0.0024719,0.0024719,0.0024719,0.0024414,0.0024414,0.0024414,0.0024109,0.0024109,0.0024109,0.0023804,0.0023804,0.0023804,0.0023804,0.0023499,0.0023499,0.0023499,0.0023193,0.0023193,0.0023193,0.0022888,0.0022888,0.0022888,0.0022583,0.0022583,0.0022583,0.0022278,0.0022278,0.0022278,0.0021973,0.0021973,0.0021973,0.0021667,0.0021667,0.0021362,0.0021362,0.0021362,0.0021057,0.0021057,0.0021057,0.0020752,0.0020752,0.0020752,0.0020447,0.0020447,0.0020447,0.0020142,0.0020142,0.0019836,0.0019836,0.0019836,0.0019531,0.0019531,0.0019531,0.0019226,0.0019226,0.0018921,0.0018921,0.0018921,0.0018616,0.0018616,0.0018311,0.0018311,0.0018311,0.0018005,0.0018005,0.0018005,0.00177,0.00177,0.0017395,0.0017395,0.0017395,0.001709,0.001709,0.0016785,0.0016785,0.0016785,0.0016479,0.0016479,0.0016174,0.0016174,0.0016174,0.0015869,0.0015869,0.0015564,0.0015564,0.0015564,0.0015259,0.0015259,0.0014954,0.0014954,0.0014954,0.0014648,0.0014648,0.0014343,0.0014343,0.0014343,0.0014038,0.0014038,0.0013733,0.0013733,0.0013733,0.0013428,0.0013428,0.0013123,0.0013123,0.0013123,0.0012817,0.0012817,0.0012512,0.0012512,0.0012512,0.0012207,0.0012207,0.0011902,0.0011902,0.0011902,0.0011597,0.0011597,0.0011292,0.0011292,0.0011292,0.0010986,0.0010986,0.0010681,0.0010681,0.0010681,0.0010376,0.0010376,0.0010071,0.0010071,0.0010071,0.00097656,0.00097656,0.00094604,0.00094604,0.00094604,0.00091553,0.00091553,0.00088501,0.00088501,0.00088501,0.00085449,0.00085449,0.00082397,0.00082397,0.00082397,0.00079346,0.00079346,0.00079346,0.00076294,0.00076294,0.00073242,0.00073242,0.00073242,0.0007019,0.0007019,0.00067139,0.00067139,0.00067139,0.00064087,0.00064087,0.00064087,0.00061035,0.00061035,0.00061035,0.00057983,0.00057983,0.00054932,0.00054932,0.00054932,0.0005188,0.0005188,0.0005188,0.00048828,0.00048828,0.00048828,0.00045776,0.00045776,0.00042725,0.00042725,0.00042725,0.00039673,0.00039673,0.00039673,0.00036621,0.00036621,0.00036621,0.00033569,0.00033569,0.00033569,0.00030518,0.00030518,0.00030518,0.00027466,0.00027466,0.00027466,0.00024414,0.00024414,0.00024414,0.00021362,0.00021362,0.00021362,0.00018311,0.00018311,0.00018311,0.00018311,0.00015259,0.00015259,0.00015259,0.00012207,0.00012207,0.00012207,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,6.1035e-05,6.1035e-05,6.1035e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00024414,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00021362,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00018311,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00015259,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,0.00012207,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,9.1553e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,6.1035e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,3.0518e-05,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0} CONFIG.Coefficient_Fractional_Bits {15} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Unsigned} CONFIG.Quantization {Quantize_Only} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Non_Symmetric} CONFIG.Data_Width {12} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {28} CONFIG.ColumnConfig {51}] [get_ips fir_compiler_0]
generate_target all [get_files  E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs  fir_compiler_0_synth_1
[Wed Apr 24 11:50:50 2019] Launched fir_compiler_0_synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files -ipstatic_source_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/modelsim} {questa=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/questa} {riviera=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/riviera} {activehdl=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 24 11:53:20 2019] Launched synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/runme.log
[Wed Apr 24 11:53:20 2019] Launched impl_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274674552A
set_property PROGRAM.FILE {E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/_main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/_main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: _main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.273 ; gain = 118.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 100 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
	Parameter _maxVoltage bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 100 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:72]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:73]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 's_axis_data_tdata' does not match port width (16) of module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:97]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:148]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:135]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:136]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:130]
WARNING: [Synth 8-3848] Net RGB1_Red in module/entity _main does not have driver. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:27]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design _main has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design _main has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design _main has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port RGB1_Red
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1835.027 ; gain = 157.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1835.027 ; gain = 157.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1835.027 ; gain = 157.289
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2220.879 ; gain = 543.141
19 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2220.879 ; gain = 547.480
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2224.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 100 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
	Parameter _maxVoltage bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 100 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:72]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:73]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 's_axis_data_tdata' does not match port width (16) of module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:97]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:148]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:135]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:136]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:130]
WARNING: [Synth 8-3848] Net RGB1_Red in module/entity _main does not have driver. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:27]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design _main has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design _main has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port RGB1_Red
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.598 ; gain = 7.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2233.367 ; gain = 9.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2233.367 ; gain = 9.145
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2310.117 ; gain = 85.895
set_property -dict [list CONFIG.Data_Width {16} CONFIG.Data_Fractional_Bits {0} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {32}] [get_ips fir_compiler_0]
generate_target all [get_files  E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2310.117 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs  fir_compiler_0_synth_1
[Wed Apr 24 12:01:40 2019] Launched fir_compiler_0_synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files -ipstatic_source_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/modelsim} {questa=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/questa} {riviera=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/riviera} {activehdl=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run fir_compiler_0_synth_1
[Wed Apr 24 12:02:12 2019] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 24 12:02:17 2019] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 24 12:02:23 2019] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 24 12:02:29 2019] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 24 12:02:41 2019] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 24 12:02:51 2019] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 24 12:03:04 2019] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 24 12:03:15 2019] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 24 12:03:35 2019] Waiting for fir_compiler_0_synth_1 to finish...
[Wed Apr 24 12:04:00 2019] Waiting for fir_compiler_0_synth_1 to finish...

*** Running vivado
    with args -log fir_compiler_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_compiler_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fir_compiler_0.tcl -notrace
Command: synth_design -top fir_compiler_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 413.293 ; gain = 99.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_compiler_0 - type: string 
	Parameter C_COEF_FILE bound to: fir_compiler_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 5049 - type: integer 
	Parameter C_FILTER_TYPE bound to: 0 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 5020 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 51 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 1 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 1 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 32 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 32 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 51 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 99 - type: integer 
	Parameter C_INPUT_RATE bound to: 100 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 100 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 1 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 1 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 157 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd:61141' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_0' (15#1) [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:70]
WARNING: [Synth 8-3331] design delay__parameterized7 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized7 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design cntrl_delay__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design cntrl_delay__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design cntrl_delay__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design delay__parameterized6 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized6 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized6 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized6 has unconnected port CLK
WARNING: [Synth 8-3331] design buff has unconnected port RE
WARNING: [Synth 8-3331] design buff has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized13 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized13 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design delay__parameterized12 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized12 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized12 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized12 has unconnected port CLK
WARNING: [Synth 8-3331] design calc__parameterized0 has unconnected port PRE_ADDSUB
WARNING: [Synth 8-3331] design calc__parameterized0 has unconnected port PRE_ADD_BYPASS
WARNING: [Synth 8-3331] design calc__parameterized0 has unconnected port CED
WARNING: [Synth 8-3331] design delay__parameterized11 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized11 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design add_accum has unconnected port POUT[casc][52]
WARNING: [Synth 8-3331] design add_accum has unconnected port POUT[casc][51]
WARNING: [Synth 8-3331] design add_accum has unconnected port POUT[casc][50]
WARNING: [Synth 8-3331] design add_accum has unconnected port POUT[casc][49]
WARNING: [Synth 8-3331] design add_accum has unconnected port POUT[casc][48]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][47]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][46]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][45]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][44]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][43]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][42]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][41]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][40]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][39]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][38]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][37]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][36]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][35]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][34]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][33]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][32]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][31]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][30]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][29]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][28]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][27]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][26]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][25]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][24]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][23]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][22]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][21]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][20]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][19]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][18]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][17]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][16]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][15]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][14]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][13]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][12]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][11]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][10]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][9]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][8]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][7]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][6]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][5]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][4]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][3]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][2]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][1]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[fab][0]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[casc][52]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[casc][51]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[casc][50]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[casc][49]
WARNING: [Synth 8-3331] design add_accum has unconnected port PIN[casc][48]
WARNING: [Synth 8-3331] design delay__parameterized10 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized10 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized10 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized10 has unconnected port CLK
WARNING: [Synth 8-3331] design calc has unconnected port PRE_ADDSUB
WARNING: [Synth 8-3331] design calc has unconnected port PRE_ADD_BYPASS
WARNING: [Synth 8-3331] design calc has unconnected port CED
WARNING: [Synth 8-3331] design delay__parameterized9 has unconnected port WE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 554.172 ; gain = 239.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 554.172 ; gain = 239.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 554.172 ; gain = 239.938
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/fir_compiler_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/fir_compiler_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 851.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 851.461 ; gain = 537.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 851.461 ; gain = 537.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/fir_compiler_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 851.461 ; gain = 537.227
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_bram.gen_write_first.gen_double_reg.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 851.461 ; gain = 537.227
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay' (delay__parameterized4) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[1].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_coln_cntrl_and_addr[1].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_coln_cntrl_and_addr[2].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_coln_cntrl_and_addr[2].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_coln_cntrl_and_addr[3].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_coln_cntrl_and_addr[3].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_coln_cntrl_and_addr[4].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[4].g_coln_cntrl_and_addr[4].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[4].g_coln_cntrl_and_addr[5].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[5].g_coln_cntrl_and_addr[5].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[5].g_coln_cntrl_and_addr[6].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_coln_cntrl_and_addr[6].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_coln_cntrl_and_addr[7].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[7].g_coln_cntrl_and_addr[7].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[7].g_coln_cntrl_and_addr[8].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[8].g_coln_cntrl_and_addr[8].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[8].g_coln_cntrl_and_addr[9].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[9].g_coln_cntrl_and_addr[9].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[9].g_coln_cntrl_and_addr[10].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[10].g_coln_cntrl_and_addr[10].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[10].g_coln_cntrl_and_addr[11].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[11].g_coln_cntrl_and_addr[11].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[11].g_coln_cntrl_and_addr[12].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[12].g_coln_cntrl_and_addr[12].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[12].g_coln_cntrl_and_addr[13].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[13].g_coln_cntrl_and_addr[13].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[13].g_coln_cntrl_and_addr[14].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[14].g_coln_cntrl_and_addr[14].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[14].g_coln_cntrl_and_addr[15].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[15].g_coln_cntrl_and_addr[15].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[15].g_coln_cntrl_and_addr[16].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[16].g_coln_cntrl_and_addr[16].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[16].g_coln_cntrl_and_addr[17].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[17].g_coln_cntrl_and_addr[17].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[17].g_coln_cntrl_and_addr[18].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[18].g_coln_cntrl_and_addr[18].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[18].g_coln_cntrl_and_addr[19].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[19].g_coln_cntrl_and_addr[19].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[19].g_coln_cntrl_and_addr[20].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[20].g_coln_cntrl_and_addr[20].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[20].g_coln_cntrl_and_addr[21].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[21].g_coln_cntrl_and_addr[21].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[21].g_coln_cntrl_and_addr[22].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[22].g_coln_cntrl_and_addr[22].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[22].g_coln_cntrl_and_addr[23].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[23].g_coln_cntrl_and_addr[23].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[23].g_coln_cntrl_and_addr[24].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[24].g_coln_cntrl_and_addr[24].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[24].g_coln_cntrl_and_addr[25].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[25].g_coln_cntrl_and_addr[25].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[25].g_coln_cntrl_and_addr[26].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[26].g_coln_cntrl_and_addr[26].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[26].g_coln_cntrl_and_addr[27].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[27].g_coln_cntrl_and_addr[27].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[27].g_coln_cntrl_and_addr[28].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[28].g_coln_cntrl_and_addr[28].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[28].g_coln_cntrl_and_addr[29].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[29].g_coln_cntrl_and_addr[29].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[29].g_coln_cntrl_and_addr[30].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[30].g_coln_cntrl_and_addr[30].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[30].g_coln_cntrl_and_addr[31].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[31].g_coln_cntrl_and_addr[31].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[31].g_coln_cntrl_and_addr[32].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[32].g_coln_cntrl_and_addr[32].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[32].g_coln_cntrl_and_addr[33].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[33].g_coln_cntrl_and_addr[33].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[33].g_coln_cntrl_and_addr[34].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[34].g_coln_cntrl_and_addr[34].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[34].g_coln_cntrl_and_addr[35].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[35].g_coln_cntrl_and_addr[35].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[35].g_coln_cntrl_and_addr[36].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[36].g_coln_cntrl_and_addr[36].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[36].g_coln_cntrl_and_addr[37].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[37].g_coln_cntrl_and_addr[37].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[37].g_coln_cntrl_and_addr[38].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[38].g_coln_cntrl_and_addr[38].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[38].g_coln_cntrl_and_addr[39].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[39].g_coln_cntrl_and_addr[39].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[39].g_coln_cntrl_and_addr[40].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[40].g_coln_cntrl_and_addr[40].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[40].g_coln_cntrl_and_addr[41].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[41].g_coln_cntrl_and_addr[41].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[41].g_coln_cntrl_and_addr[42].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[42].g_coln_cntrl_and_addr[42].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[42].g_coln_cntrl_and_addr[43].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[43].g_coln_cntrl_and_addr[43].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[43].g_coln_cntrl_and_addr[44].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[44].g_coln_cntrl_and_addr[44].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[44].g_coln_cntrl_and_addr[45].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[45].g_coln_cntrl_and_addr[45].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[45].g_coln_cntrl_and_addr[46].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[46].g_coln_cntrl_and_addr[46].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[46].g_coln_cntrl_and_addr[47].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[47].g_coln_cntrl_and_addr[47].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[47].g_coln_cntrl_and_addr[48].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[48].g_coln_cntrl_and_addr[48].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[48].g_coln_cntrl_and_addr[49].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[49].g_coln_cntrl_and_addr[49].i_coln_cntrl_and_addr'
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[49].g_coln_cntrl_and_addr[50].i_coln_cntrl_and_addr' (cntrl_delay__parameterized0) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[50].g_coln_cntrl_and_addr[50].i_coln_cntrl_and_addr'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "g_single_rate.i_single_rate/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_bram.gen_write_first.gen_double_reg.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_data_reg) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[41].address_reg[41][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[42].address_reg[42][6]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[42].address_reg[42][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[42].address_reg[42][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[42].address_reg[42][3]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[42].address_reg[42][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[42].address_reg[42][1]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[42].address_reg[42][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[43].address_reg[43][6]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[43].address_reg[43][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[43].address_reg[43][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[43].address_reg[43][3]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[43].address_reg[43][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[43].address_reg[43][1]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[43].address_reg[43][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[44].address_reg[44][6]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[44].address_reg[44][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[44].address_reg[44][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[44].address_reg[44][3]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[44].address_reg[44][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[44].address_reg[44][1]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[44].address_reg[44][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[45].address_reg[45][6]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[45].address_reg[45][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[45].address_reg[45][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[45].address_reg[45][3]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[45].address_reg[45][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[45].address_reg[45][1]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[45].address_reg[45][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[46].address_reg[46][6]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[46].address_reg[46][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[46].address_reg[46][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[46].address_reg[46][3]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[46].address_reg[46][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[46].address_reg[46][1]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[46].address_reg[46][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[47].address_reg[47][6]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[47].address_reg[47][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[47].address_reg[47][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[47].address_reg[47][3]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[47].address_reg[47][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[47].address_reg[47][1]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[47].address_reg[47][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[48].address_reg[48][6]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[48].address_reg[48][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[48].address_reg[48][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[48].address_reg[48][3]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[48].address_reg[48][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[48].address_reg[48][1]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[48].address_reg[48][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[49].address_reg[49][6]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[49].address_reg[49][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[49].address_reg[49][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[49].address_reg[49][3]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[49].address_reg[49][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[49].address_reg[49][1]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[49].address_reg[49][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[50].address_reg[50][6]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[50].address_reg[50][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[50].address_reg[50][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[50].address_reg[50][3]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[50].address_reg[50][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[50].address_reg[50][1]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[50].address_reg[50][0]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[1].cntrl_reg[1][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[1].cntrl_reg[1][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[1].cntrl_reg[1][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].cntrl_reg[2][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].cntrl_reg[2][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].cntrl_reg[2][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].cntrl_reg[3][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].cntrl_reg[3][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].cntrl_reg[3][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[5].cntrl_reg[5][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[5].cntrl_reg[5][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[5].cntrl_reg[5][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[6].cntrl_reg[6][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[6].cntrl_reg[6][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[6].cntrl_reg[6][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[7].cntrl_reg[7][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[7].cntrl_reg[7][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[7].cntrl_reg[7][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[8].cntrl_reg[8][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[8].cntrl_reg[8][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[8].cntrl_reg[8][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[9].cntrl_reg[9][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[9].cntrl_reg[9][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[9].cntrl_reg[9][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[10].cntrl_reg[10][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[10].cntrl_reg[10][4]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[10].cntrl_reg[10][5]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[11].cntrl_reg[11][2]) is unused and will be removed from module fir_compiler_v7_2_11_viv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[30].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[31].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[33].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[34].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[35].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[37].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[38].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[38].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[39].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[39].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[40].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[42].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[42].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[43].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[43].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[45].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[46].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[46].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sp_mem__parameterized0:/\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:14 . Memory (MB): peak = 851.461 ; gain = 537.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:29 . Memory (MB): peak = 891.293 ; gain = 577.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:30 . Memory (MB): peak = 904.531 ; gain = 590.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:32 . Memory (MB): peak = 918.660 ; gain = 604.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:33 . Memory (MB): peak = 918.660 ; gain = 604.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:33 . Memory (MB): peak = 918.660 ; gain = 604.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 918.660 ; gain = 604.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 918.660 ; gain = 604.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 918.660 ; gain = 604.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 918.660 ; gain = 604.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     2|
|2     |DSP48E1    |    51|
|3     |DSP48E1_1  |     1|
|4     |LUT1       |     4|
|5     |LUT2       |    31|
|6     |LUT3       |    18|
|7     |LUT4       |    10|
|8     |LUT5       |    14|
|9     |LUT6       |    97|
|10    |MUXF7      |    27|
|11    |RAMB18E1_2 |    25|
|12    |RAMB18E1_3 |     1|
|13    |SRL16E     |    58|
|14    |SRLC32E    |     6|
|15    |FDRE       |   734|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 918.660 ; gain = 604.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 418 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:18 . Memory (MB): peak = 918.660 ; gain = 307.137
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 918.660 ; gain = 604.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
378 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:40 . Memory (MB): peak = 924.488 ; gain = 622.094
INFO: [Common 17-1381] The checkpoint 'E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 924.488 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci
INFO: [Coretcl 2-1174] Renamed 201 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_compiler_0_utilization_synth.rpt -pb fir_compiler_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 924.488 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 12:03:57 2019...
[Wed Apr 24 12:04:01 2019] fir_compiler_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:49 . Memory (MB): peak = 2310.117 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2310.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 100 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
	Parameter _maxVoltage bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 100 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:72]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:73]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:148]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:135]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:136]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:130]
WARNING: [Synth 8-3848] Net RGB1_Red in module/entity _main does not have driver. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:27]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port RGB1_Red
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2310.117 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.117 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2366.188 ; gain = 56.070
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 100 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
	Parameter _maxVoltage bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 100 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:72]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:73]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:148]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:135]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:136]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:130]
WARNING: [Synth 8-3848] Net RGB1_Red in module/entity _main does not have driver. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:27]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port RGB1_Red
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2409.516 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2409.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2409.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2505.551 ; gain = 96.035
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 24 12:05:33 2019] Launched synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/runme.log
[Wed Apr 24 12:05:33 2019] Launched impl_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/_main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2505.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 100 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
	Parameter _maxVoltage bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 100 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:74]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:75]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:151]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:138]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:139]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:133]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.551 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2551.660 ; gain = 46.109
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 24 12:13:39 2019] Launched synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/runme.log
[Wed Apr 24 12:13:39 2019] Launched impl_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/_main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 24 12:19:56 2019] Launched synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/runme.log
[Wed Apr 24 12:19:56 2019] Launched impl_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/runme.log
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 24 12:27:00 2019] Launched synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/runme.log
[Wed Apr 24 12:27:00 2019] Launched impl_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/runme.log
set_property -dict [list CONFIG.DCLK_FREQUENCY {100} CONFIG.ADC_CONVERSION_RATE {1000}] [get_ips xadc_wiz_0]
set_property -dict [list CONFIG.ADC_CONVERSION_RATE {100}] [get_ips xadc_wiz_0]
generate_target all [get_files  E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_0'...
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -no_script -sync -force -quiet
reset_run xadc_wiz_0_synth_1
launch_runs  xadc_wiz_0_synth_1
[Wed Apr 24 12:35:16 2019] Launched xadc_wiz_0_synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/xadc_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -directory E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files -ipstatic_source_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/modelsim} {questa=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/questa} {riviera=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/riviera} {activehdl=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Sample_Frequency {0.1} CONFIG.Clock_Frequency {100} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Non_Symmetric} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {6}] [get_ips fir_compiler_0]
generate_target all [get_files  E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs  fir_compiler_0_synth_1
[Wed Apr 24 12:36:57 2019] Launched fir_compiler_0_synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files -ipstatic_source_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/modelsim} {questa=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/questa} {riviera=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/riviera} {activehdl=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2586.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 1000 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 1000 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:74]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:75]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:156]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:141]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:142]
WARNING: [Synth 8-5788] Register RGB1_Red_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:143]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:136]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2598.598 ; gain = 11.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2599.109 ; gain = 12.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2599.109 ; gain = 12.492
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.504 ; gain = 74.887
set_property -dict [list CONFIG.Sample_Frequency {0.001} CONFIG.Clock_Frequency {100} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Non_Symmetric} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {1}] [get_ips fir_compiler_0]
generate_target all [get_files  E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_compiler_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_compiler_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_compiler_0'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.504 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs  fir_compiler_0_synth_1
[Wed Apr 24 12:48:39 2019] Launched fir_compiler_0_synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/fir_compiler_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files -ipstatic_source_dir E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/modelsim} {questa=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/questa} {riviera=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/riviera} {activehdl=E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2661.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 1000 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 1000 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:74]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:75]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:157]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:142]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:143]
WARNING: [Synth 8-5788] Register RGB1_Red_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:144]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:137]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.504 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2667.988 ; gain = 6.484
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2667.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 1000 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 1000 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:74]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:75]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:157]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:142]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:143]
WARNING: [Synth 8-5788] Register RGB1_Red_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:144]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:137]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2667.988 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2667.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2667.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2667.988 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 24 12:52:48 2019] Launched synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/runme.log
[Wed Apr 24 12:52:48 2019] Launched impl_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274674552A
set_property PROGRAM.FILE {E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/_main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/_main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 3079.555 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 3079.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3146.000 ; gain = 478.012
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: _main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3163.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 1000 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 1000 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:74]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:75]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:157]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:142]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:143]
WARNING: [Synth 8-5788] Register RGB1_Red_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:144]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:137]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3184.332 ; gain = 21.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3184.902 ; gain = 21.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3184.902 ; gain = 21.672
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.184 ; gain = 136.953
18 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.188 ; gain = 136.957
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3341.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_main' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
	Parameter _samplingRate bound to: 1000 - type: integer 
	Parameter _initialDutyCycle bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_desired' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
	Parameter periodVal bound to: 1000 - type: integer 
WARNING: [Synth 8-5788] Register clk_desired_reg in module clk_desired is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clk_desired' (1#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/imports/new/clk_desired.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'vauxp2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:74]
WARNING: [Synth 8-689] width (16) of port connection 'vauxn2' does not match port width (1) of module 'xadc_wiz_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:75]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/.Xil/Vivado-6028-2UA407228R/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:157]
WARNING: [Synth 8-5788] Register pwmOut_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:142]
WARNING: [Synth 8-5788] Register ampPWM_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:143]
WARNING: [Synth 8-5788] Register RGB1_Red_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:144]
WARNING: [Synth 8-5788] Register _start_reg in module _main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:137]
INFO: [Synth 8-6155] done synthesizing module '_main' (4#1) [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/new/_main.v:23]
WARNING: [Synth 8-3917] design _main has port ampSD driven by constant 1
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxp2[1]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[15]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[14]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[13]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[12]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[11]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[10]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[9]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[8]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[7]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[6]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[5]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[4]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[3]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[2]
WARNING: [Synth 8-3331] design _main has unconnected port vauxn2[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3356.367 ; gain = 14.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3356.367 ; gain = 14.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3356.367 ; gain = 14.441
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc_instance_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir_instance_0'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc_instance_0/inst'
Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Finished Parsing XDC File [e:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir_instance_0/U0'
Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'vauxp2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'vauxn2[15:0]'. [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc:342]
Finished Parsing XDC File [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.srcs/constrs_1/imports/new/projeConst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/_main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3366.277 ; gain = 24.352
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Apr 24 13:04:19 2019] Launched synth_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/synth_1/runme.log
[Wed Apr 24 13:04:19 2019] Launched impl_1...
Run output will be captured here: E:/ECE_471/Labs/nexysFIR/blockDiag/stateMachineFirlet/stateMachineFirlet.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274674552A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2058] connect_hw_server command cancelled.
connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 3366.277 ; gain = 0.000
INFO: [Common 17-344] 'connect_hw_server' was cancelled
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2058] connect_hw_server command cancelled.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3366.277 ; gain = 0.000
INFO: [Common 17-344] 'connect_hw_server' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 13:09:20 2019...
