// Seed: 2040545120
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd3,
    parameter id_4 = 32'd53
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5[id_1*1'd0 : id_4&-1],
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  input wire _id_4;
  output supply1 id_3;
  inout tri0 id_2;
  output wire _id_1;
  wire id_9;
  assign id_3 = id_7;
  assign id_2 = 1;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_9
  );
  assign id_5 = id_7;
endmodule
