Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jul 23 17:03:25 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_OV7670_HDMI_timing_summary_routed.rpt -pb TOP_OV7670_HDMI_timing_summary_routed.pb -rpx TOP_OV7670_HDMI_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_OV7670_HDMI
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (477)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1550)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (477)
--------------------------
 There are 321 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_disp/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_spi_top/U_Debounce/counter_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1550)
---------------------------------------------------
 There are 1550 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.499      -12.712                     32                 5580        0.104        0.000                      0                 5580        3.500        0.000                       0                  5449  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.499      -12.712                     32                 5580        0.104        0.000                      0                 5580        3.500        0.000                       0                  5449  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -0.499ns,  Total Violation      -12.712ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.848ns (46.295%)  route 4.464ns (53.705%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.345    14.035    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.528    13.316    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]/C
                         clock pessimism              0.424    13.740    
                         clock uncertainty           -0.035    13.704    
    SLICE_X54Y82         FDRE (Setup_fdre_C_CE)      -0.169    13.535    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.848ns (46.295%)  route 4.464ns (53.705%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.345    14.035    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.528    13.316    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep/C
                         clock pessimism              0.424    13.740    
                         clock uncertainty           -0.035    13.704    
    SLICE_X54Y82         FDRE (Setup_fdre_C_CE)      -0.169    13.535    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.848ns (46.295%)  route 4.464ns (53.705%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.345    14.035    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.528    13.316    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__0/C
                         clock pessimism              0.424    13.740    
                         clock uncertainty           -0.035    13.704    
    SLICE_X54Y82         FDRE (Setup_fdre_C_CE)      -0.169    13.535    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.848ns (46.295%)  route 4.464ns (53.705%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.345    14.035    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.528    13.316    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__1/C
                         clock pessimism              0.424    13.740    
                         clock uncertainty           -0.035    13.704    
    SLICE_X54Y82         FDRE (Setup_fdre_C_CE)      -0.169    13.535    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.848ns (46.295%)  route 4.464ns (53.705%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.345    14.035    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.528    13.316    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]/C
                         clock pessimism              0.424    13.740    
                         clock uncertainty           -0.035    13.704    
    SLICE_X54Y82         FDRE (Setup_fdre_C_CE)      -0.169    13.535    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.848ns (46.295%)  route 4.464ns (53.705%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.345    14.035    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.528    13.316    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep/C
                         clock pessimism              0.424    13.740    
                         clock uncertainty           -0.035    13.704    
    SLICE_X54Y82         FDRE (Setup_fdre_C_CE)      -0.169    13.535    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.848ns (46.295%)  route 4.464ns (53.705%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.345    14.035    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.528    13.316    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__0/C
                         clock pessimism              0.424    13.740    
                         clock uncertainty           -0.035    13.704    
    SLICE_X54Y82         FDRE (Setup_fdre_C_CE)      -0.169    13.535    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.848ns (46.295%)  route 4.464ns (53.705%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.316 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.345    14.035    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.528    13.316    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1/C
                         clock pessimism              0.424    13.740    
                         clock uncertainty           -0.035    13.704    
    SLICE_X54Y82         FDRE (Setup_fdre_C_CE)      -0.169    13.535    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 3.848ns (46.307%)  route 4.462ns (53.693%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 13.314 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.343    14.033    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y81         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.526    13.314    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]/C
                         clock pessimism              0.424    13.738    
                         clock uncertainty           -0.035    13.702    
    SLICE_X54Y81         FDRE (Setup_fdre_C_CE)      -0.169    13.533    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 3.848ns (46.307%)  route 4.462ns (53.693%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 13.314 - 8.000 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.625     5.723    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     6.241 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50][0]/Q
                         net (fo=2, routed)           1.159     7.400    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[50]_50[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.524 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30/O
                         net (fo=1, routed)           0.660     8.184    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_30_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.308 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14/O
                         net (fo=1, routed)           0.000     8.308    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][0]_i_14_n_0
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.214     8.522 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.522    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_6_n_0
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     8.610 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][0]_i_2/O
                         net (fo=5, routed)           0.454     9.064    U_TOP_Hand_Signal/u_hand_signal/h_counter_reg[9]_0
    SLICE_X51Y77         LUT5 (Prop_lut5_I4_O)        0.319     9.383 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][4]_i_3/O
                         net (fo=1, routed)           0.343     9.726    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.306 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.306    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][4]_i_2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.420    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][8]_i_2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][12]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.648    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][16]_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.762    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][20]_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.876    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][24]_i_2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.210 r  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[0][28]_i_2/O[1]
                         net (fo=3, routed)           0.662    11.873    U_TOP_Hand_Signal/u_hand_signal/zone_count_color2[0][28]_i_6_0[1]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.303    12.176 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10/O
                         net (fo=1, routed)           0.000    12.176    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2[6]_i_10_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.726 r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.840    13.566    u_disp/U_VGAController/U_Pix_counter/max_zone_color2_reg[2]_rep__1[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I3_O)        0.124    13.690 r  u_disp/U_VGAController/U_Pix_counter/max_zone_color2[6]_i_1/O
                         net (fo=16, routed)          0.343    14.033    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[2]_rep__1_0
    SLICE_X54Y81         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        1.526    13.314    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep/C
                         clock pessimism              0.424    13.738    
                         clock uncertainty           -0.035    13.702    
    SLICE_X54Y81         FDRE (Setup_fdre_C_CE)      -0.169    13.533    U_TOP_Hand_Signal/u_hand_signal/max_zone_color2_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 -0.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_spi_top/U_Packet_Controller/current_packet_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/spi_tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.580     1.690    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X67Y97         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  u_spi_top/U_Packet_Controller/current_packet_reg[27]/Q
                         net (fo=1, routed)           0.052     1.883    u_spi_top/U_Packet_Controller/current_packet_reg_n_0_[27]
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.928 r  u_spi_top/U_Packet_Controller/spi_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.928    u_spi_top/U_Packet_Controller/spi_tx_data_next[3]
    SLICE_X66Y97         FDRE                                         r  u_spi_top/U_Packet_Controller/spi_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.849     2.216    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  u_spi_top/U_Packet_Controller/spi_tx_data_reg[3]/C
                         clock pessimism             -0.512     1.703    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.121     1.824    u_spi_top/U_Packet_Controller/spi_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/red_flag_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/current_packet_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.579     1.689    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X67Y96         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/red_flag_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  U_TOP_Hand_Signal/u_hand_signal/red_flag_reg[2]/Q
                         net (fo=5, routed)           0.077     1.907    U_TOP_Hand_Signal/u_hand_signal/red_flag[2]
    SLICE_X66Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  U_TOP_Hand_Signal/u_hand_signal/current_packet[25]_i_1/O
                         net (fo=1, routed)           0.000     1.952    u_spi_top/U_Packet_Controller/current_packet_reg[27]_0[13]
    SLICE_X66Y96         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.848     2.215    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X66Y96         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[25]/C
                         clock pessimism             -0.512     1.702    
    SLICE_X66Y96         FDRE (Hold_fdre_C_D)         0.121     1.823    u_spi_top/U_Packet_Controller/current_packet_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_TOP_Hand_Signal/u_hand_signal/red_flag_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/current_packet_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.579     1.689    U_TOP_Hand_Signal/u_hand_signal/clk_IBUF_BUFG
    SLICE_X67Y96         FDRE                                         r  U_TOP_Hand_Signal/u_hand_signal/red_flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  U_TOP_Hand_Signal/u_hand_signal/red_flag_reg[1]/Q
                         net (fo=4, routed)           0.077     1.907    U_TOP_Hand_Signal/u_hand_signal/red_flag[1]
    SLICE_X66Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.952 r  U_TOP_Hand_Signal/u_hand_signal/current_packet[26]_i_1/O
                         net (fo=1, routed)           0.000     1.952    u_spi_top/U_Packet_Controller/current_packet_reg[27]_0[14]
    SLICE_X66Y96         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.848     2.215    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X66Y96         FDRE                                         r  u_spi_top/U_Packet_Controller/current_packet_reg[26]/C
                         clock pessimism             -0.512     1.702    
    SLICE_X66Y96         FDRE (Hold_fdre_C_D)         0.121     1.823    u_spi_top/U_Packet_Controller/current_packet_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_spi_top/U_Packet_Controller/byte_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/spi_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.257%)  route 0.265ns (58.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.662     1.772    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  u_spi_top/U_Packet_Controller/byte_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  u_spi_top/U_Packet_Controller/byte_counter_reg[0]/Q
                         net (fo=8, routed)           0.265     2.178    u_spi_top/U_Packet_Controller/byte_counter[0]
    SLICE_X66Y97         LUT6 (Prop_lut6_I1_O)        0.045     2.223 r  u_spi_top/U_Packet_Controller/spi_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.223    u_spi_top/U_Packet_Controller/spi_tx_data_next[0]
    SLICE_X66Y97         FDRE                                         r  u_spi_top/U_Packet_Controller/spi_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.849     2.216    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  u_spi_top/U_Packet_Controller/spi_tx_data_reg[0]/C
                         clock pessimism             -0.261     1.954    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.120     2.074    u_spi_top/U_Packet_Controller/spi_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_spi_top/U_Packet_Controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/timer_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.118%)  route 0.278ns (59.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.662     1.772    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X61Y100        FDRE                                         r  u_spi_top/U_Packet_Controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  u_spi_top/U_Packet_Controller/FSM_sequential_state_reg[1]/Q
                         net (fo=47, routed)          0.278     2.191    u_spi_top/U_Packet_Controller/state[1]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.236 r  u_spi_top/U_Packet_Controller/timer_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.236    u_spi_top/U_Packet_Controller/timer_counter_next[12]
    SLICE_X63Y99         FDRE                                         r  u_spi_top/U_Packet_Controller/timer_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.849     2.216    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  u_spi_top/U_Packet_Controller/timer_counter_reg[12]/C
                         clock pessimism             -0.261     1.954    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.107     2.061    u_spi_top/U_Packet_Controller/timer_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_OV7670_Master/FSM_onehot_hpd_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U_OV7670_Master/hpd_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.227ns (41.812%)  route 0.316ns (58.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.608     1.718    U_OV7670_Master/clk_IBUF_BUFG
    SLICE_X97Y52         FDCE                                         r  U_OV7670_Master/FSM_onehot_hpd_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y52         FDCE (Prop_fdce_C_Q)         0.128     1.846 r  U_OV7670_Master/FSM_onehot_hpd_state_reg[1]/Q
                         net (fo=33, routed)          0.316     2.162    U_OV7670_Master/U_SCCB_controlUnit/hpd_timer_reg[0]
    SLICE_X99Y49         LUT5 (Prop_lut5_I3_O)        0.099     2.261 r  U_OV7670_Master/U_SCCB_controlUnit/hpd_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.261    U_OV7670_Master/U_SCCB_controlUnit_n_30
    SLICE_X99Y49         FDCE                                         r  U_OV7670_Master/hpd_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.884     2.251    U_OV7670_Master/clk_IBUF_BUFG
    SLICE_X99Y49         FDCE                                         r  U_OV7670_Master/hpd_timer_reg[5]/C
                         clock pessimism             -0.256     1.994    
    SLICE_X99Y49         FDCE (Hold_fdce_C_D)         0.091     2.085    U_OV7670_Master/hpd_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_spi_top/U_Packet_Controller/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/timer_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.187ns (40.247%)  route 0.278ns (59.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.662     1.772    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X61Y100        FDRE                                         r  u_spi_top/U_Packet_Controller/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     1.913 r  u_spi_top/U_Packet_Controller/FSM_sequential_state_reg[1]/Q
                         net (fo=47, routed)          0.278     2.191    u_spi_top/U_Packet_Controller/state[1]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.046     2.237 r  u_spi_top/U_Packet_Controller/timer_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.237    u_spi_top/U_Packet_Controller/timer_counter_next[13]
    SLICE_X63Y99         FDRE                                         r  u_spi_top/U_Packet_Controller/timer_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.849     2.216    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  u_spi_top/U_Packet_Controller/timer_counter_reg[13]/C
                         clock pessimism             -0.261     1.954    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.107     2.061    u_spi_top/U_Packet_Controller/timer_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_spi_top/U_Packet_Controller/byte_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Packet_Controller/spi_tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.227ns (47.043%)  route 0.256ns (52.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.662     1.772    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  u_spi_top/U_Packet_Controller/byte_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.128     1.900 r  u_spi_top/U_Packet_Controller/byte_counter_reg[1]/Q
                         net (fo=7, routed)           0.256     2.156    u_spi_top/U_Packet_Controller/byte_counter[1]
    SLICE_X66Y97         LUT6 (Prop_lut6_I2_O)        0.099     2.255 r  u_spi_top/U_Packet_Controller/spi_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.255    u_spi_top/U_Packet_Controller/spi_tx_data_next[2]
    SLICE_X66Y97         FDRE                                         r  u_spi_top/U_Packet_Controller/spi_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.849     2.216    u_spi_top/U_Packet_Controller/clk_IBUF_BUFG
    SLICE_X66Y97         FDRE                                         r  u_spi_top/U_Packet_Controller/spi_tx_data_reg[2]/C
                         clock pessimism             -0.261     1.954    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.121     2.075    u_spi_top/U_Packet_Controller/spi_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_spi_top/U_Debounce/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Debounce/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.208ns (31.295%)  route 0.457ns (68.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.584     1.694    u_spi_top/U_Debounce/clk_IBUF_BUFG
    SLICE_X82Y99         FDCE                                         r  u_spi_top/U_Debounce/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  u_spi_top/U_Debounce/counter_reg_reg[0]/Q
                         net (fo=19, routed)          0.457     2.315    u_spi_top/U_Debounce/counter_reg[0]
    SLICE_X82Y100        LUT3 (Prop_lut3_I1_O)        0.044     2.359 r  u_spi_top/U_Debounce/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.359    u_spi_top/U_Debounce/counter_next[8]
    SLICE_X82Y100        FDCE                                         r  u_spi_top/U_Debounce/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.939     2.306    u_spi_top/U_Debounce/clk_IBUF_BUFG
    SLICE_X82Y100        FDCE                                         r  u_spi_top/U_Debounce/counter_reg_reg[8]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.131     2.175    u_spi_top/U_Debounce/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_spi_top/U_Debounce/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_spi_top/U_Debounce/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.208ns (31.201%)  route 0.459ns (68.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.584     1.694    u_spi_top/U_Debounce/clk_IBUF_BUFG
    SLICE_X82Y99         FDCE                                         r  u_spi_top/U_Debounce/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  u_spi_top/U_Debounce/counter_reg_reg[0]/Q
                         net (fo=19, routed)          0.459     2.317    u_spi_top/U_Debounce/counter_reg[0]
    SLICE_X82Y100        LUT3 (Prop_lut3_I1_O)        0.044     2.361 r  u_spi_top/U_Debounce/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.361    u_spi_top/U_Debounce/counter_next[7]
    SLICE_X82Y100        FDCE                                         r  u_spi_top/U_Debounce/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=5448, routed)        0.939     2.306    u_spi_top/U_Debounce/clk_IBUF_BUFG
    SLICE_X82Y100        FDCE                                         r  u_spi_top/U_Debounce/counter_reg_reg[7]/C
                         clock pessimism             -0.261     2.044    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.131     2.175    u_spi_top/U_Debounce/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y13  u_disp/U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y11  u_disp/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y10  u_disp/U_Frame_Buffer/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y13  u_disp/U_Frame_Buffer/mem_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y18  u_disp/U_Frame_Buffer/mem_reg_1_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y13  u_disp/U_Frame_Buffer/mem_reg_1_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y11  u_disp/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y14  u_disp/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y10  u_disp/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y8   u_disp/U_Frame_Buffer/mem_reg_0_6/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y57  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[78][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y58  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[79][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X87Y57  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[79][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y73  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[35][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y73  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[35][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X93Y58  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[79][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y73  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[35][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X87Y91  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[7][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X87Y91  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[7][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y73  U_TOP_Hand_Signal/u_hand_signal/zone_count_color2_reg[38][7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y52  U_OV7670_Master/FSM_onehot_hpd_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y52  U_OV7670_Master/FSM_onehot_hpd_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y52  U_OV7670_Master/FSM_onehot_hpd_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y42  U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y63  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y86  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X91Y89  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y63  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X90Y68  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X90Y68  U_TOP_Hand_Signal/u_hand_signal/zone_count_color1_reg[26][5]/C



