// Seed: 239781598
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5 = 1 + id_4;
  assign id_3 = id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd54
) (
    input tri1 _id_0,
    input wand id_1,
    input wor id_2,
    output logic id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply1 id_7
);
  assign id_3#(
      .id_4(-1),
      .id_6(1),
      .id_1(1),
      .id_0(1'd0),
      .id_7(1),
      .id_5(1 + -1),
      .id_0(1),
      .id_2(1),
      .id_2(1)
  ) = -1'b0;
  if (1 * 1) always id_3 <= id_0;
  else assign id_3 = -1;
  wire id_9;
  tri [-1 : id_0] id_10, id_11, id_12, id_13;
  wire id_14;
  ;
  assign id_12 = 1;
  logic id_15 = -1 - !-1;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_11,
      id_13
  );
  logic id_16;
  wire  id_17;
endmodule
