<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/tools/yosys/tests/hana/test_simulation_vlib.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// test_simulation_mod_1_xx.v</span>
<a name="l-2"></a><span class="k">module</span> <span class="n">f1_test</span><span class="p">(</span><span class="n">in1</span><span class="p">,</span> <span class="n">in2</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
<a name="l-3"></a><span class="k">input</span> <span class="n">in1</span><span class="p">;</span>
<a name="l-4"></a><span class="k">input</span> <span class="n">in2</span><span class="p">;</span>
<a name="l-5"></a><span class="k">output</span> <span class="n">out</span><span class="p">;</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="k">wire</span>  <span class="n">synth_net_0</span><span class="p">;</span>
<a name="l-8"></a><span class="k">wire</span>  <span class="n">synth_net_1</span><span class="p">;</span>
<a name="l-9"></a><span class="no">BUF</span> <span class="n">synth_BUF_0</span><span class="p">(.</span><span class="n">in</span><span class="p">(</span><span class="n">synth_net_1</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">out</span>
<a name="l-10"></a>    <span class="p">));</span>
<a name="l-11"></a><span class="no">DIV1</span> <span class="n">synth_DIV</span><span class="p">(.</span><span class="n">in1</span><span class="p">(</span><span class="n">in1</span><span class="p">),</span> <span class="p">.</span><span class="n">in2</span><span class="p">(</span><span class="n">in2</span><span class="p">),</span> <span class="p">.</span><span class="n">rem</span><span class="p">(</span><span class="n">synth_net_0</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">synth_net_1</span>
<a name="l-12"></a>    <span class="p">));</span>
<a name="l-13"></a><span class="k">endmodule</span>
<a name="l-14"></a>
<a name="l-15"></a><span class="c1">// test_simulation_always_31_tt.v</span>
<a name="l-16"></a><span class="k">module</span> <span class="n">f2_test</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">cond</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<a name="l-17"></a><span class="k">input</span> <span class="n">cond</span><span class="p">;</span>
<a name="l-18"></a><span class="k">input</span> <span class="n">clk</span><span class="p">;</span>
<a name="l-19"></a><span class="k">output</span> <span class="n">data</span><span class="p">;</span>
<a name="l-20"></a>
<a name="l-21"></a><span class="k">wire</span>  <span class="n">synth_net</span><span class="p">;</span>
<a name="l-22"></a><span class="k">wire</span>  <span class="n">synth_net_0</span><span class="p">;</span>
<a name="l-23"></a><span class="k">wire</span>  <span class="n">synth_net_1</span><span class="p">;</span>
<a name="l-24"></a><span class="k">wire</span>  <span class="n">synth_net_2</span><span class="p">;</span>
<a name="l-25"></a>
<a name="l-26"></a><span class="k">wire</span>  <span class="n">synth_net_3</span><span class="p">;</span>
<a name="l-27"></a><span class="k">wire</span>  <span class="n">synth_net_4</span><span class="p">;</span>
<a name="l-28"></a><span class="k">wire</span>  <span class="n">synth_net_5</span><span class="p">;</span>
<a name="l-29"></a><span class="k">wire</span>  <span class="n">synth_net_6</span><span class="p">;</span>
<a name="l-30"></a>
<a name="l-31"></a><span class="k">wire</span>  <span class="n">synth_net_7</span><span class="p">;</span>
<a name="l-32"></a><span class="k">wire</span>  <span class="n">synth_net_8</span><span class="p">;</span>
<a name="l-33"></a><span class="k">wire</span>  <span class="n">synth_net_9</span><span class="p">;</span>
<a name="l-34"></a><span class="k">wire</span>  <span class="n">synth_net_10</span><span class="p">;</span>
<a name="l-35"></a>
<a name="l-36"></a><span class="k">wire</span>  <span class="n">synth_net_11</span><span class="p">;</span>
<a name="l-37"></a><span class="k">wire</span>  <span class="n">tmp</span><span class="p">;</span>
<a name="l-38"></a><span class="no">AND2</span> <span class="n">synth_AND</span><span class="p">(.</span><span class="n">in</span><span class="p">({</span><span class="n">synth_net_0</span><span class="p">,</span> <span class="n">synth_net_1</span><span class="p">}),</span> <span class="p">.</span>
<a name="l-39"></a>    <span class="n">out</span><span class="p">(</span><span class="n">synth_net_2</span><span class="p">));</span>
<a name="l-40"></a><span class="no">AND2</span> <span class="n">synth_AND_0</span><span class="p">(.</span><span class="n">in</span><span class="p">({</span><span class="n">synth_net_3</span><span class="p">,</span> <span class="n">synth_net_4</span><span class="p">}),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span>
<a name="l-41"></a>    <span class="n">synth_net_5</span><span class="p">));</span>
<a name="l-42"></a><span class="no">AND2</span> <span class="n">synth_AND_1</span><span class="p">(.</span><span class="n">in</span><span class="p">({</span><span class="n">synth_net_6</span><span class="p">,</span> <span class="n">synth_net_7</span><span class="p">}),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span>
<a name="l-43"></a>    <span class="n">synth_net_8</span><span class="p">));</span>
<a name="l-44"></a><span class="no">AND2</span> <span class="n">synth_AND_2</span><span class="p">(.</span><span class="n">in</span><span class="p">({</span><span class="n">synth_net_9</span><span class="p">,</span> <span class="n">synth_net_10</span><span class="p">}),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span>
<a name="l-45"></a>    <span class="n">synth_net_11</span><span class="p">));</span>
<a name="l-46"></a><span class="no">BUF</span> <span class="n">synth_BUF</span><span class="p">(.</span><span class="n">in</span><span class="p">(</span><span class="n">synth_net</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">synth_net_0</span><span class="p">));</span>
<a name="l-47"></a><span class="no">BUF</span> 
<a name="l-48"></a>    <span class="n">synth_BUF_0</span><span class="p">(.</span><span class="n">in</span><span class="p">(</span><span class="n">data</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">synth_net_3</span><span class="p">));</span>
<a name="l-49"></a><span class="no">BUF</span> <span class="n">synth_BUF_1</span><span class="p">(.</span><span class="n">in</span><span class="p">(</span><span class="n">synth_net_8</span><span class="p">)</span>
<a name="l-50"></a>    <span class="p">,</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">tmp</span><span class="p">));</span>
<a name="l-51"></a><span class="no">BUF</span> <span class="n">synth_BUF_2</span><span class="p">(.</span><span class="n">in</span><span class="p">(</span><span class="n">tmp</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">synth_net_9</span><span class="p">));</span>
<a name="l-52"></a><span class="no">MUX2</span> <span class="n">synth_MUX</span><span class="p">(.</span>
<a name="l-53"></a>    <span class="n">in</span><span class="p">({</span><span class="n">synth_net_2</span><span class="p">,</span> <span class="n">synth_net_5</span><span class="p">}),</span> <span class="p">.</span><span class="n">select</span><span class="p">(</span><span class="n">cond</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">synth_net_6</span><span class="p">));</span>
<a name="l-54"></a><span class="no">MUX2</span> 
<a name="l-55"></a>    <span class="n">synth_MUX_0</span><span class="p">(.</span><span class="n">in</span><span class="p">({</span><span class="n">synth_net_1</span><span class="p">,</span> <span class="n">synth_net_4</span><span class="p">}),</span> <span class="p">.</span><span class="n">select</span><span class="p">(</span><span class="n">cond</span><span class="p">),</span> <span class="p">.</span><span class="n">out</span><span class="p">(</span><span class="n">synth_net_7</span>
<a name="l-56"></a>    <span class="p">));</span>
<a name="l-57"></a><span class="no">FF</span> <span class="n">synth_FF</span><span class="p">(.</span><span class="n">d</span><span class="p">(</span><span class="n">synth_net_11</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span> <span class="p">.</span><span class="n">q</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
<a name="l-58"></a><span class="no">VCC</span> <span class="n">synth_VCC</span><span class="p">(.</span><span class="n">out</span><span class="p">(</span>
<a name="l-59"></a>    <span class="n">synth_net</span><span class="p">));</span>
<a name="l-60"></a><span class="no">VCC</span> <span class="n">synth_VCC_0</span><span class="p">(.</span><span class="n">out</span><span class="p">(</span><span class="n">synth_net_1</span><span class="p">));</span>
<a name="l-61"></a><span class="no">VCC</span> <span class="n">synth_VCC_1</span><span class="p">(.</span><span class="n">out</span><span class="p">(</span>
<a name="l-62"></a>    <span class="n">synth_net_4</span><span class="p">));</span>
<a name="l-63"></a><span class="no">VCC</span> <span class="n">synth_VCC_2</span><span class="p">(.</span><span class="n">out</span><span class="p">(</span><span class="n">synth_net_10</span><span class="p">));</span>
<a name="l-64"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>