WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 2000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 250047 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 01 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 250047 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 01 sec)
Simulation finished CPU 0 instructions: 2000002 cycles: 2763529 cumulative IPC: 0.7237 (Simulation time: 00 hr 00 min 11 sec)
Simulation complete CPU 0 instructions: 2000002 cycles: 2763529 cumulative IPC: 0.7237 (Simulation time: 00 hr 00 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/jalexandrou/Documents/Imperial/4Yr/ChampSim/SPEC_quick/602.gcc_s-2226B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7237 instructions: 2000002 cycles: 2763529
CPU 0 Branch Prediction Accuracy: 98.41% MPKI: 5.661 Average ROB Occupancy at Mispredict: 65.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0965
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.56
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     141222 HIT:        317 MISS:     140905
LLC LOAD         ACCESS:     140207 HIT:          3 MISS:     140204
LLC RFO          ACCESS:         71 HIT:          0 MISS:         71
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        240 HIT:        237 MISS:          3
LLC TRANSLATION  ACCESS:        704 HIT:         77 MISS:        627
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 214.9 cycles
cpu0_DTLB TOTAL        ACCESS:     493553 HIT:     426044 MISS:      67509
cpu0_DTLB LOAD         ACCESS:     493553 HIT:     426044 MISS:      67509
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.825 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     496392 HIT:      80724 MISS:     415668
cpu0_L1D LOAD         ACCESS:     467906 HIT:      53128 MISS:     414778
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      25646 HIT:      25567 MISS:         79
cpu0_L1D TRANSLATION  ACCESS:       2840 HIT:       2029 MISS:        811
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 80.54 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     141384 HIT:        398 MISS:     140986
cpu0_L2C LOAD         ACCESS:     140267 HIT:         58 MISS:     140209
cpu0_L2C RFO          ACCESS:         72 HIT:          1 MISS:         71
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        238 HIT:        236 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:        807 HIT:        103 MISS:        704
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 235.7 cycles
cpu0_STLB TOTAL        ACCESS:       2919 HIT:        156 MISS:       2763
cpu0_STLB LOAD         ACCESS:       2919 HIT:        156 MISS:       2763
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 274.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     133193
  ROW_BUFFER_MISS:       7687
 AVG DBUS CONGESTED CYCLE: 3.982
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        189
  FULL:         48
