Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu Dec 26 11:20:16 2024
| Host             : ZhouMiao running 64-bit major release  (build 9200)
| Command          : report_power -file system_power_routed.rpt -pb system_power_summary_routed.pb -rpx system_power_routed.rpx
| Design           : system
| Device           : xc7a200tfbg484-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.283        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.142        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 99.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |       12 |       --- |             --- |
| Slice Logic              |     0.002 |    24064 |       --- |             --- |
|   LUT as Logic           |     0.001 |    11185 |    133800 |            8.36 |
|   CARRY4                 |    <0.001 |      415 |     33450 |            1.24 |
|   Register               |    <0.001 |     9790 |    267600 |            3.66 |
|   LUT as Distributed RAM |    <0.001 |       28 |     46200 |            0.06 |
|   F7/F8 Muxes            |    <0.001 |      763 |    133800 |            0.57 |
|   LUT as Shift Register  |    <0.001 |        1 |     46200 |           <0.01 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      565 |       --- |             --- |
| Signals                  |     0.002 |    20789 |       --- |             --- |
| Block RAM                |     0.018 |       50 |       365 |           13.70 |
| MMCM                     |     0.108 |        1 |        10 |           10.00 |
| I/O                      |     0.007 |       23 |       285 |            8.07 |
| Static Power             |     0.140 |          |           |                 |
| Total                    |     0.283 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.058 |       0.026 |      0.031 |
| Vccaux    |       1.800 |     0.091 |       0.060 |      0.031 |
| Vcco33    |       3.300 |     0.007 |       0.002 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------+----------------------------+-----------------+
| Clock           | Domain                     | Constraint (ns) |
+-----------------+----------------------------+-----------------+
| CLK50MHZ        | CLK50MHZ                   |            20.0 |
| clk_out1_mmcm   | ip_mmcm/inst/clk_out1_mmcm |           119.2 |
| clk_out1_mmcm_1 | ip_mmcm/inst/clk_out1_mmcm |           119.2 |
| clk_out2_mmcm   | ip_mmcm/inst/clk_out2_mmcm |            62.5 |
| clk_out2_mmcm_1 | ip_mmcm/inst/clk_out2_mmcm |            62.5 |
| clk_out3_mmcm   | ip_mmcm/inst/clk_out3_mmcm |            10.0 |
| clk_out3_mmcm_1 | ip_mmcm/inst/clk_out3_mmcm |            10.0 |
| clkfbout_mmcm   | ip_mmcm/inst/clkfbout_mmcm |            20.0 |
| clkfbout_mmcm_1 | ip_mmcm/inst/clkfbout_mmcm |            20.0 |
| sys_clk_pin     | CLK50MHZ                   |            20.0 |
+-----------------+----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system                   |     0.142 |
|   dut                    |     0.025 |
|     u_e203_subsys_top    |     0.025 |
|       u_e203_subsys_main |     0.024 |
|   ip_mmcm                |     0.108 |
|     inst                 |     0.108 |
+--------------------------+-----------+


