$date
	Thu Nov 20 20:32:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10us
$end
$scope module and2_tb $end
$var wire 64 ! y [63:0] $end
$var reg 64 " a [63:0] $end
$var reg 64 # b [63:0] $end
$scope module dut $end
$var wire 64 $ a [63:0] $end
$var wire 64 % b [63:0] $end
$var wire 64 & y [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1111111011011100101110101001100001110110010101000011001000010000 %
b100100011010001010110011110001001101010111100110111101111 $
b1111111011011100101110101001100001110110010101000011001000010000 #
b100100011010001010110011110001001101010111100110111101111 "
b0 !
$end
#100
b0 #
b0 %
b1111111111111111111111111111111111111111111111111111111111111111 "
b1111111111111111111111111111111111111111111111111111111111111111 $
#200
b1000000100000001100000100000000000000010110000110100001111 !
b1000000100000001100000100000000000000010110000110100001111 &
b111100001111000011110000111100001111000011110000111100001111 #
b111100001111000011110000111100001111000011110000111100001111 %
b1001000110100010101100111100010010000101010111100110111101111 "
b1001000110100010101100111100010010000101010111100110111101111 $
#300
b0 !
b0 &
b101010101010101010101010101010101010101010101010101010101010101 #
b101010101010101010101010101010101010101010101010101010101010101 %
b1010101010101010101010101010101010101010101010101010101010101010 "
b1010101010101010101010101010101010101010101010101010101010101010 $
#400
