library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


ENTITY SYNC IS
PORT(
CLK: IN STD_LOGIC;
HSYNC: OUT STD_LOGIC;
VSYNC: OUT STD_LOGIC;
R: OUT STD_LOGIC_VECTOR(3 downto 0);
G: OUT STD_LOGIC_VECTOR(3 downto 0);
B: OUT STD_LOGIC_VECTOR(3 downto 0);
ADDR: IN STD_LOGIC_VECTOR(17 downto 0);
DATA: INOUT STD_LOGIC_VECTOR(15 downto 0)
);
END SYNC;


ARCHITECTURE MAIN OF SYNC IS
-----VESA 1440 x 900 @ 60 Hz pixel clock 106.47 MHz

SIGNAL HPOS: INTEGER RANGE 0 TO 1904:=0;
SIGNAL VPOS: INTEGER RANGE 0 TO 932:=0;
 PROCESS(CLK)
IF(CLK'EVENT AND CLK='1')THEN
		IF(HPOS<1904)THEN
		HPOS<=HPOS+1;
		ELSE
		HPOS<=0;
		  IF(VPOS<932)THEN
			  VPOS<=VPOS+1;
			  ELSE
			  VPOS<=0;
		  END IF;
		END IF;
    IF(HPOS=1072 AND VPOS=497)THEN
	   R<=(others=>'1');
	   G<=(others=>'1');
	   B<=(others=>'1');
	 END IF;
	
	
   IF(HPOS<79 OR HPOS>1673 OR VPOS<5 OR VPOS>903)THEN
	R<=(others=>'0');
	G<=(others=>'0');
	B<=(others=>'0');
	END IF;
   IF(HPOS>79 OR HPOS<230)THEN----HSYNC
	   HSYNC<='0';
	ELSE
	   HSYNC<='1';
	END IF;
   IF(VPOS>0 OR VPOS<4)THEN----------vsync
	   VSYNC<=0;
	ELSE
	   VSYNC<=1;
	END IF
 END IF;
 END PROCESS;
 END MAIN;