// Seed: 3678486883
module module_0;
  wire id_2;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output wire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6
    , id_17,
    input wor id_7,
    output uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    input wor id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri id_15
);
  assign id_0 = id_10 > 1;
  xor primCall (
      id_0, id_1, id_10, id_12, id_13, id_14, id_15, id_17, id_3, id_4, id_5, id_6, id_7, id_9
  );
  module_0 modCall_1 ();
endmodule
