
stone_subsystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008728  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000550  080088d8  080088d8  000188d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e28  08008e28  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008e28  08008e28  00018e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e30  08008e30  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e30  08008e30  00018e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e34  08008e34  00018e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008e38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00003378  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200033ec  200033ec  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001801b  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000329c  00000000  00000000  000380bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013f8  00000000  00000000  0003b360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000012b8  00000000  00000000  0003c758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026ba3  00000000  00000000  0003da10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019de4  00000000  00000000  000645b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e21c8  00000000  00000000  0007e397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016055f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c7c  00000000  00000000  001605b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080088c0 	.word	0x080088c0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	080088c0 	.word	0x080088c0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <ConsoleCommandMatch>:

// ConsoleCommandMatch
// Look to see if the data in the buffer matches the command name given that
// the strings are different lengths and we have parameter separators
static uint32_t ConsoleCommandMatch(const char* name, const char *buffer)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	6039      	str	r1, [r7, #0]
	uint32_t i = 0u;
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
	uint32_t result = 0u; // match
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]

	if ( buffer[i] == name [i] )
 80005a6:	683a      	ldr	r2, [r7, #0]
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4413      	add	r3, r2
 80005ac:	781a      	ldrb	r2, [r3, #0]
 80005ae:	6879      	ldr	r1, [r7, #4]
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	440b      	add	r3, r1
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d114      	bne.n	80005e4 <ConsoleCommandMatch+0x50>
	{
		result = 1u;
 80005ba:	2301      	movs	r3, #1
 80005bc:	60bb      	str	r3, [r7, #8]
		i++;
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	3301      	adds	r3, #1
 80005c2:	60fb      	str	r3, [r7, #12]
	}

	while ( ( 1u == result ) &&
 80005c4:	e00e      	b.n	80005e4 <ConsoleCommandMatch+0x50>
		( buffer[i] != PARAMETER_SEPARATER ) &&
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
		( buffer[i] != (char) NULL_CHAR )
		)
	{
		if ( buffer[i] != name[i] )
 80005c6:	683a      	ldr	r2, [r7, #0]
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4413      	add	r3, r2
 80005cc:	781a      	ldrb	r2, [r3, #0]
 80005ce:	6879      	ldr	r1, [r7, #4]
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	440b      	add	r3, r1
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d001      	beq.n	80005de <ConsoleCommandMatch+0x4a>
		{
			result = 0u;
 80005da:	2300      	movs	r3, #0
 80005dc:	60bb      	str	r3, [r7, #8]
		}
		i++;
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	3301      	adds	r3, #1
 80005e2:	60fb      	str	r3, [r7, #12]
	while ( ( 1u == result ) &&
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d11a      	bne.n	8000620 <ConsoleCommandMatch+0x8c>
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	2b09      	cmp	r3, #9
 80005ee:	d817      	bhi.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != PARAMETER_SEPARATER ) &&
 80005f0:	683a      	ldr	r2, [r7, #0]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	4413      	add	r3, r2
 80005f6:	781b      	ldrb	r3, [r3, #0]
		( i < CONSOLE_COMMAND_MAX_COMMAND_LENGTH )  &&
 80005f8:	2b20      	cmp	r3, #32
 80005fa:	d011      	beq.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005fc:	683a      	ldr	r2, [r7, #0]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	4413      	add	r3, r2
 8000602:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != PARAMETER_SEPARATER ) &&
 8000604:	2b0a      	cmp	r3, #10
 8000606:	d00b      	beq.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 8000608:	683a      	ldr	r2, [r7, #0]
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	4413      	add	r3, r2
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b0d      	cmp	r3, #13
 8000612:	d005      	beq.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != (char) NULL_CHAR )
 8000614:	683a      	ldr	r2, [r7, #0]
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	4413      	add	r3, r2
 800061a:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 800061c:	2b00      	cmp	r3, #0
 800061e:	d1d2      	bne.n	80005c6 <ConsoleCommandMatch+0x32>
	}

	return result;
 8000620:	68bb      	ldr	r3, [r7, #8]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr

0800062e <ConsoleResetBuffer>:
// In an ideal world, this would just zero out the buffer. However, thre are times when the
// buffer may have data beyond what was used in the last command.
// We don't want to lose that data so we move it to the start of the command buffer and then zero
// the rest.
static uint32_t ConsoleResetBuffer(char receiveBuffer[], const uint32_t filledLength, uint32_t usedSoFar)
{
 800062e:	b480      	push	{r7}
 8000630:	b087      	sub	sp, #28
 8000632:	af00      	add	r7, sp, #0
 8000634:	60f8      	str	r0, [r7, #12]
 8000636:	60b9      	str	r1, [r7, #8]
 8000638:	607a      	str	r2, [r7, #4]
	uint32_t remaining = (filledLength - usedSoFar);
 800063a:	68ba      	ldr	r2, [r7, #8]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	1ad3      	subs	r3, r2, r3
 8000640:	613b      	str	r3, [r7, #16]
	uint32_t i = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]

	while (usedSoFar < filledLength)
 8000646:	e00d      	b.n	8000664 <ConsoleResetBuffer+0x36>
	{
		receiveBuffer[i] = receiveBuffer[usedSoFar]; // move the end to the start
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	441a      	add	r2, r3
 800064e:	68f9      	ldr	r1, [r7, #12]
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	440b      	add	r3, r1
 8000654:	7812      	ldrb	r2, [r2, #0]
 8000656:	701a      	strb	r2, [r3, #0]
		i++;
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	3301      	adds	r3, #1
 800065c:	617b      	str	r3, [r7, #20]
		usedSoFar++;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	3301      	adds	r3, #1
 8000662:	607b      	str	r3, [r7, #4]
	while (usedSoFar < filledLength)
 8000664:	687a      	ldr	r2, [r7, #4]
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	429a      	cmp	r2, r3
 800066a:	d3ed      	bcc.n	8000648 <ConsoleResetBuffer+0x1a>
	}
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800066c:	e007      	b.n	800067e <ConsoleResetBuffer+0x50>
	{
		receiveBuffer[i] =  NULL_CHAR;
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	4413      	add	r3, r2
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	3301      	adds	r3, #1
 800067c:	617b      	str	r3, [r7, #20]
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	2bff      	cmp	r3, #255	; 0xff
 8000682:	d9f4      	bls.n	800066e <ConsoleResetBuffer+0x40>
	}
	return remaining;
 8000684:	693b      	ldr	r3, [r7, #16]
}
 8000686:	4618      	mov	r0, r3
 8000688:	371c      	adds	r7, #28
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr

08000692 <ConsoleCommandEndline>:

// ConsoleCommandEndline
// Check to see where in the buffer stream the endline is; that is the end of the command and parameters
static int32_t ConsoleCommandEndline(const char receiveBuffer[], const  uint32_t filledLength)
{
 8000692:	b480      	push	{r7}
 8000694:	b085      	sub	sp, #20
 8000696:	af00      	add	r7, sp, #0
 8000698:	6078      	str	r0, [r7, #4]
 800069a:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
	int32_t result = NOT_FOUND; // if no endline is found, then return -1 (NOT_FOUND)
 80006a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006a4:	60bb      	str	r3, [r7, #8]

	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 80006a6:	e002      	b.n	80006ae <ConsoleCommandEndline+0x1c>
			&& ( i < filledLength ) )
	{
		i++;
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	3301      	adds	r3, #1
 80006ac:	60fb      	str	r3, [r7, #12]
	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	4413      	add	r3, r2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b0d      	cmp	r3, #13
 80006b8:	d009      	beq.n	80006ce <ConsoleCommandEndline+0x3c>
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	4413      	add	r3, r2
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b0a      	cmp	r3, #10
 80006c4:	d003      	beq.n	80006ce <ConsoleCommandEndline+0x3c>
			&& ( i < filledLength ) )
 80006c6:	68fa      	ldr	r2, [r7, #12]
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d3ec      	bcc.n	80006a8 <ConsoleCommandEndline+0x16>
	}
	if ( i < filledLength )
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	429a      	cmp	r2, r3
 80006d4:	d201      	bcs.n	80006da <ConsoleCommandEndline+0x48>
	{
		result = i;
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	60bb      	str	r3, [r7, #8]
	}
	return result;
 80006da:	68bb      	ldr	r3, [r7, #8]
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr

080006e8 <ConsoleInit>:

// ConsoleInit
// Initialize the console interface and all it depends on
void ConsoleInit(UART_HandleTypeDef *huart)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
	uint32_t i;

	ConsoleIoInit(huart);
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f000 fbc1 	bl	8000e78 <ConsoleIoInit>
	ConsoleIoSendString("Welcome to the Stone Subsystem, your gateway to testing code and hardware.");
 80006f6:	480f      	ldr	r0, [pc, #60]	; (8000734 <ConsoleInit+0x4c>)
 80006f8:	f000 fc12 	bl	8000f20 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 80006fc:	480e      	ldr	r0, [pc, #56]	; (8000738 <ConsoleInit+0x50>)
 80006fe:	f000 fc0f 	bl	8000f20 <ConsoleIoSendString>
	ConsoleIoSendString(CONSOLE_PROMPT);
 8000702:	480e      	ldr	r0, [pc, #56]	; (800073c <ConsoleInit+0x54>)
 8000704:	f000 fc0c 	bl	8000f20 <ConsoleIoSendString>
	mReceivedSoFar = 0u;
 8000708:	4b0d      	ldr	r3, [pc, #52]	; (8000740 <ConsoleInit+0x58>)
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]

	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	e007      	b.n	8000724 <ConsoleInit+0x3c>
	{
		mReceiveBuffer[i] = NULL_CHAR;
 8000714:	4a0b      	ldr	r2, [pc, #44]	; (8000744 <ConsoleInit+0x5c>)
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	4413      	add	r3, r2
 800071a:	2200      	movs	r2, #0
 800071c:	701a      	strb	r2, [r3, #0]
	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	3301      	adds	r3, #1
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	2bff      	cmp	r3, #255	; 0xff
 8000728:	d9f4      	bls.n	8000714 <ConsoleInit+0x2c>
	}

}
 800072a:	bf00      	nop
 800072c:	bf00      	nop
 800072e:	3710      	adds	r7, #16
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	080088d8 	.word	0x080088d8
 8000738:	08008924 	.word	0x08008924
 800073c:	08008928 	.word	0x08008928
 8000740:	20000190 	.word	0x20000190
 8000744:	20000090 	.word	0x20000090

08000748 <ConsoleProcess>:

// ConsoleProcess
// Looks for new inputs, checks for endline, then runs the matching command.
// Call ConsoleProcess from a loop, it will handle commands as they become available
void ConsoleProcess(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
	uint32_t cmdIndex;
	int32_t  cmdEndline;
	int32_t  found;
	eCommandResult_T result;

	ConsoleIoReceive((uint8_t*)&(mReceiveBuffer[mReceivedSoFar]), ( CONSOLE_COMMAND_MAX_LENGTH - mReceivedSoFar ), &received);
 800074e:	4b54      	ldr	r3, [pc, #336]	; (80008a0 <ConsoleProcess+0x158>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a54      	ldr	r2, [pc, #336]	; (80008a4 <ConsoleProcess+0x15c>)
 8000754:	1898      	adds	r0, r3, r2
 8000756:	4b52      	ldr	r3, [pc, #328]	; (80008a0 <ConsoleProcess+0x158>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800075e:	463a      	mov	r2, r7
 8000760:	4619      	mov	r1, r3
 8000762:	f000 fba1 	bl	8000ea8 <ConsoleIoReceive>
	if ( received > 0u || mReceiveBufferNeedsChecking)
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d104      	bne.n	8000776 <ConsoleProcess+0x2e>
 800076c:	4b4e      	ldr	r3, [pc, #312]	; (80008a8 <ConsoleProcess+0x160>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	f000 8091 	beq.w	8000898 <ConsoleProcess+0x150>
	{
		mReceiveBufferNeedsChecking = false;
 8000776:	4b4c      	ldr	r3, [pc, #304]	; (80008a8 <ConsoleProcess+0x160>)
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
		mReceivedSoFar += received;
 800077c:	4b48      	ldr	r3, [pc, #288]	; (80008a0 <ConsoleProcess+0x158>)
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	4413      	add	r3, r2
 8000784:	4a46      	ldr	r2, [pc, #280]	; (80008a0 <ConsoleProcess+0x158>)
 8000786:	6013      	str	r3, [r2, #0]
		cmdEndline = ConsoleCommandEndline(mReceiveBuffer, mReceivedSoFar);
 8000788:	4b45      	ldr	r3, [pc, #276]	; (80008a0 <ConsoleProcess+0x158>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4619      	mov	r1, r3
 800078e:	4845      	ldr	r0, [pc, #276]	; (80008a4 <ConsoleProcess+0x15c>)
 8000790:	f7ff ff7f 	bl	8000692 <ConsoleCommandEndline>
 8000794:	60f8      	str	r0, [r7, #12]
		if ( cmdEndline >= 0 )  // have complete string, find command
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	2b00      	cmp	r3, #0
 800079a:	db7d      	blt.n	8000898 <ConsoleProcess+0x150>
		{
			commandTable = ConsoleCommandsGetTable();
 800079c:	f000 fb50 	bl	8000e40 <ConsoleCommandsGetTable>
 80007a0:	60b8      	str	r0, [r7, #8]
			cmdIndex = 0u;
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]
			found = NOT_FOUND;
 80007a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007aa:	613b      	str	r3, [r7, #16]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 80007ac:	e03d      	b.n	800082a <ConsoleProcess+0xe2>
			{
				if ( ConsoleCommandMatch(commandTable[cmdIndex].name, mReceiveBuffer) )
 80007ae:	697a      	ldr	r2, [r7, #20]
 80007b0:	4613      	mov	r3, r2
 80007b2:	00db      	lsls	r3, r3, #3
 80007b4:	4413      	add	r3, r2
 80007b6:	00db      	lsls	r3, r3, #3
 80007b8:	461a      	mov	r2, r3
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	4413      	add	r3, r2
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4938      	ldr	r1, [pc, #224]	; (80008a4 <ConsoleProcess+0x15c>)
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff fee6 	bl	8000594 <ConsoleCommandMatch>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d02a      	beq.n	8000824 <ConsoleProcess+0xdc>
				{
					result = commandTable[cmdIndex].execute(mReceiveBuffer);
 80007ce:	697a      	ldr	r2, [r7, #20]
 80007d0:	4613      	mov	r3, r2
 80007d2:	00db      	lsls	r3, r3, #3
 80007d4:	4413      	add	r3, r2
 80007d6:	00db      	lsls	r3, r3, #3
 80007d8:	461a      	mov	r2, r3
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	4413      	add	r3, r2
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	4830      	ldr	r0, [pc, #192]	; (80008a4 <ConsoleProcess+0x15c>)
 80007e2:	4798      	blx	r3
 80007e4:	4603      	mov	r3, r0
 80007e6:	71fb      	strb	r3, [r7, #7]
					if ( COMMAND_SUCCESS != result )
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d017      	beq.n	800081e <ConsoleProcess+0xd6>
					{
						ConsoleIoSendString("Error: ");
 80007ee:	482f      	ldr	r0, [pc, #188]	; (80008ac <ConsoleProcess+0x164>)
 80007f0:	f000 fb96 	bl	8000f20 <ConsoleIoSendString>
						ConsoleIoSendString(mReceiveBuffer);
 80007f4:	482b      	ldr	r0, [pc, #172]	; (80008a4 <ConsoleProcess+0x15c>)
 80007f6:	f000 fb93 	bl	8000f20 <ConsoleIoSendString>

						ConsoleIoSendString("Help: ");
 80007fa:	482d      	ldr	r0, [pc, #180]	; (80008b0 <ConsoleProcess+0x168>)
 80007fc:	f000 fb90 	bl	8000f20 <ConsoleIoSendString>
						ConsoleIoSendString(commandTable[cmdIndex].help);
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	4613      	mov	r3, r2
 8000804:	00db      	lsls	r3, r3, #3
 8000806:	4413      	add	r3, r2
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	461a      	mov	r2, r3
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	4413      	add	r3, r2
 8000810:	3308      	adds	r3, #8
 8000812:	4618      	mov	r0, r3
 8000814:	f000 fb84 	bl	8000f20 <ConsoleIoSendString>
						ConsoleIoSendString(STR_ENDLINE);
 8000818:	4826      	ldr	r0, [pc, #152]	; (80008b4 <ConsoleProcess+0x16c>)
 800081a:	f000 fb81 	bl	8000f20 <ConsoleIoSendString>

					}
					found = cmdIndex;
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	613b      	str	r3, [r7, #16]
 8000822:	e002      	b.n	800082a <ConsoleProcess+0xe2>
				}
				else
				{
					cmdIndex++;
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	3301      	adds	r3, #1
 8000828:	617b      	str	r3, [r7, #20]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 800082a:	697a      	ldr	r2, [r7, #20]
 800082c:	4613      	mov	r3, r2
 800082e:	00db      	lsls	r3, r3, #3
 8000830:	4413      	add	r3, r2
 8000832:	00db      	lsls	r3, r3, #3
 8000834:	461a      	mov	r2, r3
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	4413      	add	r3, r2
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d003      	beq.n	8000848 <ConsoleProcess+0x100>
 8000840:	693b      	ldr	r3, [r7, #16]
 8000842:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000846:	d0b2      	beq.n	80007ae <ConsoleProcess+0x66>

				}
			}
			if ( ( cmdEndline != 0 ) && ( NOT_FOUND == found ) )
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d00d      	beq.n	800086a <ConsoleProcess+0x122>
 800084e:	693b      	ldr	r3, [r7, #16]
 8000850:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000854:	d109      	bne.n	800086a <ConsoleProcess+0x122>
			{
				if (mReceivedSoFar > 2) /// shorter than that, it is probably nothing
 8000856:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <ConsoleProcess+0x158>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b02      	cmp	r3, #2
 800085c:	d905      	bls.n	800086a <ConsoleProcess+0x122>
				{
					ConsoleIoSendString("Command not found.");
 800085e:	4816      	ldr	r0, [pc, #88]	; (80008b8 <ConsoleProcess+0x170>)
 8000860:	f000 fb5e 	bl	8000f20 <ConsoleIoSendString>
					ConsoleIoSendString(STR_ENDLINE);
 8000864:	4813      	ldr	r0, [pc, #76]	; (80008b4 <ConsoleProcess+0x16c>)
 8000866:	f000 fb5b 	bl	8000f20 <ConsoleIoSendString>
				}
			}
			//reset the buffer by moving over any leftovers and nulling the rest
			// clear up to and including the found end line character
			mReceivedSoFar = ConsoleResetBuffer(mReceiveBuffer, mReceivedSoFar, cmdEndline + 1);
 800086a:	4b0d      	ldr	r3, [pc, #52]	; (80008a0 <ConsoleProcess+0x158>)
 800086c:	6819      	ldr	r1, [r3, #0]
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	3301      	adds	r3, #1
 8000872:	461a      	mov	r2, r3
 8000874:	480b      	ldr	r0, [pc, #44]	; (80008a4 <ConsoleProcess+0x15c>)
 8000876:	f7ff feda 	bl	800062e <ConsoleResetBuffer>
 800087a:	4603      	mov	r3, r0
 800087c:	4a08      	ldr	r2, [pc, #32]	; (80008a0 <ConsoleProcess+0x158>)
 800087e:	6013      	str	r3, [r2, #0]
			mReceiveBufferNeedsChecking = mReceivedSoFar > 0 ? true : false;
 8000880:	4b07      	ldr	r3, [pc, #28]	; (80008a0 <ConsoleProcess+0x158>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	bf14      	ite	ne
 8000888:	2301      	movne	r3, #1
 800088a:	2300      	moveq	r3, #0
 800088c:	b2da      	uxtb	r2, r3
 800088e:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <ConsoleProcess+0x160>)
 8000890:	701a      	strb	r2, [r3, #0]
			ConsoleIoSendString(CONSOLE_PROMPT);
 8000892:	480a      	ldr	r0, [pc, #40]	; (80008bc <ConsoleProcess+0x174>)
 8000894:	f000 fb44 	bl	8000f20 <ConsoleIoSendString>
		}
	}
}
 8000898:	bf00      	nop
 800089a:	3718      	adds	r7, #24
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000190 	.word	0x20000190
 80008a4:	20000090 	.word	0x20000090
 80008a8:	20000194 	.word	0x20000194
 80008ac:	0800892c 	.word	0x0800892c
 80008b0:	08008934 	.word	0x08008934
 80008b4:	08008924 	.word	0x08008924
 80008b8:	0800893c 	.word	0x0800893c
 80008bc:	08008928 	.word	0x08008928

080008c0 <ConsoleParamFindN>:

// ConsoleParamFindN
// Find the start location of the nth parametr in the buffer where the command itself is parameter 0
static eCommandResult_T ConsoleParamFindN(const char * buffer, const uint8_t parameterNumber, uint32_t *startLocation)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b089      	sub	sp, #36	; 0x24
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	460b      	mov	r3, r1
 80008ca:	607a      	str	r2, [r7, #4]
 80008cc:	72fb      	strb	r3, [r7, #11]
	uint32_t bufferIndex = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	61fb      	str	r3, [r7, #28]
	uint32_t parameterIndex = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61bb      	str	r3, [r7, #24]
	eCommandResult_T result = COMMAND_SUCCESS;
 80008d6:	2300      	movs	r3, #0
 80008d8:	75fb      	strb	r3, [r7, #23]


	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008da:	e00b      	b.n	80008f4 <ConsoleParamFindN+0x34>
	{
		if ( PARAMETER_SEPARATER == buffer[bufferIndex] )
 80008dc:	68fa      	ldr	r2, [r7, #12]
 80008de:	69fb      	ldr	r3, [r7, #28]
 80008e0:	4413      	add	r3, r2
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b20      	cmp	r3, #32
 80008e6:	d102      	bne.n	80008ee <ConsoleParamFindN+0x2e>
		{
			parameterIndex++;
 80008e8:	69bb      	ldr	r3, [r7, #24]
 80008ea:	3301      	adds	r3, #1
 80008ec:	61bb      	str	r3, [r7, #24]
		}
		bufferIndex++;
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	3301      	adds	r3, #1
 80008f2:	61fb      	str	r3, [r7, #28]
	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008f4:	7afb      	ldrb	r3, [r7, #11]
 80008f6:	69ba      	ldr	r2, [r7, #24]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d002      	beq.n	8000902 <ConsoleParamFindN+0x42>
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	2bff      	cmp	r3, #255	; 0xff
 8000900:	d9ec      	bls.n	80008dc <ConsoleParamFindN+0x1c>
	}
	if  ( CONSOLE_COMMAND_MAX_LENGTH == bufferIndex )
 8000902:	69fb      	ldr	r3, [r7, #28]
 8000904:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000908:	d102      	bne.n	8000910 <ConsoleParamFindN+0x50>
	{
		result = COMMAND_PARAMETER_ERROR;
 800090a:	2310      	movs	r3, #16
 800090c:	75fb      	strb	r3, [r7, #23]
 800090e:	e002      	b.n	8000916 <ConsoleParamFindN+0x56>
	}
	else
	{
		*startLocation = bufferIndex;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	69fa      	ldr	r2, [r7, #28]
 8000914:	601a      	str	r2, [r3, #0]
	}
	return result;
 8000916:	7dfb      	ldrb	r3, [r7, #23]
}
 8000918:	4618      	mov	r0, r3
 800091a:	3724      	adds	r7, #36	; 0x24
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr

08000924 <ConsoleReceiveParamInt16>:
// ConsoleReceiveParamInt16
// Identify and obtain a parameter of type int16_t, sent in in decimal, possibly with a negative sign.
// Note that this uses atoi, a somewhat costly function. You may want to replace it, see ConsoleReceiveParamHexUint16
// for some ideas on how to do that.
eCommandResult_T ConsoleReceiveParamInt16(const char * buffer, const uint8_t parameterNumber, int16_t* parameterInt)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b08a      	sub	sp, #40	; 0x28
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	460b      	mov	r3, r1
 800092e:	607a      	str	r2, [r7, #4]
 8000930:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
	uint32_t i;
	eCommandResult_T result;
	char charVal;
	char str[INT16_MAX_STR_LENGTH];

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 8000936:	f107 021c 	add.w	r2, r7, #28
 800093a:	7afb      	ldrb	r3, [r7, #11]
 800093c:	4619      	mov	r1, r3
 800093e:	68f8      	ldr	r0, [r7, #12]
 8000940:	f7ff ffbe 	bl	80008c0 <ConsoleParamFindN>
 8000944:	4603      	mov	r3, r0
 8000946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	i = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
	charVal = buffer[startIndex + i];
 800094e:	69fa      	ldr	r2, [r7, #28]
 8000950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000952:	4413      	add	r3, r2
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	4413      	add	r3, r2
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 800095e:	e011      	b.n	8000984 <ConsoleReceiveParamInt16+0x60>
			&& ( PARAMETER_SEPARATER != charVal )
		&& ( i < INT16_MAX_STR_LENGTH ) )
	{
		str[i] = charVal;					// copy the relevant part
 8000960:	f107 0214 	add.w	r2, r7, #20
 8000964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000966:	4413      	add	r3, r2
 8000968:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800096c:	701a      	strb	r2, [r3, #0]
		i++;
 800096e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000970:	3301      	adds	r3, #1
 8000972:	627b      	str	r3, [r7, #36]	; 0x24
		charVal = buffer[startIndex + i];
 8000974:	69fa      	ldr	r2, [r7, #28]
 8000976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000978:	4413      	add	r3, r2
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	4413      	add	r3, r2
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 8000984:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000988:	2b0a      	cmp	r3, #10
 800098a:	d00a      	beq.n	80009a2 <ConsoleReceiveParamInt16+0x7e>
 800098c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000990:	2b0d      	cmp	r3, #13
 8000992:	d006      	beq.n	80009a2 <ConsoleReceiveParamInt16+0x7e>
			&& ( PARAMETER_SEPARATER != charVal )
 8000994:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000998:	2b20      	cmp	r3, #32
 800099a:	d002      	beq.n	80009a2 <ConsoleReceiveParamInt16+0x7e>
		&& ( i < INT16_MAX_STR_LENGTH ) )
 800099c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800099e:	2b07      	cmp	r3, #7
 80009a0:	d9de      	bls.n	8000960 <ConsoleReceiveParamInt16+0x3c>
	}
	if ( i == INT16_MAX_STR_LENGTH)
 80009a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a4:	2b08      	cmp	r3, #8
 80009a6:	d102      	bne.n	80009ae <ConsoleReceiveParamInt16+0x8a>
	{
		result = COMMAND_PARAMETER_ERROR;
 80009a8:	2310      	movs	r3, #16
 80009aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	if ( COMMAND_SUCCESS == result )
 80009ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d10e      	bne.n	80009d4 <ConsoleReceiveParamInt16+0xb0>
	{
		str[i] = NULL_CHAR;
 80009b6:	f107 0214 	add.w	r2, r7, #20
 80009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009bc:	4413      	add	r3, r2
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
		*parameterInt = atoi(str);
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	4618      	mov	r0, r3
 80009c8:	f006 fe5c 	bl	8007684 <atoi>
 80009cc:	4603      	mov	r3, r0
 80009ce:	b21a      	sxth	r2, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	801a      	strh	r2, [r3, #0]
	}
	return result;
 80009d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3728      	adds	r7, #40	; 0x28
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <ConsoleReceiveParamHexUint16>:

// ConsoleReceiveParamHexUint16
// Identify and obtain a parameter of type uint16, sent in as hex. This parses the number and does not use
// a library function to do it.
eCommandResult_T ConsoleReceiveParamHexUint16(const char * buffer, const uint8_t parameterNumber, uint16_t* parameterUint16)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08a      	sub	sp, #40	; 0x28
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	460b      	mov	r3, r1
 80009ea:	607a      	str	r2, [r7, #4]
 80009ec:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61bb      	str	r3, [r7, #24]
	uint16_t value = 0;
 80009f2:	2300      	movs	r3, #0
 80009f4:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint32_t i;
	eCommandResult_T result;
	uint8_t tmpUint8;

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 80009f6:	f107 0218 	add.w	r2, r7, #24
 80009fa:	7afb      	ldrb	r3, [r7, #11]
 80009fc:	4619      	mov	r1, r3
 80009fe:	68f8      	ldr	r0, [r7, #12]
 8000a00:	f7ff ff5e 	bl	80008c0 <ConsoleParamFindN>
 8000a04:	4603      	mov	r3, r0
 8000a06:	77fb      	strb	r3, [r7, #31]
	if ( COMMAND_SUCCESS == result )
 8000a08:	7ffb      	ldrb	r3, [r7, #31]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d12c      	bne.n	8000a68 <ConsoleReceiveParamHexUint16+0x88>
	{
		// bufferIndex points to start of integer
		// next separator or newline or NULL indicates end of parameter
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a0e:	2300      	movs	r3, #0
 8000a10:	623b      	str	r3, [r7, #32]
 8000a12:	e01e      	b.n	8000a52 <ConsoleReceiveParamHexUint16+0x72>
		{
			if ( COMMAND_SUCCESS == result )
 8000a14:	7ffb      	ldrb	r3, [r7, #31]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d10d      	bne.n	8000a36 <ConsoleReceiveParamHexUint16+0x56>
			{
				result = ConsoleUtilHexCharToInt(buffer[startIndex + i], &tmpUint8);
 8000a1a:	69ba      	ldr	r2, [r7, #24]
 8000a1c:	6a3b      	ldr	r3, [r7, #32]
 8000a1e:	4413      	add	r3, r2
 8000a20:	68fa      	ldr	r2, [r7, #12]
 8000a22:	4413      	add	r3, r2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	f107 0217 	add.w	r2, r7, #23
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f000 f8c5 	bl	8000bbc <ConsoleUtilHexCharToInt>
 8000a32:	4603      	mov	r3, r0
 8000a34:	77fb      	strb	r3, [r7, #31]
			}
			if ( COMMAND_SUCCESS == result )
 8000a36:	7ffb      	ldrb	r3, [r7, #31]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d107      	bne.n	8000a4c <ConsoleReceiveParamHexUint16+0x6c>
			{
				value = (value << 4u);
 8000a3c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a3e:	011b      	lsls	r3, r3, #4
 8000a40:	84fb      	strh	r3, [r7, #38]	; 0x26
				value += tmpUint8;
 8000a42:	7dfb      	ldrb	r3, [r7, #23]
 8000a44:	b29a      	uxth	r2, r3
 8000a46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a48:	4413      	add	r3, r2
 8000a4a:	84fb      	strh	r3, [r7, #38]	; 0x26
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a4c:	6a3b      	ldr	r3, [r7, #32]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	623b      	str	r3, [r7, #32]
 8000a52:	6a3b      	ldr	r3, [r7, #32]
 8000a54:	2b03      	cmp	r3, #3
 8000a56:	d9dd      	bls.n	8000a14 <ConsoleReceiveParamHexUint16+0x34>
			}
		}
		if  ( COMMAND_PARAMETER_END == result )
 8000a58:	7ffb      	ldrb	r3, [r7, #31]
 8000a5a:	2b11      	cmp	r3, #17
 8000a5c:	d101      	bne.n	8000a62 <ConsoleReceiveParamHexUint16+0x82>
		{
			result = COMMAND_SUCCESS;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	77fb      	strb	r3, [r7, #31]
		}
		*parameterUint16 = value;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000a66:	801a      	strh	r2, [r3, #0]
	}
	return result;
 8000a68:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3728      	adds	r7, #40	; 0x28
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <ConsoleSendParamHexUint16>:
// ConsoleSendParamHexUint16
// Send a parameter of type uint16 as hex.
// This does not use a library function to do it (though you could
// do itoa (parameterUint16, out, 16);  instead of building it up
eCommandResult_T ConsoleSendParamHexUint16(uint16_t parameterUint16)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b086      	sub	sp, #24
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	4603      	mov	r3, r0
 8000a7a:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	char out[4u + 1u];  // U16 must be less than 4 hex digits: 0xFFFF, end buffer with a NULL
	eCommandResult_T result = COMMAND_SUCCESS;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	74fb      	strb	r3, [r7, #19]
	uint8_t tmpUint8;

	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]
 8000a84:	e01b      	b.n	8000abe <ConsoleSendParamHexUint16+0x4c>
	{
		if ( COMMAND_SUCCESS == result )
 8000a86:	7cfb      	ldrb	r3, [r7, #19]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d115      	bne.n	8000ab8 <ConsoleSendParamHexUint16+0x46>
		{
			tmpUint8 = ( parameterUint16 >> (12u - (i*4u)) & 0xF);
 8000a8c:	88fa      	ldrh	r2, [r7, #6]
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	f1c3 0303 	rsb	r3, r3, #3
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	fa42 f303 	asr.w	r3, r2, r3
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	f003 030f 	and.w	r3, r3, #15
 8000aa0:	74bb      	strb	r3, [r7, #18]
			result = ConsoleUtilsIntToHexChar(tmpUint8, &(out[i]));
 8000aa2:	f107 020c 	add.w	r2, r7, #12
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	441a      	add	r2, r3
 8000aaa:	7cbb      	ldrb	r3, [r7, #18]
 8000aac:	4611      	mov	r1, r2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f8c5 	bl	8000c3e <ConsoleUtilsIntToHexChar>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	74fb      	strb	r3, [r7, #19]
	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	3301      	adds	r3, #1
 8000abc:	617b      	str	r3, [r7, #20]
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	2b03      	cmp	r3, #3
 8000ac2:	d9e0      	bls.n	8000a86 <ConsoleSendParamHexUint16+0x14>
		}
	}
	out[i] = NULL_CHAR;
 8000ac4:	f107 020c 	add.w	r2, r7, #12
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	4413      	add	r3, r2
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
	ConsoleIoSendString(out);
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f000 fa23 	bl	8000f20 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000ada:	2300      	movs	r3, #0
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3718      	adds	r7, #24
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <smallItoa>:
#if CONSOLE_USE_BUILTIN_ITOA
#define itoa smallItoa
// The C library itoa is sometimes a complicated function and the library costs aren't worth it
// so this is implements the parts of the function needed for console.
static void smallItoa(int in, char* outBuffer, int radix)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b089      	sub	sp, #36	; 0x24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
	bool isNegative = false;
 8000af0:	2300      	movs	r3, #0
 8000af2:	77fb      	strb	r3, [r7, #31]
	int tmpIn;
	int stringLen = 1u; // it will be at least as long as the NULL character
 8000af4:	2301      	movs	r3, #1
 8000af6:	617b      	str	r3, [r7, #20]

	if (in < 0) {
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	da07      	bge.n	8000b0e <smallItoa+0x2a>
		isNegative = true;
 8000afe:	2301      	movs	r3, #1
 8000b00:	77fb      	strb	r3, [r7, #31]
		in = -in;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	425b      	negs	r3, r3
 8000b06:	60fb      	str	r3, [r7, #12]
		stringLen++;
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
	}

	tmpIn = in;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	61bb      	str	r3, [r7, #24]
	while ((int)tmpIn/radix != 0) {
 8000b12:	e007      	b.n	8000b24 <smallItoa+0x40>
		tmpIn = (int)tmpIn/radix;
 8000b14:	69ba      	ldr	r2, [r7, #24]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b1c:	61bb      	str	r3, [r7, #24]
		stringLen++;
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
	while ((int)tmpIn/radix != 0) {
 8000b24:	69ba      	ldr	r2, [r7, #24]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1f1      	bne.n	8000b14 <smallItoa+0x30>
	}

    // Now fill it in backwards, starting with the NULL at the end
    *(outBuffer + stringLen) = NULL_CHAR;
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	4413      	add	r3, r2
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
    stringLen--;
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	617b      	str	r3, [r7, #20]

	tmpIn = in;
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	61bb      	str	r3, [r7, #24]
	do {
		*(outBuffer+stringLen) = (tmpIn%radix)+'0';
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	fb93 f2f2 	sdiv	r2, r3, r2
 8000b4c:	6879      	ldr	r1, [r7, #4]
 8000b4e:	fb01 f202 	mul.w	r2, r1, r2
 8000b52:	1a9b      	subs	r3, r3, r2
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	68b9      	ldr	r1, [r7, #8]
 8000b5a:	440b      	add	r3, r1
 8000b5c:	3230      	adds	r2, #48	; 0x30
 8000b5e:	b2d2      	uxtb	r2, r2
 8000b60:	701a      	strb	r2, [r3, #0]
		tmpIn = (int) tmpIn / radix;
 8000b62:	69ba      	ldr	r2, [r7, #24]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b6a:	61bb      	str	r3, [r7, #24]
	} while(stringLen--);
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	1e5a      	subs	r2, r3, #1
 8000b70:	617a      	str	r2, [r7, #20]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1e6      	bne.n	8000b44 <smallItoa+0x60>

	if (isNegative) {
 8000b76:	7ffb      	ldrb	r3, [r7, #31]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d002      	beq.n	8000b82 <smallItoa+0x9e>
		*(outBuffer) = '-';
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	222d      	movs	r2, #45	; 0x2d
 8000b80:	701a      	strb	r2, [r3, #0]
	}
}
 8000b82:	bf00      	nop
 8000b84:	3724      	adds	r7, #36	; 0x24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr

08000b8e <ConsoleSendParamInt16>:

// ConsoleSendParamInt16
// Send a parameter of type int16 using the (unsafe) C library function
// itoa to translate from integer to string.
eCommandResult_T ConsoleSendParamInt16(int16_t parameterInt)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b084      	sub	sp, #16
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	4603      	mov	r3, r0
 8000b96:	80fb      	strh	r3, [r7, #6]
	char out[INT16_MAX_STR_LENGTH];
//	memset(out, 0, INT16_MAX_STR_LENGTH);

	itoa (parameterInt, out, 10);
 8000b98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b9c:	f107 0108 	add.w	r1, r7, #8
 8000ba0:	220a      	movs	r2, #10
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff ff9e 	bl	8000ae4 <smallItoa>
	ConsoleIoSendString(out);
 8000ba8:	f107 0308 	add.w	r3, r7, #8
 8000bac:	4618      	mov	r0, r3
 8000bae:	f000 f9b7 	bl	8000f20 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000bb2:	2300      	movs	r3, #0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <ConsoleUtilHexCharToInt>:
	return COMMAND_SUCCESS;
}
// ConsoleUtilHexCharToInt
// Converts a single hex character (0-9,A-F) to an integer (0-15)
static eCommandResult_T ConsoleUtilHexCharToInt(char charVal, uint8_t* pInt)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	6039      	str	r1, [r7, #0]
 8000bc6:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	73fb      	strb	r3, [r7, #15]

    if ( ( '0' <= charVal ) && ( charVal <= '9' ) )
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	2b2f      	cmp	r3, #47	; 0x2f
 8000bd0:	d908      	bls.n	8000be4 <ConsoleUtilHexCharToInt+0x28>
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	2b39      	cmp	r3, #57	; 0x39
 8000bd6:	d805      	bhi.n	8000be4 <ConsoleUtilHexCharToInt+0x28>
    {
        *pInt = charVal - '0';
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	3b30      	subs	r3, #48	; 0x30
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	701a      	strb	r2, [r3, #0]
 8000be2:	e025      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>
    }
    else if ( ( 'A' <= charVal ) && ( charVal <= 'F' ) )
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	2b40      	cmp	r3, #64	; 0x40
 8000be8:	d908      	bls.n	8000bfc <ConsoleUtilHexCharToInt+0x40>
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	2b46      	cmp	r3, #70	; 0x46
 8000bee:	d805      	bhi.n	8000bfc <ConsoleUtilHexCharToInt+0x40>
    {
        *pInt = 10u + charVal - 'A';
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	3b37      	subs	r3, #55	; 0x37
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	701a      	strb	r2, [r3, #0]
 8000bfa:	e019      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>
    }
    else if( ( 'a' <= charVal ) && ( charVal <= 'f' ) )
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	2b60      	cmp	r3, #96	; 0x60
 8000c00:	d908      	bls.n	8000c14 <ConsoleUtilHexCharToInt+0x58>
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b66      	cmp	r3, #102	; 0x66
 8000c06:	d805      	bhi.n	8000c14 <ConsoleUtilHexCharToInt+0x58>
    {
        *pInt = 10u + charVal - 'a';
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	3b57      	subs	r3, #87	; 0x57
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	701a      	strb	r2, [r3, #0]
 8000c12:	e00d      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>
    }
	else if ( ( LF_CHAR != charVal ) || ( CR_CHAR != charVal )
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	2b0a      	cmp	r3, #10
 8000c18:	d105      	bne.n	8000c26 <ConsoleUtilHexCharToInt+0x6a>
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b0d      	cmp	r3, #13
 8000c1e:	d102      	bne.n	8000c26 <ConsoleUtilHexCharToInt+0x6a>
			|| ( PARAMETER_SEPARATER == charVal ) )
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	2b20      	cmp	r3, #32
 8000c24:	d102      	bne.n	8000c2c <ConsoleUtilHexCharToInt+0x70>
	{
		result = COMMAND_PARAMETER_END;
 8000c26:	2311      	movs	r3, #17
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	e001      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>

	}
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000c2c:	2310      	movs	r3, #16
 8000c2e:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <ConsoleUtilsIntToHexChar>:
// ConsoleUtilsIntToHexChar
// Converts an integer nibble (0-15) to a hex character (0-9,A-F)
static eCommandResult_T ConsoleUtilsIntToHexChar(uint8_t intVal, char* pChar)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	b085      	sub	sp, #20
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	4603      	mov	r3, r0
 8000c46:	6039      	str	r1, [r7, #0]
 8000c48:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73fb      	strb	r3, [r7, #15]

    if ( intVal <= 9u )
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	2b09      	cmp	r3, #9
 8000c52:	d805      	bhi.n	8000c60 <ConsoleUtilsIntToHexChar+0x22>
    {
        *pChar = intVal + '0';
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	3330      	adds	r3, #48	; 0x30
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	e00d      	b.n	8000c7c <ConsoleUtilsIntToHexChar+0x3e>
    }
    else if ( ( 10u <= intVal ) && ( intVal <= 15u ) )
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	2b09      	cmp	r3, #9
 8000c64:	d908      	bls.n	8000c78 <ConsoleUtilsIntToHexChar+0x3a>
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	2b0f      	cmp	r3, #15
 8000c6a:	d805      	bhi.n	8000c78 <ConsoleUtilsIntToHexChar+0x3a>
    {
        *pChar = intVal - 10u + 'A';
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	3337      	adds	r3, #55	; 0x37
 8000c70:	b2da      	uxtb	r2, r3
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	701a      	strb	r2, [r3, #0]
 8000c76:	e001      	b.n	8000c7c <ConsoleUtilsIntToHexChar+0x3e>
    }
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000c78:	2310      	movs	r3, #16
 8000c7a:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3714      	adds	r7, #20
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <ConsoleCommandComment>:

	CONSOLE_COMMAND_TABLE_END // must be LAST
};

static eCommandResult_T ConsoleCommandComment(const char buffer[])
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
	// do nothing
	IGNORE_UNUSED_VARIABLE(buffer);
	return COMMAND_SUCCESS;
 8000c92:	2300      	movs	r3, #0
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <ConsoleCommandHelp>:

static eCommandResult_T ConsoleCommandHelp(const char buffer[])
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint32_t tableLength;
	eCommandResult_T result = COMMAND_SUCCESS;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	74fb      	strb	r3, [r7, #19]

    IGNORE_UNUSED_VARIABLE(buffer);

	tableLength = sizeof(mConsoleCommandTable) / sizeof(mConsoleCommandTable[0]);
 8000cac:	2309      	movs	r3, #9
 8000cae:	60fb      	str	r3, [r7, #12]
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	e01e      	b.n	8000cf4 <ConsoleCommandHelp+0x54>
	{
		ConsoleIoSendString(mConsoleCommandTable[i].name);
 8000cb6:	4914      	ldr	r1, [pc, #80]	; (8000d08 <ConsoleCommandHelp+0x68>)
 8000cb8:	697a      	ldr	r2, [r7, #20]
 8000cba:	4613      	mov	r3, r2
 8000cbc:	00db      	lsls	r3, r3, #3
 8000cbe:	4413      	add	r3, r2
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	440b      	add	r3, r1
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 f92a 	bl	8000f20 <ConsoleIoSendString>
#if CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(" : ");
 8000ccc:	480f      	ldr	r0, [pc, #60]	; (8000d0c <ConsoleCommandHelp+0x6c>)
 8000cce:	f000 f927 	bl	8000f20 <ConsoleIoSendString>
		ConsoleIoSendString(mConsoleCommandTable[i].help);
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	4413      	add	r3, r2
 8000cda:	00db      	lsls	r3, r3, #3
 8000cdc:	3308      	adds	r3, #8
 8000cde:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <ConsoleCommandHelp+0x68>)
 8000ce0:	4413      	add	r3, r2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 f91c 	bl	8000f20 <ConsoleIoSendString>
#endif // CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(STR_ENDLINE);
 8000ce8:	4809      	ldr	r0, [pc, #36]	; (8000d10 <ConsoleCommandHelp+0x70>)
 8000cea:	f000 f919 	bl	8000f20 <ConsoleIoSendString>
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	697a      	ldr	r2, [r7, #20]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d3db      	bcc.n	8000cb6 <ConsoleCommandHelp+0x16>
	}
	return result;
 8000cfe:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	080089e4 	.word	0x080089e4
 8000d0c:	08008998 	.word	0x08008998
 8000d10:	0800899c 	.word	0x0800899c

08000d14 <ConsoleCommandToggleLed>:
static eCommandResult_T ConsoleCommandToggleLed(const char buffer[]){
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	73fb      	strb	r3, [r7, #15]
	return result;
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <ConsoleCommandGyroStatus>:
static eCommandResult_T ConsoleCommandGyroStatus(const char buffer[]){
 8000d2e:	b480      	push	{r7}
 8000d30:	b085      	sub	sp, #20
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000d36:	2300      	movs	r3, #0
 8000d38:	73fb      	strb	r3, [r7, #15]
	return result;
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <ConsoleCommandGyroDump>:
static eCommandResult_T ConsoleCommandGyroDump(const char buffer[]){
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000d50:	2300      	movs	r3, #0
 8000d52:	73fb      	strb	r3, [r7, #15]
	return result;
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3714      	adds	r7, #20
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
	...

08000d64 <ConsoleCommandParamExampleInt16>:
static eCommandResult_T ConsoleCommandParamExampleInt16(const char buffer[])
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	int16_t parameterInt;
	eCommandResult_T result;
	result = ConsoleReceiveParamInt16(buffer, 1, &parameterInt);
 8000d6c:	f107 030c 	add.w	r3, r7, #12
 8000d70:	461a      	mov	r2, r3
 8000d72:	2101      	movs	r1, #1
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff fdd5 	bl	8000924 <ConsoleReceiveParamInt16>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d116      	bne.n	8000db2 <ConsoleCommandParamExampleInt16+0x4e>
	{
		ConsoleIoSendString("Parameter is ");
 8000d84:	480d      	ldr	r0, [pc, #52]	; (8000dbc <ConsoleCommandParamExampleInt16+0x58>)
 8000d86:	f000 f8cb 	bl	8000f20 <ConsoleIoSendString>
		ConsoleSendParamInt16(parameterInt);
 8000d8a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff fefd 	bl	8000b8e <ConsoleSendParamInt16>
		ConsoleIoSendString(" (0x");
 8000d94:	480a      	ldr	r0, [pc, #40]	; (8000dc0 <ConsoleCommandParamExampleInt16+0x5c>)
 8000d96:	f000 f8c3 	bl	8000f20 <ConsoleIoSendString>
		ConsoleSendParamHexUint16((uint16_t)parameterInt);
 8000d9a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff fe66 	bl	8000a72 <ConsoleSendParamHexUint16>
		ConsoleIoSendString(")");
 8000da6:	4807      	ldr	r0, [pc, #28]	; (8000dc4 <ConsoleCommandParamExampleInt16+0x60>)
 8000da8:	f000 f8ba 	bl	8000f20 <ConsoleIoSendString>
		ConsoleIoSendString(STR_ENDLINE);
 8000dac:	4806      	ldr	r0, [pc, #24]	; (8000dc8 <ConsoleCommandParamExampleInt16+0x64>)
 8000dae:	f000 f8b7 	bl	8000f20 <ConsoleIoSendString>
	}
	return result;
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	080089a0 	.word	0x080089a0
 8000dc0:	080089b0 	.word	0x080089b0
 8000dc4:	080089b8 	.word	0x080089b8
 8000dc8:	0800899c 	.word	0x0800899c

08000dcc <ConsoleCommandParamExampleHexUint16>:
static eCommandResult_T ConsoleCommandParamExampleHexUint16(const char buffer[])
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	uint16_t parameterUint16;
	eCommandResult_T result;
	result = ConsoleReceiveParamHexUint16(buffer, 1, &parameterUint16);
 8000dd4:	f107 030c 	add.w	r3, r7, #12
 8000dd8:	461a      	mov	r2, r3
 8000dda:	2101      	movs	r1, #1
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	f7ff fdff 	bl	80009e0 <ConsoleReceiveParamHexUint16>
 8000de2:	4603      	mov	r3, r0
 8000de4:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000de6:	7bfb      	ldrb	r3, [r7, #15]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d109      	bne.n	8000e00 <ConsoleCommandParamExampleHexUint16+0x34>
	{
		ConsoleIoSendString("Parameter is 0x");
 8000dec:	4807      	ldr	r0, [pc, #28]	; (8000e0c <ConsoleCommandParamExampleHexUint16+0x40>)
 8000dee:	f000 f897 	bl	8000f20 <ConsoleIoSendString>
		ConsoleSendParamHexUint16(parameterUint16);
 8000df2:	89bb      	ldrh	r3, [r7, #12]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff fe3c 	bl	8000a72 <ConsoleSendParamHexUint16>
		ConsoleIoSendString(STR_ENDLINE);
 8000dfa:	4805      	ldr	r0, [pc, #20]	; (8000e10 <ConsoleCommandParamExampleHexUint16+0x44>)
 8000dfc:	f000 f890 	bl	8000f20 <ConsoleIoSendString>
	}
	return result;
 8000e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3710      	adds	r7, #16
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	080089bc 	.word	0x080089bc
 8000e10:	0800899c 	.word	0x0800899c

08000e14 <ConsoleCommandVer>:

static eCommandResult_T ConsoleCommandVer(const char buffer[])
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	73fb      	strb	r3, [r7, #15]

    IGNORE_UNUSED_VARIABLE(buffer);

	ConsoleIoSendString(VERSION_STRING);
 8000e20:	4805      	ldr	r0, [pc, #20]	; (8000e38 <ConsoleCommandVer+0x24>)
 8000e22:	f000 f87d 	bl	8000f20 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 8000e26:	4805      	ldr	r0, [pc, #20]	; (8000e3c <ConsoleCommandVer+0x28>)
 8000e28:	f000 f87a 	bl	8000f20 <ConsoleIoSendString>
	return result;
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	080089cc 	.word	0x080089cc
 8000e3c:	0800899c 	.word	0x0800899c

08000e40 <ConsoleCommandsGetTable>:


const sConsoleCommandTable_T* ConsoleCommandsGetTable(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
	return (mConsoleCommandTable);
 8000e44:	4b02      	ldr	r3, [pc, #8]	; (8000e50 <ConsoleCommandsGetTable+0x10>)
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	080089e4 	.word	0x080089e4

08000e54 <reset>:
int readComplete = 0;
int charCount = 0;
// Buffer to hold command
uint8_t tempBuffer[10];
uint8_t byte;
void reset(){
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
	charCount = 0;
 8000e58:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <reset+0x1c>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
	readComplete =0;
 8000e5e:	4b05      	ldr	r3, [pc, #20]	; (8000e74 <reset+0x20>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]

}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	200001a0 	.word	0x200001a0
 8000e74:	2000019c 	.word	0x2000019c

08000e78 <ConsoleIoInit>:

eConsoleError ConsoleIoInit(UART_HandleTypeDef *huart)

{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
	consoleHuart = huart;
 8000e80:	4a07      	ldr	r2, [pc, #28]	; (8000ea0 <ConsoleIoInit+0x28>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6013      	str	r3, [r2, #0]
	// So that we start the call back
	HAL_UART_Receive_IT(consoleHuart,&byte,1);
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <ConsoleIoInit+0x28>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	4905      	ldr	r1, [pc, #20]	; (8000ea4 <ConsoleIoInit+0x2c>)
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f005 fc5f 	bl	8006752 <HAL_UART_Receive_IT>
	return CONSOLE_SUCCESS;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000198 	.word	0x20000198
 8000ea4:	200001ae 	.word	0x200001ae

08000ea8 <ConsoleIoReceive>:
// This is modified for the Wokwi RPi Pico simulator. It works fine
// but that's partially because the serial terminal sends all of the
// characters at a time without losing any of them. What if this function
// wasn't called fast enough?
eConsoleError ConsoleIoReceive(uint8_t *buffer, const uint32_t bufferLength, uint32_t *readLength)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	617b      	str	r3, [r7, #20]


	///HAL_UART_Receive_IT(consoleHuart,byte,1);
	if( readComplete==1)
 8000eb8:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <ConsoleIoReceive+0x68>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d11f      	bne.n	8000f00 <ConsoleIoReceive+0x58>
	{
		// copy the command to the buffer
		// set the length
		//return console_success
		while(i<charCount+1){
 8000ec0:	e00a      	b.n	8000ed8 <ConsoleIoReceive+0x30>
			buffer[i] = tempBuffer[i];
 8000ec2:	68fa      	ldr	r2, [r7, #12]
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	4912      	ldr	r1, [pc, #72]	; (8000f14 <ConsoleIoReceive+0x6c>)
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	440a      	add	r2, r1
 8000ece:	7812      	ldrb	r2, [r2, #0]
 8000ed0:	701a      	strb	r2, [r3, #0]
			i++;
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	617b      	str	r3, [r7, #20]
		while(i<charCount+1){
 8000ed8:	4b0f      	ldr	r3, [pc, #60]	; (8000f18 <ConsoleIoReceive+0x70>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	3301      	adds	r3, #1
 8000ede:	461a      	mov	r2, r3
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d3ed      	bcc.n	8000ec2 <ConsoleIoReceive+0x1a>
		}
		*readLength = charCount;
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <ConsoleIoReceive+0x70>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	461a      	mov	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	601a      	str	r2, [r3, #0]
		printf("%s", tempBuffer);
 8000ef0:	4908      	ldr	r1, [pc, #32]	; (8000f14 <ConsoleIoReceive+0x6c>)
 8000ef2:	480a      	ldr	r0, [pc, #40]	; (8000f1c <ConsoleIoReceive+0x74>)
 8000ef4:	f006 fbfc 	bl	80076f0 <iprintf>
		// reset counts
		reset();
 8000ef8:	f7ff ffac 	bl	8000e54 <reset>
		//return console_success

		return CONSOLE_SUCCESS;
 8000efc:	2300      	movs	r3, #0
 8000efe:	e003      	b.n	8000f08 <ConsoleIoReceive+0x60>

	}


	*readLength = i;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	697a      	ldr	r2, [r7, #20]
 8000f04:	601a      	str	r2, [r3, #0]
	return CONSOLE_SUCCESS;
 8000f06:	2300      	movs	r3, #0
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	2000019c 	.word	0x2000019c
 8000f14:	200001a4 	.word	0x200001a4
 8000f18:	200001a0 	.word	0x200001a0
 8000f1c:	080089e0 	.word	0x080089e0

08000f20 <ConsoleIoSendString>:

eConsoleError ConsoleIoSendString(const char *buffer)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	printf("%s", buffer);
 8000f28:	6879      	ldr	r1, [r7, #4]
 8000f2a:	4804      	ldr	r0, [pc, #16]	; (8000f3c <ConsoleIoSendString+0x1c>)
 8000f2c:	f006 fbe0 	bl	80076f0 <iprintf>
	return CONSOLE_SUCCESS;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	080089e0 	.word	0x080089e0

08000f40 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback (UART_HandleTypeDef *huart)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]


	//uint8_t lastChar = *(huart->pRxBuffPtr);
	tempBuffer[charCount] = byte;
 8000f48:	4b0e      	ldr	r3, [pc, #56]	; (8000f84 <HAL_UART_RxCpltCallback+0x44>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0e      	ldr	r2, [pc, #56]	; (8000f88 <HAL_UART_RxCpltCallback+0x48>)
 8000f4e:	7811      	ldrb	r1, [r2, #0]
 8000f50:	4a0e      	ldr	r2, [pc, #56]	; (8000f8c <HAL_UART_RxCpltCallback+0x4c>)
 8000f52:	54d1      	strb	r1, [r2, r3]

	charCount ++;
 8000f54:	4b0b      	ldr	r3, [pc, #44]	; (8000f84 <HAL_UART_RxCpltCallback+0x44>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	4a0a      	ldr	r2, [pc, #40]	; (8000f84 <HAL_UART_RxCpltCallback+0x44>)
 8000f5c:	6013      	str	r3, [r2, #0]

	if( byte == '\n'){
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <HAL_UART_RxCpltCallback+0x48>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b0a      	cmp	r3, #10
 8000f64:	d102      	bne.n	8000f6c <HAL_UART_RxCpltCallback+0x2c>
	readComplete = 1;
 8000f66:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <HAL_UART_RxCpltCallback+0x50>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	601a      	str	r2, [r3, #0]

	}
	HAL_UART_Receive_IT(consoleHuart,&byte,1);
 8000f6c:	4b09      	ldr	r3, [pc, #36]	; (8000f94 <HAL_UART_RxCpltCallback+0x54>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2201      	movs	r2, #1
 8000f72:	4905      	ldr	r1, [pc, #20]	; (8000f88 <HAL_UART_RxCpltCallback+0x48>)
 8000f74:	4618      	mov	r0, r3
 8000f76:	f005 fbec 	bl	8006752 <HAL_UART_Receive_IT>

}
 8000f7a:	bf00      	nop
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	200001a0 	.word	0x200001a0
 8000f88:	200001ae 	.word	0x200001ae
 8000f8c:	200001a4 	.word	0x200001a4
 8000f90:	2000019c 	.word	0x2000019c
 8000f94:	20000198 	.word	0x20000198

08000f98 <I3G450D_Init>:

static uint8_t spiTxBuf[2];
static uint8_t spiRxBuf[7];

void I3G450D_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2102      	movs	r1, #2
 8000fa0:	4856      	ldr	r0, [pc, #344]	; (80010fc <I3G450D_Init+0x164>)
 8000fa2:	f002 fe67 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000fa6:	2014      	movs	r0, #20
 8000fa8:	f001 ffea 	bl	8002f80 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	2102      	movs	r1, #2
 8000fb0:	4852      	ldr	r0, [pc, #328]	; (80010fc <I3G450D_Init+0x164>)
 8000fb2:	f002 fe5f 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000fb6:	2014      	movs	r0, #20
 8000fb8:	f001 ffe2 	bl	8002f80 <HAL_Delay>
	spiTxBuf[0]=0x20;
 8000fbc:	4b50      	ldr	r3, [pc, #320]	; (8001100 <I3G450D_Init+0x168>)
 8000fbe:	2220      	movs	r2, #32
 8000fc0:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0xff;
 8000fc2:	4b4f      	ldr	r3, [pc, #316]	; (8001100 <I3G450D_Init+0x168>)
 8000fc4:	22ff      	movs	r2, #255	; 0xff
 8000fc6:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 8000fc8:	2332      	movs	r3, #50	; 0x32
 8000fca:	2202      	movs	r2, #2
 8000fcc:	494c      	ldr	r1, [pc, #304]	; (8001100 <I3G450D_Init+0x168>)
 8000fce:	484d      	ldr	r0, [pc, #308]	; (8001104 <I3G450D_Init+0x16c>)
 8000fd0:	f003 fd4b 	bl	8004a6a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2102      	movs	r1, #2
 8000fd8:	4848      	ldr	r0, [pc, #288]	; (80010fc <I3G450D_Init+0x164>)
 8000fda:	f002 fe4b 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000fde:	2014      	movs	r0, #20
 8000fe0:	f001 ffce 	bl	8002f80 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	2102      	movs	r1, #2
 8000fe8:	4844      	ldr	r0, [pc, #272]	; (80010fc <I3G450D_Init+0x164>)
 8000fea:	f002 fe43 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000fee:	2014      	movs	r0, #20
 8000ff0:	f001 ffc6 	bl	8002f80 <HAL_Delay>
	spiTxBuf[0]=0x21;
 8000ff4:	4b42      	ldr	r3, [pc, #264]	; (8001100 <I3G450D_Init+0x168>)
 8000ff6:	2221      	movs	r2, #33	; 0x21
 8000ff8:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x00;
 8000ffa:	4b41      	ldr	r3, [pc, #260]	; (8001100 <I3G450D_Init+0x168>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 8001000:	2332      	movs	r3, #50	; 0x32
 8001002:	2202      	movs	r2, #2
 8001004:	493e      	ldr	r1, [pc, #248]	; (8001100 <I3G450D_Init+0x168>)
 8001006:	483f      	ldr	r0, [pc, #252]	; (8001104 <I3G450D_Init+0x16c>)
 8001008:	f003 fd2f 	bl	8004a6a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 800100c:	2201      	movs	r2, #1
 800100e:	2102      	movs	r1, #2
 8001010:	483a      	ldr	r0, [pc, #232]	; (80010fc <I3G450D_Init+0x164>)
 8001012:	f002 fe2f 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001016:	2014      	movs	r0, #20
 8001018:	f001 ffb2 	bl	8002f80 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	2102      	movs	r1, #2
 8001020:	4836      	ldr	r0, [pc, #216]	; (80010fc <I3G450D_Init+0x164>)
 8001022:	f002 fe27 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001026:	2014      	movs	r0, #20
 8001028:	f001 ffaa 	bl	8002f80 <HAL_Delay>
	spiTxBuf[0]=0x22;
 800102c:	4b34      	ldr	r3, [pc, #208]	; (8001100 <I3G450D_Init+0x168>)
 800102e:	2222      	movs	r2, #34	; 0x22
 8001030:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x00;
 8001032:	4b33      	ldr	r3, [pc, #204]	; (8001100 <I3G450D_Init+0x168>)
 8001034:	2200      	movs	r2, #0
 8001036:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 8001038:	2332      	movs	r3, #50	; 0x32
 800103a:	2202      	movs	r2, #2
 800103c:	4930      	ldr	r1, [pc, #192]	; (8001100 <I3G450D_Init+0x168>)
 800103e:	4831      	ldr	r0, [pc, #196]	; (8001104 <I3G450D_Init+0x16c>)
 8001040:	f003 fd13 	bl	8004a6a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001044:	2201      	movs	r2, #1
 8001046:	2102      	movs	r1, #2
 8001048:	482c      	ldr	r0, [pc, #176]	; (80010fc <I3G450D_Init+0x164>)
 800104a:	f002 fe13 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800104e:	2014      	movs	r0, #20
 8001050:	f001 ff96 	bl	8002f80 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001054:	2200      	movs	r2, #0
 8001056:	2102      	movs	r1, #2
 8001058:	4828      	ldr	r0, [pc, #160]	; (80010fc <I3G450D_Init+0x164>)
 800105a:	f002 fe0b 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800105e:	2014      	movs	r0, #20
 8001060:	f001 ff8e 	bl	8002f80 <HAL_Delay>
	spiTxBuf[0]=0x23;
 8001064:	4b26      	ldr	r3, [pc, #152]	; (8001100 <I3G450D_Init+0x168>)
 8001066:	2223      	movs	r2, #35	; 0x23
 8001068:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x20;
 800106a:	4b25      	ldr	r3, [pc, #148]	; (8001100 <I3G450D_Init+0x168>)
 800106c:	2220      	movs	r2, #32
 800106e:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 8001070:	2332      	movs	r3, #50	; 0x32
 8001072:	2202      	movs	r2, #2
 8001074:	4922      	ldr	r1, [pc, #136]	; (8001100 <I3G450D_Init+0x168>)
 8001076:	4823      	ldr	r0, [pc, #140]	; (8001104 <I3G450D_Init+0x16c>)
 8001078:	f003 fcf7 	bl	8004a6a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 800107c:	2201      	movs	r2, #1
 800107e:	2102      	movs	r1, #2
 8001080:	481e      	ldr	r0, [pc, #120]	; (80010fc <I3G450D_Init+0x164>)
 8001082:	f002 fdf7 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001086:	2014      	movs	r0, #20
 8001088:	f001 ff7a 	bl	8002f80 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	2102      	movs	r1, #2
 8001090:	481a      	ldr	r0, [pc, #104]	; (80010fc <I3G450D_Init+0x164>)
 8001092:	f002 fdef 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001096:	2014      	movs	r0, #20
 8001098:	f001 ff72 	bl	8002f80 <HAL_Delay>
	spiTxBuf[0]=0x24;
 800109c:	4b18      	ldr	r3, [pc, #96]	; (8001100 <I3G450D_Init+0x168>)
 800109e:	2224      	movs	r2, #36	; 0x24
 80010a0:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x10;
 80010a2:	4b17      	ldr	r3, [pc, #92]	; (8001100 <I3G450D_Init+0x168>)
 80010a4:	2210      	movs	r2, #16
 80010a6:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,2,50);
 80010a8:	2332      	movs	r3, #50	; 0x32
 80010aa:	2202      	movs	r2, #2
 80010ac:	4914      	ldr	r1, [pc, #80]	; (8001100 <I3G450D_Init+0x168>)
 80010ae:	4815      	ldr	r0, [pc, #84]	; (8001104 <I3G450D_Init+0x16c>)
 80010b0:	f003 fcdb 	bl	8004a6a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80010b4:	2201      	movs	r2, #1
 80010b6:	2102      	movs	r1, #2
 80010b8:	4810      	ldr	r0, [pc, #64]	; (80010fc <I3G450D_Init+0x164>)
 80010ba:	f002 fddb 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80010be:	2014      	movs	r0, #20
 80010c0:	f001 ff5e 	bl	8002f80 <HAL_Delay>
	// read who am i register
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80010c4:	2200      	movs	r2, #0
 80010c6:	2102      	movs	r1, #2
 80010c8:	480c      	ldr	r0, [pc, #48]	; (80010fc <I3G450D_Init+0x164>)
 80010ca:	f002 fdd3 	bl	8003c74 <HAL_GPIO_WritePin>
	spiTxBuf[0]=0x0F|0x80;
 80010ce:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <I3G450D_Init+0x168>)
 80010d0:	228f      	movs	r2, #143	; 0x8f
 80010d2:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 80010d4:	2332      	movs	r3, #50	; 0x32
 80010d6:	2201      	movs	r2, #1
 80010d8:	4909      	ldr	r1, [pc, #36]	; (8001100 <I3G450D_Init+0x168>)
 80010da:	480a      	ldr	r0, [pc, #40]	; (8001104 <I3G450D_Init+0x16c>)
 80010dc:	f003 fcc5 	bl	8004a6a <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi5,&spiRxBuf[1],1,50);
 80010e0:	2332      	movs	r3, #50	; 0x32
 80010e2:	2201      	movs	r2, #1
 80010e4:	4908      	ldr	r1, [pc, #32]	; (8001108 <I3G450D_Init+0x170>)
 80010e6:	4807      	ldr	r0, [pc, #28]	; (8001104 <I3G450D_Init+0x16c>)
 80010e8:	f003 fdfb 	bl	8004ce2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80010ec:	2201      	movs	r2, #1
 80010ee:	2102      	movs	r1, #2
 80010f0:	4802      	ldr	r0, [pc, #8]	; (80010fc <I3G450D_Init+0x164>)
 80010f2:	f002 fdbf 	bl	8003c74 <HAL_GPIO_WritePin>
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40020800 	.word	0x40020800
 8001100:	200030e8 	.word	0x200030e8
 8001104:	200031b8 	.word	0x200031b8
 8001108:	200030ed 	.word	0x200030ed

0800110c <I3G450D_loop>:

void I3G450D_loop(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b098      	sub	sp, #96	; 0x60
 8001110:	af00      	add	r7, sp, #0
		volatile int16_t Raw_x=0;
 8001112:	2300      	movs	r3, #0
 8001114:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		volatile int16_t Raw_y=0;
 8001118:	2300      	movs	r3, #0
 800111a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
		volatile int16_t Raw_z=0;
 800111e:	2300      	movs	r3, #0
 8001120:	87fb      	strh	r3, [r7, #62]	; 0x3e

		float difftime=0;
 8001122:	f04f 0300 	mov.w	r3, #0
 8001126:	647b      	str	r3, [r7, #68]	; 0x44

		int16_t averageWindow_X[AVERAGE_WINDOW_SIZE] = {0};
 8001128:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
 8001136:	611a      	str	r2, [r3, #16]
		int16_t averageWindow_Y[AVERAGE_WINDOW_SIZE] = {0};
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]
		int16_t averageWindow_Z[AVERAGE_WINDOW_SIZE] = {0};
 8001148:	463b      	mov	r3, r7
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]

		uint32_t windowPosition = 0;
 8001156:	2300      	movs	r3, #0
 8001158:	65fb      	str	r3, [r7, #92]	; 0x5c
		int32_t tempSum_X = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	65bb      	str	r3, [r7, #88]	; 0x58
		int32_t tempSum_Y = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	657b      	str	r3, [r7, #84]	; 0x54
		int32_t tempSum_Z = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	653b      	str	r3, [r7, #80]	; 0x50

		switch(currentState)
 8001166:	4b55      	ldr	r3, [pc, #340]	; (80012bc <I3G450D_loop+0x1b0>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d003      	beq.n	8001176 <I3G450D_loop+0x6a>
 800116e:	2b01      	cmp	r3, #1
 8001170:	f000 80ba 	beq.w	80012e8 <I3G450D_loop+0x1dc>
			currentState=L3GD20_fisrt;
			dataReadyFlag=L3GD20_DATA_READY;
			break;

					default:
						break;
 8001174:	e36d      	b.n	8001852 <I3G450D_loop+0x746>
				if(dataReadyFlag==L3GD20_DATA_READY)
 8001176:	4b52      	ldr	r3, [pc, #328]	; (80012c0 <I3G450D_loop+0x1b4>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b01      	cmp	r3, #1
 800117c:	f040 8368 	bne.w	8001850 <I3G450D_loop+0x744>
					HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	2102      	movs	r1, #2
 8001184:	484f      	ldr	r0, [pc, #316]	; (80012c4 <I3G450D_loop+0x1b8>)
 8001186:	f002 fd75 	bl	8003c74 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x28|0x80;
 800118a:	4b4f      	ldr	r3, [pc, #316]	; (80012c8 <I3G450D_loop+0x1bc>)
 800118c:	22a8      	movs	r2, #168	; 0xa8
 800118e:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 8001190:	2332      	movs	r3, #50	; 0x32
 8001192:	2201      	movs	r2, #1
 8001194:	494c      	ldr	r1, [pc, #304]	; (80012c8 <I3G450D_loop+0x1bc>)
 8001196:	484d      	ldr	r0, [pc, #308]	; (80012cc <I3G450D_loop+0x1c0>)
 8001198:	f003 fc67 	bl	8004a6a <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[1],1,50);
 800119c:	2332      	movs	r3, #50	; 0x32
 800119e:	2201      	movs	r2, #1
 80011a0:	494b      	ldr	r1, [pc, #300]	; (80012d0 <I3G450D_loop+0x1c4>)
 80011a2:	484a      	ldr	r0, [pc, #296]	; (80012cc <I3G450D_loop+0x1c0>)
 80011a4:	f003 fd9d 	bl	8004ce2 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80011a8:	2201      	movs	r2, #1
 80011aa:	2102      	movs	r1, #2
 80011ac:	4845      	ldr	r0, [pc, #276]	; (80012c4 <I3G450D_loop+0x1b8>)
 80011ae:	f002 fd61 	bl	8003c74 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2102      	movs	r1, #2
 80011b6:	4843      	ldr	r0, [pc, #268]	; (80012c4 <I3G450D_loop+0x1b8>)
 80011b8:	f002 fd5c 	bl	8003c74 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x29|0x80;
 80011bc:	4b42      	ldr	r3, [pc, #264]	; (80012c8 <I3G450D_loop+0x1bc>)
 80011be:	22a9      	movs	r2, #169	; 0xa9
 80011c0:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 80011c2:	2332      	movs	r3, #50	; 0x32
 80011c4:	2201      	movs	r2, #1
 80011c6:	4940      	ldr	r1, [pc, #256]	; (80012c8 <I3G450D_loop+0x1bc>)
 80011c8:	4840      	ldr	r0, [pc, #256]	; (80012cc <I3G450D_loop+0x1c0>)
 80011ca:	f003 fc4e 	bl	8004a6a <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[2],1,50);
 80011ce:	2332      	movs	r3, #50	; 0x32
 80011d0:	2201      	movs	r2, #1
 80011d2:	4940      	ldr	r1, [pc, #256]	; (80012d4 <I3G450D_loop+0x1c8>)
 80011d4:	483d      	ldr	r0, [pc, #244]	; (80012cc <I3G450D_loop+0x1c0>)
 80011d6:	f003 fd84 	bl	8004ce2 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80011da:	2201      	movs	r2, #1
 80011dc:	2102      	movs	r1, #2
 80011de:	4839      	ldr	r0, [pc, #228]	; (80012c4 <I3G450D_loop+0x1b8>)
 80011e0:	f002 fd48 	bl	8003c74 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2102      	movs	r1, #2
 80011e8:	4836      	ldr	r0, [pc, #216]	; (80012c4 <I3G450D_loop+0x1b8>)
 80011ea:	f002 fd43 	bl	8003c74 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2a|0x80;
 80011ee:	4b36      	ldr	r3, [pc, #216]	; (80012c8 <I3G450D_loop+0x1bc>)
 80011f0:	22aa      	movs	r2, #170	; 0xaa
 80011f2:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 80011f4:	2332      	movs	r3, #50	; 0x32
 80011f6:	2201      	movs	r2, #1
 80011f8:	4933      	ldr	r1, [pc, #204]	; (80012c8 <I3G450D_loop+0x1bc>)
 80011fa:	4834      	ldr	r0, [pc, #208]	; (80012cc <I3G450D_loop+0x1c0>)
 80011fc:	f003 fc35 	bl	8004a6a <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[3],1,50);
 8001200:	2332      	movs	r3, #50	; 0x32
 8001202:	2201      	movs	r2, #1
 8001204:	4934      	ldr	r1, [pc, #208]	; (80012d8 <I3G450D_loop+0x1cc>)
 8001206:	4831      	ldr	r0, [pc, #196]	; (80012cc <I3G450D_loop+0x1c0>)
 8001208:	f003 fd6b 	bl	8004ce2 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	2102      	movs	r1, #2
 8001210:	482c      	ldr	r0, [pc, #176]	; (80012c4 <I3G450D_loop+0x1b8>)
 8001212:	f002 fd2f 	bl	8003c74 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001216:	2200      	movs	r2, #0
 8001218:	2102      	movs	r1, #2
 800121a:	482a      	ldr	r0, [pc, #168]	; (80012c4 <I3G450D_loop+0x1b8>)
 800121c:	f002 fd2a 	bl	8003c74 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2b|0x80;
 8001220:	4b29      	ldr	r3, [pc, #164]	; (80012c8 <I3G450D_loop+0x1bc>)
 8001222:	22ab      	movs	r2, #171	; 0xab
 8001224:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 8001226:	2332      	movs	r3, #50	; 0x32
 8001228:	2201      	movs	r2, #1
 800122a:	4927      	ldr	r1, [pc, #156]	; (80012c8 <I3G450D_loop+0x1bc>)
 800122c:	4827      	ldr	r0, [pc, #156]	; (80012cc <I3G450D_loop+0x1c0>)
 800122e:	f003 fc1c 	bl	8004a6a <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[4],1,50);
 8001232:	2332      	movs	r3, #50	; 0x32
 8001234:	2201      	movs	r2, #1
 8001236:	4929      	ldr	r1, [pc, #164]	; (80012dc <I3G450D_loop+0x1d0>)
 8001238:	4824      	ldr	r0, [pc, #144]	; (80012cc <I3G450D_loop+0x1c0>)
 800123a:	f003 fd52 	bl	8004ce2 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 800123e:	2201      	movs	r2, #1
 8001240:	2102      	movs	r1, #2
 8001242:	4820      	ldr	r0, [pc, #128]	; (80012c4 <I3G450D_loop+0x1b8>)
 8001244:	f002 fd16 	bl	8003c74 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001248:	2200      	movs	r2, #0
 800124a:	2102      	movs	r1, #2
 800124c:	481d      	ldr	r0, [pc, #116]	; (80012c4 <I3G450D_loop+0x1b8>)
 800124e:	f002 fd11 	bl	8003c74 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2c|0x80;
 8001252:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <I3G450D_loop+0x1bc>)
 8001254:	22ac      	movs	r2, #172	; 0xac
 8001256:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 8001258:	2332      	movs	r3, #50	; 0x32
 800125a:	2201      	movs	r2, #1
 800125c:	491a      	ldr	r1, [pc, #104]	; (80012c8 <I3G450D_loop+0x1bc>)
 800125e:	481b      	ldr	r0, [pc, #108]	; (80012cc <I3G450D_loop+0x1c0>)
 8001260:	f003 fc03 	bl	8004a6a <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[5],1,50);
 8001264:	2332      	movs	r3, #50	; 0x32
 8001266:	2201      	movs	r2, #1
 8001268:	491d      	ldr	r1, [pc, #116]	; (80012e0 <I3G450D_loop+0x1d4>)
 800126a:	4818      	ldr	r0, [pc, #96]	; (80012cc <I3G450D_loop+0x1c0>)
 800126c:	f003 fd39 	bl	8004ce2 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001270:	2201      	movs	r2, #1
 8001272:	2102      	movs	r1, #2
 8001274:	4813      	ldr	r0, [pc, #76]	; (80012c4 <I3G450D_loop+0x1b8>)
 8001276:	f002 fcfd 	bl	8003c74 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 800127a:	2200      	movs	r2, #0
 800127c:	2102      	movs	r1, #2
 800127e:	4811      	ldr	r0, [pc, #68]	; (80012c4 <I3G450D_loop+0x1b8>)
 8001280:	f002 fcf8 	bl	8003c74 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2d|0x80;
 8001284:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <I3G450D_loop+0x1bc>)
 8001286:	22ad      	movs	r2, #173	; 0xad
 8001288:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(&hspi5,spiTxBuf,1,50);
 800128a:	2332      	movs	r3, #50	; 0x32
 800128c:	2201      	movs	r2, #1
 800128e:	490e      	ldr	r1, [pc, #56]	; (80012c8 <I3G450D_loop+0x1bc>)
 8001290:	480e      	ldr	r0, [pc, #56]	; (80012cc <I3G450D_loop+0x1c0>)
 8001292:	f003 fbea 	bl	8004a6a <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi5,&spiRxBuf[6],1,50);
 8001296:	2332      	movs	r3, #50	; 0x32
 8001298:	2201      	movs	r2, #1
 800129a:	4912      	ldr	r1, [pc, #72]	; (80012e4 <I3G450D_loop+0x1d8>)
 800129c:	480b      	ldr	r0, [pc, #44]	; (80012cc <I3G450D_loop+0x1c0>)
 800129e:	f003 fd20 	bl	8004ce2 <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80012a2:	2201      	movs	r2, #1
 80012a4:	2102      	movs	r1, #2
 80012a6:	4807      	ldr	r0, [pc, #28]	; (80012c4 <I3G450D_loop+0x1b8>)
 80012a8:	f002 fce4 	bl	8003c74 <HAL_GPIO_WritePin>
						currentState=L3GD20_second;
 80012ac:	4b03      	ldr	r3, [pc, #12]	; (80012bc <I3G450D_loop+0x1b0>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	701a      	strb	r2, [r3, #0]
						dataReadyFlag=L3GD20_DATA_NOT_READY;
 80012b2:	4b03      	ldr	r3, [pc, #12]	; (80012c0 <I3G450D_loop+0x1b4>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
				break;
 80012b8:	e2ca      	b.n	8001850 <I3G450D_loop+0x744>
 80012ba:	bf00      	nop
 80012bc:	200001b0 	.word	0x200001b0
 80012c0:	20000000 	.word	0x20000000
 80012c4:	40020800 	.word	0x40020800
 80012c8:	200030e8 	.word	0x200030e8
 80012cc:	200031b8 	.word	0x200031b8
 80012d0:	200030ed 	.word	0x200030ed
 80012d4:	200030ee 	.word	0x200030ee
 80012d8:	200030ef 	.word	0x200030ef
 80012dc:	200030f0 	.word	0x200030f0
 80012e0:	200030f1 	.word	0x200030f1
 80012e4:	200030f2 	.word	0x200030f2
				Raw_x=(spiRxBuf[2]<<8)|spiRxBuf[1];
 80012e8:	4ba0      	ldr	r3, [pc, #640]	; (800156c <I3G450D_loop+0x460>)
 80012ea:	789b      	ldrb	r3, [r3, #2]
 80012ec:	021b      	lsls	r3, r3, #8
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	4b9e      	ldr	r3, [pc, #632]	; (800156c <I3G450D_loop+0x460>)
 80012f2:	785b      	ldrb	r3, [r3, #1]
 80012f4:	b21b      	sxth	r3, r3
 80012f6:	4313      	orrs	r3, r2
 80012f8:	b21b      	sxth	r3, r3
 80012fa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
				Raw_y=(spiRxBuf[4]<<8)|spiRxBuf[3];
 80012fe:	4b9b      	ldr	r3, [pc, #620]	; (800156c <I3G450D_loop+0x460>)
 8001300:	791b      	ldrb	r3, [r3, #4]
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	b21a      	sxth	r2, r3
 8001306:	4b99      	ldr	r3, [pc, #612]	; (800156c <I3G450D_loop+0x460>)
 8001308:	78db      	ldrb	r3, [r3, #3]
 800130a:	b21b      	sxth	r3, r3
 800130c:	4313      	orrs	r3, r2
 800130e:	b21b      	sxth	r3, r3
 8001310:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
				Raw_z=(spiRxBuf[6]<<8)|spiRxBuf[5];
 8001314:	4b95      	ldr	r3, [pc, #596]	; (800156c <I3G450D_loop+0x460>)
 8001316:	799b      	ldrb	r3, [r3, #6]
 8001318:	021b      	lsls	r3, r3, #8
 800131a:	b21a      	sxth	r2, r3
 800131c:	4b93      	ldr	r3, [pc, #588]	; (800156c <I3G450D_loop+0x460>)
 800131e:	795b      	ldrb	r3, [r3, #5]
 8001320:	b21b      	sxth	r3, r3
 8001322:	4313      	orrs	r3, r2
 8001324:	b21b      	sxth	r3, r3
 8001326:	87fb      	strh	r3, [r7, #62]	; 0x3e
				test_Raw_x = Raw_x;
 8001328:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800132c:	b21a      	sxth	r2, r3
 800132e:	4b90      	ldr	r3, [pc, #576]	; (8001570 <I3G450D_loop+0x464>)
 8001330:	801a      	strh	r2, [r3, #0]
				test_Raw_y = Raw_y;
 8001332:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001336:	b21a      	sxth	r2, r3
 8001338:	4b8e      	ldr	r3, [pc, #568]	; (8001574 <I3G450D_loop+0x468>)
 800133a:	801a      	strh	r2, [r3, #0]
				test_Raw_z = Raw_z;
 800133c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800133e:	b21a      	sxth	r2, r3
 8001340:	4b8d      	ldr	r3, [pc, #564]	; (8001578 <I3G450D_loop+0x46c>)
 8001342:	801a      	strh	r2, [r3, #0]
			if(currentcalistate==L3GD20_calibrated)
 8001344:	4b8d      	ldr	r3, [pc, #564]	; (800157c <I3G450D_loop+0x470>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b02      	cmp	r3, #2
 800134a:	f040 80d5 	bne.w	80014f8 <I3G450D_loop+0x3ec>
				angleRate_x=(float) (Raw_x - (offset_x))*L3GD20_SENSITIVITY;
 800134e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001352:	b21b      	sxth	r3, r3
 8001354:	461a      	mov	r2, r3
 8001356:	4b8a      	ldr	r3, [pc, #552]	; (8001580 <I3G450D_loop+0x474>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	ee07 3a90 	vmov	s15, r3
 8001360:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001364:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8001584 <I3G450D_loop+0x478>
 8001368:	ee67 7a87 	vmul.f32	s15, s15, s14
 800136c:	4b86      	ldr	r3, [pc, #536]	; (8001588 <I3G450D_loop+0x47c>)
 800136e:	edc3 7a00 	vstr	s15, [r3]
				angleRate_y=(float) (Raw_y - (offset_y))*L3GD20_SENSITIVITY;
 8001372:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001376:	b21b      	sxth	r3, r3
 8001378:	461a      	mov	r2, r3
 800137a:	4b84      	ldr	r3, [pc, #528]	; (800158c <I3G450D_loop+0x480>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	ee07 3a90 	vmov	s15, r3
 8001384:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001388:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8001584 <I3G450D_loop+0x478>
 800138c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001390:	4b7f      	ldr	r3, [pc, #508]	; (8001590 <I3G450D_loop+0x484>)
 8001392:	edc3 7a00 	vstr	s15, [r3]
				angleRate_z=(float) (Raw_z - (offset_z))*L3GD20_SENSITIVITY;
 8001396:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001398:	b21b      	sxth	r3, r3
 800139a:	461a      	mov	r2, r3
 800139c:	4b7d      	ldr	r3, [pc, #500]	; (8001594 <I3G450D_loop+0x488>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	ee07 3a90 	vmov	s15, r3
 80013a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013aa:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001584 <I3G450D_loop+0x478>
 80013ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b2:	4b79      	ldr	r3, [pc, #484]	; (8001598 <I3G450D_loop+0x48c>)
 80013b4:	edc3 7a00 	vstr	s15, [r3]
				difftime=0.003f;
 80013b8:	4b78      	ldr	r3, [pc, #480]	; (800159c <I3G450D_loop+0x490>)
 80013ba:	647b      	str	r3, [r7, #68]	; 0x44
				if((angleRate_x>Noise_X)||(angleRate_x<-Noise_X))
 80013bc:	4b72      	ldr	r3, [pc, #456]	; (8001588 <I3G450D_loop+0x47c>)
 80013be:	ed93 7a00 	vldr	s14, [r3]
 80013c2:	4b77      	ldr	r3, [pc, #476]	; (80015a0 <I3G450D_loop+0x494>)
 80013c4:	edd3 7a00 	vldr	s15, [r3]
 80013c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d0:	dc0c      	bgt.n	80013ec <I3G450D_loop+0x2e0>
 80013d2:	4b73      	ldr	r3, [pc, #460]	; (80015a0 <I3G450D_loop+0x494>)
 80013d4:	edd3 7a00 	vldr	s15, [r3]
 80013d8:	eeb1 7a67 	vneg.f32	s14, s15
 80013dc:	4b6a      	ldr	r3, [pc, #424]	; (8001588 <I3G450D_loop+0x47c>)
 80013de:	edd3 7a00 	vldr	s15, [r3]
 80013e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ea:	dd1b      	ble.n	8001424 <I3G450D_loop+0x318>
					Angle_X+=((angleRate_x+LastAngleRate_X)*difftime)/(2.0f);
 80013ec:	4b66      	ldr	r3, [pc, #408]	; (8001588 <I3G450D_loop+0x47c>)
 80013ee:	ed93 7a00 	vldr	s14, [r3]
 80013f2:	4b6c      	ldr	r3, [pc, #432]	; (80015a4 <I3G450D_loop+0x498>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013fc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001400:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001404:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001408:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800140c:	4b66      	ldr	r3, [pc, #408]	; (80015a8 <I3G450D_loop+0x49c>)
 800140e:	edd3 7a00 	vldr	s15, [r3]
 8001412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001416:	4b64      	ldr	r3, [pc, #400]	; (80015a8 <I3G450D_loop+0x49c>)
 8001418:	edc3 7a00 	vstr	s15, [r3]
					LastAngleRate_X=angleRate_x;
 800141c:	4b5a      	ldr	r3, [pc, #360]	; (8001588 <I3G450D_loop+0x47c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a60      	ldr	r2, [pc, #384]	; (80015a4 <I3G450D_loop+0x498>)
 8001422:	6013      	str	r3, [r2, #0]
				if((angleRate_y>Noise_Y)||(angleRate_y<-Noise_Y))
 8001424:	4b5a      	ldr	r3, [pc, #360]	; (8001590 <I3G450D_loop+0x484>)
 8001426:	ed93 7a00 	vldr	s14, [r3]
 800142a:	4b60      	ldr	r3, [pc, #384]	; (80015ac <I3G450D_loop+0x4a0>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001438:	dc0c      	bgt.n	8001454 <I3G450D_loop+0x348>
 800143a:	4b5c      	ldr	r3, [pc, #368]	; (80015ac <I3G450D_loop+0x4a0>)
 800143c:	edd3 7a00 	vldr	s15, [r3]
 8001440:	eeb1 7a67 	vneg.f32	s14, s15
 8001444:	4b52      	ldr	r3, [pc, #328]	; (8001590 <I3G450D_loop+0x484>)
 8001446:	edd3 7a00 	vldr	s15, [r3]
 800144a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800144e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001452:	dd1b      	ble.n	800148c <I3G450D_loop+0x380>
					Angle_Y+=((angleRate_y+LastAngleRate_Y)*difftime)/(2.0f);
 8001454:	4b4e      	ldr	r3, [pc, #312]	; (8001590 <I3G450D_loop+0x484>)
 8001456:	ed93 7a00 	vldr	s14, [r3]
 800145a:	4b55      	ldr	r3, [pc, #340]	; (80015b0 <I3G450D_loop+0x4a4>)
 800145c:	edd3 7a00 	vldr	s15, [r3]
 8001460:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001464:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001468:	ee67 7a27 	vmul.f32	s15, s14, s15
 800146c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001470:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001474:	4b4f      	ldr	r3, [pc, #316]	; (80015b4 <I3G450D_loop+0x4a8>)
 8001476:	edd3 7a00 	vldr	s15, [r3]
 800147a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800147e:	4b4d      	ldr	r3, [pc, #308]	; (80015b4 <I3G450D_loop+0x4a8>)
 8001480:	edc3 7a00 	vstr	s15, [r3]
					LastAngleRate_Y=angleRate_y;
 8001484:	4b42      	ldr	r3, [pc, #264]	; (8001590 <I3G450D_loop+0x484>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a49      	ldr	r2, [pc, #292]	; (80015b0 <I3G450D_loop+0x4a4>)
 800148a:	6013      	str	r3, [r2, #0]
				if((angleRate_z>Noise_Z)||(angleRate_z<-Noise_Z))
 800148c:	4b42      	ldr	r3, [pc, #264]	; (8001598 <I3G450D_loop+0x48c>)
 800148e:	ed93 7a00 	vldr	s14, [r3]
 8001492:	4b49      	ldr	r3, [pc, #292]	; (80015b8 <I3G450D_loop+0x4ac>)
 8001494:	edd3 7a00 	vldr	s15, [r3]
 8001498:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800149c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a0:	dc0d      	bgt.n	80014be <I3G450D_loop+0x3b2>
 80014a2:	4b45      	ldr	r3, [pc, #276]	; (80015b8 <I3G450D_loop+0x4ac>)
 80014a4:	edd3 7a00 	vldr	s15, [r3]
 80014a8:	eeb1 7a67 	vneg.f32	s14, s15
 80014ac:	4b3a      	ldr	r3, [pc, #232]	; (8001598 <I3G450D_loop+0x48c>)
 80014ae:	edd3 7a00 	vldr	s15, [r3]
 80014b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ba:	f340 81c2 	ble.w	8001842 <I3G450D_loop+0x736>
					Angle_Z+=((angleRate_z+LastAngleRate_Z)*difftime)/(2.0f);
 80014be:	4b36      	ldr	r3, [pc, #216]	; (8001598 <I3G450D_loop+0x48c>)
 80014c0:	ed93 7a00 	vldr	s14, [r3]
 80014c4:	4b3d      	ldr	r3, [pc, #244]	; (80015bc <I3G450D_loop+0x4b0>)
 80014c6:	edd3 7a00 	vldr	s15, [r3]
 80014ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014ce:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80014d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80014da:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014de:	4b38      	ldr	r3, [pc, #224]	; (80015c0 <I3G450D_loop+0x4b4>)
 80014e0:	edd3 7a00 	vldr	s15, [r3]
 80014e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014e8:	4b35      	ldr	r3, [pc, #212]	; (80015c0 <I3G450D_loop+0x4b4>)
 80014ea:	edc3 7a00 	vstr	s15, [r3]
					LastAngleRate_Z=angleRate_z;
 80014ee:	4b2a      	ldr	r3, [pc, #168]	; (8001598 <I3G450D_loop+0x48c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a32      	ldr	r2, [pc, #200]	; (80015bc <I3G450D_loop+0x4b0>)
 80014f4:	6013      	str	r3, [r2, #0]
 80014f6:	e1a4      	b.n	8001842 <I3G450D_loop+0x736>
				switch(currentcalistate)
 80014f8:	4b20      	ldr	r3, [pc, #128]	; (800157c <I3G450D_loop+0x470>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	f000 819b 	beq.w	8001838 <I3G450D_loop+0x72c>
 8001502:	2b02      	cmp	r3, #2
 8001504:	f300 819a 	bgt.w	800183c <I3G450D_loop+0x730>
 8001508:	2b00      	cmp	r3, #0
 800150a:	d002      	beq.n	8001512 <I3G450D_loop+0x406>
 800150c:	2b01      	cmp	r3, #1
 800150e:	d029      	beq.n	8001564 <I3G450D_loop+0x458>
						break;
 8001510:	e194      	b.n	800183c <I3G450D_loop+0x730>
						calibrationBuffer_X[caliCounter]=Raw_x;
 8001512:	4b2c      	ldr	r3, [pc, #176]	; (80015c4 <I3G450D_loop+0x4b8>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800151a:	b211      	sxth	r1, r2
 800151c:	4a2a      	ldr	r2, [pc, #168]	; (80015c8 <I3G450D_loop+0x4bc>)
 800151e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						calibrationBuffer_Y[caliCounter]=Raw_y;
 8001522:	4b28      	ldr	r3, [pc, #160]	; (80015c4 <I3G450D_loop+0x4b8>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800152a:	b211      	sxth	r1, r2
 800152c:	4a27      	ldr	r2, [pc, #156]	; (80015cc <I3G450D_loop+0x4c0>)
 800152e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						calibrationBuffer_Z[caliCounter]=Raw_z;
 8001532:	4b24      	ldr	r3, [pc, #144]	; (80015c4 <I3G450D_loop+0x4b8>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8001538:	b211      	sxth	r1, r2
 800153a:	4a25      	ldr	r2, [pc, #148]	; (80015d0 <I3G450D_loop+0x4c4>)
 800153c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						caliCounter++;
 8001540:	4b20      	ldr	r3, [pc, #128]	; (80015c4 <I3G450D_loop+0x4b8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	3301      	adds	r3, #1
 8001546:	4a1f      	ldr	r2, [pc, #124]	; (80015c4 <I3G450D_loop+0x4b8>)
 8001548:	6013      	str	r3, [r2, #0]
						if(caliCounter>=CALIBRATION_BUFFER_LENGTH)
 800154a:	4b1e      	ldr	r3, [pc, #120]	; (80015c4 <I3G450D_loop+0x4b8>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001552:	f0c0 8175 	bcc.w	8001840 <I3G450D_loop+0x734>
							caliCounter=0;
 8001556:	4b1b      	ldr	r3, [pc, #108]	; (80015c4 <I3G450D_loop+0x4b8>)
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
							currentcalistate=L3GD20_process_calibration_samples;
 800155c:	4b07      	ldr	r3, [pc, #28]	; (800157c <I3G450D_loop+0x470>)
 800155e:	2201      	movs	r2, #1
 8001560:	701a      	strb	r2, [r3, #0]
						break;
 8001562:	e16d      	b.n	8001840 <I3G450D_loop+0x734>
						for(uint32_t idx=0; idx<CALIBRATION_BUFFER_LENGTH;idx++)
 8001564:	2300      	movs	r3, #0
 8001566:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001568:	e0a5      	b.n	80016b6 <I3G450D_loop+0x5aa>
 800156a:	bf00      	nop
 800156c:	200030ec 	.word	0x200030ec
 8001570:	200001fc 	.word	0x200001fc
 8001574:	200001fe 	.word	0x200001fe
 8001578:	20000200 	.word	0x20000200
 800157c:	200001af 	.word	0x200001af
 8001580:	200001c0 	.word	0x200001c0
 8001584:	3d8f5c29 	.word	0x3d8f5c29
 8001588:	200001b4 	.word	0x200001b4
 800158c:	200001c4 	.word	0x200001c4
 8001590:	200001b8 	.word	0x200001b8
 8001594:	200001c8 	.word	0x200001c8
 8001598:	200001bc 	.word	0x200001bc
 800159c:	3b449ba6 	.word	0x3b449ba6
 80015a0:	200001cc 	.word	0x200001cc
 80015a4:	200001e4 	.word	0x200001e4
 80015a8:	200001d8 	.word	0x200001d8
 80015ac:	200001d0 	.word	0x200001d0
 80015b0:	200001e8 	.word	0x200001e8
 80015b4:	200001dc 	.word	0x200001dc
 80015b8:	200001d4 	.word	0x200001d4
 80015bc:	200001ec 	.word	0x200001ec
 80015c0:	200001e0 	.word	0x200001e0
 80015c4:	20000204 	.word	0x20000204
 80015c8:	20000208 	.word	0x20000208
 80015cc:	200011a8 	.word	0x200011a8
 80015d0:	20002148 	.word	0x20002148
								tempSum_X=tempSum_X-averageWindow_X[windowPosition]+calibrationBuffer_X[idx];
 80015d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	3360      	adds	r3, #96	; 0x60
 80015da:	443b      	add	r3, r7
 80015dc:	f933 3c38 	ldrsh.w	r3, [r3, #-56]
 80015e0:	461a      	mov	r2, r3
 80015e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015e4:	1a9b      	subs	r3, r3, r2
 80015e6:	499d      	ldr	r1, [pc, #628]	; (800185c <I3G450D_loop+0x750>)
 80015e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80015ea:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80015ee:	4413      	add	r3, r2
 80015f0:	65bb      	str	r3, [r7, #88]	; 0x58
								tempSum_Y=tempSum_Y-averageWindow_Y[windowPosition]+calibrationBuffer_Y[idx];
 80015f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	3360      	adds	r3, #96	; 0x60
 80015f8:	443b      	add	r3, r7
 80015fa:	f933 3c4c 	ldrsh.w	r3, [r3, #-76]
 80015fe:	461a      	mov	r2, r3
 8001600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001602:	1a9b      	subs	r3, r3, r2
 8001604:	4996      	ldr	r1, [pc, #600]	; (8001860 <I3G450D_loop+0x754>)
 8001606:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001608:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 800160c:	4413      	add	r3, r2
 800160e:	657b      	str	r3, [r7, #84]	; 0x54
								tempSum_Z=tempSum_Z-averageWindow_Z[windowPosition]+calibrationBuffer_Z[idx];
 8001610:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	3360      	adds	r3, #96	; 0x60
 8001616:	443b      	add	r3, r7
 8001618:	f933 3c60 	ldrsh.w	r3, [r3, #-96]
 800161c:	461a      	mov	r2, r3
 800161e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001620:	1a9b      	subs	r3, r3, r2
 8001622:	4990      	ldr	r1, [pc, #576]	; (8001864 <I3G450D_loop+0x758>)
 8001624:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001626:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 800162a:	4413      	add	r3, r2
 800162c:	653b      	str	r3, [r7, #80]	; 0x50
								averageWindow_X[windowPosition]=calibrationBuffer_X[idx];
 800162e:	4a8b      	ldr	r2, [pc, #556]	; (800185c <I3G450D_loop+0x750>)
 8001630:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001632:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8001636:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	3360      	adds	r3, #96	; 0x60
 800163c:	443b      	add	r3, r7
 800163e:	f823 2c38 	strh.w	r2, [r3, #-56]
								averageWindow_Y[windowPosition]=calibrationBuffer_Y[idx];
 8001642:	4a87      	ldr	r2, [pc, #540]	; (8001860 <I3G450D_loop+0x754>)
 8001644:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001646:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800164a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	3360      	adds	r3, #96	; 0x60
 8001650:	443b      	add	r3, r7
 8001652:	f823 2c4c 	strh.w	r2, [r3, #-76]
								averageWindow_Z[windowPosition]=calibrationBuffer_Z[idx];
 8001656:	4a83      	ldr	r2, [pc, #524]	; (8001864 <I3G450D_loop+0x758>)
 8001658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800165a:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800165e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	3360      	adds	r3, #96	; 0x60
 8001664:	443b      	add	r3, r7
 8001666:	f823 2c60 	strh.w	r2, [r3, #-96]
								offset_x=tempSum_X/(int32_t)AVERAGE_WINDOW_SIZE;
 800166a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800166c:	4a7e      	ldr	r2, [pc, #504]	; (8001868 <I3G450D_loop+0x75c>)
 800166e:	fb82 1203 	smull	r1, r2, r2, r3
 8001672:	1092      	asrs	r2, r2, #2
 8001674:	17db      	asrs	r3, r3, #31
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	4a7c      	ldr	r2, [pc, #496]	; (800186c <I3G450D_loop+0x760>)
 800167a:	6013      	str	r3, [r2, #0]
								offset_y=tempSum_Y/(int32_t)AVERAGE_WINDOW_SIZE;
 800167c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800167e:	4a7a      	ldr	r2, [pc, #488]	; (8001868 <I3G450D_loop+0x75c>)
 8001680:	fb82 1203 	smull	r1, r2, r2, r3
 8001684:	1092      	asrs	r2, r2, #2
 8001686:	17db      	asrs	r3, r3, #31
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	4a79      	ldr	r2, [pc, #484]	; (8001870 <I3G450D_loop+0x764>)
 800168c:	6013      	str	r3, [r2, #0]
								offset_z=tempSum_Z/(int32_t)AVERAGE_WINDOW_SIZE;
 800168e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001690:	4a75      	ldr	r2, [pc, #468]	; (8001868 <I3G450D_loop+0x75c>)
 8001692:	fb82 1203 	smull	r1, r2, r2, r3
 8001696:	1092      	asrs	r2, r2, #2
 8001698:	17db      	asrs	r3, r3, #31
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	4a75      	ldr	r2, [pc, #468]	; (8001874 <I3G450D_loop+0x768>)
 800169e:	6013      	str	r3, [r2, #0]
								windowPosition++;
 80016a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016a2:	3301      	adds	r3, #1
 80016a4:	65fb      	str	r3, [r7, #92]	; 0x5c
								if(windowPosition>=AVERAGE_WINDOW_SIZE)
 80016a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016a8:	2b09      	cmp	r3, #9
 80016aa:	d901      	bls.n	80016b0 <I3G450D_loop+0x5a4>
									windowPosition=0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	65fb      	str	r3, [r7, #92]	; 0x5c
						for(uint32_t idx=0; idx<CALIBRATION_BUFFER_LENGTH;idx++)
 80016b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016b2:	3301      	adds	r3, #1
 80016b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016b8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016bc:	d38a      	bcc.n	80015d4 <I3G450D_loop+0x4c8>
							for(uint32_t idx=0;idx<CALIBRATION_BUFFER_LENGTH;idx++)
 80016be:	2300      	movs	r3, #0
 80016c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80016c2:	e089      	b.n	80017d8 <I3G450D_loop+0x6cc>
								if(((int32_t)calibrationBuffer_X[idx]-offset_x)>TempNoise_X)
 80016c4:	4a65      	ldr	r2, [pc, #404]	; (800185c <I3G450D_loop+0x750>)
 80016c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016c8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80016cc:	461a      	mov	r2, r3
 80016ce:	4b67      	ldr	r3, [pc, #412]	; (800186c <I3G450D_loop+0x760>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	1ad2      	subs	r2, r2, r3
 80016d4:	4b68      	ldr	r3, [pc, #416]	; (8001878 <I3G450D_loop+0x76c>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	429a      	cmp	r2, r3
 80016da:	dd0a      	ble.n	80016f2 <I3G450D_loop+0x5e6>
									TempNoise_X=(int32_t)calibrationBuffer_X[idx]-offset_x;
 80016dc:	4a5f      	ldr	r2, [pc, #380]	; (800185c <I3G450D_loop+0x750>)
 80016de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016e0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80016e4:	461a      	mov	r2, r3
 80016e6:	4b61      	ldr	r3, [pc, #388]	; (800186c <I3G450D_loop+0x760>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	4a62      	ldr	r2, [pc, #392]	; (8001878 <I3G450D_loop+0x76c>)
 80016ee:	6013      	str	r3, [r2, #0]
 80016f0:	e015      	b.n	800171e <I3G450D_loop+0x612>
								else if(((int32_t)calibrationBuffer_X[idx]-offset_x)<-TempNoise_X)
 80016f2:	4a5a      	ldr	r2, [pc, #360]	; (800185c <I3G450D_loop+0x750>)
 80016f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016f6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b5b      	ldr	r3, [pc, #364]	; (800186c <I3G450D_loop+0x760>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	1ad2      	subs	r2, r2, r3
 8001702:	4b5d      	ldr	r3, [pc, #372]	; (8001878 <I3G450D_loop+0x76c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	425b      	negs	r3, r3
 8001708:	429a      	cmp	r2, r3
 800170a:	da08      	bge.n	800171e <I3G450D_loop+0x612>
									TempNoise_X=-((int32_t)calibrationBuffer_X[idx]-offset_x);
 800170c:	4b57      	ldr	r3, [pc, #348]	; (800186c <I3G450D_loop+0x760>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4952      	ldr	r1, [pc, #328]	; (800185c <I3G450D_loop+0x750>)
 8001712:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001714:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8001718:	1a9b      	subs	r3, r3, r2
 800171a:	4a57      	ldr	r2, [pc, #348]	; (8001878 <I3G450D_loop+0x76c>)
 800171c:	6013      	str	r3, [r2, #0]
								if(((int32_t)calibrationBuffer_Y[idx]-offset_y)>TempNoise_Y)
 800171e:	4a50      	ldr	r2, [pc, #320]	; (8001860 <I3G450D_loop+0x754>)
 8001720:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001722:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001726:	461a      	mov	r2, r3
 8001728:	4b51      	ldr	r3, [pc, #324]	; (8001870 <I3G450D_loop+0x764>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	1ad2      	subs	r2, r2, r3
 800172e:	4b53      	ldr	r3, [pc, #332]	; (800187c <I3G450D_loop+0x770>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	429a      	cmp	r2, r3
 8001734:	dd0a      	ble.n	800174c <I3G450D_loop+0x640>
									TempNoise_Y=(int32_t)calibrationBuffer_Y[idx]-offset_y;
 8001736:	4a4a      	ldr	r2, [pc, #296]	; (8001860 <I3G450D_loop+0x754>)
 8001738:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800173a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800173e:	461a      	mov	r2, r3
 8001740:	4b4b      	ldr	r3, [pc, #300]	; (8001870 <I3G450D_loop+0x764>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	4a4d      	ldr	r2, [pc, #308]	; (800187c <I3G450D_loop+0x770>)
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	e015      	b.n	8001778 <I3G450D_loop+0x66c>
								else if(((int32_t)calibrationBuffer_Y[idx]-offset_y)<-TempNoise_Y)
 800174c:	4a44      	ldr	r2, [pc, #272]	; (8001860 <I3G450D_loop+0x754>)
 800174e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001750:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001754:	461a      	mov	r2, r3
 8001756:	4b46      	ldr	r3, [pc, #280]	; (8001870 <I3G450D_loop+0x764>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	1ad2      	subs	r2, r2, r3
 800175c:	4b47      	ldr	r3, [pc, #284]	; (800187c <I3G450D_loop+0x770>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	425b      	negs	r3, r3
 8001762:	429a      	cmp	r2, r3
 8001764:	da08      	bge.n	8001778 <I3G450D_loop+0x66c>
									TempNoise_Y=-((int32_t)calibrationBuffer_Y[idx]-offset_y);
 8001766:	4b42      	ldr	r3, [pc, #264]	; (8001870 <I3G450D_loop+0x764>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	493d      	ldr	r1, [pc, #244]	; (8001860 <I3G450D_loop+0x754>)
 800176c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800176e:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8001772:	1a9b      	subs	r3, r3, r2
 8001774:	4a41      	ldr	r2, [pc, #260]	; (800187c <I3G450D_loop+0x770>)
 8001776:	6013      	str	r3, [r2, #0]
								if(((int32_t)calibrationBuffer_Z[idx]-offset_z)>TempNoise_Z)
 8001778:	4a3a      	ldr	r2, [pc, #232]	; (8001864 <I3G450D_loop+0x758>)
 800177a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800177c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001780:	461a      	mov	r2, r3
 8001782:	4b3c      	ldr	r3, [pc, #240]	; (8001874 <I3G450D_loop+0x768>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	1ad2      	subs	r2, r2, r3
 8001788:	4b3d      	ldr	r3, [pc, #244]	; (8001880 <I3G450D_loop+0x774>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	429a      	cmp	r2, r3
 800178e:	dd0a      	ble.n	80017a6 <I3G450D_loop+0x69a>
									TempNoise_Z=(int32_t)calibrationBuffer_Z[idx]-offset_z;
 8001790:	4a34      	ldr	r2, [pc, #208]	; (8001864 <I3G450D_loop+0x758>)
 8001792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001794:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001798:	461a      	mov	r2, r3
 800179a:	4b36      	ldr	r3, [pc, #216]	; (8001874 <I3G450D_loop+0x768>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	4a37      	ldr	r2, [pc, #220]	; (8001880 <I3G450D_loop+0x774>)
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	e015      	b.n	80017d2 <I3G450D_loop+0x6c6>
								else if(((int32_t)calibrationBuffer_Z[idx]-offset_z)<-TempNoise_Z)
 80017a6:	4a2f      	ldr	r2, [pc, #188]	; (8001864 <I3G450D_loop+0x758>)
 80017a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017aa:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80017ae:	461a      	mov	r2, r3
 80017b0:	4b30      	ldr	r3, [pc, #192]	; (8001874 <I3G450D_loop+0x768>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	1ad2      	subs	r2, r2, r3
 80017b6:	4b32      	ldr	r3, [pc, #200]	; (8001880 <I3G450D_loop+0x774>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	425b      	negs	r3, r3
 80017bc:	429a      	cmp	r2, r3
 80017be:	da08      	bge.n	80017d2 <I3G450D_loop+0x6c6>
									TempNoise_Z=-((int32_t)calibrationBuffer_Z[idx]-offset_z);
 80017c0:	4b2c      	ldr	r3, [pc, #176]	; (8001874 <I3G450D_loop+0x768>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4927      	ldr	r1, [pc, #156]	; (8001864 <I3G450D_loop+0x758>)
 80017c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80017c8:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80017cc:	1a9b      	subs	r3, r3, r2
 80017ce:	4a2c      	ldr	r2, [pc, #176]	; (8001880 <I3G450D_loop+0x774>)
 80017d0:	6013      	str	r3, [r2, #0]
							for(uint32_t idx=0;idx<CALIBRATION_BUFFER_LENGTH;idx++)
 80017d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017d4:	3301      	adds	r3, #1
 80017d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80017d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017da:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80017de:	f4ff af71 	bcc.w	80016c4 <I3G450D_loop+0x5b8>
							Noise_X=(float)TempNoise_X*L3GD20_SENSITIVITY;
 80017e2:	4b25      	ldr	r3, [pc, #148]	; (8001878 <I3G450D_loop+0x76c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ee:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001884 <I3G450D_loop+0x778>
 80017f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017f6:	4b24      	ldr	r3, [pc, #144]	; (8001888 <I3G450D_loop+0x77c>)
 80017f8:	edc3 7a00 	vstr	s15, [r3]
							Noise_Y=(float)TempNoise_Y*L3GD20_SENSITIVITY;
 80017fc:	4b1f      	ldr	r3, [pc, #124]	; (800187c <I3G450D_loop+0x770>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	ee07 3a90 	vmov	s15, r3
 8001804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001808:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001884 <I3G450D_loop+0x778>
 800180c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001810:	4b1e      	ldr	r3, [pc, #120]	; (800188c <I3G450D_loop+0x780>)
 8001812:	edc3 7a00 	vstr	s15, [r3]
							Noise_Z=(float)TempNoise_Z*L3GD20_SENSITIVITY;
 8001816:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <I3G450D_loop+0x774>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001822:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001884 <I3G450D_loop+0x778>
 8001826:	ee67 7a87 	vmul.f32	s15, s15, s14
 800182a:	4b19      	ldr	r3, [pc, #100]	; (8001890 <I3G450D_loop+0x784>)
 800182c:	edc3 7a00 	vstr	s15, [r3]
							currentcalistate=L3GD20_calibrated;
 8001830:	4b18      	ldr	r3, [pc, #96]	; (8001894 <I3G450D_loop+0x788>)
 8001832:	2202      	movs	r2, #2
 8001834:	701a      	strb	r2, [r3, #0]
							break;
 8001836:	e004      	b.n	8001842 <I3G450D_loop+0x736>
						break;
 8001838:	bf00      	nop
 800183a:	e002      	b.n	8001842 <I3G450D_loop+0x736>
						break;
 800183c:	bf00      	nop
 800183e:	e000      	b.n	8001842 <I3G450D_loop+0x736>
						break;
 8001840:	bf00      	nop
			currentState=L3GD20_fisrt;
 8001842:	4b15      	ldr	r3, [pc, #84]	; (8001898 <I3G450D_loop+0x78c>)
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
			dataReadyFlag=L3GD20_DATA_READY;
 8001848:	4b14      	ldr	r3, [pc, #80]	; (800189c <I3G450D_loop+0x790>)
 800184a:	2201      	movs	r2, #1
 800184c:	701a      	strb	r2, [r3, #0]
			break;
 800184e:	e000      	b.n	8001852 <I3G450D_loop+0x746>
				break;
 8001850:	bf00      	nop

		}
}
 8001852:	bf00      	nop
 8001854:	3760      	adds	r7, #96	; 0x60
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000208 	.word	0x20000208
 8001860:	200011a8 	.word	0x200011a8
 8001864:	20002148 	.word	0x20002148
 8001868:	66666667 	.word	0x66666667
 800186c:	200001c0 	.word	0x200001c0
 8001870:	200001c4 	.word	0x200001c4
 8001874:	200001c8 	.word	0x200001c8
 8001878:	200001f0 	.word	0x200001f0
 800187c:	200001f4 	.word	0x200001f4
 8001880:	200001f8 	.word	0x200001f8
 8001884:	3d8f5c29 	.word	0x3d8f5c29
 8001888:	200001cc 	.word	0x200001cc
 800188c:	200001d0 	.word	0x200001d0
 8001890:	200001d4 	.word	0x200001d4
 8001894:	200001af 	.word	0x200001af
 8001898:	200001b0 	.word	0x200001b0
 800189c:	20000000 	.word	0x20000000

080018a0 <Lis3dhInit>:

}



void Lis3dhInit(SPI_HandleTypeDef *hspi){
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
turn on the device and gather acceleration data, select the HR bit in CTRL_REG4 and the
LPen bit in CTRL_REG1, enable at least one of the axes and select the preferred ODR.*/



	LIS3DH_hspi = hspi;
 80018a8:	4a20      	ldr	r2, [pc, #128]	; (800192c <Lis3dhInit+0x8c>)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6013      	str	r3, [r2, #0]
	uint8_t val;

	//enable all axis

	 HAL_StatusTypeDef hal_res;
	csOn();
 80018ae:	f000 f851 	bl	8001954 <csOn>
	//accelSpiTxBuf[0]=LIS3DH_REG_CTRL1;
	//accelSpiTxBuf[1]=0x07;
	//hal_res = HAL_SPI_Transmit(LIS3DH_hspi,accelSpiTxBuf,2,50);
	HAL_Delay(20);
 80018b2:	2014      	movs	r0, #20
 80018b4:	f001 fb64 	bl	8002f80 <HAL_Delay>
	accelSpiTxBuf[0]=LIS3DH_REG_CTRL1|0x80;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <Lis3dhInit+0x90>)
 80018ba:	22a0      	movs	r2, #160	; 0xa0
 80018bc:	701a      	strb	r2, [r3, #0]
	hal_res = 	HAL_SPI_Transmit(LIS3DH_hspi,accelSpiTxBuf,1,50);
 80018be:	4b1b      	ldr	r3, [pc, #108]	; (800192c <Lis3dhInit+0x8c>)
 80018c0:	6818      	ldr	r0, [r3, #0]
 80018c2:	2332      	movs	r3, #50	; 0x32
 80018c4:	2201      	movs	r2, #1
 80018c6:	491a      	ldr	r1, [pc, #104]	; (8001930 <Lis3dhInit+0x90>)
 80018c8:	f003 f8cf 	bl	8004a6a <HAL_SPI_Transmit>
 80018cc:	4603      	mov	r3, r0
 80018ce:	73fb      	strb	r3, [r7, #15]
	hal_res = 	HAL_SPI_Receive(LIS3DH_hspi,&accelSpiRxBuf[1],1,50);
 80018d0:	4b16      	ldr	r3, [pc, #88]	; (800192c <Lis3dhInit+0x8c>)
 80018d2:	6818      	ldr	r0, [r3, #0]
 80018d4:	2332      	movs	r3, #50	; 0x32
 80018d6:	2201      	movs	r2, #1
 80018d8:	4916      	ldr	r1, [pc, #88]	; (8001934 <Lis3dhInit+0x94>)
 80018da:	f003 fa02 	bl	8004ce2 <HAL_SPI_Receive>
 80018de:	4603      	mov	r3, r0
 80018e0:	73fb      	strb	r3, [r7, #15]
	uint8_t ctrl_reg = accelSpiRxBuf[1];
 80018e2:	4b15      	ldr	r3, [pc, #84]	; (8001938 <Lis3dhInit+0x98>)
 80018e4:	785b      	ldrb	r3, [r3, #1]
 80018e6:	73bb      	strb	r3, [r7, #14]
	csOff();
 80018e8:	f000 f828 	bl	800193c <csOff>
	HAL_Delay(20);
 80018ec:	2014      	movs	r0, #20
 80018ee:	f001 fb47 	bl	8002f80 <HAL_Delay>
	//uint8_t result = LIS3DH_readReg(WHO_AM_I);
	csOn();
 80018f2:	f000 f82f 	bl	8001954 <csOn>
	accelSpiTxBuf[0]=0x0F|0x80;
 80018f6:	4b0e      	ldr	r3, [pc, #56]	; (8001930 <Lis3dhInit+0x90>)
 80018f8:	228f      	movs	r2, #143	; 0x8f
 80018fa:	701a      	strb	r2, [r3, #0]
	hal_res = 	HAL_SPI_Transmit(LIS3DH_hspi,accelSpiTxBuf,1,50);
 80018fc:	4b0b      	ldr	r3, [pc, #44]	; (800192c <Lis3dhInit+0x8c>)
 80018fe:	6818      	ldr	r0, [r3, #0]
 8001900:	2332      	movs	r3, #50	; 0x32
 8001902:	2201      	movs	r2, #1
 8001904:	490a      	ldr	r1, [pc, #40]	; (8001930 <Lis3dhInit+0x90>)
 8001906:	f003 f8b0 	bl	8004a6a <HAL_SPI_Transmit>
 800190a:	4603      	mov	r3, r0
 800190c:	73fb      	strb	r3, [r7, #15]
	hal_res = 	HAL_SPI_Receive(LIS3DH_hspi,&accelSpiRxBuf[1],1,50);
 800190e:	4b07      	ldr	r3, [pc, #28]	; (800192c <Lis3dhInit+0x8c>)
 8001910:	6818      	ldr	r0, [r3, #0]
 8001912:	2332      	movs	r3, #50	; 0x32
 8001914:	2201      	movs	r2, #1
 8001916:	4907      	ldr	r1, [pc, #28]	; (8001934 <Lis3dhInit+0x94>)
 8001918:	f003 f9e3 	bl	8004ce2 <HAL_SPI_Receive>
 800191c:	4603      	mov	r3, r0
 800191e:	73fb      	strb	r3, [r7, #15]
	csOff();
 8001920:	f000 f80c 	bl	800193c <csOff>


//int i = result;


}
 8001924:	bf00      	nop
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20003100 	.word	0x20003100
 8001930:	200030f4 	.word	0x200030f4
 8001934:	200030f9 	.word	0x200030f9
 8001938:	200030f8 	.word	0x200030f8

0800193c <csOff>:
/* Private APIs */
/** @brief Set SPI Chip select OFF
 * @retval none
 */
void csOff(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CSport, CSpin , GPIO_PIN_SET);
 8001940:	2201      	movs	r2, #1
 8001942:	2104      	movs	r1, #4
 8001944:	4802      	ldr	r0, [pc, #8]	; (8001950 <csOff+0x14>)
 8001946:	f002 f995 	bl	8003c74 <HAL_GPIO_WritePin>
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40020c00 	.word	0x40020c00

08001954 <csOn>:

/** @brief Set SPI Chip select ON this accelerometor expects low on cs transmitting
 * @retval none
 */
void csOn(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CSport, CSpin , GPIO_PIN_RESET);
 8001958:	2200      	movs	r2, #0
 800195a:	2104      	movs	r1, #4
 800195c:	4802      	ldr	r0, [pc, #8]	; (8001968 <csOn+0x14>)
 800195e:	f002 f989 	bl	8003c74 <HAL_GPIO_WritePin>
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40020c00 	.word	0x40020c00

0800196c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001972:	f001 fa93 	bl	8002e9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001976:	f000 f851 	bl	8001a1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800197a:	f000 fab5 	bl	8001ee8 <MX_GPIO_Init>
  MX_CRC_Init();
 800197e:	f000 f8b7 	bl	8001af0 <MX_CRC_Init>
  MX_I2C3_Init();
 8001982:	f000 f8c9 	bl	8001b18 <MX_I2C3_Init>
  MX_SPI5_Init();
 8001986:	f000 f93d 	bl	8001c04 <MX_SPI5_Init>
  MX_TIM1_Init();
 800198a:	f000 f971 	bl	8001c70 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800198e:	f000 fa37 	bl	8001e00 <MX_USART1_UART_Init>
  MX_DMA_Init();
 8001992:	f000 fa89 	bl	8001ea8 <MX_DMA_Init>
  MX_TIM2_Init();
 8001996:	f000 f9bf 	bl	8001d18 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800199a:	f000 fa5b 	bl	8001e54 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800199e:	f000 f8fb 	bl	8001b98 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  I3G450D_Init();
 80019a2:	f7ff faf9 	bl	8000f98 <I3G450D_Init>
  RetargetInit(&huart1);
 80019a6:	481b      	ldr	r0, [pc, #108]	; (8001a14 <main+0xa8>)
 80019a8:	f000 fd8e 	bl	80024c8 <RetargetInit>
  ConsoleInit(&huart1);
 80019ac:	4819      	ldr	r0, [pc, #100]	; (8001a14 <main+0xa8>)
 80019ae:	f7fe fe9b 	bl	80006e8 <ConsoleInit>
  Lis3dhInit(&hspi3);
 80019b2:	4819      	ldr	r0, [pc, #100]	; (8001a18 <main+0xac>)
 80019b4:	f7ff ff74 	bl	80018a0 <Lis3dhInit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t angle = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	71fb      	strb	r3, [r7, #7]
  const uint8_t angle_difference = 11;
 80019bc:	230b      	movs	r3, #11
 80019be:	717b      	strb	r3, [r7, #5]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 for(uint8_t i = 0; i < 8 /* Change that to your amount of LEDs */; i++) {
 80019c0:	2300      	movs	r3, #0
 80019c2:	71bb      	strb	r3, [r7, #6]
 80019c4:	e01b      	b.n	80019fe <main+0x92>
	  			// Calculate color
				uint32_t rgb_color = hsl_to_rgb(angle + (i * angle_difference), 255, 127);
 80019c6:	79ba      	ldrb	r2, [r7, #6]
 80019c8:	797b      	ldrb	r3, [r7, #5]
 80019ca:	fb12 f303 	smulbb	r3, r2, r3
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	4413      	add	r3, r2
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	227f      	movs	r2, #127	; 0x7f
 80019d8:	21ff      	movs	r1, #255	; 0xff
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 fca8 	bl	8002330 <hsl_to_rgb>
 80019e0:	6038      	str	r0, [r7, #0]
	  			// Set color
	 			led_set_RGB(i, (rgb_color >> 16) & 0xFF, (rgb_color >> 8) & 0xFF, rgb_color & 0xFF);
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	0c1b      	lsrs	r3, r3, #16
 80019e6:	b2d9      	uxtb	r1, r3
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	0a1b      	lsrs	r3, r3, #8
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	79b8      	ldrb	r0, [r7, #6]
 80019f4:	f000 fe42 	bl	800267c <led_set_RGB>
	 for(uint8_t i = 0; i < 8 /* Change that to your amount of LEDs */; i++) {
 80019f8:	79bb      	ldrb	r3, [r7, #6]
 80019fa:	3301      	adds	r3, #1
 80019fc:	71bb      	strb	r3, [r7, #6]
 80019fe:	79bb      	ldrb	r3, [r7, #6]
 8001a00:	2b07      	cmp	r3, #7
 8001a02:	d9e0      	bls.n	80019c6 <main+0x5a>
	 		}
	  		// Write to LED
	  	  	 ++angle;
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	3301      	adds	r3, #1
 8001a08:	71fb      	strb	r3, [r7, #7]
	  		//led_render();
	  		// Some delay*/


	  		ConsoleProcess();
 8001a0a:	f7fe fe9d 	bl	8000748 <ConsoleProcess>
	  		I3G450D_loop();
 8001a0e:	f7ff fb7d 	bl	800110c <I3G450D_loop>
	 for(uint8_t i = 0; i < 8 /* Change that to your amount of LEDs */; i++) {
 8001a12:	e7d5      	b.n	80019c0 <main+0x54>
 8001a14:	20003300 	.word	0x20003300
 8001a18:	20003160 	.word	0x20003160

08001a1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b094      	sub	sp, #80	; 0x50
 8001a20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a22:	f107 0320 	add.w	r3, r7, #32
 8001a26:	2230      	movs	r2, #48	; 0x30
 8001a28:	2100      	movs	r1, #0
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f005 fe58 	bl	80076e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a30:	f107 030c 	add.w	r3, r7, #12
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a40:	2300      	movs	r3, #0
 8001a42:	60bb      	str	r3, [r7, #8]
 8001a44:	4b28      	ldr	r3, [pc, #160]	; (8001ae8 <SystemClock_Config+0xcc>)
 8001a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a48:	4a27      	ldr	r2, [pc, #156]	; (8001ae8 <SystemClock_Config+0xcc>)
 8001a4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a50:	4b25      	ldr	r3, [pc, #148]	; (8001ae8 <SystemClock_Config+0xcc>)
 8001a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	607b      	str	r3, [r7, #4]
 8001a60:	4b22      	ldr	r3, [pc, #136]	; (8001aec <SystemClock_Config+0xd0>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a68:	4a20      	ldr	r2, [pc, #128]	; (8001aec <SystemClock_Config+0xd0>)
 8001a6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a6e:	6013      	str	r3, [r2, #0]
 8001a70:	4b1e      	ldr	r3, [pc, #120]	; (8001aec <SystemClock_Config+0xd0>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a80:	2301      	movs	r3, #1
 8001a82:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a84:	2310      	movs	r3, #16
 8001a86:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a90:	2308      	movs	r3, #8
 8001a92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001a94:	2360      	movs	r3, #96	; 0x60
 8001a96:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa0:	f107 0320 	add.w	r3, r7, #32
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f002 fabf 	bl	8004028 <HAL_RCC_OscConfig>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ab0:	f000 fd04 	bl	80024bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab4:	230f      	movs	r3, #15
 8001ab6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001abc:	2380      	movs	r3, #128	; 0x80
 8001abe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	2101      	movs	r1, #1
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f002 fd21 	bl	8004518 <HAL_RCC_ClockConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001adc:	f000 fcee 	bl	80024bc <Error_Handler>
  }
}
 8001ae0:	bf00      	nop
 8001ae2:	3750      	adds	r7, #80	; 0x50
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	40007000 	.word	0x40007000

08001af0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001af4:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <MX_CRC_Init+0x20>)
 8001af6:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <MX_CRC_Init+0x24>)
 8001af8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001afa:	4805      	ldr	r0, [pc, #20]	; (8001b10 <MX_CRC_Init+0x20>)
 8001afc:	f001 fb75 	bl	80031ea <HAL_CRC_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001b06:	f000 fcd9 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20003104 	.word	0x20003104
 8001b14:	40023000 	.word	0x40023000

08001b18 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001b1c:	4b1b      	ldr	r3, [pc, #108]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b1e:	4a1c      	ldr	r2, [pc, #112]	; (8001b90 <MX_I2C3_Init+0x78>)
 8001b20:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001b22:	4b1a      	ldr	r3, [pc, #104]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b24:	4a1b      	ldr	r2, [pc, #108]	; (8001b94 <MX_I2C3_Init+0x7c>)
 8001b26:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b28:	4b18      	ldr	r3, [pc, #96]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001b2e:	4b17      	ldr	r3, [pc, #92]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b34:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b3a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b3c:	4b13      	ldr	r3, [pc, #76]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001b42:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b48:	4b10      	ldr	r3, [pc, #64]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001b54:	480d      	ldr	r0, [pc, #52]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b56:	f002 f8a7 	bl	8003ca8 <HAL_I2C_Init>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001b60:	f000 fcac 	bl	80024bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b64:	2100      	movs	r1, #0
 8001b66:	4809      	ldr	r0, [pc, #36]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b68:	f002 f9e2 	bl	8003f30 <HAL_I2CEx_ConfigAnalogFilter>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001b72:	f000 fca3 	bl	80024bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001b76:	2100      	movs	r1, #0
 8001b78:	4804      	ldr	r0, [pc, #16]	; (8001b8c <MX_I2C3_Init+0x74>)
 8001b7a:	f002 fa15 	bl	8003fa8 <HAL_I2CEx_ConfigDigitalFilter>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001b84:	f000 fc9a 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	2000310c 	.word	0x2000310c
 8001b90:	40005c00 	.word	0x40005c00
 8001b94:	000186a0 	.word	0x000186a0

08001b98 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001b9c:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001b9e:	4a18      	ldr	r2, [pc, #96]	; (8001c00 <MX_SPI3_Init+0x68>)
 8001ba0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001ba2:	4b16      	ldr	r3, [pc, #88]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001ba4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ba8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001baa:	4b14      	ldr	r3, [pc, #80]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bc8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001bca:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bcc:	2218      	movs	r2, #24
 8001bce:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bd0:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bd6:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bdc:	4b07      	ldr	r3, [pc, #28]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001be2:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001be4:	220a      	movs	r2, #10
 8001be6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001be8:	4804      	ldr	r0, [pc, #16]	; (8001bfc <MX_SPI3_Init+0x64>)
 8001bea:	f002 feb5 	bl	8004958 <HAL_SPI_Init>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001bf4:	f000 fc62 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20003160 	.word	0x20003160
 8001c00:	40003c00 	.word	0x40003c00

08001c04 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001c08:	4b17      	ldr	r3, [pc, #92]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c0a:	4a18      	ldr	r2, [pc, #96]	; (8001c6c <MX_SPI5_Init+0x68>)
 8001c0c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001c0e:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c14:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001c16:	4b14      	ldr	r3, [pc, #80]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c1c:	4b12      	ldr	r3, [pc, #72]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c22:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c34:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c36:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c38:	2218      	movs	r2, #24
 8001c3a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c3c:	4b0a      	ldr	r3, [pc, #40]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c42:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c48:	4b07      	ldr	r3, [pc, #28]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001c4e:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c50:	220a      	movs	r2, #10
 8001c52:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001c54:	4804      	ldr	r0, [pc, #16]	; (8001c68 <MX_SPI5_Init+0x64>)
 8001c56:	f002 fe7f 	bl	8004958 <HAL_SPI_Init>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001c60:	f000 fc2c 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	200031b8 	.word	0x200031b8
 8001c6c:	40015000 	.word	0x40015000

08001c70 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c76:	f107 0308 	add.w	r3, r7, #8
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]
 8001c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c84:	463b      	mov	r3, r7
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c8c:	4b20      	ldr	r3, [pc, #128]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001c8e:	4a21      	ldr	r2, [pc, #132]	; (8001d14 <MX_TIM1_Init+0xa4>)
 8001c90:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c92:	4b1f      	ldr	r3, [pc, #124]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c98:	4b1d      	ldr	r3, [pc, #116]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c9e:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001ca0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ca4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cac:	4b18      	ldr	r3, [pc, #96]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb2:	4b17      	ldr	r3, [pc, #92]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cb8:	4815      	ldr	r0, [pc, #84]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001cba:	f003 fbf5 	bl	80054a8 <HAL_TIM_Base_Init>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001cc4:	f000 fbfa 	bl	80024bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ccc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480e      	ldr	r0, [pc, #56]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001cd6:	f003 ff2b 	bl	8005b30 <HAL_TIM_ConfigClockSource>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001ce0:	f000 fbec 	bl	80024bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cec:	463b      	mov	r3, r7
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4807      	ldr	r0, [pc, #28]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001cf2:	f004 fb1d 	bl	8006330 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001cfc:	f000 fbde 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_MspInit(&htim1);
 8001d00:	4803      	ldr	r0, [pc, #12]	; (8001d10 <MX_TIM1_Init+0xa0>)
 8001d02:	f000 fedb 	bl	8002abc <HAL_TIM_Base_MspInit>
  /* USER CODE END TIM1_Init 2 */

}
 8001d06:	bf00      	nop
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20003210 	.word	0x20003210
 8001d14:	40010000 	.word	0x40010000

08001d18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08e      	sub	sp, #56	; 0x38
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]
 8001d28:	609a      	str	r2, [r3, #8]
 8001d2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d2c:	f107 0320 	add.w	r3, r7, #32
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d36:	1d3b      	adds	r3, r7, #4
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
 8001d44:	615a      	str	r2, [r3, #20]
 8001d46:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d48:	4b2c      	ldr	r3, [pc, #176]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001d4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d50:	4b2a      	ldr	r3, [pc, #168]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d56:	4b29      	ldr	r3, [pc, #164]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60-1;
 8001d5c:	4b27      	ldr	r3, [pc, #156]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001d5e:	223b      	movs	r2, #59	; 0x3b
 8001d60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d62:	4b26      	ldr	r3, [pc, #152]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d68:	4b24      	ldr	r3, [pc, #144]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d6e:	4823      	ldr	r0, [pc, #140]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001d70:	f003 fb9a 	bl	80054a8 <HAL_TIM_Base_Init>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001d7a:	f000 fb9f 	bl	80024bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d82:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d88:	4619      	mov	r1, r3
 8001d8a:	481c      	ldr	r0, [pc, #112]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001d8c:	f003 fed0 	bl	8005b30 <HAL_TIM_ConfigClockSource>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001d96:	f000 fb91 	bl	80024bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d9a:	4818      	ldr	r0, [pc, #96]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001d9c:	f003 fbd3 	bl	8005546 <HAL_TIM_PWM_Init>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001da6:	f000 fb89 	bl	80024bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001daa:	2300      	movs	r3, #0
 8001dac:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001db2:	f107 0320 	add.w	r3, r7, #32
 8001db6:	4619      	mov	r1, r3
 8001db8:	4810      	ldr	r0, [pc, #64]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001dba:	f004 fab9 	bl	8006330 <HAL_TIMEx_MasterConfigSynchronization>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001dc4:	f000 fb7a 	bl	80024bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dc8:	2360      	movs	r3, #96	; 0x60
 8001dca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dd8:	1d3b      	adds	r3, r7, #4
 8001dda:	2200      	movs	r2, #0
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4807      	ldr	r0, [pc, #28]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001de0:	f003 fde4 	bl	80059ac <HAL_TIM_PWM_ConfigChannel>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001dea:	f000 fb67 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001dee:	4803      	ldr	r0, [pc, #12]	; (8001dfc <MX_TIM2_Init+0xe4>)
 8001df0:	f000 fed4 	bl	8002b9c <HAL_TIM_MspPostInit>

}
 8001df4:	bf00      	nop
 8001df6:	3738      	adds	r7, #56	; 0x38
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20003258 	.word	0x20003258

08001e00 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e04:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e06:	4a12      	ldr	r2, [pc, #72]	; (8001e50 <MX_USART1_UART_Init+0x50>)
 8001e08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e0a:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e12:	4b0e      	ldr	r3, [pc, #56]	; (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e18:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	; (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e24:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e26:	220c      	movs	r2, #12
 8001e28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e2a:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e30:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e36:	4805      	ldr	r0, [pc, #20]	; (8001e4c <MX_USART1_UART_Init+0x4c>)
 8001e38:	f004 fb0a 	bl	8006450 <HAL_UART_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e42:	f000 fb3b 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20003300 	.word	0x20003300
 8001e50:	40011000 	.word	0x40011000

08001e54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e5a:	4a12      	ldr	r2, [pc, #72]	; (8001ea4 <MX_USART2_UART_Init+0x50>)
 8001e5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001e5e:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e60:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001e64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e66:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e78:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e7a:	220c      	movs	r2, #12
 8001e7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e7e:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e8a:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e8c:	f004 fae0 	bl	8006450 <HAL_UART_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e96:	f000 fb11 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20003344 	.word	0x20003344
 8001ea4:	40004400 	.word	0x40004400

08001ea8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
 8001eb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <MX_DMA_Init+0x3c>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	4a0b      	ldr	r2, [pc, #44]	; (8001ee4 <MX_DMA_Init+0x3c>)
 8001eb8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ebe:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <MX_DMA_Init+0x3c>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001eca:	2200      	movs	r2, #0
 8001ecc:	2100      	movs	r1, #0
 8001ece:	2010      	movs	r0, #16
 8001ed0:	f001 f955 	bl	800317e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001ed4:	2010      	movs	r0, #16
 8001ed6:	f001 f96e 	bl	80031b6 <HAL_NVIC_EnableIRQ>

}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40023800 	.word	0x40023800

08001ee8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08e      	sub	sp, #56	; 0x38
 8001eec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	601a      	str	r2, [r3, #0]
 8001ef6:	605a      	str	r2, [r3, #4]
 8001ef8:	609a      	str	r2, [r3, #8]
 8001efa:	60da      	str	r2, [r3, #12]
 8001efc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	623b      	str	r3, [r7, #32]
 8001f02:	4bb2      	ldr	r3, [pc, #712]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f06:	4ab1      	ldr	r2, [pc, #708]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f08:	f043 0304 	orr.w	r3, r3, #4
 8001f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0e:	4baf      	ldr	r3, [pc, #700]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	f003 0304 	and.w	r3, r3, #4
 8001f16:	623b      	str	r3, [r7, #32]
 8001f18:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61fb      	str	r3, [r7, #28]
 8001f1e:	4bab      	ldr	r3, [pc, #684]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	4aaa      	ldr	r2, [pc, #680]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f24:	f043 0320 	orr.w	r3, r3, #32
 8001f28:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2a:	4ba8      	ldr	r3, [pc, #672]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	f003 0320 	and.w	r3, r3, #32
 8001f32:	61fb      	str	r3, [r7, #28]
 8001f34:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
 8001f3a:	4ba4      	ldr	r3, [pc, #656]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	4aa3      	ldr	r2, [pc, #652]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f44:	6313      	str	r3, [r2, #48]	; 0x30
 8001f46:	4ba1      	ldr	r3, [pc, #644]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f4e:	61bb      	str	r3, [r7, #24]
 8001f50:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
 8001f56:	4b9d      	ldr	r3, [pc, #628]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	4a9c      	ldr	r2, [pc, #624]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f5c:	f043 0301 	orr.w	r3, r3, #1
 8001f60:	6313      	str	r3, [r2, #48]	; 0x30
 8001f62:	4b9a      	ldr	r3, [pc, #616]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	4b96      	ldr	r3, [pc, #600]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	4a95      	ldr	r2, [pc, #596]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f78:	f043 0302 	orr.w	r3, r3, #2
 8001f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7e:	4b93      	ldr	r3, [pc, #588]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	4b8f      	ldr	r3, [pc, #572]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	4a8e      	ldr	r2, [pc, #568]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f98:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9a:	4b8c      	ldr	r3, [pc, #560]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	4b88      	ldr	r3, [pc, #544]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	4a87      	ldr	r2, [pc, #540]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001fb0:	f043 0310 	orr.w	r3, r3, #16
 8001fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fb6:	4b85      	ldr	r3, [pc, #532]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	f003 0310 	and.w	r3, r3, #16
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	4b81      	ldr	r3, [pc, #516]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	4a80      	ldr	r2, [pc, #512]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001fcc:	f043 0308 	orr.w	r3, r3, #8
 8001fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd2:	4b7e      	ldr	r3, [pc, #504]	; (80021cc <MX_GPIO_Init+0x2e4>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2116      	movs	r1, #22
 8001fe2:	487b      	ldr	r0, [pc, #492]	; (80021d0 <MX_GPIO_Init+0x2e8>)
 8001fe4:	f001 fe46 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2180      	movs	r1, #128	; 0x80
 8001fec:	4879      	ldr	r0, [pc, #484]	; (80021d4 <MX_GPIO_Init+0x2ec>)
 8001fee:	f001 fe41 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin|GPIO_PIN_2, GPIO_PIN_RESET);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f243 0104 	movw	r1, #12292	; 0x3004
 8001ff8:	4877      	ldr	r0, [pc, #476]	; (80021d8 <MX_GPIO_Init+0x2f0>)
 8001ffa:	f001 fe3b 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001ffe:	2200      	movs	r2, #0
 8002000:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8002004:	4875      	ldr	r0, [pc, #468]	; (80021dc <MX_GPIO_Init+0x2f4>)
 8002006:	f001 fe35 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800200a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800200e:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002010:	2302      	movs	r3, #2
 8002012:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002018:	2303      	movs	r3, #3
 800201a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800201c:	230c      	movs	r3, #12
 800201e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002020:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002024:	4619      	mov	r1, r3
 8002026:	486e      	ldr	r0, [pc, #440]	; (80021e0 <MX_GPIO_Init+0x2f8>)
 8002028:	f001 fc78 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 800202c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002030:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002032:	2302      	movs	r3, #2
 8002034:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002036:	2300      	movs	r3, #0
 8002038:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800203a:	2300      	movs	r3, #0
 800203c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800203e:	230e      	movs	r3, #14
 8002040:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002042:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002046:	4619      	mov	r1, r3
 8002048:	4865      	ldr	r0, [pc, #404]	; (80021e0 <MX_GPIO_Init+0x2f8>)
 800204a:	f001 fc67 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 800204e:	2301      	movs	r3, #1
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002052:	2302      	movs	r3, #2
 8002054:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205a:	2303      	movs	r3, #3
 800205c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800205e:	230c      	movs	r3, #12
 8002060:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8002062:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002066:	4619      	mov	r1, r3
 8002068:	4859      	ldr	r0, [pc, #356]	; (80021d0 <MX_GPIO_Init+0x2e8>)
 800206a:	f001 fc57 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 800206e:	2316      	movs	r3, #22
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002072:	2301      	movs	r3, #1
 8002074:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	2300      	movs	r3, #0
 8002078:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207a:	2300      	movs	r3, #0
 800207c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002082:	4619      	mov	r1, r3
 8002084:	4852      	ldr	r0, [pc, #328]	; (80021d0 <MX_GPIO_Init+0x2e8>)
 8002086:	f001 fc49 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin;
 800208a:	2307      	movs	r3, #7
 800208c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800208e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8002092:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	2300      	movs	r3, #0
 8002096:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002098:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800209c:	4619      	mov	r1, r3
 800209e:	484d      	ldr	r0, [pc, #308]	; (80021d4 <MX_GPIO_Init+0x2ec>)
 80020a0:	f001 fc3c 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80020a4:	f641 0358 	movw	r3, #6232	; 0x1858
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020aa:	2302      	movs	r3, #2
 80020ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b2:	2300      	movs	r3, #0
 80020b4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020b6:	230e      	movs	r3, #14
 80020b8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020be:	4619      	mov	r1, r3
 80020c0:	4844      	ldr	r0, [pc, #272]	; (80021d4 <MX_GPIO_Init+0x2ec>)
 80020c2:	f001 fc2b 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80020c6:	2380      	movs	r3, #128	; 0x80
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ca:	2301      	movs	r3, #1
 80020cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d2:	2300      	movs	r3, #0
 80020d4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80020d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020da:	4619      	mov	r1, r3
 80020dc:	483d      	ldr	r0, [pc, #244]	; (80021d4 <MX_GPIO_Init+0x2ec>)
 80020de:	f001 fc1d 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80020e2:	2320      	movs	r3, #32
 80020e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80020e6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80020ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80020f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f4:	4619      	mov	r1, r3
 80020f6:	4836      	ldr	r0, [pc, #216]	; (80021d0 <MX_GPIO_Init+0x2e8>)
 80020f8:	f001 fc10 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80020fc:	2303      	movs	r3, #3
 80020fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002100:	2302      	movs	r3, #2
 8002102:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002104:	2300      	movs	r3, #0
 8002106:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002108:	2300      	movs	r3, #0
 800210a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800210c:	2309      	movs	r3, #9
 800210e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002110:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002114:	4619      	mov	r1, r3
 8002116:	4833      	ldr	r0, [pc, #204]	; (80021e4 <MX_GPIO_Init+0x2fc>)
 8002118:	f001 fc00 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800211c:	2304      	movs	r3, #4
 800211e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002120:	2300      	movs	r3, #0
 8002122:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002128:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800212c:	4619      	mov	r1, r3
 800212e:	482d      	ldr	r0, [pc, #180]	; (80021e4 <MX_GPIO_Init+0x2fc>)
 8002130:	f001 fbf4 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8002134:	f248 1333 	movw	r3, #33075	; 0x8133
 8002138:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213a:	2302      	movs	r3, #2
 800213c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002142:	2303      	movs	r3, #3
 8002144:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002146:	230c      	movs	r3, #12
 8002148:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800214a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800214e:	4619      	mov	r1, r3
 8002150:	4822      	ldr	r0, [pc, #136]	; (80021dc <MX_GPIO_Init+0x2f4>)
 8002152:	f001 fbe3 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002156:	f64f 7383 	movw	r3, #65411	; 0xff83
 800215a:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215c:	2302      	movs	r3, #2
 800215e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002160:	2300      	movs	r3, #0
 8002162:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002164:	2303      	movs	r3, #3
 8002166:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002168:	230c      	movs	r3, #12
 800216a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800216c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002170:	4619      	mov	r1, r3
 8002172:	481d      	ldr	r0, [pc, #116]	; (80021e8 <MX_GPIO_Init+0x300>)
 8002174:	f001 fbd2 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002178:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217e:	2302      	movs	r3, #2
 8002180:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002182:	2300      	movs	r3, #0
 8002184:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002186:	2300      	movs	r3, #0
 8002188:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800218a:	230e      	movs	r3, #14
 800218c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002192:	4619      	mov	r1, r3
 8002194:	4813      	ldr	r0, [pc, #76]	; (80021e4 <MX_GPIO_Init+0x2fc>)
 8002196:	f001 fbc1 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800219a:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a0:	2302      	movs	r3, #2
 80021a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a8:	2300      	movs	r3, #0
 80021aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 80021ac:	230c      	movs	r3, #12
 80021ae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021b4:	4619      	mov	r1, r3
 80021b6:	480b      	ldr	r0, [pc, #44]	; (80021e4 <MX_GPIO_Init+0x2fc>)
 80021b8:	f001 fbb0 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 80021bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021c2:	2300      	movs	r3, #0
 80021c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	e010      	b.n	80021ec <MX_GPIO_Init+0x304>
 80021ca:	bf00      	nop
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40020800 	.word	0x40020800
 80021d4:	40020000 	.word	0x40020000
 80021d8:	40020c00 	.word	0x40020c00
 80021dc:	40021800 	.word	0x40021800
 80021e0:	40021400 	.word	0x40021400
 80021e4:	40020400 	.word	0x40020400
 80021e8:	40021000 	.word	0x40021000
 80021ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80021ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021f2:	4619      	mov	r1, r3
 80021f4:	484a      	ldr	r0, [pc, #296]	; (8002320 <MX_GPIO_Init+0x438>)
 80021f6:	f001 fb91 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80021fa:	f24c 7303 	movw	r3, #50947	; 0xc703
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002200:	2302      	movs	r3, #2
 8002202:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002208:	2303      	movs	r3, #3
 800220a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800220c:	230c      	movs	r3, #12
 800220e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002210:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002214:	4619      	mov	r1, r3
 8002216:	4843      	ldr	r0, [pc, #268]	; (8002324 <MX_GPIO_Init+0x43c>)
 8002218:	f001 fb80 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 800221c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002222:	2300      	movs	r3, #0
 8002224:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800222a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800222e:	4619      	mov	r1, r3
 8002230:	483c      	ldr	r0, [pc, #240]	; (8002324 <MX_GPIO_Init+0x43c>)
 8002232:	f001 fb73 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin PD2 */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin|GPIO_PIN_2;
 8002236:	f243 0304 	movw	r3, #12292	; 0x3004
 800223a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800223c:	2301      	movs	r3, #1
 800223e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002244:	2300      	movs	r3, #0
 8002246:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002248:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800224c:	4619      	mov	r1, r3
 800224e:	4835      	ldr	r0, [pc, #212]	; (8002324 <MX_GPIO_Init+0x43c>)
 8002250:	f001 fb64 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002254:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002262:	2300      	movs	r3, #0
 8002264:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002266:	230e      	movs	r3, #14
 8002268:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800226a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800226e:	4619      	mov	r1, r3
 8002270:	482d      	ldr	r0, [pc, #180]	; (8002328 <MX_GPIO_Init+0x440>)
 8002272:	f001 fb53 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin;
 8002276:	23c0      	movs	r3, #192	; 0xc0
 8002278:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2300      	movs	r3, #0
 8002284:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002286:	230e      	movs	r3, #14
 8002288:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800228e:	4619      	mov	r1, r3
 8002290:	4826      	ldr	r0, [pc, #152]	; (800232c <MX_GPIO_Init+0x444>)
 8002292:	f001 fb43 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pin : G7_Pin */
  GPIO_InitStruct.Pin = G7_Pin;
 8002296:	2308      	movs	r3, #8
 8002298:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a2:	2300      	movs	r3, #0
 80022a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022a6:	230e      	movs	r3, #14
 80022a8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(G7_GPIO_Port, &GPIO_InitStruct);
 80022aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ae:	4619      	mov	r1, r3
 80022b0:	481c      	ldr	r0, [pc, #112]	; (8002324 <MX_GPIO_Init+0x43c>)
 80022b2:	f001 fb33 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80022b6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80022c8:	2309      	movs	r3, #9
 80022ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d0:	4619      	mov	r1, r3
 80022d2:	4815      	ldr	r0, [pc, #84]	; (8002328 <MX_GPIO_Init+0x440>)
 80022d4:	f001 fb22 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80022d8:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022de:	2301      	movs	r3, #1
 80022e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e6:	2300      	movs	r3, #0
 80022e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ee:	4619      	mov	r1, r3
 80022f0:	480d      	ldr	r0, [pc, #52]	; (8002328 <MX_GPIO_Init+0x440>)
 80022f2:	f001 fb13 	bl	800391c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 80022f6:	2360      	movs	r3, #96	; 0x60
 80022f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fa:	2302      	movs	r3, #2
 80022fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002302:	2303      	movs	r3, #3
 8002304:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002306:	230c      	movs	r3, #12
 8002308:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800230a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800230e:	4619      	mov	r1, r3
 8002310:	4803      	ldr	r0, [pc, #12]	; (8002320 <MX_GPIO_Init+0x438>)
 8002312:	f001 fb03 	bl	800391c <HAL_GPIO_Init>

}
 8002316:	bf00      	nop
 8002318:	3738      	adds	r7, #56	; 0x38
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40020400 	.word	0x40020400
 8002324:	40020c00 	.word	0x40020c00
 8002328:	40021800 	.word	0x40021800
 800232c:	40020800 	.word	0x40020800

08002330 <hsl_to_rgb>:

/* USER CODE BEGIN 4 */
uint32_t hsl_to_rgb(uint8_t h, uint8_t s, uint8_t l) {
 8002330:	b480      	push	{r7}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	71fb      	strb	r3, [r7, #7]
 800233a:	460b      	mov	r3, r1
 800233c:	71bb      	strb	r3, [r7, #6]
 800233e:	4613      	mov	r3, r2
 8002340:	717b      	strb	r3, [r7, #5]
	if(l == 0) return 0;
 8002342:	797b      	ldrb	r3, [r7, #5]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d101      	bne.n	800234c <hsl_to_rgb+0x1c>
 8002348:	2300      	movs	r3, #0
 800234a:	e0b1      	b.n	80024b0 <hsl_to_rgb+0x180>

	volatile uint8_t  r, g, b, lo, c, x, m;
	volatile uint16_t h1, l1, H;
	l1 = l + 1;
 800234c:	797b      	ldrb	r3, [r7, #5]
 800234e:	b29b      	uxth	r3, r3
 8002350:	3301      	adds	r3, #1
 8002352:	b29b      	uxth	r3, r3
 8002354:	81bb      	strh	r3, [r7, #12]
	if (l < 128)    c = ((l1 << 1) * s) >> 8;
 8002356:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800235a:	2b00      	cmp	r3, #0
 800235c:	db09      	blt.n	8002372 <hsl_to_rgb+0x42>
 800235e:	89bb      	ldrh	r3, [r7, #12]
 8002360:	b29b      	uxth	r3, r3
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	79ba      	ldrb	r2, [r7, #6]
 8002366:	fb02 f303 	mul.w	r3, r2, r3
 800236a:	121b      	asrs	r3, r3, #8
 800236c:	b2db      	uxtb	r3, r3
 800236e:	74fb      	strb	r3, [r7, #19]
 8002370:	e00a      	b.n	8002388 <hsl_to_rgb+0x58>
	else            c = (512 - (l1 << 1)) * s >> 8;
 8002372:	89bb      	ldrh	r3, [r7, #12]
 8002374:	b29b      	uxth	r3, r3
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800237c:	79ba      	ldrb	r2, [r7, #6]
 800237e:	fb02 f303 	mul.w	r3, r2, r3
 8002382:	121b      	asrs	r3, r3, #8
 8002384:	b2db      	uxtb	r3, r3
 8002386:	74fb      	strb	r3, [r7, #19]

	H = h * 6;              // 0 to 1535 (actually 1530)
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	b29b      	uxth	r3, r3
 800238c:	461a      	mov	r2, r3
 800238e:	0052      	lsls	r2, r2, #1
 8002390:	4413      	add	r3, r2
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	b29b      	uxth	r3, r3
 8002396:	817b      	strh	r3, [r7, #10]
	lo = H & 255;           // Low byte  = primary/secondary color mix
 8002398:	897b      	ldrh	r3, [r7, #10]
 800239a:	b29b      	uxth	r3, r3
 800239c:	b2db      	uxtb	r3, r3
 800239e:	753b      	strb	r3, [r7, #20]
	h1 = lo + 1;
 80023a0:	7d3b      	ldrb	r3, [r7, #20]
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	3301      	adds	r3, #1
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	81fb      	strh	r3, [r7, #14]

	if ((H & 256) == 0)   x = h1 * c >> 8;          // even sextant, like red to yellow
 80023ac:	897b      	ldrh	r3, [r7, #10]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d109      	bne.n	80023cc <hsl_to_rgb+0x9c>
 80023b8:	89fb      	ldrh	r3, [r7, #14]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	7cfa      	ldrb	r2, [r7, #19]
 80023be:	b2d2      	uxtb	r2, r2
 80023c0:	fb02 f303 	mul.w	r3, r2, r3
 80023c4:	121b      	asrs	r3, r3, #8
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	74bb      	strb	r3, [r7, #18]
 80023ca:	e00a      	b.n	80023e2 <hsl_to_rgb+0xb2>
	else                  x = (256 - h1) * c >> 8;  // odd sextant, like yellow to green
 80023cc:	89fb      	ldrh	r3, [r7, #14]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80023d4:	7cfa      	ldrb	r2, [r7, #19]
 80023d6:	b2d2      	uxtb	r2, r2
 80023d8:	fb02 f303 	mul.w	r3, r2, r3
 80023dc:	121b      	asrs	r3, r3, #8
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	74bb      	strb	r3, [r7, #18]

	m = l - (c >> 1);
 80023e2:	7cfb      	ldrb	r3, [r7, #19]
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	085b      	lsrs	r3, r3, #1
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	797a      	ldrb	r2, [r7, #5]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	747b      	strb	r3, [r7, #17]
	switch(H >> 8) {       // High byte = sextant of colorwheel
 80023f2:	897b      	ldrh	r3, [r7, #10]
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	0a1b      	lsrs	r3, r3, #8
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d839      	bhi.n	8002472 <hsl_to_rgb+0x142>
 80023fe:	a201      	add	r2, pc, #4	; (adr r2, 8002404 <hsl_to_rgb+0xd4>)
 8002400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002404:	08002419 	.word	0x08002419
 8002408:	0800242b 	.word	0x0800242b
 800240c:	0800243d 	.word	0x0800243d
 8002410:	0800244f 	.word	0x0800244f
 8002414:	08002461 	.word	0x08002461
	 case 0 : r = c; g = x; b = 0; break; // R to Y
 8002418:	7cfb      	ldrb	r3, [r7, #19]
 800241a:	b2db      	uxtb	r3, r3
 800241c:	75fb      	strb	r3, [r7, #23]
 800241e:	7cbb      	ldrb	r3, [r7, #18]
 8002420:	b2db      	uxtb	r3, r3
 8002422:	75bb      	strb	r3, [r7, #22]
 8002424:	2300      	movs	r3, #0
 8002426:	757b      	strb	r3, [r7, #21]
 8002428:	e02c      	b.n	8002484 <hsl_to_rgb+0x154>
	 case 1 : r = x; g = c; b = 0; break; // Y to G
 800242a:	7cbb      	ldrb	r3, [r7, #18]
 800242c:	b2db      	uxtb	r3, r3
 800242e:	75fb      	strb	r3, [r7, #23]
 8002430:	7cfb      	ldrb	r3, [r7, #19]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	75bb      	strb	r3, [r7, #22]
 8002436:	2300      	movs	r3, #0
 8002438:	757b      	strb	r3, [r7, #21]
 800243a:	e023      	b.n	8002484 <hsl_to_rgb+0x154>
	 case 2 : r = 0; g = c; b = x; break; // G to C
 800243c:	2300      	movs	r3, #0
 800243e:	75fb      	strb	r3, [r7, #23]
 8002440:	7cfb      	ldrb	r3, [r7, #19]
 8002442:	b2db      	uxtb	r3, r3
 8002444:	75bb      	strb	r3, [r7, #22]
 8002446:	7cbb      	ldrb	r3, [r7, #18]
 8002448:	b2db      	uxtb	r3, r3
 800244a:	757b      	strb	r3, [r7, #21]
 800244c:	e01a      	b.n	8002484 <hsl_to_rgb+0x154>
	 case 3 : r = 0; g = x; b = c; break; // C to B
 800244e:	2300      	movs	r3, #0
 8002450:	75fb      	strb	r3, [r7, #23]
 8002452:	7cbb      	ldrb	r3, [r7, #18]
 8002454:	b2db      	uxtb	r3, r3
 8002456:	75bb      	strb	r3, [r7, #22]
 8002458:	7cfb      	ldrb	r3, [r7, #19]
 800245a:	b2db      	uxtb	r3, r3
 800245c:	757b      	strb	r3, [r7, #21]
 800245e:	e011      	b.n	8002484 <hsl_to_rgb+0x154>
	 case 4 : r = x; g = 0; b = c; break; // B to M
 8002460:	7cbb      	ldrb	r3, [r7, #18]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	75fb      	strb	r3, [r7, #23]
 8002466:	2300      	movs	r3, #0
 8002468:	75bb      	strb	r3, [r7, #22]
 800246a:	7cfb      	ldrb	r3, [r7, #19]
 800246c:	b2db      	uxtb	r3, r3
 800246e:	757b      	strb	r3, [r7, #21]
 8002470:	e008      	b.n	8002484 <hsl_to_rgb+0x154>
	 default: r = c; g = 0; b = x; break; // M to R
 8002472:	7cfb      	ldrb	r3, [r7, #19]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	75fb      	strb	r3, [r7, #23]
 8002478:	2300      	movs	r3, #0
 800247a:	75bb      	strb	r3, [r7, #22]
 800247c:	7cbb      	ldrb	r3, [r7, #18]
 800247e:	b2db      	uxtb	r3, r3
 8002480:	757b      	strb	r3, [r7, #21]
 8002482:	bf00      	nop
	}

	return (((uint32_t)r + m) << 16) | (((uint32_t)g + m) << 8) | ((uint32_t)b + m);
 8002484:	7dfb      	ldrb	r3, [r7, #23]
 8002486:	b2db      	uxtb	r3, r3
 8002488:	461a      	mov	r2, r3
 800248a:	7c7b      	ldrb	r3, [r7, #17]
 800248c:	b2db      	uxtb	r3, r3
 800248e:	4413      	add	r3, r2
 8002490:	041a      	lsls	r2, r3, #16
 8002492:	7dbb      	ldrb	r3, [r7, #22]
 8002494:	b2db      	uxtb	r3, r3
 8002496:	4619      	mov	r1, r3
 8002498:	7c7b      	ldrb	r3, [r7, #17]
 800249a:	b2db      	uxtb	r3, r3
 800249c:	440b      	add	r3, r1
 800249e:	021b      	lsls	r3, r3, #8
 80024a0:	431a      	orrs	r2, r3
 80024a2:	7d7b      	ldrb	r3, [r7, #21]
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	4619      	mov	r1, r3
 80024a8:	7c7b      	ldrb	r3, [r7, #17]
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	440b      	add	r3, r1
 80024ae:	4313      	orrs	r3, r2
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	371c      	adds	r7, #28
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024c0:	b672      	cpsid	i
}
 80024c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024c4:	e7fe      	b.n	80024c4 <Error_Handler+0x8>
	...

080024c8 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80024d0:	4a07      	ldr	r2, [pc, #28]	; (80024f0 <RetargetInit+0x28>)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80024d6:	4b07      	ldr	r3, [pc, #28]	; (80024f4 <RetargetInit+0x2c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6898      	ldr	r0, [r3, #8]
 80024dc:	2300      	movs	r3, #0
 80024de:	2202      	movs	r2, #2
 80024e0:	2100      	movs	r1, #0
 80024e2:	f005 f91d 	bl	8007720 <setvbuf>
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20003388 	.word	0x20003388
 80024f4:	20000010 	.word	0x20000010

080024f8 <_isatty>:

int _isatty(int fd) {
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	db04      	blt.n	8002510 <_isatty+0x18>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b02      	cmp	r3, #2
 800250a:	dc01      	bgt.n	8002510 <_isatty+0x18>
    return 1;
 800250c:	2301      	movs	r3, #1
 800250e:	e005      	b.n	800251c <_isatty+0x24>

  errno = EBADF;
 8002510:	f005 f8bc 	bl	800768c <__errno>
 8002514:	4603      	mov	r3, r0
 8002516:	2209      	movs	r2, #9
 8002518:	601a      	str	r2, [r3, #0]
  return 0;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <_write>:

int _write(int fd, char* ptr, int len) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d002      	beq.n	800253c <_write+0x18>
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2b02      	cmp	r3, #2
 800253a:	d111      	bne.n	8002560 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800253c:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <_write+0x54>)
 800253e:	6818      	ldr	r0, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	b29a      	uxth	r2, r3
 8002544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002548:	68b9      	ldr	r1, [r7, #8]
 800254a:	f003 ffce 	bl	80064ea <HAL_UART_Transmit>
 800254e:	4603      	mov	r3, r0
 8002550:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8002552:	7dfb      	ldrb	r3, [r7, #23]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d101      	bne.n	800255c <_write+0x38>
      return len;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	e008      	b.n	800256e <_write+0x4a>
    else
      return EIO;
 800255c:	2305      	movs	r3, #5
 800255e:	e006      	b.n	800256e <_write+0x4a>
  }
  errno = EBADF;
 8002560:	f005 f894 	bl	800768c <__errno>
 8002564:	4603      	mov	r3, r0
 8002566:	2209      	movs	r2, #9
 8002568:	601a      	str	r2, [r3, #0]
  return -1;
 800256a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800256e:	4618      	mov	r0, r3
 8002570:	3718      	adds	r7, #24
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20003388 	.word	0x20003388

0800257c <_close>:

int _close(int fd) {
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	db04      	blt.n	8002594 <_close+0x18>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b02      	cmp	r3, #2
 800258e:	dc01      	bgt.n	8002594 <_close+0x18>
    return 0;
 8002590:	2300      	movs	r3, #0
 8002592:	e006      	b.n	80025a2 <_close+0x26>

  errno = EBADF;
 8002594:	f005 f87a 	bl	800768c <__errno>
 8002598:	4603      	mov	r3, r0
 800259a:	2209      	movs	r2, #9
 800259c:	601a      	str	r2, [r3, #0]
  return -1;
 800259e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b084      	sub	sp, #16
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	60f8      	str	r0, [r7, #12]
 80025b2:	60b9      	str	r1, [r7, #8]
 80025b4:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80025b6:	f005 f869 	bl	800768c <__errno>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2209      	movs	r2, #9
 80025be:	601a      	str	r2, [r3, #0]
  return -1;
 80025c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <_read>:

int _read(int fd, char* ptr, int len) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d110      	bne.n	8002600 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80025de:	4b0e      	ldr	r3, [pc, #56]	; (8002618 <_read+0x4c>)
 80025e0:	6818      	ldr	r0, [r3, #0]
 80025e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025e6:	2201      	movs	r2, #1
 80025e8:	68b9      	ldr	r1, [r7, #8]
 80025ea:	f004 f810 	bl	800660e <HAL_UART_Receive>
 80025ee:	4603      	mov	r3, r0
 80025f0:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80025f2:	7dfb      	ldrb	r3, [r7, #23]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <_read+0x30>
      return 1;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e008      	b.n	800260e <_read+0x42>
    else
      return EIO;
 80025fc:	2305      	movs	r3, #5
 80025fe:	e006      	b.n	800260e <_read+0x42>
  }
  errno = EBADF;
 8002600:	f005 f844 	bl	800768c <__errno>
 8002604:	4603      	mov	r3, r0
 8002606:	2209      	movs	r2, #9
 8002608:	601a      	str	r2, [r3, #0]
  return -1;
 800260a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800260e:	4618      	mov	r0, r3
 8002610:	3718      	adds	r7, #24
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20003388 	.word	0x20003388

0800261c <_fstat>:

int _fstat(int fd, struct stat* st) {
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	db08      	blt.n	800263e <_fstat+0x22>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b02      	cmp	r3, #2
 8002630:	dc05      	bgt.n	800263e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002638:	605a      	str	r2, [r3, #4]
    return 0;
 800263a:	2300      	movs	r3, #0
 800263c:	e005      	b.n	800264a <_fstat+0x2e>
  }

  errno = EBADF;
 800263e:	f005 f825 	bl	800768c <__errno>
 8002642:	4603      	mov	r3, r0
 8002644:	2209      	movs	r2, #9
 8002646:	601a      	str	r2, [r3, #0]
  return 0;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <scale8>:
// LED write buffer
#define WR_BUF_LEN (NUM_BPP * 8 * 2)
uint8_t wr_buf[WR_BUF_LEN] = {0};
uint_fast8_t wr_buf_p = 0;

static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 8002652:	b480      	push	{r7}
 8002654:	b083      	sub	sp, #12
 8002656:	af00      	add	r7, sp, #0
 8002658:	4603      	mov	r3, r0
 800265a:	460a      	mov	r2, r1
 800265c:	71fb      	strb	r3, [r7, #7]
 800265e:	4613      	mov	r3, r2
 8002660:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	79ba      	ldrb	r2, [r7, #6]
 8002666:	fb02 f303 	mul.w	r3, r2, r3
 800266a:	121b      	asrs	r3, r3, #8
 800266c:	b2db      	uxtb	r3, r3
}
 800266e:	4618      	mov	r0, r3
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
	...

0800267c <led_set_RGB>:

// Set a single color (RGB) to index
void led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 800267c:	b590      	push	{r4, r7, lr}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4604      	mov	r4, r0
 8002684:	4608      	mov	r0, r1
 8002686:	4611      	mov	r1, r2
 8002688:	461a      	mov	r2, r3
 800268a:	4623      	mov	r3, r4
 800268c:	71fb      	strb	r3, [r7, #7]
 800268e:	4603      	mov	r3, r0
 8002690:	71bb      	strb	r3, [r7, #6]
 8002692:	460b      	mov	r3, r1
 8002694:	717b      	strb	r3, [r7, #5]
 8002696:	4613      	mov	r3, r2
 8002698:	713b      	strb	r3, [r7, #4]
  rgb_arr[4 * index] = scale8(g, 0xB0); // g;
  rgb_arr[4 * index + 1] = r;
  rgb_arr[4 * index + 2] = scale8(b, 0xF0); // b;
  rgb_arr[4 * index + 3] = 0;
#else // WS2812B
  rgb_arr[3 * index] = scale8(g, 0xB0); // g;
 800269a:	79fa      	ldrb	r2, [r7, #7]
 800269c:	4613      	mov	r3, r2
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	189c      	adds	r4, r3, r2
 80026a2:	797b      	ldrb	r3, [r7, #5]
 80026a4:	21b0      	movs	r1, #176	; 0xb0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff ffd3 	bl	8002652 <scale8>
 80026ac:	4603      	mov	r3, r0
 80026ae:	461a      	mov	r2, r3
 80026b0:	4b0d      	ldr	r3, [pc, #52]	; (80026e8 <led_set_RGB+0x6c>)
 80026b2:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 1] = r;
 80026b4:	79fa      	ldrb	r2, [r7, #7]
 80026b6:	4613      	mov	r3, r2
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	4413      	add	r3, r2
 80026bc:	3301      	adds	r3, #1
 80026be:	490a      	ldr	r1, [pc, #40]	; (80026e8 <led_set_RGB+0x6c>)
 80026c0:	79ba      	ldrb	r2, [r7, #6]
 80026c2:	54ca      	strb	r2, [r1, r3]
  rgb_arr[3 * index + 2] = scale8(b, 0xF0); // b;
 80026c4:	79fa      	ldrb	r2, [r7, #7]
 80026c6:	4613      	mov	r3, r2
 80026c8:	005b      	lsls	r3, r3, #1
 80026ca:	4413      	add	r3, r2
 80026cc:	1c9c      	adds	r4, r3, #2
 80026ce:	793b      	ldrb	r3, [r7, #4]
 80026d0:	21f0      	movs	r1, #240	; 0xf0
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff ffbd 	bl	8002652 <scale8>
 80026d8:	4603      	mov	r3, r0
 80026da:	461a      	mov	r2, r3
 80026dc:	4b02      	ldr	r3, [pc, #8]	; (80026e8 <led_set_RGB+0x6c>)
 80026de:	551a      	strb	r2, [r3, r4]
#endif // End SK6812 WS2812B case differentiation
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd90      	pop	{r4, r7, pc}
 80026e8:	2000338c 	.word	0x2000338c

080026ec <HAL_TIM_PWM_PulseFinishedCallback>:
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
    wr_buf_p++;
  }
}

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < NUM_PIXELS) {
 80026f4:	4b3c      	ldr	r3, [pc, #240]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b05      	cmp	r3, #5
 80026fa:	d852      	bhi.n	80027a2 <HAL_TIM_PWM_PulseFinishedCallback+0xb6>
      wr_buf[i + 40] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 1] << i) & 0x80) > 0);
      wr_buf[i + 48] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 2] << i) & 0x80) > 0);
      wr_buf[i + 56] = PWM_LO << (((rgb_arr[4 * wr_buf_p + 3] << i) & 0x80) > 0);
    }
#else // WS2812B
    for(uint_fast8_t i = 0; i < NUM_PIXELS; ++i) {
 80026fc:	2300      	movs	r3, #0
 80026fe:	60fb      	str	r3, [r7, #12]
 8002700:	e046      	b.n	8002790 <HAL_TIM_PWM_PulseFinishedCallback+0xa4>
      wr_buf[i + 24] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8002702:	4b39      	ldr	r3, [pc, #228]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	4613      	mov	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	4413      	add	r3, r2
 800270c:	4a37      	ldr	r2, [pc, #220]	; (80027ec <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 800270e:	5cd3      	ldrb	r3, [r2, r3]
 8002710:	461a      	mov	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800271c:	2b00      	cmp	r3, #0
 800271e:	dd01      	ble.n	8002724 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 8002720:	2126      	movs	r1, #38	; 0x26
 8002722:	e000      	b.n	8002726 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
 8002724:	2113      	movs	r1, #19
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	3318      	adds	r3, #24
 800272a:	4a31      	ldr	r2, [pc, #196]	; (80027f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 800272c:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 32] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 800272e:	4b2e      	ldr	r3, [pc, #184]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	4613      	mov	r3, r2
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	4413      	add	r3, r2
 8002738:	3301      	adds	r3, #1
 800273a:	4a2c      	ldr	r2, [pc, #176]	; (80027ec <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 800273c:	5cd3      	ldrb	r3, [r2, r3]
 800273e:	461a      	mov	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800274a:	2b00      	cmp	r3, #0
 800274c:	dd01      	ble.n	8002752 <HAL_TIM_PWM_PulseFinishedCallback+0x66>
 800274e:	2126      	movs	r1, #38	; 0x26
 8002750:	e000      	b.n	8002754 <HAL_TIM_PWM_PulseFinishedCallback+0x68>
 8002752:	2113      	movs	r1, #19
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	3320      	adds	r3, #32
 8002758:	4a25      	ldr	r2, [pc, #148]	; (80027f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 800275a:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 40] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 800275c:	4b22      	ldr	r3, [pc, #136]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	4613      	mov	r3, r2
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	4413      	add	r3, r2
 8002766:	3302      	adds	r3, #2
 8002768:	4a20      	ldr	r2, [pc, #128]	; (80027ec <HAL_TIM_PWM_PulseFinishedCallback+0x100>)
 800276a:	5cd3      	ldrb	r3, [r2, r3]
 800276c:	461a      	mov	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002778:	2b00      	cmp	r3, #0
 800277a:	dd01      	ble.n	8002780 <HAL_TIM_PWM_PulseFinishedCallback+0x94>
 800277c:	2126      	movs	r1, #38	; 0x26
 800277e:	e000      	b.n	8002782 <HAL_TIM_PWM_PulseFinishedCallback+0x96>
 8002780:	2113      	movs	r1, #19
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	3328      	adds	r3, #40	; 0x28
 8002786:	4a1a      	ldr	r2, [pc, #104]	; (80027f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 8002788:	54d1      	strb	r1, [r2, r3]
    for(uint_fast8_t i = 0; i < NUM_PIXELS; ++i) {
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	3301      	adds	r3, #1
 800278e:	60fb      	str	r3, [r7, #12]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2b05      	cmp	r3, #5
 8002794:	d9b5      	bls.n	8002702 <HAL_TIM_PWM_PulseFinishedCallback+0x16>
    }
#endif // End SK6812 WS2812B case differentiation
    wr_buf_p++;
 8002796:	4b14      	ldr	r3, [pc, #80]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	3301      	adds	r3, #1
 800279c:	4a12      	ldr	r2, [pc, #72]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 800279e:	6013      	str	r3, [r2, #0]
  } else {
    // We're done. Lean back and until next time!
    wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
  }
}
 80027a0:	e01d      	b.n	80027de <HAL_TIM_PWM_PulseFinishedCallback+0xf2>
  } else if (wr_buf_p < NUM_PIXELS + 2) {
 80027a2:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2b07      	cmp	r3, #7
 80027a8:	d812      	bhi.n	80027d0 <HAL_TIM_PWM_PulseFinishedCallback+0xe4>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 80027aa:	2318      	movs	r3, #24
 80027ac:	72fb      	strb	r3, [r7, #11]
 80027ae:	e006      	b.n	80027be <HAL_TIM_PWM_PulseFinishedCallback+0xd2>
 80027b0:	7afb      	ldrb	r3, [r7, #11]
 80027b2:	4a0f      	ldr	r2, [pc, #60]	; (80027f0 <HAL_TIM_PWM_PulseFinishedCallback+0x104>)
 80027b4:	2100      	movs	r1, #0
 80027b6:	54d1      	strb	r1, [r2, r3]
 80027b8:	7afb      	ldrb	r3, [r7, #11]
 80027ba:	3301      	adds	r3, #1
 80027bc:	72fb      	strb	r3, [r7, #11]
 80027be:	7afb      	ldrb	r3, [r7, #11]
 80027c0:	2b2f      	cmp	r3, #47	; 0x2f
 80027c2:	d9f5      	bls.n	80027b0 <HAL_TIM_PWM_PulseFinishedCallback+0xc4>
    ++wr_buf_p;
 80027c4:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	3301      	adds	r3, #1
 80027ca:	4a07      	ldr	r2, [pc, #28]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 80027cc:	6013      	str	r3, [r2, #0]
}
 80027ce:	e006      	b.n	80027de <HAL_TIM_PWM_PulseFinishedCallback+0xf2>
    wr_buf_p = 0;
 80027d0:	4b05      	ldr	r3, [pc, #20]	; (80027e8 <HAL_TIM_PWM_PulseFinishedCallback+0xfc>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 80027d6:	2100      	movs	r1, #0
 80027d8:	4806      	ldr	r0, [pc, #24]	; (80027f4 <HAL_TIM_PWM_PulseFinishedCallback+0x108>)
 80027da:	f002 ff0d 	bl	80055f8 <HAL_TIM_PWM_Stop_DMA>
}
 80027de:	bf00      	nop
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	200033d0 	.word	0x200033d0
 80027ec:	2000338c 	.word	0x2000338c
 80027f0:	200033a0 	.word	0x200033a0
 80027f4:	20003258 	.word	0x20003258

080027f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	607b      	str	r3, [r7, #4]
 8002802:	4b17      	ldr	r3, [pc, #92]	; (8002860 <HAL_MspInit+0x68>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002806:	4a16      	ldr	r2, [pc, #88]	; (8002860 <HAL_MspInit+0x68>)
 8002808:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800280c:	6453      	str	r3, [r2, #68]	; 0x44
 800280e:	4b14      	ldr	r3, [pc, #80]	; (8002860 <HAL_MspInit+0x68>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002816:	607b      	str	r3, [r7, #4]
 8002818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	603b      	str	r3, [r7, #0]
 800281e:	4b10      	ldr	r3, [pc, #64]	; (8002860 <HAL_MspInit+0x68>)
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	4a0f      	ldr	r2, [pc, #60]	; (8002860 <HAL_MspInit+0x68>)
 8002824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002828:	6413      	str	r3, [r2, #64]	; 0x40
 800282a:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <HAL_MspInit+0x68>)
 800282c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002832:	603b      	str	r3, [r7, #0]
 8002834:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002836:	2200      	movs	r2, #0
 8002838:	2100      	movs	r1, #0
 800283a:	2005      	movs	r0, #5
 800283c:	f000 fc9f 	bl	800317e <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002840:	2005      	movs	r0, #5
 8002842:	f000 fcb8 	bl	80031b6 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002846:	2200      	movs	r2, #0
 8002848:	2100      	movs	r1, #0
 800284a:	2005      	movs	r0, #5
 800284c:	f000 fc97 	bl	800317e <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002850:	2005      	movs	r0, #5
 8002852:	f000 fcb0 	bl	80031b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002856:	bf00      	nop
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	40023800 	.word	0x40023800

08002864 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a0b      	ldr	r2, [pc, #44]	; (80028a0 <HAL_CRC_MspInit+0x3c>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d10d      	bne.n	8002892 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <HAL_CRC_MspInit+0x40>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	4a09      	ldr	r2, [pc, #36]	; (80028a4 <HAL_CRC_MspInit+0x40>)
 8002880:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002884:	6313      	str	r3, [r2, #48]	; 0x30
 8002886:	4b07      	ldr	r3, [pc, #28]	; (80028a4 <HAL_CRC_MspInit+0x40>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002892:	bf00      	nop
 8002894:	3714      	adds	r7, #20
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40023000 	.word	0x40023000
 80028a4:	40023800 	.word	0x40023800

080028a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08a      	sub	sp, #40	; 0x28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b0:	f107 0314 	add.w	r3, r7, #20
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	605a      	str	r2, [r3, #4]
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	60da      	str	r2, [r3, #12]
 80028be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a29      	ldr	r2, [pc, #164]	; (800296c <HAL_I2C_MspInit+0xc4>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d14b      	bne.n	8002962 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	4b28      	ldr	r3, [pc, #160]	; (8002970 <HAL_I2C_MspInit+0xc8>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	4a27      	ldr	r2, [pc, #156]	; (8002970 <HAL_I2C_MspInit+0xc8>)
 80028d4:	f043 0304 	orr.w	r3, r3, #4
 80028d8:	6313      	str	r3, [r2, #48]	; 0x30
 80028da:	4b25      	ldr	r3, [pc, #148]	; (8002970 <HAL_I2C_MspInit+0xc8>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	f003 0304 	and.w	r3, r3, #4
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	60fb      	str	r3, [r7, #12]
 80028ea:	4b21      	ldr	r3, [pc, #132]	; (8002970 <HAL_I2C_MspInit+0xc8>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	4a20      	ldr	r2, [pc, #128]	; (8002970 <HAL_I2C_MspInit+0xc8>)
 80028f0:	f043 0301 	orr.w	r3, r3, #1
 80028f4:	6313      	str	r3, [r2, #48]	; 0x30
 80028f6:	4b1e      	ldr	r3, [pc, #120]	; (8002970 <HAL_I2C_MspInit+0xc8>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	60fb      	str	r3, [r7, #12]
 8002900:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002902:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002908:	2312      	movs	r3, #18
 800290a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800290c:	2301      	movs	r3, #1
 800290e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002910:	2300      	movs	r3, #0
 8002912:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002914:	2304      	movs	r3, #4
 8002916:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002918:	f107 0314 	add.w	r3, r7, #20
 800291c:	4619      	mov	r1, r3
 800291e:	4815      	ldr	r0, [pc, #84]	; (8002974 <HAL_I2C_MspInit+0xcc>)
 8002920:	f000 fffc 	bl	800391c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002924:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002928:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800292a:	2312      	movs	r3, #18
 800292c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800292e:	2301      	movs	r3, #1
 8002930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002932:	2300      	movs	r3, #0
 8002934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002936:	2304      	movs	r3, #4
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800293a:	f107 0314 	add.w	r3, r7, #20
 800293e:	4619      	mov	r1, r3
 8002940:	480d      	ldr	r0, [pc, #52]	; (8002978 <HAL_I2C_MspInit+0xd0>)
 8002942:	f000 ffeb 	bl	800391c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	60bb      	str	r3, [r7, #8]
 800294a:	4b09      	ldr	r3, [pc, #36]	; (8002970 <HAL_I2C_MspInit+0xc8>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	4a08      	ldr	r2, [pc, #32]	; (8002970 <HAL_I2C_MspInit+0xc8>)
 8002950:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002954:	6413      	str	r3, [r2, #64]	; 0x40
 8002956:	4b06      	ldr	r3, [pc, #24]	; (8002970 <HAL_I2C_MspInit+0xc8>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800295e:	60bb      	str	r3, [r7, #8]
 8002960:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002962:	bf00      	nop
 8002964:	3728      	adds	r7, #40	; 0x28
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40005c00 	.word	0x40005c00
 8002970:	40023800 	.word	0x40023800
 8002974:	40020800 	.word	0x40020800
 8002978:	40020000 	.word	0x40020000

0800297c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08c      	sub	sp, #48	; 0x30
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002984:	f107 031c 	add.w	r3, r7, #28
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	605a      	str	r2, [r3, #4]
 800298e:	609a      	str	r2, [r3, #8]
 8002990:	60da      	str	r2, [r3, #12]
 8002992:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a42      	ldr	r2, [pc, #264]	; (8002aa4 <HAL_SPI_MspInit+0x128>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d14c      	bne.n	8002a38 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	61bb      	str	r3, [r7, #24]
 80029a2:	4b41      	ldr	r3, [pc, #260]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	4a40      	ldr	r2, [pc, #256]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 80029a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029ac:	6413      	str	r3, [r2, #64]	; 0x40
 80029ae:	4b3e      	ldr	r3, [pc, #248]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029b6:	61bb      	str	r3, [r7, #24]
 80029b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	4b3a      	ldr	r3, [pc, #232]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c2:	4a39      	ldr	r2, [pc, #228]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6313      	str	r3, [r2, #48]	; 0x30
 80029ca:	4b37      	ldr	r3, [pc, #220]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	617b      	str	r3, [r7, #20]
 80029d4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	613b      	str	r3, [r7, #16]
 80029da:	4b33      	ldr	r3, [pc, #204]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029de:	4a32      	ldr	r2, [pc, #200]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 80029e0:	f043 0304 	orr.w	r3, r3, #4
 80029e4:	6313      	str	r3, [r2, #48]	; 0x30
 80029e6:	4b30      	ldr	r3, [pc, #192]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	f003 0304 	and.w	r3, r3, #4
 80029ee:	613b      	str	r3, [r7, #16]
 80029f0:	693b      	ldr	r3, [r7, #16]
    PA15     ------> SPI3_NSS
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80029f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f8:	2302      	movs	r3, #2
 80029fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fc:	2300      	movs	r3, #0
 80029fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a00:	2303      	movs	r3, #3
 8002a02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002a04:	2306      	movs	r3, #6
 8002a06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a08:	f107 031c 	add.w	r3, r7, #28
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4827      	ldr	r0, [pc, #156]	; (8002aac <HAL_SPI_MspInit+0x130>)
 8002a10:	f000 ff84 	bl	800391c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002a14:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a22:	2303      	movs	r3, #3
 8002a24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002a26:	2306      	movs	r3, #6
 8002a28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a2a:	f107 031c 	add.w	r3, r7, #28
 8002a2e:	4619      	mov	r1, r3
 8002a30:	481f      	ldr	r0, [pc, #124]	; (8002ab0 <HAL_SPI_MspInit+0x134>)
 8002a32:	f000 ff73 	bl	800391c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002a36:	e031      	b.n	8002a9c <HAL_SPI_MspInit+0x120>
  else if(hspi->Instance==SPI5)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a1d      	ldr	r2, [pc, #116]	; (8002ab4 <HAL_SPI_MspInit+0x138>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d12c      	bne.n	8002a9c <HAL_SPI_MspInit+0x120>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	60fb      	str	r3, [r7, #12]
 8002a46:	4b18      	ldr	r3, [pc, #96]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 8002a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4a:	4a17      	ldr	r2, [pc, #92]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 8002a4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a50:	6453      	str	r3, [r2, #68]	; 0x44
 8002a52:	4b15      	ldr	r3, [pc, #84]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 8002a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60bb      	str	r3, [r7, #8]
 8002a62:	4b11      	ldr	r3, [pc, #68]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	4a10      	ldr	r2, [pc, #64]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 8002a68:	f043 0320 	orr.w	r3, r3, #32
 8002a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a6e:	4b0e      	ldr	r3, [pc, #56]	; (8002aa8 <HAL_SPI_MspInit+0x12c>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	f003 0320 	and.w	r3, r3, #32
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002a7a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a80:	2302      	movs	r3, #2
 8002a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002a8c:	2305      	movs	r3, #5
 8002a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a90:	f107 031c 	add.w	r3, r7, #28
 8002a94:	4619      	mov	r1, r3
 8002a96:	4808      	ldr	r0, [pc, #32]	; (8002ab8 <HAL_SPI_MspInit+0x13c>)
 8002a98:	f000 ff40 	bl	800391c <HAL_GPIO_Init>
}
 8002a9c:	bf00      	nop
 8002a9e:	3730      	adds	r7, #48	; 0x30
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	40003c00 	.word	0x40003c00
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	40020000 	.word	0x40020000
 8002ab0:	40020800 	.word	0x40020800
 8002ab4:	40015000 	.word	0x40015000
 8002ab8:	40021400 	.word	0x40021400

08002abc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a30      	ldr	r2, [pc, #192]	; (8002b8c <HAL_TIM_Base_MspInit+0xd0>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d10e      	bne.n	8002aec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	4b2f      	ldr	r3, [pc, #188]	; (8002b90 <HAL_TIM_Base_MspInit+0xd4>)
 8002ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad6:	4a2e      	ldr	r2, [pc, #184]	; (8002b90 <HAL_TIM_Base_MspInit+0xd4>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ade:	4b2c      	ldr	r3, [pc, #176]	; (8002b90 <HAL_TIM_Base_MspInit+0xd4>)
 8002ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002aea:	e04a      	b.n	8002b82 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af4:	d145      	bne.n	8002b82 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002af6:	2300      	movs	r3, #0
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	4b25      	ldr	r3, [pc, #148]	; (8002b90 <HAL_TIM_Base_MspInit+0xd4>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	4a24      	ldr	r2, [pc, #144]	; (8002b90 <HAL_TIM_Base_MspInit+0xd4>)
 8002b00:	f043 0301 	orr.w	r3, r3, #1
 8002b04:	6413      	str	r3, [r2, #64]	; 0x40
 8002b06:	4b22      	ldr	r3, [pc, #136]	; (8002b90 <HAL_TIM_Base_MspInit+0xd4>)
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	60bb      	str	r3, [r7, #8]
 8002b10:	68bb      	ldr	r3, [r7, #8]
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8002b12:	4b20      	ldr	r3, [pc, #128]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b14:	4a20      	ldr	r2, [pc, #128]	; (8002b98 <HAL_TIM_Base_MspInit+0xdc>)
 8002b16:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8002b18:	4b1e      	ldr	r3, [pc, #120]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b1a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002b1e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b20:	4b1c      	ldr	r3, [pc, #112]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b22:	2240      	movs	r2, #64	; 0x40
 8002b24:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b26:	4b1b      	ldr	r3, [pc, #108]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002b2c:	4b19      	ldr	r3, [pc, #100]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b2e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b32:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b34:	4b17      	ldr	r3, [pc, #92]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b3a:	4b16      	ldr	r3, [pc, #88]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002b40:	4b14      	ldr	r3, [pc, #80]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b46:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8002b48:	4b12      	ldr	r3, [pc, #72]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b4a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b4e:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b50:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002b56:	480f      	ldr	r0, [pc, #60]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b58:	f000 fb64 	bl	8003224 <HAL_DMA_Init>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <HAL_TIM_Base_MspInit+0xaa>
      Error_Handler();
 8002b62:	f7ff fcab 	bl	80024bc <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a0a      	ldr	r2, [pc, #40]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b6a:	625a      	str	r2, [r3, #36]	; 0x24
 8002b6c:	4a09      	ldr	r2, [pc, #36]	; (8002b94 <HAL_TIM_Base_MspInit+0xd8>)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b72:	2200      	movs	r2, #0
 8002b74:	2100      	movs	r1, #0
 8002b76:	201c      	movs	r0, #28
 8002b78:	f000 fb01 	bl	800317e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b7c:	201c      	movs	r0, #28
 8002b7e:	f000 fb1a 	bl	80031b6 <HAL_NVIC_EnableIRQ>
}
 8002b82:	bf00      	nop
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	40010000 	.word	0x40010000
 8002b90:	40023800 	.word	0x40023800
 8002b94:	200032a0 	.word	0x200032a0
 8002b98:	40026088 	.word	0x40026088

08002b9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b088      	sub	sp, #32
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ba4:	f107 030c 	add.w	r3, r7, #12
 8002ba8:	2200      	movs	r2, #0
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	605a      	str	r2, [r3, #4]
 8002bae:	609a      	str	r2, [r3, #8]
 8002bb0:	60da      	str	r2, [r3, #12]
 8002bb2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bbc:	d11d      	bne.n	8002bfa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60bb      	str	r3, [r7, #8]
 8002bc2:	4b10      	ldr	r3, [pc, #64]	; (8002c04 <HAL_TIM_MspPostInit+0x68>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc6:	4a0f      	ldr	r2, [pc, #60]	; (8002c04 <HAL_TIM_MspPostInit+0x68>)
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bce:	4b0d      	ldr	r3, [pc, #52]	; (8002c04 <HAL_TIM_MspPostInit+0x68>)
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	60bb      	str	r3, [r7, #8]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002bda:	2320      	movs	r3, #32
 8002bdc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bde:	2302      	movs	r3, #2
 8002be0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be2:	2300      	movs	r3, #0
 8002be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be6:	2300      	movs	r3, #0
 8002be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bea:	2301      	movs	r3, #1
 8002bec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bee:	f107 030c 	add.w	r3, r7, #12
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4804      	ldr	r0, [pc, #16]	; (8002c08 <HAL_TIM_MspPostInit+0x6c>)
 8002bf6:	f000 fe91 	bl	800391c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002bfa:	bf00      	nop
 8002bfc:	3720      	adds	r7, #32
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40023800 	.word	0x40023800
 8002c08:	40020000 	.word	0x40020000

08002c0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b08c      	sub	sp, #48	; 0x30
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c14:	f107 031c 	add.w	r3, r7, #28
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	605a      	str	r2, [r3, #4]
 8002c1e:	609a      	str	r2, [r3, #8]
 8002c20:	60da      	str	r2, [r3, #12]
 8002c22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a36      	ldr	r2, [pc, #216]	; (8002d04 <HAL_UART_MspInit+0xf8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d135      	bne.n	8002c9a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61bb      	str	r3, [r7, #24]
 8002c32:	4b35      	ldr	r3, [pc, #212]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c36:	4a34      	ldr	r2, [pc, #208]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002c38:	f043 0310 	orr.w	r3, r3, #16
 8002c3c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c3e:	4b32      	ldr	r3, [pc, #200]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c42:	f003 0310 	and.w	r3, r3, #16
 8002c46:	61bb      	str	r3, [r7, #24]
 8002c48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	617b      	str	r3, [r7, #20]
 8002c4e:	4b2e      	ldr	r3, [pc, #184]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	4a2d      	ldr	r2, [pc, #180]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	6313      	str	r3, [r2, #48]	; 0x30
 8002c5a:	4b2b      	ldr	r3, [pc, #172]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	617b      	str	r3, [r7, #20]
 8002c64:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002c66:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c74:	2303      	movs	r3, #3
 8002c76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c78:	2307      	movs	r3, #7
 8002c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c7c:	f107 031c 	add.w	r3, r7, #28
 8002c80:	4619      	mov	r1, r3
 8002c82:	4822      	ldr	r0, [pc, #136]	; (8002d0c <HAL_UART_MspInit+0x100>)
 8002c84:	f000 fe4a 	bl	800391c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c88:	2200      	movs	r2, #0
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	2025      	movs	r0, #37	; 0x25
 8002c8e:	f000 fa76 	bl	800317e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c92:	2025      	movs	r0, #37	; 0x25
 8002c94:	f000 fa8f 	bl	80031b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c98:	e030      	b.n	8002cfc <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a1c      	ldr	r2, [pc, #112]	; (8002d10 <HAL_UART_MspInit+0x104>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d12b      	bne.n	8002cfc <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	613b      	str	r3, [r7, #16]
 8002ca8:	4b17      	ldr	r3, [pc, #92]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cac:	4a16      	ldr	r2, [pc, #88]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002cae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cb2:	6413      	str	r3, [r2, #64]	; 0x40
 8002cb4:	4b14      	ldr	r3, [pc, #80]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	4b10      	ldr	r3, [pc, #64]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc8:	4a0f      	ldr	r2, [pc, #60]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002cca:	f043 0308 	orr.w	r3, r3, #8
 8002cce:	6313      	str	r3, [r2, #48]	; 0x30
 8002cd0:	4b0d      	ldr	r3, [pc, #52]	; (8002d08 <HAL_UART_MspInit+0xfc>)
 8002cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd4:	f003 0308 	and.w	r3, r3, #8
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002cdc:	2360      	movs	r3, #96	; 0x60
 8002cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cec:	2307      	movs	r3, #7
 8002cee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cf0:	f107 031c 	add.w	r3, r7, #28
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4807      	ldr	r0, [pc, #28]	; (8002d14 <HAL_UART_MspInit+0x108>)
 8002cf8:	f000 fe10 	bl	800391c <HAL_GPIO_Init>
}
 8002cfc:	bf00      	nop
 8002cfe:	3730      	adds	r7, #48	; 0x30
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	40011000 	.word	0x40011000
 8002d08:	40023800 	.word	0x40023800
 8002d0c:	40020000 	.word	0x40020000
 8002d10:	40004400 	.word	0x40004400
 8002d14:	40020c00 	.word	0x40020c00

08002d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d1c:	e7fe      	b.n	8002d1c <NMI_Handler+0x4>

08002d1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d22:	e7fe      	b.n	8002d22 <HardFault_Handler+0x4>

08002d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d28:	e7fe      	b.n	8002d28 <MemManage_Handler+0x4>

08002d2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d2e:	e7fe      	b.n	8002d2e <BusFault_Handler+0x4>

08002d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d34:	e7fe      	b.n	8002d34 <UsageFault_Handler+0x4>

08002d36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d36:	b480      	push	{r7}
 8002d38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d3a:	bf00      	nop
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d48:	bf00      	nop
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d52:	b480      	push	{r7}
 8002d54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d56:	bf00      	nop
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d64:	f000 f8ec 	bl	8002f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d68:	bf00      	nop
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002d70:	bf00      	nop
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
	...

08002d7c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002d80:	4802      	ldr	r0, [pc, #8]	; (8002d8c <DMA1_Stream5_IRQHandler+0x10>)
 8002d82:	f000 fb8f 	bl	80034a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002d86:	bf00      	nop
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	200032a0 	.word	0x200032a0

08002d90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d94:	4802      	ldr	r0, [pc, #8]	; (8002da0 <TIM2_IRQHandler+0x10>)
 8002d96:	f002 fd01 	bl	800579c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d9a:	bf00      	nop
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	20003258 	.word	0x20003258

08002da4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002da8:	4802      	ldr	r0, [pc, #8]	; (8002db4 <USART1_IRQHandler+0x10>)
 8002daa:	f003 fd03 	bl	80067b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002dae:	bf00      	nop
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	20003300 	.word	0x20003300

08002db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dc0:	4a14      	ldr	r2, [pc, #80]	; (8002e14 <_sbrk+0x5c>)
 8002dc2:	4b15      	ldr	r3, [pc, #84]	; (8002e18 <_sbrk+0x60>)
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <_sbrk+0x64>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dd4:	4b11      	ldr	r3, [pc, #68]	; (8002e1c <_sbrk+0x64>)
 8002dd6:	4a12      	ldr	r2, [pc, #72]	; (8002e20 <_sbrk+0x68>)
 8002dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dda:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <_sbrk+0x64>)
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d207      	bcs.n	8002df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002de8:	f004 fc50 	bl	800768c <__errno>
 8002dec:	4603      	mov	r3, r0
 8002dee:	220c      	movs	r2, #12
 8002df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002df2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002df6:	e009      	b.n	8002e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002df8:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <_sbrk+0x64>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dfe:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <_sbrk+0x64>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4413      	add	r3, r2
 8002e06:	4a05      	ldr	r2, [pc, #20]	; (8002e1c <_sbrk+0x64>)
 8002e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20030000 	.word	0x20030000
 8002e18:	00000400 	.word	0x00000400
 8002e1c:	200033d4 	.word	0x200033d4
 8002e20:	200033f0 	.word	0x200033f0

08002e24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e28:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <SystemInit+0x20>)
 8002e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2e:	4a05      	ldr	r2, [pc, #20]	; (8002e44 <SystemInit+0x20>)
 8002e30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e38:	bf00      	nop
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002e48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e80 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e4c:	480d      	ldr	r0, [pc, #52]	; (8002e84 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e4e:	490e      	ldr	r1, [pc, #56]	; (8002e88 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e50:	4a0e      	ldr	r2, [pc, #56]	; (8002e8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e54:	e002      	b.n	8002e5c <LoopCopyDataInit>

08002e56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e5a:	3304      	adds	r3, #4

08002e5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e60:	d3f9      	bcc.n	8002e56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e62:	4a0b      	ldr	r2, [pc, #44]	; (8002e90 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e64:	4c0b      	ldr	r4, [pc, #44]	; (8002e94 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e68:	e001      	b.n	8002e6e <LoopFillZerobss>

08002e6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e6c:	3204      	adds	r2, #4

08002e6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e70:	d3fb      	bcc.n	8002e6a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e72:	f7ff ffd7 	bl	8002e24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e76:	f004 fc0f 	bl	8007698 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e7a:	f7fe fd77 	bl	800196c <main>
  bx  lr    
 8002e7e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002e80:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e88:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002e8c:	08008e38 	.word	0x08008e38
  ldr r2, =_sbss
 8002e90:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002e94:	200033ec 	.word	0x200033ec

08002e98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e98:	e7fe      	b.n	8002e98 <ADC_IRQHandler>
	...

08002e9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ea0:	4b0e      	ldr	r3, [pc, #56]	; (8002edc <HAL_Init+0x40>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a0d      	ldr	r2, [pc, #52]	; (8002edc <HAL_Init+0x40>)
 8002ea6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002eaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002eac:	4b0b      	ldr	r3, [pc, #44]	; (8002edc <HAL_Init+0x40>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a0a      	ldr	r2, [pc, #40]	; (8002edc <HAL_Init+0x40>)
 8002eb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002eb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002eb8:	4b08      	ldr	r3, [pc, #32]	; (8002edc <HAL_Init+0x40>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a07      	ldr	r2, [pc, #28]	; (8002edc <HAL_Init+0x40>)
 8002ebe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ec2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ec4:	2003      	movs	r0, #3
 8002ec6:	f000 f94f 	bl	8003168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eca:	200f      	movs	r0, #15
 8002ecc:	f000 f808 	bl	8002ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ed0:	f7ff fc92 	bl	80027f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40023c00 	.word	0x40023c00

08002ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <HAL_InitTick+0x54>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	4b12      	ldr	r3, [pc, #72]	; (8002f38 <HAL_InitTick+0x58>)
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 f967 	bl	80031d2 <HAL_SYSTICK_Config>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e00e      	b.n	8002f2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b0f      	cmp	r3, #15
 8002f12:	d80a      	bhi.n	8002f2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f14:	2200      	movs	r2, #0
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f1c:	f000 f92f 	bl	800317e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f20:	4a06      	ldr	r2, [pc, #24]	; (8002f3c <HAL_InitTick+0x5c>)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	e000      	b.n	8002f2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	20000004 	.word	0x20000004
 8002f38:	2000000c 	.word	0x2000000c
 8002f3c:	20000008 	.word	0x20000008

08002f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f44:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <HAL_IncTick+0x20>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <HAL_IncTick+0x24>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4413      	add	r3, r2
 8002f50:	4a04      	ldr	r2, [pc, #16]	; (8002f64 <HAL_IncTick+0x24>)
 8002f52:	6013      	str	r3, [r2, #0]
}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	2000000c 	.word	0x2000000c
 8002f64:	200033d8 	.word	0x200033d8

08002f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f6c:	4b03      	ldr	r3, [pc, #12]	; (8002f7c <HAL_GetTick+0x14>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	200033d8 	.word	0x200033d8

08002f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f88:	f7ff ffee 	bl	8002f68 <HAL_GetTick>
 8002f8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f98:	d005      	beq.n	8002fa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f9a:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <HAL_Delay+0x44>)
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002fa6:	bf00      	nop
 8002fa8:	f7ff ffde 	bl	8002f68 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d8f7      	bhi.n	8002fa8 <HAL_Delay+0x28>
  {
  }
}
 8002fb8:	bf00      	nop
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	2000000c 	.word	0x2000000c

08002fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fd8:	4b0c      	ldr	r3, [pc, #48]	; (800300c <__NVIC_SetPriorityGrouping+0x44>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ff0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ffa:	4a04      	ldr	r2, [pc, #16]	; (800300c <__NVIC_SetPriorityGrouping+0x44>)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	60d3      	str	r3, [r2, #12]
}
 8003000:	bf00      	nop
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	e000ed00 	.word	0xe000ed00

08003010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003014:	4b04      	ldr	r3, [pc, #16]	; (8003028 <__NVIC_GetPriorityGrouping+0x18>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	0a1b      	lsrs	r3, r3, #8
 800301a:	f003 0307 	and.w	r3, r3, #7
}
 800301e:	4618      	mov	r0, r3
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	4603      	mov	r3, r0
 8003034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303a:	2b00      	cmp	r3, #0
 800303c:	db0b      	blt.n	8003056 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800303e:	79fb      	ldrb	r3, [r7, #7]
 8003040:	f003 021f 	and.w	r2, r3, #31
 8003044:	4907      	ldr	r1, [pc, #28]	; (8003064 <__NVIC_EnableIRQ+0x38>)
 8003046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304a:	095b      	lsrs	r3, r3, #5
 800304c:	2001      	movs	r0, #1
 800304e:	fa00 f202 	lsl.w	r2, r0, r2
 8003052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	e000e100 	.word	0xe000e100

08003068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	4603      	mov	r3, r0
 8003070:	6039      	str	r1, [r7, #0]
 8003072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003078:	2b00      	cmp	r3, #0
 800307a:	db0a      	blt.n	8003092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	b2da      	uxtb	r2, r3
 8003080:	490c      	ldr	r1, [pc, #48]	; (80030b4 <__NVIC_SetPriority+0x4c>)
 8003082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003086:	0112      	lsls	r2, r2, #4
 8003088:	b2d2      	uxtb	r2, r2
 800308a:	440b      	add	r3, r1
 800308c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003090:	e00a      	b.n	80030a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	b2da      	uxtb	r2, r3
 8003096:	4908      	ldr	r1, [pc, #32]	; (80030b8 <__NVIC_SetPriority+0x50>)
 8003098:	79fb      	ldrb	r3, [r7, #7]
 800309a:	f003 030f 	and.w	r3, r3, #15
 800309e:	3b04      	subs	r3, #4
 80030a0:	0112      	lsls	r2, r2, #4
 80030a2:	b2d2      	uxtb	r2, r2
 80030a4:	440b      	add	r3, r1
 80030a6:	761a      	strb	r2, [r3, #24]
}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	e000e100 	.word	0xe000e100
 80030b8:	e000ed00 	.word	0xe000ed00

080030bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030bc:	b480      	push	{r7}
 80030be:	b089      	sub	sp, #36	; 0x24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	f1c3 0307 	rsb	r3, r3, #7
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	bf28      	it	cs
 80030da:	2304      	movcs	r3, #4
 80030dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	3304      	adds	r3, #4
 80030e2:	2b06      	cmp	r3, #6
 80030e4:	d902      	bls.n	80030ec <NVIC_EncodePriority+0x30>
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	3b03      	subs	r3, #3
 80030ea:	e000      	b.n	80030ee <NVIC_EncodePriority+0x32>
 80030ec:	2300      	movs	r3, #0
 80030ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43da      	mvns	r2, r3
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	401a      	ands	r2, r3
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003104:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	fa01 f303 	lsl.w	r3, r1, r3
 800310e:	43d9      	mvns	r1, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003114:	4313      	orrs	r3, r2
         );
}
 8003116:	4618      	mov	r0, r3
 8003118:	3724      	adds	r7, #36	; 0x24
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
	...

08003124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	3b01      	subs	r3, #1
 8003130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003134:	d301      	bcc.n	800313a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003136:	2301      	movs	r3, #1
 8003138:	e00f      	b.n	800315a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800313a:	4a0a      	ldr	r2, [pc, #40]	; (8003164 <SysTick_Config+0x40>)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3b01      	subs	r3, #1
 8003140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003142:	210f      	movs	r1, #15
 8003144:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003148:	f7ff ff8e 	bl	8003068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800314c:	4b05      	ldr	r3, [pc, #20]	; (8003164 <SysTick_Config+0x40>)
 800314e:	2200      	movs	r2, #0
 8003150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003152:	4b04      	ldr	r3, [pc, #16]	; (8003164 <SysTick_Config+0x40>)
 8003154:	2207      	movs	r2, #7
 8003156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	e000e010 	.word	0xe000e010

08003168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f7ff ff29 	bl	8002fc8 <__NVIC_SetPriorityGrouping>
}
 8003176:	bf00      	nop
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800317e:	b580      	push	{r7, lr}
 8003180:	b086      	sub	sp, #24
 8003182:	af00      	add	r7, sp, #0
 8003184:	4603      	mov	r3, r0
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
 800318a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800318c:	2300      	movs	r3, #0
 800318e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003190:	f7ff ff3e 	bl	8003010 <__NVIC_GetPriorityGrouping>
 8003194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	68b9      	ldr	r1, [r7, #8]
 800319a:	6978      	ldr	r0, [r7, #20]
 800319c:	f7ff ff8e 	bl	80030bc <NVIC_EncodePriority>
 80031a0:	4602      	mov	r2, r0
 80031a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031a6:	4611      	mov	r1, r2
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff ff5d 	bl	8003068 <__NVIC_SetPriority>
}
 80031ae:	bf00      	nop
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b082      	sub	sp, #8
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	4603      	mov	r3, r0
 80031be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ff31 	bl	800302c <__NVIC_EnableIRQ>
}
 80031ca:	bf00      	nop
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7ff ffa2 	bl	8003124 <SysTick_Config>
 80031e0:	4603      	mov	r3, r0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}

080031ea <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b082      	sub	sp, #8
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e00e      	b.n	800321a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	795b      	ldrb	r3, [r3, #5]
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d105      	bne.n	8003212 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f7ff fb29 	bl	8002864 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2201      	movs	r2, #1
 8003216:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
	...

08003224 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800322c:	2300      	movs	r3, #0
 800322e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003230:	f7ff fe9a 	bl	8002f68 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d101      	bne.n	8003240 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e099      	b.n	8003374 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2202      	movs	r2, #2
 8003244:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 0201 	bic.w	r2, r2, #1
 800325e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003260:	e00f      	b.n	8003282 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003262:	f7ff fe81 	bl	8002f68 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b05      	cmp	r3, #5
 800326e:	d908      	bls.n	8003282 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2220      	movs	r2, #32
 8003274:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2203      	movs	r2, #3
 800327a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e078      	b.n	8003374 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0301 	and.w	r3, r3, #1
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1e8      	bne.n	8003262 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	4b38      	ldr	r3, [pc, #224]	; (800337c <HAL_DMA_Init+0x158>)
 800329c:	4013      	ands	r3, r2
 800329e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685a      	ldr	r2, [r3, #4]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032ce:	697a      	ldr	r2, [r7, #20]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d107      	bne.n	80032ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e4:	4313      	orrs	r3, r2
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	697a      	ldr	r2, [r7, #20]
 80032f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f023 0307 	bic.w	r3, r3, #7
 8003302:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003308:	697a      	ldr	r2, [r7, #20]
 800330a:	4313      	orrs	r3, r2
 800330c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003312:	2b04      	cmp	r3, #4
 8003314:	d117      	bne.n	8003346 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	4313      	orrs	r3, r2
 800331e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00e      	beq.n	8003346 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 fa7b 	bl	8003824 <DMA_CheckFifoParam>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d008      	beq.n	8003346 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2240      	movs	r2, #64	; 0x40
 8003338:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003342:	2301      	movs	r3, #1
 8003344:	e016      	b.n	8003374 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 fa32 	bl	80037b8 <DMA_CalcBaseAndBitshift>
 8003354:	4603      	mov	r3, r0
 8003356:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800335c:	223f      	movs	r2, #63	; 0x3f
 800335e:	409a      	lsls	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3718      	adds	r7, #24
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	f010803f 	.word	0xf010803f

08003380 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800338c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800338e:	f7ff fdeb 	bl	8002f68 <HAL_GetTick>
 8003392:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d008      	beq.n	80033b2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2280      	movs	r2, #128	; 0x80
 80033a4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e052      	b.n	8003458 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 0216 	bic.w	r2, r2, #22
 80033c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	695a      	ldr	r2, [r3, #20]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033d0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d103      	bne.n	80033e2 <HAL_DMA_Abort+0x62>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d007      	beq.n	80033f2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0208 	bic.w	r2, r2, #8
 80033f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0201 	bic.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003402:	e013      	b.n	800342c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003404:	f7ff fdb0 	bl	8002f68 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b05      	cmp	r3, #5
 8003410:	d90c      	bls.n	800342c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2220      	movs	r2, #32
 8003416:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2203      	movs	r2, #3
 800341c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e015      	b.n	8003458 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1e4      	bne.n	8003404 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800343e:	223f      	movs	r2, #63	; 0x3f
 8003440:	409a      	lsls	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2201      	movs	r2, #1
 800344a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800346e:	b2db      	uxtb	r3, r3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d004      	beq.n	800347e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2280      	movs	r2, #128	; 0x80
 8003478:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e00c      	b.n	8003498 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2205      	movs	r2, #5
 8003482:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0201 	bic.w	r2, r2, #1
 8003494:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034ac:	2300      	movs	r3, #0
 80034ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034b0:	4b8e      	ldr	r3, [pc, #568]	; (80036ec <HAL_DMA_IRQHandler+0x248>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a8e      	ldr	r2, [pc, #568]	; (80036f0 <HAL_DMA_IRQHandler+0x24c>)
 80034b6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ba:	0a9b      	lsrs	r3, r3, #10
 80034bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ce:	2208      	movs	r2, #8
 80034d0:	409a      	lsls	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d01a      	beq.n	8003510 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d013      	beq.n	8003510 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0204 	bic.w	r2, r2, #4
 80034f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034fc:	2208      	movs	r2, #8
 80034fe:	409a      	lsls	r2, r3
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003508:	f043 0201 	orr.w	r2, r3, #1
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003514:	2201      	movs	r2, #1
 8003516:	409a      	lsls	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	4013      	ands	r3, r2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d012      	beq.n	8003546 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	695b      	ldr	r3, [r3, #20]
 8003526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00b      	beq.n	8003546 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003532:	2201      	movs	r2, #1
 8003534:	409a      	lsls	r2, r3
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800353e:	f043 0202 	orr.w	r2, r3, #2
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354a:	2204      	movs	r2, #4
 800354c:	409a      	lsls	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4013      	ands	r3, r2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d012      	beq.n	800357c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00b      	beq.n	800357c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003568:	2204      	movs	r2, #4
 800356a:	409a      	lsls	r2, r3
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003574:	f043 0204 	orr.w	r2, r3, #4
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003580:	2210      	movs	r2, #16
 8003582:	409a      	lsls	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	4013      	ands	r3, r2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d043      	beq.n	8003614 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0308 	and.w	r3, r3, #8
 8003596:	2b00      	cmp	r3, #0
 8003598:	d03c      	beq.n	8003614 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800359e:	2210      	movs	r2, #16
 80035a0:	409a      	lsls	r2, r3
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d018      	beq.n	80035e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d108      	bne.n	80035d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d024      	beq.n	8003614 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	4798      	blx	r3
 80035d2:	e01f      	b.n	8003614 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d01b      	beq.n	8003614 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	4798      	blx	r3
 80035e4:	e016      	b.n	8003614 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d107      	bne.n	8003604 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f022 0208 	bic.w	r2, r2, #8
 8003602:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	2b00      	cmp	r3, #0
 800360a:	d003      	beq.n	8003614 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003618:	2220      	movs	r2, #32
 800361a:	409a      	lsls	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	4013      	ands	r3, r2
 8003620:	2b00      	cmp	r3, #0
 8003622:	f000 808f 	beq.w	8003744 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0310 	and.w	r3, r3, #16
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 8087 	beq.w	8003744 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800363a:	2220      	movs	r2, #32
 800363c:	409a      	lsls	r2, r3
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b05      	cmp	r3, #5
 800364c:	d136      	bne.n	80036bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0216 	bic.w	r2, r2, #22
 800365c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	695a      	ldr	r2, [r3, #20]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800366c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003672:	2b00      	cmp	r3, #0
 8003674:	d103      	bne.n	800367e <HAL_DMA_IRQHandler+0x1da>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800367a:	2b00      	cmp	r3, #0
 800367c:	d007      	beq.n	800368e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f022 0208 	bic.w	r2, r2, #8
 800368c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003692:	223f      	movs	r2, #63	; 0x3f
 8003694:	409a      	lsls	r2, r3
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d07e      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	4798      	blx	r3
        }
        return;
 80036ba:	e079      	b.n	80037b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d01d      	beq.n	8003706 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10d      	bne.n	80036f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d031      	beq.n	8003744 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	4798      	blx	r3
 80036e8:	e02c      	b.n	8003744 <HAL_DMA_IRQHandler+0x2a0>
 80036ea:	bf00      	nop
 80036ec:	20000004 	.word	0x20000004
 80036f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d023      	beq.n	8003744 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	4798      	blx	r3
 8003704:	e01e      	b.n	8003744 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003710:	2b00      	cmp	r3, #0
 8003712:	d10f      	bne.n	8003734 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 0210 	bic.w	r2, r2, #16
 8003722:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003748:	2b00      	cmp	r3, #0
 800374a:	d032      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	2b00      	cmp	r3, #0
 8003756:	d022      	beq.n	800379e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2205      	movs	r2, #5
 800375c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	3301      	adds	r3, #1
 8003774:	60bb      	str	r3, [r7, #8]
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	429a      	cmp	r2, r3
 800377a:	d307      	bcc.n	800378c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1f2      	bne.n	8003770 <HAL_DMA_IRQHandler+0x2cc>
 800378a:	e000      	b.n	800378e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800378c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2201      	movs	r2, #1
 8003792:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d005      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	4798      	blx	r3
 80037ae:	e000      	b.n	80037b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80037b0:	bf00      	nop
    }
  }
}
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b085      	sub	sp, #20
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	3b10      	subs	r3, #16
 80037c8:	4a14      	ldr	r2, [pc, #80]	; (800381c <DMA_CalcBaseAndBitshift+0x64>)
 80037ca:	fba2 2303 	umull	r2, r3, r2, r3
 80037ce:	091b      	lsrs	r3, r3, #4
 80037d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037d2:	4a13      	ldr	r2, [pc, #76]	; (8003820 <DMA_CalcBaseAndBitshift+0x68>)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	4413      	add	r3, r2
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	461a      	mov	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2b03      	cmp	r3, #3
 80037e4:	d909      	bls.n	80037fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037ee:	f023 0303 	bic.w	r3, r3, #3
 80037f2:	1d1a      	adds	r2, r3, #4
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	659a      	str	r2, [r3, #88]	; 0x58
 80037f8:	e007      	b.n	800380a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003802:	f023 0303 	bic.w	r3, r3, #3
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800380e:	4618      	mov	r0, r3
 8003810:	3714      	adds	r7, #20
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	aaaaaaab 	.word	0xaaaaaaab
 8003820:	08008c84 	.word	0x08008c84

08003824 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800382c:	2300      	movs	r3, #0
 800382e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003834:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d11f      	bne.n	800387e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b03      	cmp	r3, #3
 8003842:	d856      	bhi.n	80038f2 <DMA_CheckFifoParam+0xce>
 8003844:	a201      	add	r2, pc, #4	; (adr r2, 800384c <DMA_CheckFifoParam+0x28>)
 8003846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384a:	bf00      	nop
 800384c:	0800385d 	.word	0x0800385d
 8003850:	0800386f 	.word	0x0800386f
 8003854:	0800385d 	.word	0x0800385d
 8003858:	080038f3 	.word	0x080038f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003860:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d046      	beq.n	80038f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800386c:	e043      	b.n	80038f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003872:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003876:	d140      	bne.n	80038fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800387c:	e03d      	b.n	80038fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003886:	d121      	bne.n	80038cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	2b03      	cmp	r3, #3
 800388c:	d837      	bhi.n	80038fe <DMA_CheckFifoParam+0xda>
 800388e:	a201      	add	r2, pc, #4	; (adr r2, 8003894 <DMA_CheckFifoParam+0x70>)
 8003890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003894:	080038a5 	.word	0x080038a5
 8003898:	080038ab 	.word	0x080038ab
 800389c:	080038a5 	.word	0x080038a5
 80038a0:	080038bd 	.word	0x080038bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	73fb      	strb	r3, [r7, #15]
      break;
 80038a8:	e030      	b.n	800390c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d025      	beq.n	8003902 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038ba:	e022      	b.n	8003902 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80038c4:	d11f      	bne.n	8003906 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80038ca:	e01c      	b.n	8003906 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d903      	bls.n	80038da <DMA_CheckFifoParam+0xb6>
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2b03      	cmp	r3, #3
 80038d6:	d003      	beq.n	80038e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038d8:	e018      	b.n	800390c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	73fb      	strb	r3, [r7, #15]
      break;
 80038de:	e015      	b.n	800390c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00e      	beq.n	800390a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	73fb      	strb	r3, [r7, #15]
      break;
 80038f0:	e00b      	b.n	800390a <DMA_CheckFifoParam+0xe6>
      break;
 80038f2:	bf00      	nop
 80038f4:	e00a      	b.n	800390c <DMA_CheckFifoParam+0xe8>
      break;
 80038f6:	bf00      	nop
 80038f8:	e008      	b.n	800390c <DMA_CheckFifoParam+0xe8>
      break;
 80038fa:	bf00      	nop
 80038fc:	e006      	b.n	800390c <DMA_CheckFifoParam+0xe8>
      break;
 80038fe:	bf00      	nop
 8003900:	e004      	b.n	800390c <DMA_CheckFifoParam+0xe8>
      break;
 8003902:	bf00      	nop
 8003904:	e002      	b.n	800390c <DMA_CheckFifoParam+0xe8>
      break;   
 8003906:	bf00      	nop
 8003908:	e000      	b.n	800390c <DMA_CheckFifoParam+0xe8>
      break;
 800390a:	bf00      	nop
    }
  } 
  
  return status; 
 800390c:	7bfb      	ldrb	r3, [r7, #15]
}
 800390e:	4618      	mov	r0, r3
 8003910:	3714      	adds	r7, #20
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop

0800391c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800391c:	b480      	push	{r7}
 800391e:	b089      	sub	sp, #36	; 0x24
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003926:	2300      	movs	r3, #0
 8003928:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800392a:	2300      	movs	r3, #0
 800392c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800392e:	2300      	movs	r3, #0
 8003930:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003932:	2300      	movs	r3, #0
 8003934:	61fb      	str	r3, [r7, #28]
 8003936:	e177      	b.n	8003c28 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003938:	2201      	movs	r2, #1
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	4013      	ands	r3, r2
 800394a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	429a      	cmp	r2, r3
 8003952:	f040 8166 	bne.w	8003c22 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f003 0303 	and.w	r3, r3, #3
 800395e:	2b01      	cmp	r3, #1
 8003960:	d005      	beq.n	800396e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800396a:	2b02      	cmp	r3, #2
 800396c:	d130      	bne.n	80039d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	2203      	movs	r2, #3
 800397a:	fa02 f303 	lsl.w	r3, r2, r3
 800397e:	43db      	mvns	r3, r3
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4013      	ands	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	4313      	orrs	r3, r2
 8003996:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039a4:	2201      	movs	r2, #1
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ac:	43db      	mvns	r3, r3
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	4013      	ands	r3, r2
 80039b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	091b      	lsrs	r3, r3, #4
 80039ba:	f003 0201 	and.w	r2, r3, #1
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	2b03      	cmp	r3, #3
 80039da:	d017      	beq.n	8003a0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	2203      	movs	r2, #3
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	43db      	mvns	r3, r3
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	4013      	ands	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	689a      	ldr	r2, [r3, #8]
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f003 0303 	and.w	r3, r3, #3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d123      	bne.n	8003a60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	08da      	lsrs	r2, r3, #3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3208      	adds	r2, #8
 8003a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	f003 0307 	and.w	r3, r3, #7
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	220f      	movs	r2, #15
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	43db      	mvns	r3, r3
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	4013      	ands	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	691a      	ldr	r2, [r3, #16]
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	f003 0307 	and.w	r3, r3, #7
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	08da      	lsrs	r2, r3, #3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	3208      	adds	r2, #8
 8003a5a:	69b9      	ldr	r1, [r7, #24]
 8003a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	2203      	movs	r2, #3
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4013      	ands	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f003 0203 	and.w	r2, r3, #3
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	005b      	lsls	r3, r3, #1
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f000 80c0 	beq.w	8003c22 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60fb      	str	r3, [r7, #12]
 8003aa6:	4b66      	ldr	r3, [pc, #408]	; (8003c40 <HAL_GPIO_Init+0x324>)
 8003aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aaa:	4a65      	ldr	r2, [pc, #404]	; (8003c40 <HAL_GPIO_Init+0x324>)
 8003aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ab2:	4b63      	ldr	r3, [pc, #396]	; (8003c40 <HAL_GPIO_Init+0x324>)
 8003ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003abe:	4a61      	ldr	r2, [pc, #388]	; (8003c44 <HAL_GPIO_Init+0x328>)
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	089b      	lsrs	r3, r3, #2
 8003ac4:	3302      	adds	r3, #2
 8003ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f003 0303 	and.w	r3, r3, #3
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	220f      	movs	r2, #15
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	43db      	mvns	r3, r3
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a58      	ldr	r2, [pc, #352]	; (8003c48 <HAL_GPIO_Init+0x32c>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d037      	beq.n	8003b5a <HAL_GPIO_Init+0x23e>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a57      	ldr	r2, [pc, #348]	; (8003c4c <HAL_GPIO_Init+0x330>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d031      	beq.n	8003b56 <HAL_GPIO_Init+0x23a>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a56      	ldr	r2, [pc, #344]	; (8003c50 <HAL_GPIO_Init+0x334>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d02b      	beq.n	8003b52 <HAL_GPIO_Init+0x236>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a55      	ldr	r2, [pc, #340]	; (8003c54 <HAL_GPIO_Init+0x338>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d025      	beq.n	8003b4e <HAL_GPIO_Init+0x232>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a54      	ldr	r2, [pc, #336]	; (8003c58 <HAL_GPIO_Init+0x33c>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d01f      	beq.n	8003b4a <HAL_GPIO_Init+0x22e>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a53      	ldr	r2, [pc, #332]	; (8003c5c <HAL_GPIO_Init+0x340>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d019      	beq.n	8003b46 <HAL_GPIO_Init+0x22a>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a52      	ldr	r2, [pc, #328]	; (8003c60 <HAL_GPIO_Init+0x344>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d013      	beq.n	8003b42 <HAL_GPIO_Init+0x226>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a51      	ldr	r2, [pc, #324]	; (8003c64 <HAL_GPIO_Init+0x348>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d00d      	beq.n	8003b3e <HAL_GPIO_Init+0x222>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a50      	ldr	r2, [pc, #320]	; (8003c68 <HAL_GPIO_Init+0x34c>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d007      	beq.n	8003b3a <HAL_GPIO_Init+0x21e>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a4f      	ldr	r2, [pc, #316]	; (8003c6c <HAL_GPIO_Init+0x350>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d101      	bne.n	8003b36 <HAL_GPIO_Init+0x21a>
 8003b32:	2309      	movs	r3, #9
 8003b34:	e012      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b36:	230a      	movs	r3, #10
 8003b38:	e010      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b3a:	2308      	movs	r3, #8
 8003b3c:	e00e      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b3e:	2307      	movs	r3, #7
 8003b40:	e00c      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b42:	2306      	movs	r3, #6
 8003b44:	e00a      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b46:	2305      	movs	r3, #5
 8003b48:	e008      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b4a:	2304      	movs	r3, #4
 8003b4c:	e006      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e004      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e002      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b56:	2301      	movs	r3, #1
 8003b58:	e000      	b.n	8003b5c <HAL_GPIO_Init+0x240>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	69fa      	ldr	r2, [r7, #28]
 8003b5e:	f002 0203 	and.w	r2, r2, #3
 8003b62:	0092      	lsls	r2, r2, #2
 8003b64:	4093      	lsls	r3, r2
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b6c:	4935      	ldr	r1, [pc, #212]	; (8003c44 <HAL_GPIO_Init+0x328>)
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	089b      	lsrs	r3, r3, #2
 8003b72:	3302      	adds	r3, #2
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b7a:	4b3d      	ldr	r3, [pc, #244]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	43db      	mvns	r3, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4013      	ands	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b9e:	4a34      	ldr	r2, [pc, #208]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ba4:	4b32      	ldr	r3, [pc, #200]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	43db      	mvns	r3, r3
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d003      	beq.n	8003bc8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bc8:	4a29      	ldr	r2, [pc, #164]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bce:	4b28      	ldr	r3, [pc, #160]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bf2:	4a1f      	ldr	r2, [pc, #124]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bf8:	4b1d      	ldr	r3, [pc, #116]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4013      	ands	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c1c:	4a14      	ldr	r2, [pc, #80]	; (8003c70 <HAL_GPIO_Init+0x354>)
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	3301      	adds	r3, #1
 8003c26:	61fb      	str	r3, [r7, #28]
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	2b0f      	cmp	r3, #15
 8003c2c:	f67f ae84 	bls.w	8003938 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c30:	bf00      	nop
 8003c32:	bf00      	nop
 8003c34:	3724      	adds	r7, #36	; 0x24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	40023800 	.word	0x40023800
 8003c44:	40013800 	.word	0x40013800
 8003c48:	40020000 	.word	0x40020000
 8003c4c:	40020400 	.word	0x40020400
 8003c50:	40020800 	.word	0x40020800
 8003c54:	40020c00 	.word	0x40020c00
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	40021400 	.word	0x40021400
 8003c60:	40021800 	.word	0x40021800
 8003c64:	40021c00 	.word	0x40021c00
 8003c68:	40022000 	.word	0x40022000
 8003c6c:	40022400 	.word	0x40022400
 8003c70:	40013c00 	.word	0x40013c00

08003c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	807b      	strh	r3, [r7, #2]
 8003c80:	4613      	mov	r3, r2
 8003c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c84:	787b      	ldrb	r3, [r7, #1]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c8a:	887a      	ldrh	r2, [r7, #2]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c90:	e003      	b.n	8003c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c92:	887b      	ldrh	r3, [r7, #2]
 8003c94:	041a      	lsls	r2, r3, #16
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	619a      	str	r2, [r3, #24]
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
	...

08003ca8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d101      	bne.n	8003cba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e12b      	b.n	8003f12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d106      	bne.n	8003cd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f7fe fdea 	bl	80028a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2224      	movs	r2, #36	; 0x24
 8003cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f022 0201 	bic.w	r2, r2, #1
 8003cea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d0c:	f000 fdfc 	bl	8004908 <HAL_RCC_GetPCLK1Freq>
 8003d10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	4a81      	ldr	r2, [pc, #516]	; (8003f1c <HAL_I2C_Init+0x274>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d807      	bhi.n	8003d2c <HAL_I2C_Init+0x84>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4a80      	ldr	r2, [pc, #512]	; (8003f20 <HAL_I2C_Init+0x278>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	bf94      	ite	ls
 8003d24:	2301      	movls	r3, #1
 8003d26:	2300      	movhi	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	e006      	b.n	8003d3a <HAL_I2C_Init+0x92>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	4a7d      	ldr	r2, [pc, #500]	; (8003f24 <HAL_I2C_Init+0x27c>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	bf94      	ite	ls
 8003d34:	2301      	movls	r3, #1
 8003d36:	2300      	movhi	r3, #0
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e0e7      	b.n	8003f12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	4a78      	ldr	r2, [pc, #480]	; (8003f28 <HAL_I2C_Init+0x280>)
 8003d46:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4a:	0c9b      	lsrs	r3, r3, #18
 8003d4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	4a6a      	ldr	r2, [pc, #424]	; (8003f1c <HAL_I2C_Init+0x274>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d802      	bhi.n	8003d7c <HAL_I2C_Init+0xd4>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	3301      	adds	r3, #1
 8003d7a:	e009      	b.n	8003d90 <HAL_I2C_Init+0xe8>
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
 8003d86:	4a69      	ldr	r2, [pc, #420]	; (8003f2c <HAL_I2C_Init+0x284>)
 8003d88:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8c:	099b      	lsrs	r3, r3, #6
 8003d8e:	3301      	adds	r3, #1
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6812      	ldr	r2, [r2, #0]
 8003d94:	430b      	orrs	r3, r1
 8003d96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	69db      	ldr	r3, [r3, #28]
 8003d9e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003da2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	495c      	ldr	r1, [pc, #368]	; (8003f1c <HAL_I2C_Init+0x274>)
 8003dac:	428b      	cmp	r3, r1
 8003dae:	d819      	bhi.n	8003de4 <HAL_I2C_Init+0x13c>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	1e59      	subs	r1, r3, #1
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dbe:	1c59      	adds	r1, r3, #1
 8003dc0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003dc4:	400b      	ands	r3, r1
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00a      	beq.n	8003de0 <HAL_I2C_Init+0x138>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	1e59      	subs	r1, r3, #1
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dd8:	3301      	adds	r3, #1
 8003dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dde:	e051      	b.n	8003e84 <HAL_I2C_Init+0x1dc>
 8003de0:	2304      	movs	r3, #4
 8003de2:	e04f      	b.n	8003e84 <HAL_I2C_Init+0x1dc>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d111      	bne.n	8003e10 <HAL_I2C_Init+0x168>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	1e58      	subs	r0, r3, #1
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6859      	ldr	r1, [r3, #4]
 8003df4:	460b      	mov	r3, r1
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	440b      	add	r3, r1
 8003dfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dfe:	3301      	adds	r3, #1
 8003e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	bf0c      	ite	eq
 8003e08:	2301      	moveq	r3, #1
 8003e0a:	2300      	movne	r3, #0
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	e012      	b.n	8003e36 <HAL_I2C_Init+0x18e>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	1e58      	subs	r0, r3, #1
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6859      	ldr	r1, [r3, #4]
 8003e18:	460b      	mov	r3, r1
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	0099      	lsls	r1, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e26:	3301      	adds	r3, #1
 8003e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	bf0c      	ite	eq
 8003e30:	2301      	moveq	r3, #1
 8003e32:	2300      	movne	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <HAL_I2C_Init+0x196>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e022      	b.n	8003e84 <HAL_I2C_Init+0x1dc>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10e      	bne.n	8003e64 <HAL_I2C_Init+0x1bc>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1e58      	subs	r0, r3, #1
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6859      	ldr	r1, [r3, #4]
 8003e4e:	460b      	mov	r3, r1
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	440b      	add	r3, r1
 8003e54:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e58:	3301      	adds	r3, #1
 8003e5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e62:	e00f      	b.n	8003e84 <HAL_I2C_Init+0x1dc>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	1e58      	subs	r0, r3, #1
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6859      	ldr	r1, [r3, #4]
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	0099      	lsls	r1, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	6809      	ldr	r1, [r1, #0]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69da      	ldr	r2, [r3, #28]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003eb2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6911      	ldr	r1, [r2, #16]
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	68d2      	ldr	r2, [r2, #12]
 8003ebe:	4311      	orrs	r1, r2
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	6812      	ldr	r2, [r2, #0]
 8003ec4:	430b      	orrs	r3, r1
 8003ec6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	695a      	ldr	r2, [r3, #20]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	431a      	orrs	r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f042 0201 	orr.w	r2, r2, #1
 8003ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	000186a0 	.word	0x000186a0
 8003f20:	001e847f 	.word	0x001e847f
 8003f24:	003d08ff 	.word	0x003d08ff
 8003f28:	431bde83 	.word	0x431bde83
 8003f2c:	10624dd3 	.word	0x10624dd3

08003f30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b20      	cmp	r3, #32
 8003f44:	d129      	bne.n	8003f9a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2224      	movs	r2, #36	; 0x24
 8003f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0201 	bic.w	r2, r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0210 	bic.w	r2, r2, #16
 8003f6c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	683a      	ldr	r2, [r7, #0]
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f042 0201 	orr.w	r2, r2, #1
 8003f8c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2220      	movs	r2, #32
 8003f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f96:	2300      	movs	r3, #0
 8003f98:	e000      	b.n	8003f9c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003f9a:	2302      	movs	r3, #2
  }
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	370c      	adds	r7, #12
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	2b20      	cmp	r3, #32
 8003fc0:	d12a      	bne.n	8004018 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2224      	movs	r2, #36	; 0x24
 8003fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 0201 	bic.w	r2, r2, #1
 8003fd8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003fe2:	89fb      	ldrh	r3, [r7, #14]
 8003fe4:	f023 030f 	bic.w	r3, r3, #15
 8003fe8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	89fb      	ldrh	r3, [r7, #14]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	89fa      	ldrh	r2, [r7, #14]
 8003ffa:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2220      	movs	r2, #32
 8004010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004014:	2300      	movs	r3, #0
 8004016:	e000      	b.n	800401a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004018:	2302      	movs	r3, #2
  }
}
 800401a:	4618      	mov	r0, r3
 800401c:	3714      	adds	r7, #20
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
	...

08004028 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e267      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b00      	cmp	r3, #0
 8004044:	d075      	beq.n	8004132 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004046:	4b88      	ldr	r3, [pc, #544]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f003 030c 	and.w	r3, r3, #12
 800404e:	2b04      	cmp	r3, #4
 8004050:	d00c      	beq.n	800406c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004052:	4b85      	ldr	r3, [pc, #532]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800405a:	2b08      	cmp	r3, #8
 800405c:	d112      	bne.n	8004084 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800405e:	4b82      	ldr	r3, [pc, #520]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004066:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800406a:	d10b      	bne.n	8004084 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800406c:	4b7e      	ldr	r3, [pc, #504]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d05b      	beq.n	8004130 <HAL_RCC_OscConfig+0x108>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d157      	bne.n	8004130 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e242      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800408c:	d106      	bne.n	800409c <HAL_RCC_OscConfig+0x74>
 800408e:	4b76      	ldr	r3, [pc, #472]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a75      	ldr	r2, [pc, #468]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 8004094:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004098:	6013      	str	r3, [r2, #0]
 800409a:	e01d      	b.n	80040d8 <HAL_RCC_OscConfig+0xb0>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040a4:	d10c      	bne.n	80040c0 <HAL_RCC_OscConfig+0x98>
 80040a6:	4b70      	ldr	r3, [pc, #448]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a6f      	ldr	r2, [pc, #444]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80040ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040b0:	6013      	str	r3, [r2, #0]
 80040b2:	4b6d      	ldr	r3, [pc, #436]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a6c      	ldr	r2, [pc, #432]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80040b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040bc:	6013      	str	r3, [r2, #0]
 80040be:	e00b      	b.n	80040d8 <HAL_RCC_OscConfig+0xb0>
 80040c0:	4b69      	ldr	r3, [pc, #420]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a68      	ldr	r2, [pc, #416]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80040c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040ca:	6013      	str	r3, [r2, #0]
 80040cc:	4b66      	ldr	r3, [pc, #408]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a65      	ldr	r2, [pc, #404]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80040d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d013      	beq.n	8004108 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e0:	f7fe ff42 	bl	8002f68 <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040e6:	e008      	b.n	80040fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040e8:	f7fe ff3e 	bl	8002f68 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b64      	cmp	r3, #100	; 0x64
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e207      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040fa:	4b5b      	ldr	r3, [pc, #364]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0f0      	beq.n	80040e8 <HAL_RCC_OscConfig+0xc0>
 8004106:	e014      	b.n	8004132 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004108:	f7fe ff2e 	bl	8002f68 <HAL_GetTick>
 800410c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800410e:	e008      	b.n	8004122 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004110:	f7fe ff2a 	bl	8002f68 <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	2b64      	cmp	r3, #100	; 0x64
 800411c:	d901      	bls.n	8004122 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e1f3      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004122:	4b51      	ldr	r3, [pc, #324]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1f0      	bne.n	8004110 <HAL_RCC_OscConfig+0xe8>
 800412e:	e000      	b.n	8004132 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004130:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d063      	beq.n	8004206 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800413e:	4b4a      	ldr	r3, [pc, #296]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 030c 	and.w	r3, r3, #12
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00b      	beq.n	8004162 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800414a:	4b47      	ldr	r3, [pc, #284]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004152:	2b08      	cmp	r3, #8
 8004154:	d11c      	bne.n	8004190 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004156:	4b44      	ldr	r3, [pc, #272]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d116      	bne.n	8004190 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004162:	4b41      	ldr	r3, [pc, #260]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <HAL_RCC_OscConfig+0x152>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d001      	beq.n	800417a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e1c7      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800417a:	4b3b      	ldr	r3, [pc, #236]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	4937      	ldr	r1, [pc, #220]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 800418a:	4313      	orrs	r3, r2
 800418c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800418e:	e03a      	b.n	8004206 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d020      	beq.n	80041da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004198:	4b34      	ldr	r3, [pc, #208]	; (800426c <HAL_RCC_OscConfig+0x244>)
 800419a:	2201      	movs	r2, #1
 800419c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419e:	f7fe fee3 	bl	8002f68 <HAL_GetTick>
 80041a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a4:	e008      	b.n	80041b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041a6:	f7fe fedf 	bl	8002f68 <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d901      	bls.n	80041b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e1a8      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b8:	4b2b      	ldr	r3, [pc, #172]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0f0      	beq.n	80041a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041c4:	4b28      	ldr	r3, [pc, #160]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	4925      	ldr	r1, [pc, #148]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	600b      	str	r3, [r1, #0]
 80041d8:	e015      	b.n	8004206 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041da:	4b24      	ldr	r3, [pc, #144]	; (800426c <HAL_RCC_OscConfig+0x244>)
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e0:	f7fe fec2 	bl	8002f68 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041e8:	f7fe febe 	bl	8002f68 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e187      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041fa:	4b1b      	ldr	r3, [pc, #108]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1f0      	bne.n	80041e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b00      	cmp	r3, #0
 8004210:	d036      	beq.n	8004280 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d016      	beq.n	8004248 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800421a:	4b15      	ldr	r3, [pc, #84]	; (8004270 <HAL_RCC_OscConfig+0x248>)
 800421c:	2201      	movs	r2, #1
 800421e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004220:	f7fe fea2 	bl	8002f68 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004228:	f7fe fe9e 	bl	8002f68 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e167      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800423a:	4b0b      	ldr	r3, [pc, #44]	; (8004268 <HAL_RCC_OscConfig+0x240>)
 800423c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d0f0      	beq.n	8004228 <HAL_RCC_OscConfig+0x200>
 8004246:	e01b      	b.n	8004280 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004248:	4b09      	ldr	r3, [pc, #36]	; (8004270 <HAL_RCC_OscConfig+0x248>)
 800424a:	2200      	movs	r2, #0
 800424c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800424e:	f7fe fe8b 	bl	8002f68 <HAL_GetTick>
 8004252:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004254:	e00e      	b.n	8004274 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004256:	f7fe fe87 	bl	8002f68 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d907      	bls.n	8004274 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e150      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
 8004268:	40023800 	.word	0x40023800
 800426c:	42470000 	.word	0x42470000
 8004270:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004274:	4b88      	ldr	r3, [pc, #544]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004276:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1ea      	bne.n	8004256 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 8097 	beq.w	80043bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800428e:	2300      	movs	r3, #0
 8004290:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004292:	4b81      	ldr	r3, [pc, #516]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10f      	bne.n	80042be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800429e:	2300      	movs	r3, #0
 80042a0:	60bb      	str	r3, [r7, #8]
 80042a2:	4b7d      	ldr	r3, [pc, #500]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 80042a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a6:	4a7c      	ldr	r2, [pc, #496]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 80042a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042ac:	6413      	str	r3, [r2, #64]	; 0x40
 80042ae:	4b7a      	ldr	r3, [pc, #488]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 80042b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b6:	60bb      	str	r3, [r7, #8]
 80042b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ba:	2301      	movs	r3, #1
 80042bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042be:	4b77      	ldr	r3, [pc, #476]	; (800449c <HAL_RCC_OscConfig+0x474>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d118      	bne.n	80042fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ca:	4b74      	ldr	r3, [pc, #464]	; (800449c <HAL_RCC_OscConfig+0x474>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a73      	ldr	r2, [pc, #460]	; (800449c <HAL_RCC_OscConfig+0x474>)
 80042d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042d6:	f7fe fe47 	bl	8002f68 <HAL_GetTick>
 80042da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042dc:	e008      	b.n	80042f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042de:	f7fe fe43 	bl	8002f68 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d901      	bls.n	80042f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e10c      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f0:	4b6a      	ldr	r3, [pc, #424]	; (800449c <HAL_RCC_OscConfig+0x474>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d0f0      	beq.n	80042de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d106      	bne.n	8004312 <HAL_RCC_OscConfig+0x2ea>
 8004304:	4b64      	ldr	r3, [pc, #400]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004308:	4a63      	ldr	r2, [pc, #396]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 800430a:	f043 0301 	orr.w	r3, r3, #1
 800430e:	6713      	str	r3, [r2, #112]	; 0x70
 8004310:	e01c      	b.n	800434c <HAL_RCC_OscConfig+0x324>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	2b05      	cmp	r3, #5
 8004318:	d10c      	bne.n	8004334 <HAL_RCC_OscConfig+0x30c>
 800431a:	4b5f      	ldr	r3, [pc, #380]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 800431c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431e:	4a5e      	ldr	r2, [pc, #376]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004320:	f043 0304 	orr.w	r3, r3, #4
 8004324:	6713      	str	r3, [r2, #112]	; 0x70
 8004326:	4b5c      	ldr	r3, [pc, #368]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800432a:	4a5b      	ldr	r2, [pc, #364]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 800432c:	f043 0301 	orr.w	r3, r3, #1
 8004330:	6713      	str	r3, [r2, #112]	; 0x70
 8004332:	e00b      	b.n	800434c <HAL_RCC_OscConfig+0x324>
 8004334:	4b58      	ldr	r3, [pc, #352]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004338:	4a57      	ldr	r2, [pc, #348]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 800433a:	f023 0301 	bic.w	r3, r3, #1
 800433e:	6713      	str	r3, [r2, #112]	; 0x70
 8004340:	4b55      	ldr	r3, [pc, #340]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004344:	4a54      	ldr	r2, [pc, #336]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004346:	f023 0304 	bic.w	r3, r3, #4
 800434a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d015      	beq.n	8004380 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004354:	f7fe fe08 	bl	8002f68 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435a:	e00a      	b.n	8004372 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800435c:	f7fe fe04 	bl	8002f68 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	f241 3288 	movw	r2, #5000	; 0x1388
 800436a:	4293      	cmp	r3, r2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e0cb      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004372:	4b49      	ldr	r3, [pc, #292]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0ee      	beq.n	800435c <HAL_RCC_OscConfig+0x334>
 800437e:	e014      	b.n	80043aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004380:	f7fe fdf2 	bl	8002f68 <HAL_GetTick>
 8004384:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004386:	e00a      	b.n	800439e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004388:	f7fe fdee 	bl	8002f68 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	f241 3288 	movw	r2, #5000	; 0x1388
 8004396:	4293      	cmp	r3, r2
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e0b5      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800439e:	4b3e      	ldr	r3, [pc, #248]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 80043a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1ee      	bne.n	8004388 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043aa:	7dfb      	ldrb	r3, [r7, #23]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d105      	bne.n	80043bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b0:	4b39      	ldr	r3, [pc, #228]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	4a38      	ldr	r2, [pc, #224]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 80043b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043ba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 80a1 	beq.w	8004508 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043c6:	4b34      	ldr	r3, [pc, #208]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f003 030c 	and.w	r3, r3, #12
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d05c      	beq.n	800448c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d141      	bne.n	800445e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043da:	4b31      	ldr	r3, [pc, #196]	; (80044a0 <HAL_RCC_OscConfig+0x478>)
 80043dc:	2200      	movs	r2, #0
 80043de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e0:	f7fe fdc2 	bl	8002f68 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e8:	f7fe fdbe 	bl	8002f68 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e087      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043fa:	4b27      	ldr	r3, [pc, #156]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1f0      	bne.n	80043e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	69da      	ldr	r2, [r3, #28]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	019b      	lsls	r3, r3, #6
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800441c:	085b      	lsrs	r3, r3, #1
 800441e:	3b01      	subs	r3, #1
 8004420:	041b      	lsls	r3, r3, #16
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004428:	061b      	lsls	r3, r3, #24
 800442a:	491b      	ldr	r1, [pc, #108]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 800442c:	4313      	orrs	r3, r2
 800442e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004430:	4b1b      	ldr	r3, [pc, #108]	; (80044a0 <HAL_RCC_OscConfig+0x478>)
 8004432:	2201      	movs	r2, #1
 8004434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004436:	f7fe fd97 	bl	8002f68 <HAL_GetTick>
 800443a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800443c:	e008      	b.n	8004450 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800443e:	f7fe fd93 	bl	8002f68 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d901      	bls.n	8004450 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e05c      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004450:	4b11      	ldr	r3, [pc, #68]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0f0      	beq.n	800443e <HAL_RCC_OscConfig+0x416>
 800445c:	e054      	b.n	8004508 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445e:	4b10      	ldr	r3, [pc, #64]	; (80044a0 <HAL_RCC_OscConfig+0x478>)
 8004460:	2200      	movs	r2, #0
 8004462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004464:	f7fe fd80 	bl	8002f68 <HAL_GetTick>
 8004468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800446c:	f7fe fd7c 	bl	8002f68 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e045      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447e:	4b06      	ldr	r3, [pc, #24]	; (8004498 <HAL_RCC_OscConfig+0x470>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1f0      	bne.n	800446c <HAL_RCC_OscConfig+0x444>
 800448a:	e03d      	b.n	8004508 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d107      	bne.n	80044a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e038      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
 8004498:	40023800 	.word	0x40023800
 800449c:	40007000 	.word	0x40007000
 80044a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044a4:	4b1b      	ldr	r3, [pc, #108]	; (8004514 <HAL_RCC_OscConfig+0x4ec>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d028      	beq.n	8004504 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044bc:	429a      	cmp	r2, r3
 80044be:	d121      	bne.n	8004504 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d11a      	bne.n	8004504 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044d4:	4013      	ands	r3, r2
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044dc:	4293      	cmp	r3, r2
 80044de:	d111      	bne.n	8004504 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ea:	085b      	lsrs	r3, r3, #1
 80044ec:	3b01      	subs	r3, #1
 80044ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d107      	bne.n	8004504 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004500:	429a      	cmp	r2, r3
 8004502:	d001      	beq.n	8004508 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e000      	b.n	800450a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3718      	adds	r7, #24
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	40023800 	.word	0x40023800

08004518 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e0cc      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800452c:	4b68      	ldr	r3, [pc, #416]	; (80046d0 <HAL_RCC_ClockConfig+0x1b8>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 030f 	and.w	r3, r3, #15
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	429a      	cmp	r2, r3
 8004538:	d90c      	bls.n	8004554 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800453a:	4b65      	ldr	r3, [pc, #404]	; (80046d0 <HAL_RCC_ClockConfig+0x1b8>)
 800453c:	683a      	ldr	r2, [r7, #0]
 800453e:	b2d2      	uxtb	r2, r2
 8004540:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004542:	4b63      	ldr	r3, [pc, #396]	; (80046d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	429a      	cmp	r2, r3
 800454e:	d001      	beq.n	8004554 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e0b8      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d020      	beq.n	80045a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800456c:	4b59      	ldr	r3, [pc, #356]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	4a58      	ldr	r2, [pc, #352]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004572:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004576:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0308 	and.w	r3, r3, #8
 8004580:	2b00      	cmp	r3, #0
 8004582:	d005      	beq.n	8004590 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004584:	4b53      	ldr	r3, [pc, #332]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	4a52      	ldr	r2, [pc, #328]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800458e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004590:	4b50      	ldr	r3, [pc, #320]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	494d      	ldr	r1, [pc, #308]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d044      	beq.n	8004638 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d107      	bne.n	80045c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045b6:	4b47      	ldr	r3, [pc, #284]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d119      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e07f      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d003      	beq.n	80045d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045d2:	2b03      	cmp	r3, #3
 80045d4:	d107      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045d6:	4b3f      	ldr	r3, [pc, #252]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d109      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e06f      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e6:	4b3b      	ldr	r3, [pc, #236]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e067      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045f6:	4b37      	ldr	r3, [pc, #220]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f023 0203 	bic.w	r2, r3, #3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	4934      	ldr	r1, [pc, #208]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004604:	4313      	orrs	r3, r2
 8004606:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004608:	f7fe fcae 	bl	8002f68 <HAL_GetTick>
 800460c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800460e:	e00a      	b.n	8004626 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004610:	f7fe fcaa 	bl	8002f68 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	f241 3288 	movw	r2, #5000	; 0x1388
 800461e:	4293      	cmp	r3, r2
 8004620:	d901      	bls.n	8004626 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e04f      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004626:	4b2b      	ldr	r3, [pc, #172]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f003 020c 	and.w	r2, r3, #12
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	429a      	cmp	r2, r3
 8004636:	d1eb      	bne.n	8004610 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004638:	4b25      	ldr	r3, [pc, #148]	; (80046d0 <HAL_RCC_ClockConfig+0x1b8>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 030f 	and.w	r3, r3, #15
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	429a      	cmp	r2, r3
 8004644:	d20c      	bcs.n	8004660 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004646:	4b22      	ldr	r3, [pc, #136]	; (80046d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004648:	683a      	ldr	r2, [r7, #0]
 800464a:	b2d2      	uxtb	r2, r2
 800464c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800464e:	4b20      	ldr	r3, [pc, #128]	; (80046d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 030f 	and.w	r3, r3, #15
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	429a      	cmp	r2, r3
 800465a:	d001      	beq.n	8004660 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e032      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0304 	and.w	r3, r3, #4
 8004668:	2b00      	cmp	r3, #0
 800466a:	d008      	beq.n	800467e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800466c:	4b19      	ldr	r3, [pc, #100]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	4916      	ldr	r1, [pc, #88]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 800467a:	4313      	orrs	r3, r2
 800467c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0308 	and.w	r3, r3, #8
 8004686:	2b00      	cmp	r3, #0
 8004688:	d009      	beq.n	800469e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800468a:	4b12      	ldr	r3, [pc, #72]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	490e      	ldr	r1, [pc, #56]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 800469a:	4313      	orrs	r3, r2
 800469c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800469e:	f000 f821 	bl	80046e4 <HAL_RCC_GetSysClockFreq>
 80046a2:	4602      	mov	r2, r0
 80046a4:	4b0b      	ldr	r3, [pc, #44]	; (80046d4 <HAL_RCC_ClockConfig+0x1bc>)
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	091b      	lsrs	r3, r3, #4
 80046aa:	f003 030f 	and.w	r3, r3, #15
 80046ae:	490a      	ldr	r1, [pc, #40]	; (80046d8 <HAL_RCC_ClockConfig+0x1c0>)
 80046b0:	5ccb      	ldrb	r3, [r1, r3]
 80046b2:	fa22 f303 	lsr.w	r3, r2, r3
 80046b6:	4a09      	ldr	r2, [pc, #36]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 80046b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046ba:	4b09      	ldr	r3, [pc, #36]	; (80046e0 <HAL_RCC_ClockConfig+0x1c8>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fe fc0e 	bl	8002ee0 <HAL_InitTick>

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	40023c00 	.word	0x40023c00
 80046d4:	40023800 	.word	0x40023800
 80046d8:	08008c6c 	.word	0x08008c6c
 80046dc:	20000004 	.word	0x20000004
 80046e0:	20000008 	.word	0x20000008

080046e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046e8:	b094      	sub	sp, #80	; 0x50
 80046ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	647b      	str	r3, [r7, #68]	; 0x44
 80046f0:	2300      	movs	r3, #0
 80046f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046f4:	2300      	movs	r3, #0
 80046f6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80046f8:	2300      	movs	r3, #0
 80046fa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046fc:	4b79      	ldr	r3, [pc, #484]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f003 030c 	and.w	r3, r3, #12
 8004704:	2b08      	cmp	r3, #8
 8004706:	d00d      	beq.n	8004724 <HAL_RCC_GetSysClockFreq+0x40>
 8004708:	2b08      	cmp	r3, #8
 800470a:	f200 80e1 	bhi.w	80048d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800470e:	2b00      	cmp	r3, #0
 8004710:	d002      	beq.n	8004718 <HAL_RCC_GetSysClockFreq+0x34>
 8004712:	2b04      	cmp	r3, #4
 8004714:	d003      	beq.n	800471e <HAL_RCC_GetSysClockFreq+0x3a>
 8004716:	e0db      	b.n	80048d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004718:	4b73      	ldr	r3, [pc, #460]	; (80048e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800471a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800471c:	e0db      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800471e:	4b73      	ldr	r3, [pc, #460]	; (80048ec <HAL_RCC_GetSysClockFreq+0x208>)
 8004720:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004722:	e0d8      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004724:	4b6f      	ldr	r3, [pc, #444]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800472c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800472e:	4b6d      	ldr	r3, [pc, #436]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d063      	beq.n	8004802 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800473a:	4b6a      	ldr	r3, [pc, #424]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	099b      	lsrs	r3, r3, #6
 8004740:	2200      	movs	r2, #0
 8004742:	63bb      	str	r3, [r7, #56]	; 0x38
 8004744:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800474c:	633b      	str	r3, [r7, #48]	; 0x30
 800474e:	2300      	movs	r3, #0
 8004750:	637b      	str	r3, [r7, #52]	; 0x34
 8004752:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004756:	4622      	mov	r2, r4
 8004758:	462b      	mov	r3, r5
 800475a:	f04f 0000 	mov.w	r0, #0
 800475e:	f04f 0100 	mov.w	r1, #0
 8004762:	0159      	lsls	r1, r3, #5
 8004764:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004768:	0150      	lsls	r0, r2, #5
 800476a:	4602      	mov	r2, r0
 800476c:	460b      	mov	r3, r1
 800476e:	4621      	mov	r1, r4
 8004770:	1a51      	subs	r1, r2, r1
 8004772:	6139      	str	r1, [r7, #16]
 8004774:	4629      	mov	r1, r5
 8004776:	eb63 0301 	sbc.w	r3, r3, r1
 800477a:	617b      	str	r3, [r7, #20]
 800477c:	f04f 0200 	mov.w	r2, #0
 8004780:	f04f 0300 	mov.w	r3, #0
 8004784:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004788:	4659      	mov	r1, fp
 800478a:	018b      	lsls	r3, r1, #6
 800478c:	4651      	mov	r1, sl
 800478e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004792:	4651      	mov	r1, sl
 8004794:	018a      	lsls	r2, r1, #6
 8004796:	4651      	mov	r1, sl
 8004798:	ebb2 0801 	subs.w	r8, r2, r1
 800479c:	4659      	mov	r1, fp
 800479e:	eb63 0901 	sbc.w	r9, r3, r1
 80047a2:	f04f 0200 	mov.w	r2, #0
 80047a6:	f04f 0300 	mov.w	r3, #0
 80047aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047b6:	4690      	mov	r8, r2
 80047b8:	4699      	mov	r9, r3
 80047ba:	4623      	mov	r3, r4
 80047bc:	eb18 0303 	adds.w	r3, r8, r3
 80047c0:	60bb      	str	r3, [r7, #8]
 80047c2:	462b      	mov	r3, r5
 80047c4:	eb49 0303 	adc.w	r3, r9, r3
 80047c8:	60fb      	str	r3, [r7, #12]
 80047ca:	f04f 0200 	mov.w	r2, #0
 80047ce:	f04f 0300 	mov.w	r3, #0
 80047d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80047d6:	4629      	mov	r1, r5
 80047d8:	024b      	lsls	r3, r1, #9
 80047da:	4621      	mov	r1, r4
 80047dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80047e0:	4621      	mov	r1, r4
 80047e2:	024a      	lsls	r2, r1, #9
 80047e4:	4610      	mov	r0, r2
 80047e6:	4619      	mov	r1, r3
 80047e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047ea:	2200      	movs	r2, #0
 80047ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80047ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80047f4:	f7fb fd4c 	bl	8000290 <__aeabi_uldivmod>
 80047f8:	4602      	mov	r2, r0
 80047fa:	460b      	mov	r3, r1
 80047fc:	4613      	mov	r3, r2
 80047fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004800:	e058      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004802:	4b38      	ldr	r3, [pc, #224]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	099b      	lsrs	r3, r3, #6
 8004808:	2200      	movs	r2, #0
 800480a:	4618      	mov	r0, r3
 800480c:	4611      	mov	r1, r2
 800480e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004812:	623b      	str	r3, [r7, #32]
 8004814:	2300      	movs	r3, #0
 8004816:	627b      	str	r3, [r7, #36]	; 0x24
 8004818:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800481c:	4642      	mov	r2, r8
 800481e:	464b      	mov	r3, r9
 8004820:	f04f 0000 	mov.w	r0, #0
 8004824:	f04f 0100 	mov.w	r1, #0
 8004828:	0159      	lsls	r1, r3, #5
 800482a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800482e:	0150      	lsls	r0, r2, #5
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4641      	mov	r1, r8
 8004836:	ebb2 0a01 	subs.w	sl, r2, r1
 800483a:	4649      	mov	r1, r9
 800483c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	f04f 0300 	mov.w	r3, #0
 8004848:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800484c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004850:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004854:	ebb2 040a 	subs.w	r4, r2, sl
 8004858:	eb63 050b 	sbc.w	r5, r3, fp
 800485c:	f04f 0200 	mov.w	r2, #0
 8004860:	f04f 0300 	mov.w	r3, #0
 8004864:	00eb      	lsls	r3, r5, #3
 8004866:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800486a:	00e2      	lsls	r2, r4, #3
 800486c:	4614      	mov	r4, r2
 800486e:	461d      	mov	r5, r3
 8004870:	4643      	mov	r3, r8
 8004872:	18e3      	adds	r3, r4, r3
 8004874:	603b      	str	r3, [r7, #0]
 8004876:	464b      	mov	r3, r9
 8004878:	eb45 0303 	adc.w	r3, r5, r3
 800487c:	607b      	str	r3, [r7, #4]
 800487e:	f04f 0200 	mov.w	r2, #0
 8004882:	f04f 0300 	mov.w	r3, #0
 8004886:	e9d7 4500 	ldrd	r4, r5, [r7]
 800488a:	4629      	mov	r1, r5
 800488c:	028b      	lsls	r3, r1, #10
 800488e:	4621      	mov	r1, r4
 8004890:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004894:	4621      	mov	r1, r4
 8004896:	028a      	lsls	r2, r1, #10
 8004898:	4610      	mov	r0, r2
 800489a:	4619      	mov	r1, r3
 800489c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800489e:	2200      	movs	r2, #0
 80048a0:	61bb      	str	r3, [r7, #24]
 80048a2:	61fa      	str	r2, [r7, #28]
 80048a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048a8:	f7fb fcf2 	bl	8000290 <__aeabi_uldivmod>
 80048ac:	4602      	mov	r2, r0
 80048ae:	460b      	mov	r3, r1
 80048b0:	4613      	mov	r3, r2
 80048b2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048b4:	4b0b      	ldr	r3, [pc, #44]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	0c1b      	lsrs	r3, r3, #16
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	3301      	adds	r3, #1
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80048c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048ce:	e002      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048d0:	4b05      	ldr	r3, [pc, #20]	; (80048e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80048d2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3750      	adds	r7, #80	; 0x50
 80048dc:	46bd      	mov	sp, r7
 80048de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048e2:	bf00      	nop
 80048e4:	40023800 	.word	0x40023800
 80048e8:	00f42400 	.word	0x00f42400
 80048ec:	007a1200 	.word	0x007a1200

080048f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048f4:	4b03      	ldr	r3, [pc, #12]	; (8004904 <HAL_RCC_GetHCLKFreq+0x14>)
 80048f6:	681b      	ldr	r3, [r3, #0]
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	20000004 	.word	0x20000004

08004908 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800490c:	f7ff fff0 	bl	80048f0 <HAL_RCC_GetHCLKFreq>
 8004910:	4602      	mov	r2, r0
 8004912:	4b05      	ldr	r3, [pc, #20]	; (8004928 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	0a9b      	lsrs	r3, r3, #10
 8004918:	f003 0307 	and.w	r3, r3, #7
 800491c:	4903      	ldr	r1, [pc, #12]	; (800492c <HAL_RCC_GetPCLK1Freq+0x24>)
 800491e:	5ccb      	ldrb	r3, [r1, r3]
 8004920:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004924:	4618      	mov	r0, r3
 8004926:	bd80      	pop	{r7, pc}
 8004928:	40023800 	.word	0x40023800
 800492c:	08008c7c 	.word	0x08008c7c

08004930 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004934:	f7ff ffdc 	bl	80048f0 <HAL_RCC_GetHCLKFreq>
 8004938:	4602      	mov	r2, r0
 800493a:	4b05      	ldr	r3, [pc, #20]	; (8004950 <HAL_RCC_GetPCLK2Freq+0x20>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	0b5b      	lsrs	r3, r3, #13
 8004940:	f003 0307 	and.w	r3, r3, #7
 8004944:	4903      	ldr	r1, [pc, #12]	; (8004954 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004946:	5ccb      	ldrb	r3, [r1, r3]
 8004948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800494c:	4618      	mov	r0, r3
 800494e:	bd80      	pop	{r7, pc}
 8004950:	40023800 	.word	0x40023800
 8004954:	08008c7c 	.word	0x08008c7c

08004958 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d101      	bne.n	800496a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e07b      	b.n	8004a62 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496e:	2b00      	cmp	r3, #0
 8004970:	d108      	bne.n	8004984 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800497a:	d009      	beq.n	8004990 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	61da      	str	r2, [r3, #28]
 8004982:	e005      	b.n	8004990 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d106      	bne.n	80049b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fd ffe6 	bl	800297c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2202      	movs	r2, #2
 80049b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80049d8:	431a      	orrs	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049e2:	431a      	orrs	r2, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	431a      	orrs	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	431a      	orrs	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a00:	431a      	orrs	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a14:	ea42 0103 	orr.w	r1, r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a1c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	430a      	orrs	r2, r1
 8004a26:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	0c1b      	lsrs	r3, r3, #16
 8004a2e:	f003 0104 	and.w	r1, r3, #4
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a36:	f003 0210 	and.w	r2, r3, #16
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	69da      	ldr	r2, [r3, #28]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a50:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b088      	sub	sp, #32
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	60f8      	str	r0, [r7, #12]
 8004a72:	60b9      	str	r1, [r7, #8]
 8004a74:	603b      	str	r3, [r7, #0]
 8004a76:	4613      	mov	r3, r2
 8004a78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d101      	bne.n	8004a8c <HAL_SPI_Transmit+0x22>
 8004a88:	2302      	movs	r3, #2
 8004a8a:	e126      	b.n	8004cda <HAL_SPI_Transmit+0x270>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a94:	f7fe fa68 	bl	8002f68 <HAL_GetTick>
 8004a98:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004a9a:	88fb      	ldrh	r3, [r7, #6]
 8004a9c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d002      	beq.n	8004ab0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004aaa:	2302      	movs	r3, #2
 8004aac:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004aae:	e10b      	b.n	8004cc8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <HAL_SPI_Transmit+0x52>
 8004ab6:	88fb      	ldrh	r3, [r7, #6]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d102      	bne.n	8004ac2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ac0:	e102      	b.n	8004cc8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2203      	movs	r2, #3
 8004ac6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	88fa      	ldrh	r2, [r7, #6]
 8004ada:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	88fa      	ldrh	r2, [r7, #6]
 8004ae0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b08:	d10f      	bne.n	8004b2a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b34:	2b40      	cmp	r3, #64	; 0x40
 8004b36:	d007      	beq.n	8004b48 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b50:	d14b      	bne.n	8004bea <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d002      	beq.n	8004b60 <HAL_SPI_Transmit+0xf6>
 8004b5a:	8afb      	ldrh	r3, [r7, #22]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d13e      	bne.n	8004bde <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b64:	881a      	ldrh	r2, [r3, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b70:	1c9a      	adds	r2, r3, #2
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b84:	e02b      	b.n	8004bde <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d112      	bne.n	8004bba <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b98:	881a      	ldrh	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba4:	1c9a      	adds	r2, r3, #2
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	b29a      	uxth	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	86da      	strh	r2, [r3, #54]	; 0x36
 8004bb8:	e011      	b.n	8004bde <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bba:	f7fe f9d5 	bl	8002f68 <HAL_GetTick>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	683a      	ldr	r2, [r7, #0]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d803      	bhi.n	8004bd2 <HAL_SPI_Transmit+0x168>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bd0:	d102      	bne.n	8004bd8 <HAL_SPI_Transmit+0x16e>
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d102      	bne.n	8004bde <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004bdc:	e074      	b.n	8004cc8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1ce      	bne.n	8004b86 <HAL_SPI_Transmit+0x11c>
 8004be8:	e04c      	b.n	8004c84 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d002      	beq.n	8004bf8 <HAL_SPI_Transmit+0x18e>
 8004bf2:	8afb      	ldrh	r3, [r7, #22]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d140      	bne.n	8004c7a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	330c      	adds	r3, #12
 8004c02:	7812      	ldrb	r2, [r2, #0]
 8004c04:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0a:	1c5a      	adds	r2, r3, #1
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	3b01      	subs	r3, #1
 8004c18:	b29a      	uxth	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c1e:	e02c      	b.n	8004c7a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d113      	bne.n	8004c56 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	330c      	adds	r3, #12
 8004c38:	7812      	ldrb	r2, [r2, #0]
 8004c3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	b29a      	uxth	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c54:	e011      	b.n	8004c7a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c56:	f7fe f987 	bl	8002f68 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	683a      	ldr	r2, [r7, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d803      	bhi.n	8004c6e <HAL_SPI_Transmit+0x204>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c6c:	d102      	bne.n	8004c74 <HAL_SPI_Transmit+0x20a>
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d102      	bne.n	8004c7a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c78:	e026      	b.n	8004cc8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1cd      	bne.n	8004c20 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c84:	69ba      	ldr	r2, [r7, #24]
 8004c86:	6839      	ldr	r1, [r7, #0]
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 fbcb 	bl	8005424 <SPI_EndRxTxTransaction>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d002      	beq.n	8004c9a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2220      	movs	r2, #32
 8004c98:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10a      	bne.n	8004cb8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	613b      	str	r3, [r7, #16]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	613b      	str	r3, [r7, #16]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	613b      	str	r3, [r7, #16]
 8004cb6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d002      	beq.n	8004cc6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	77fb      	strb	r3, [r7, #31]
 8004cc4:	e000      	b.n	8004cc8 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004cc6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004cd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3720      	adds	r7, #32
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b088      	sub	sp, #32
 8004ce6:	af02      	add	r7, sp, #8
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	603b      	str	r3, [r7, #0]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cfe:	d112      	bne.n	8004d26 <HAL_SPI_Receive+0x44>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10e      	bne.n	8004d26 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2204      	movs	r2, #4
 8004d0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d10:	88fa      	ldrh	r2, [r7, #6]
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	4613      	mov	r3, r2
 8004d18:	68ba      	ldr	r2, [r7, #8]
 8004d1a:	68b9      	ldr	r1, [r7, #8]
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f000 f8f1 	bl	8004f04 <HAL_SPI_TransmitReceive>
 8004d22:	4603      	mov	r3, r0
 8004d24:	e0ea      	b.n	8004efc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d101      	bne.n	8004d34 <HAL_SPI_Receive+0x52>
 8004d30:	2302      	movs	r3, #2
 8004d32:	e0e3      	b.n	8004efc <HAL_SPI_Receive+0x21a>
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d3c:	f7fe f914 	bl	8002f68 <HAL_GetTick>
 8004d40:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d002      	beq.n	8004d54 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004d4e:	2302      	movs	r3, #2
 8004d50:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004d52:	e0ca      	b.n	8004eea <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d002      	beq.n	8004d60 <HAL_SPI_Receive+0x7e>
 8004d5a:	88fb      	ldrh	r3, [r7, #6]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d102      	bne.n	8004d66 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004d64:	e0c1      	b.n	8004eea <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2204      	movs	r2, #4
 8004d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2200      	movs	r2, #0
 8004d72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	88fa      	ldrh	r2, [r7, #6]
 8004d7e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	88fa      	ldrh	r2, [r7, #6]
 8004d84:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dac:	d10f      	bne.n	8004dce <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dbc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004dcc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dd8:	2b40      	cmp	r3, #64	; 0x40
 8004dda:	d007      	beq.n	8004dec <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004dea:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d162      	bne.n	8004eba <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004df4:	e02e      	b.n	8004e54 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d115      	bne.n	8004e30 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f103 020c 	add.w	r2, r3, #12
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e10:	7812      	ldrb	r2, [r2, #0]
 8004e12:	b2d2      	uxtb	r2, r2
 8004e14:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e1a:	1c5a      	adds	r2, r3, #1
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	3b01      	subs	r3, #1
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e2e:	e011      	b.n	8004e54 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e30:	f7fe f89a 	bl	8002f68 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d803      	bhi.n	8004e48 <HAL_SPI_Receive+0x166>
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e46:	d102      	bne.n	8004e4e <HAL_SPI_Receive+0x16c>
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d102      	bne.n	8004e54 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004e52:	e04a      	b.n	8004eea <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1cb      	bne.n	8004df6 <HAL_SPI_Receive+0x114>
 8004e5e:	e031      	b.n	8004ec4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d113      	bne.n	8004e96 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68da      	ldr	r2, [r3, #12]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e78:	b292      	uxth	r2, r2
 8004e7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e80:	1c9a      	adds	r2, r3, #2
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	b29a      	uxth	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e94:	e011      	b.n	8004eba <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e96:	f7fe f867 	bl	8002f68 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d803      	bhi.n	8004eae <HAL_SPI_Receive+0x1cc>
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004eac:	d102      	bne.n	8004eb4 <HAL_SPI_Receive+0x1d2>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d102      	bne.n	8004eba <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004eb8:	e017      	b.n	8004eea <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d1cd      	bne.n	8004e60 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	6839      	ldr	r1, [r7, #0]
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 fa45 	bl	8005358 <SPI_EndRxTransaction>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d002      	beq.n	8004eda <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d002      	beq.n	8004ee8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	75fb      	strb	r3, [r7, #23]
 8004ee6:	e000      	b.n	8004eea <HAL_SPI_Receive+0x208>
  }

error :
 8004ee8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004efa:	7dfb      	ldrb	r3, [r7, #23]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3718      	adds	r7, #24
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b08c      	sub	sp, #48	; 0x30
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]
 8004f10:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f12:	2301      	movs	r3, #1
 8004f14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004f16:	2300      	movs	r3, #0
 8004f18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d101      	bne.n	8004f2a <HAL_SPI_TransmitReceive+0x26>
 8004f26:	2302      	movs	r3, #2
 8004f28:	e18a      	b.n	8005240 <HAL_SPI_TransmitReceive+0x33c>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f32:	f7fe f819 	bl	8002f68 <HAL_GetTick>
 8004f36:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004f48:	887b      	ldrh	r3, [r7, #2]
 8004f4a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d00f      	beq.n	8004f74 <HAL_SPI_TransmitReceive+0x70>
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f5a:	d107      	bne.n	8004f6c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d103      	bne.n	8004f6c <HAL_SPI_TransmitReceive+0x68>
 8004f64:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f68:	2b04      	cmp	r3, #4
 8004f6a:	d003      	beq.n	8004f74 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004f6c:	2302      	movs	r3, #2
 8004f6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f72:	e15b      	b.n	800522c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d005      	beq.n	8004f86 <HAL_SPI_TransmitReceive+0x82>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <HAL_SPI_TransmitReceive+0x82>
 8004f80:	887b      	ldrh	r3, [r7, #2]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d103      	bne.n	8004f8e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f8c:	e14e      	b.n	800522c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b04      	cmp	r3, #4
 8004f98:	d003      	beq.n	8004fa2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2205      	movs	r2, #5
 8004f9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	887a      	ldrh	r2, [r7, #2]
 8004fb2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	887a      	ldrh	r2, [r7, #2]
 8004fb8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	887a      	ldrh	r2, [r7, #2]
 8004fc4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	887a      	ldrh	r2, [r7, #2]
 8004fca:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe2:	2b40      	cmp	r3, #64	; 0x40
 8004fe4:	d007      	beq.n	8004ff6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ff4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ffe:	d178      	bne.n	80050f2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d002      	beq.n	800500e <HAL_SPI_TransmitReceive+0x10a>
 8005008:	8b7b      	ldrh	r3, [r7, #26]
 800500a:	2b01      	cmp	r3, #1
 800500c:	d166      	bne.n	80050dc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005012:	881a      	ldrh	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800501e:	1c9a      	adds	r2, r3, #2
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b01      	subs	r3, #1
 800502c:	b29a      	uxth	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005032:	e053      	b.n	80050dc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 0302 	and.w	r3, r3, #2
 800503e:	2b02      	cmp	r3, #2
 8005040:	d11b      	bne.n	800507a <HAL_SPI_TransmitReceive+0x176>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005046:	b29b      	uxth	r3, r3
 8005048:	2b00      	cmp	r3, #0
 800504a:	d016      	beq.n	800507a <HAL_SPI_TransmitReceive+0x176>
 800504c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800504e:	2b01      	cmp	r3, #1
 8005050:	d113      	bne.n	800507a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005056:	881a      	ldrh	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005062:	1c9a      	adds	r2, r3, #2
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800506c:	b29b      	uxth	r3, r3
 800506e:	3b01      	subs	r3, #1
 8005070:	b29a      	uxth	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005076:	2300      	movs	r3, #0
 8005078:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f003 0301 	and.w	r3, r3, #1
 8005084:	2b01      	cmp	r3, #1
 8005086:	d119      	bne.n	80050bc <HAL_SPI_TransmitReceive+0x1b8>
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800508c:	b29b      	uxth	r3, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	d014      	beq.n	80050bc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68da      	ldr	r2, [r3, #12]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800509c:	b292      	uxth	r2, r2
 800509e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050a4:	1c9a      	adds	r2, r3, #2
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	3b01      	subs	r3, #1
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050b8:	2301      	movs	r3, #1
 80050ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80050bc:	f7fd ff54 	bl	8002f68 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d807      	bhi.n	80050dc <HAL_SPI_TransmitReceive+0x1d8>
 80050cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050d2:	d003      	beq.n	80050dc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80050da:	e0a7      	b.n	800522c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1a6      	bne.n	8005034 <HAL_SPI_TransmitReceive+0x130>
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d1a1      	bne.n	8005034 <HAL_SPI_TransmitReceive+0x130>
 80050f0:	e07c      	b.n	80051ec <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <HAL_SPI_TransmitReceive+0x1fc>
 80050fa:	8b7b      	ldrh	r3, [r7, #26]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d16b      	bne.n	80051d8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	330c      	adds	r3, #12
 800510a:	7812      	ldrb	r2, [r2, #0]
 800510c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005112:	1c5a      	adds	r2, r3, #1
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800511c:	b29b      	uxth	r3, r3
 800511e:	3b01      	subs	r3, #1
 8005120:	b29a      	uxth	r2, r3
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005126:	e057      	b.n	80051d8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b02      	cmp	r3, #2
 8005134:	d11c      	bne.n	8005170 <HAL_SPI_TransmitReceive+0x26c>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800513a:	b29b      	uxth	r3, r3
 800513c:	2b00      	cmp	r3, #0
 800513e:	d017      	beq.n	8005170 <HAL_SPI_TransmitReceive+0x26c>
 8005140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005142:	2b01      	cmp	r3, #1
 8005144:	d114      	bne.n	8005170 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	330c      	adds	r3, #12
 8005150:	7812      	ldrb	r2, [r2, #0]
 8005152:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005158:	1c5a      	adds	r2, r3, #1
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005162:	b29b      	uxth	r3, r3
 8005164:	3b01      	subs	r3, #1
 8005166:	b29a      	uxth	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b01      	cmp	r3, #1
 800517c:	d119      	bne.n	80051b2 <HAL_SPI_TransmitReceive+0x2ae>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005182:	b29b      	uxth	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	d014      	beq.n	80051b2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68da      	ldr	r2, [r3, #12]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005192:	b2d2      	uxtb	r2, r2
 8005194:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800519a:	1c5a      	adds	r2, r3, #1
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	3b01      	subs	r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051ae:	2301      	movs	r3, #1
 80051b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80051b2:	f7fd fed9 	bl	8002f68 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051be:	429a      	cmp	r2, r3
 80051c0:	d803      	bhi.n	80051ca <HAL_SPI_TransmitReceive+0x2c6>
 80051c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051c8:	d102      	bne.n	80051d0 <HAL_SPI_TransmitReceive+0x2cc>
 80051ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d103      	bne.n	80051d8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80051d0:	2303      	movs	r3, #3
 80051d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80051d6:	e029      	b.n	800522c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1a2      	bne.n	8005128 <HAL_SPI_TransmitReceive+0x224>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d19d      	bne.n	8005128 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f000 f917 	bl	8005424 <SPI_EndRxTxTransaction>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d006      	beq.n	800520a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2220      	movs	r2, #32
 8005206:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005208:	e010      	b.n	800522c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10b      	bne.n	800522a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005212:	2300      	movs	r3, #0
 8005214:	617b      	str	r3, [r7, #20]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	617b      	str	r3, [r7, #20]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	617b      	str	r3, [r7, #20]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	e000      	b.n	800522c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800522a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800523c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005240:	4618      	mov	r0, r3
 8005242:	3730      	adds	r7, #48	; 0x30
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b088      	sub	sp, #32
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	603b      	str	r3, [r7, #0]
 8005254:	4613      	mov	r3, r2
 8005256:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005258:	f7fd fe86 	bl	8002f68 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005260:	1a9b      	subs	r3, r3, r2
 8005262:	683a      	ldr	r2, [r7, #0]
 8005264:	4413      	add	r3, r2
 8005266:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005268:	f7fd fe7e 	bl	8002f68 <HAL_GetTick>
 800526c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800526e:	4b39      	ldr	r3, [pc, #228]	; (8005354 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	015b      	lsls	r3, r3, #5
 8005274:	0d1b      	lsrs	r3, r3, #20
 8005276:	69fa      	ldr	r2, [r7, #28]
 8005278:	fb02 f303 	mul.w	r3, r2, r3
 800527c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800527e:	e054      	b.n	800532a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005286:	d050      	beq.n	800532a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005288:	f7fd fe6e 	bl	8002f68 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	69fa      	ldr	r2, [r7, #28]
 8005294:	429a      	cmp	r2, r3
 8005296:	d902      	bls.n	800529e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d13d      	bne.n	800531a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685a      	ldr	r2, [r3, #4]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80052ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052b6:	d111      	bne.n	80052dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052c0:	d004      	beq.n	80052cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052ca:	d107      	bne.n	80052dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052e4:	d10f      	bne.n	8005306 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052f4:	601a      	str	r2, [r3, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005304:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2201      	movs	r2, #1
 800530a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e017      	b.n	800534a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005320:	2300      	movs	r3, #0
 8005322:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	3b01      	subs	r3, #1
 8005328:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689a      	ldr	r2, [r3, #8]
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	4013      	ands	r3, r2
 8005334:	68ba      	ldr	r2, [r7, #8]
 8005336:	429a      	cmp	r2, r3
 8005338:	bf0c      	ite	eq
 800533a:	2301      	moveq	r3, #1
 800533c:	2300      	movne	r3, #0
 800533e:	b2db      	uxtb	r3, r3
 8005340:	461a      	mov	r2, r3
 8005342:	79fb      	ldrb	r3, [r7, #7]
 8005344:	429a      	cmp	r2, r3
 8005346:	d19b      	bne.n	8005280 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3720      	adds	r7, #32
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	20000004 	.word	0x20000004

08005358 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af02      	add	r7, sp, #8
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800536c:	d111      	bne.n	8005392 <SPI_EndRxTransaction+0x3a>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005376:	d004      	beq.n	8005382 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005380:	d107      	bne.n	8005392 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005390:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800539a:	d12a      	bne.n	80053f2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053a4:	d012      	beq.n	80053cc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	2200      	movs	r2, #0
 80053ae:	2180      	movs	r1, #128	; 0x80
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f7ff ff49 	bl	8005248 <SPI_WaitFlagStateUntilTimeout>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d02d      	beq.n	8005418 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c0:	f043 0220 	orr.w	r2, r3, #32
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e026      	b.n	800541a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2200      	movs	r2, #0
 80053d4:	2101      	movs	r1, #1
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f7ff ff36 	bl	8005248 <SPI_WaitFlagStateUntilTimeout>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d01a      	beq.n	8005418 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053e6:	f043 0220 	orr.w	r2, r3, #32
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e013      	b.n	800541a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	2200      	movs	r2, #0
 80053fa:	2101      	movs	r1, #1
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f7ff ff23 	bl	8005248 <SPI_WaitFlagStateUntilTimeout>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d007      	beq.n	8005418 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540c:	f043 0220 	orr.w	r2, r3, #32
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e000      	b.n	800541a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
	...

08005424 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b088      	sub	sp, #32
 8005428:	af02      	add	r7, sp, #8
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005430:	4b1b      	ldr	r3, [pc, #108]	; (80054a0 <SPI_EndRxTxTransaction+0x7c>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a1b      	ldr	r2, [pc, #108]	; (80054a4 <SPI_EndRxTxTransaction+0x80>)
 8005436:	fba2 2303 	umull	r2, r3, r2, r3
 800543a:	0d5b      	lsrs	r3, r3, #21
 800543c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005440:	fb02 f303 	mul.w	r3, r2, r3
 8005444:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800544e:	d112      	bne.n	8005476 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	9300      	str	r3, [sp, #0]
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	2200      	movs	r2, #0
 8005458:	2180      	movs	r1, #128	; 0x80
 800545a:	68f8      	ldr	r0, [r7, #12]
 800545c:	f7ff fef4 	bl	8005248 <SPI_WaitFlagStateUntilTimeout>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d016      	beq.n	8005494 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800546a:	f043 0220 	orr.w	r2, r3, #32
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e00f      	b.n	8005496 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00a      	beq.n	8005492 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	3b01      	subs	r3, #1
 8005480:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800548c:	2b80      	cmp	r3, #128	; 0x80
 800548e:	d0f2      	beq.n	8005476 <SPI_EndRxTxTransaction+0x52>
 8005490:	e000      	b.n	8005494 <SPI_EndRxTxTransaction+0x70>
        break;
 8005492:	bf00      	nop
  }

  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	20000004 	.word	0x20000004
 80054a4:	165e9f81 	.word	0x165e9f81

080054a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d101      	bne.n	80054ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e041      	b.n	800553e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d106      	bne.n	80054d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f7fd faf4 	bl	8002abc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2202      	movs	r2, #2
 80054d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	3304      	adds	r3, #4
 80054e4:	4619      	mov	r1, r3
 80054e6:	4610      	mov	r0, r2
 80054e8:	f000 fc12 	bl	8005d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3708      	adds	r7, #8
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b082      	sub	sp, #8
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e041      	b.n	80055dc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800555e:	b2db      	uxtb	r3, r3
 8005560:	2b00      	cmp	r3, #0
 8005562:	d106      	bne.n	8005572 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 f839 	bl	80055e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2202      	movs	r2, #2
 8005576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	3304      	adds	r3, #4
 8005582:	4619      	mov	r1, r3
 8005584:	4610      	mov	r0, r2
 8005586:	f000 fbc3 	bl	8005d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3708      	adds	r7, #8
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80055ec:	bf00      	nop
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005602:	2300      	movs	r3, #0
 8005604:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b0c      	cmp	r3, #12
 800560a:	d855      	bhi.n	80056b8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800560c:	a201      	add	r2, pc, #4	; (adr r2, 8005614 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800560e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005612:	bf00      	nop
 8005614:	08005649 	.word	0x08005649
 8005618:	080056b9 	.word	0x080056b9
 800561c:	080056b9 	.word	0x080056b9
 8005620:	080056b9 	.word	0x080056b9
 8005624:	08005665 	.word	0x08005665
 8005628:	080056b9 	.word	0x080056b9
 800562c:	080056b9 	.word	0x080056b9
 8005630:	080056b9 	.word	0x080056b9
 8005634:	08005681 	.word	0x08005681
 8005638:	080056b9 	.word	0x080056b9
 800563c:	080056b9 	.word	0x080056b9
 8005640:	080056b9 	.word	0x080056b9
 8005644:	0800569d 	.word	0x0800569d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68da      	ldr	r2, [r3, #12]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005656:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565c:	4618      	mov	r0, r3
 800565e:	f7fd feff 	bl	8003460 <HAL_DMA_Abort_IT>
      break;
 8005662:	e02c      	b.n	80056be <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68da      	ldr	r2, [r3, #12]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005672:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005678:	4618      	mov	r0, r3
 800567a:	f7fd fef1 	bl	8003460 <HAL_DMA_Abort_IT>
      break;
 800567e:	e01e      	b.n	80056be <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68da      	ldr	r2, [r3, #12]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800568e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005694:	4618      	mov	r0, r3
 8005696:	f7fd fee3 	bl	8003460 <HAL_DMA_Abort_IT>
      break;
 800569a:	e010      	b.n	80056be <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68da      	ldr	r2, [r3, #12]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80056aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7fd fed5 	bl	8003460 <HAL_DMA_Abort_IT>
      break;
 80056b6:	e002      	b.n	80056be <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	73fb      	strb	r3, [r7, #15]
      break;
 80056bc:	bf00      	nop
  }

  if (status == HAL_OK)
 80056be:	7bfb      	ldrb	r3, [r7, #15]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d161      	bne.n	8005788 <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2200      	movs	r2, #0
 80056ca:	6839      	ldr	r1, [r7, #0]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f000 fe09 	bl	80062e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a2f      	ldr	r2, [pc, #188]	; (8005794 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d004      	beq.n	80056e6 <HAL_TIM_PWM_Stop_DMA+0xee>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a2d      	ldr	r2, [pc, #180]	; (8005798 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d101      	bne.n	80056ea <HAL_TIM_PWM_Stop_DMA+0xf2>
 80056e6:	2301      	movs	r3, #1
 80056e8:	e000      	b.n	80056ec <HAL_TIM_PWM_Stop_DMA+0xf4>
 80056ea:	2300      	movs	r3, #0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d017      	beq.n	8005720 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6a1a      	ldr	r2, [r3, #32]
 80056f6:	f241 1311 	movw	r3, #4369	; 0x1111
 80056fa:	4013      	ands	r3, r2
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d10f      	bne.n	8005720 <HAL_TIM_PWM_Stop_DMA+0x128>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6a1a      	ldr	r2, [r3, #32]
 8005706:	f240 4344 	movw	r3, #1092	; 0x444
 800570a:	4013      	ands	r3, r2
 800570c:	2b00      	cmp	r3, #0
 800570e:	d107      	bne.n	8005720 <HAL_TIM_PWM_Stop_DMA+0x128>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800571e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6a1a      	ldr	r2, [r3, #32]
 8005726:	f241 1311 	movw	r3, #4369	; 0x1111
 800572a:	4013      	ands	r3, r2
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10f      	bne.n	8005750 <HAL_TIM_PWM_Stop_DMA+0x158>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6a1a      	ldr	r2, [r3, #32]
 8005736:	f240 4344 	movw	r3, #1092	; 0x444
 800573a:	4013      	ands	r3, r2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d107      	bne.n	8005750 <HAL_TIM_PWM_Stop_DMA+0x158>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f022 0201 	bic.w	r2, r2, #1
 800574e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d104      	bne.n	8005760 <HAL_TIM_PWM_Stop_DMA+0x168>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800575e:	e013      	b.n	8005788 <HAL_TIM_PWM_Stop_DMA+0x190>
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	2b04      	cmp	r3, #4
 8005764:	d104      	bne.n	8005770 <HAL_TIM_PWM_Stop_DMA+0x178>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800576e:	e00b      	b.n	8005788 <HAL_TIM_PWM_Stop_DMA+0x190>
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	2b08      	cmp	r3, #8
 8005774:	d104      	bne.n	8005780 <HAL_TIM_PWM_Stop_DMA+0x188>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800577e:	e003      	b.n	8005788 <HAL_TIM_PWM_Stop_DMA+0x190>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8005788:	7bfb      	ldrb	r3, [r7, #15]
}
 800578a:	4618      	mov	r0, r3
 800578c:	3710      	adds	r7, #16
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	40010000 	.word	0x40010000
 8005798:	40010400 	.word	0x40010400

0800579c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	f003 0302 	and.w	r3, r3, #2
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d122      	bne.n	80057f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f003 0302 	and.w	r3, r3, #2
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d11b      	bne.n	80057f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f06f 0202 	mvn.w	r2, #2
 80057c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	f003 0303 	and.w	r3, r3, #3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 fa81 	bl	8005ce6 <HAL_TIM_IC_CaptureCallback>
 80057e4:	e005      	b.n	80057f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 fa73 	bl	8005cd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f7fc ff7d 	bl	80026ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b04      	cmp	r3, #4
 8005804:	d122      	bne.n	800584c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f003 0304 	and.w	r3, r3, #4
 8005810:	2b04      	cmp	r3, #4
 8005812:	d11b      	bne.n	800584c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f06f 0204 	mvn.w	r2, #4
 800581c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2202      	movs	r2, #2
 8005822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 fa57 	bl	8005ce6 <HAL_TIM_IC_CaptureCallback>
 8005838:	e005      	b.n	8005846 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fa49 	bl	8005cd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f7fc ff53 	bl	80026ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f003 0308 	and.w	r3, r3, #8
 8005856:	2b08      	cmp	r3, #8
 8005858:	d122      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f003 0308 	and.w	r3, r3, #8
 8005864:	2b08      	cmp	r3, #8
 8005866:	d11b      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f06f 0208 	mvn.w	r2, #8
 8005870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2204      	movs	r2, #4
 8005876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	f003 0303 	and.w	r3, r3, #3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 fa2d 	bl	8005ce6 <HAL_TIM_IC_CaptureCallback>
 800588c:	e005      	b.n	800589a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 fa1f 	bl	8005cd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f7fc ff29 	bl	80026ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	f003 0310 	and.w	r3, r3, #16
 80058aa:	2b10      	cmp	r3, #16
 80058ac:	d122      	bne.n	80058f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	f003 0310 	and.w	r3, r3, #16
 80058b8:	2b10      	cmp	r3, #16
 80058ba:	d11b      	bne.n	80058f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f06f 0210 	mvn.w	r2, #16
 80058c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2208      	movs	r2, #8
 80058ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d003      	beq.n	80058e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 fa03 	bl	8005ce6 <HAL_TIM_IC_CaptureCallback>
 80058e0:	e005      	b.n	80058ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f9f5 	bl	8005cd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f7fc feff 	bl	80026ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d10e      	bne.n	8005920 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f003 0301 	and.w	r3, r3, #1
 800590c:	2b01      	cmp	r3, #1
 800590e:	d107      	bne.n	8005920 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0201 	mvn.w	r2, #1
 8005918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f9cf 	bl	8005cbe <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800592a:	2b80      	cmp	r3, #128	; 0x80
 800592c:	d10e      	bne.n	800594c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005938:	2b80      	cmp	r3, #128	; 0x80
 800593a:	d107      	bne.n	800594c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 fd78 	bl	800643c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005956:	2b40      	cmp	r3, #64	; 0x40
 8005958:	d10e      	bne.n	8005978 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005964:	2b40      	cmp	r3, #64	; 0x40
 8005966:	d107      	bne.n	8005978 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f9c1 	bl	8005cfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	f003 0320 	and.w	r3, r3, #32
 8005982:	2b20      	cmp	r3, #32
 8005984:	d10e      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f003 0320 	and.w	r3, r3, #32
 8005990:	2b20      	cmp	r3, #32
 8005992:	d107      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f06f 0220 	mvn.w	r2, #32
 800599c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 fd42 	bl	8006428 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059a4:	bf00      	nop
 80059a6:	3708      	adds	r7, #8
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b086      	sub	sp, #24
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059b8:	2300      	movs	r3, #0
 80059ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d101      	bne.n	80059ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80059c6:	2302      	movs	r3, #2
 80059c8:	e0ae      	b.n	8005b28 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2b0c      	cmp	r3, #12
 80059d6:	f200 809f 	bhi.w	8005b18 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80059da:	a201      	add	r2, pc, #4	; (adr r2, 80059e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80059dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e0:	08005a15 	.word	0x08005a15
 80059e4:	08005b19 	.word	0x08005b19
 80059e8:	08005b19 	.word	0x08005b19
 80059ec:	08005b19 	.word	0x08005b19
 80059f0:	08005a55 	.word	0x08005a55
 80059f4:	08005b19 	.word	0x08005b19
 80059f8:	08005b19 	.word	0x08005b19
 80059fc:	08005b19 	.word	0x08005b19
 8005a00:	08005a97 	.word	0x08005a97
 8005a04:	08005b19 	.word	0x08005b19
 8005a08:	08005b19 	.word	0x08005b19
 8005a0c:	08005b19 	.word	0x08005b19
 8005a10:	08005ad7 	.word	0x08005ad7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68b9      	ldr	r1, [r7, #8]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 fa18 	bl	8005e50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	699a      	ldr	r2, [r3, #24]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f042 0208 	orr.w	r2, r2, #8
 8005a2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	699a      	ldr	r2, [r3, #24]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0204 	bic.w	r2, r2, #4
 8005a3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	6999      	ldr	r1, [r3, #24]
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	691a      	ldr	r2, [r3, #16]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	619a      	str	r2, [r3, #24]
      break;
 8005a52:	e064      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68b9      	ldr	r1, [r7, #8]
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f000 fa68 	bl	8005f30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	699a      	ldr	r2, [r3, #24]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	699a      	ldr	r2, [r3, #24]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	6999      	ldr	r1, [r3, #24]
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	021a      	lsls	r2, r3, #8
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	619a      	str	r2, [r3, #24]
      break;
 8005a94:	e043      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68b9      	ldr	r1, [r7, #8]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 fabd 	bl	800601c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	69da      	ldr	r2, [r3, #28]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f042 0208 	orr.w	r2, r2, #8
 8005ab0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	69da      	ldr	r2, [r3, #28]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f022 0204 	bic.w	r2, r2, #4
 8005ac0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	69d9      	ldr	r1, [r3, #28]
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	691a      	ldr	r2, [r3, #16]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	61da      	str	r2, [r3, #28]
      break;
 8005ad4:	e023      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68b9      	ldr	r1, [r7, #8]
 8005adc:	4618      	mov	r0, r3
 8005ade:	f000 fb11 	bl	8006104 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	69da      	ldr	r2, [r3, #28]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005af0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	69da      	ldr	r2, [r3, #28]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	69d9      	ldr	r1, [r3, #28]
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	021a      	lsls	r2, r3, #8
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	61da      	str	r2, [r3, #28]
      break;
 8005b16:	e002      	b.n	8005b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b26:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3718      	adds	r7, #24
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d101      	bne.n	8005b4c <HAL_TIM_ConfigClockSource+0x1c>
 8005b48:	2302      	movs	r3, #2
 8005b4a:	e0b4      	b.n	8005cb6 <HAL_TIM_ConfigClockSource+0x186>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2202      	movs	r2, #2
 8005b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b84:	d03e      	beq.n	8005c04 <HAL_TIM_ConfigClockSource+0xd4>
 8005b86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b8a:	f200 8087 	bhi.w	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005b8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b92:	f000 8086 	beq.w	8005ca2 <HAL_TIM_ConfigClockSource+0x172>
 8005b96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b9a:	d87f      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005b9c:	2b70      	cmp	r3, #112	; 0x70
 8005b9e:	d01a      	beq.n	8005bd6 <HAL_TIM_ConfigClockSource+0xa6>
 8005ba0:	2b70      	cmp	r3, #112	; 0x70
 8005ba2:	d87b      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005ba4:	2b60      	cmp	r3, #96	; 0x60
 8005ba6:	d050      	beq.n	8005c4a <HAL_TIM_ConfigClockSource+0x11a>
 8005ba8:	2b60      	cmp	r3, #96	; 0x60
 8005baa:	d877      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bac:	2b50      	cmp	r3, #80	; 0x50
 8005bae:	d03c      	beq.n	8005c2a <HAL_TIM_ConfigClockSource+0xfa>
 8005bb0:	2b50      	cmp	r3, #80	; 0x50
 8005bb2:	d873      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bb4:	2b40      	cmp	r3, #64	; 0x40
 8005bb6:	d058      	beq.n	8005c6a <HAL_TIM_ConfigClockSource+0x13a>
 8005bb8:	2b40      	cmp	r3, #64	; 0x40
 8005bba:	d86f      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bbc:	2b30      	cmp	r3, #48	; 0x30
 8005bbe:	d064      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x15a>
 8005bc0:	2b30      	cmp	r3, #48	; 0x30
 8005bc2:	d86b      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bc4:	2b20      	cmp	r3, #32
 8005bc6:	d060      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x15a>
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d867      	bhi.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d05c      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x15a>
 8005bd0:	2b10      	cmp	r3, #16
 8005bd2:	d05a      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x15a>
 8005bd4:	e062      	b.n	8005c9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6818      	ldr	r0, [r3, #0]
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	6899      	ldr	r1, [r3, #8]
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	685a      	ldr	r2, [r3, #4]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f000 fb5d 	bl	80062a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005bf8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	68ba      	ldr	r2, [r7, #8]
 8005c00:	609a      	str	r2, [r3, #8]
      break;
 8005c02:	e04f      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6818      	ldr	r0, [r3, #0]
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	6899      	ldr	r1, [r3, #8]
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685a      	ldr	r2, [r3, #4]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	f000 fb46 	bl	80062a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	689a      	ldr	r2, [r3, #8]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c26:	609a      	str	r2, [r3, #8]
      break;
 8005c28:	e03c      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6818      	ldr	r0, [r3, #0]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	6859      	ldr	r1, [r3, #4]
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	461a      	mov	r2, r3
 8005c38:	f000 faba 	bl	80061b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2150      	movs	r1, #80	; 0x50
 8005c42:	4618      	mov	r0, r3
 8005c44:	f000 fb13 	bl	800626e <TIM_ITRx_SetConfig>
      break;
 8005c48:	e02c      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6818      	ldr	r0, [r3, #0]
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	6859      	ldr	r1, [r3, #4]
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	461a      	mov	r2, r3
 8005c58:	f000 fad9 	bl	800620e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2160      	movs	r1, #96	; 0x60
 8005c62:	4618      	mov	r0, r3
 8005c64:	f000 fb03 	bl	800626e <TIM_ITRx_SetConfig>
      break;
 8005c68:	e01c      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6818      	ldr	r0, [r3, #0]
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	6859      	ldr	r1, [r3, #4]
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	461a      	mov	r2, r3
 8005c78:	f000 fa9a 	bl	80061b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2140      	movs	r1, #64	; 0x40
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 faf3 	bl	800626e <TIM_ITRx_SetConfig>
      break;
 8005c88:	e00c      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4619      	mov	r1, r3
 8005c94:	4610      	mov	r0, r2
 8005c96:	f000 faea 	bl	800626e <TIM_ITRx_SetConfig>
      break;
 8005c9a:	e003      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005ca0:	e000      	b.n	8005ca4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ca2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b083      	sub	sp, #12
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005cc6:	bf00      	nop
 8005cc8:	370c      	adds	r7, #12
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr

08005cd2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b083      	sub	sp, #12
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cda:	bf00      	nop
 8005cdc:	370c      	adds	r7, #12
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr

08005ce6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	b083      	sub	sp, #12
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cee:	bf00      	nop
 8005cf0:	370c      	adds	r7, #12
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d02:	bf00      	nop
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
	...

08005d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a40      	ldr	r2, [pc, #256]	; (8005e24 <TIM_Base_SetConfig+0x114>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d013      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d2e:	d00f      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a3d      	ldr	r2, [pc, #244]	; (8005e28 <TIM_Base_SetConfig+0x118>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d00b      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a3c      	ldr	r2, [pc, #240]	; (8005e2c <TIM_Base_SetConfig+0x11c>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d007      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a3b      	ldr	r2, [pc, #236]	; (8005e30 <TIM_Base_SetConfig+0x120>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d003      	beq.n	8005d50 <TIM_Base_SetConfig+0x40>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a3a      	ldr	r2, [pc, #232]	; (8005e34 <TIM_Base_SetConfig+0x124>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d108      	bne.n	8005d62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a2f      	ldr	r2, [pc, #188]	; (8005e24 <TIM_Base_SetConfig+0x114>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d02b      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d70:	d027      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a2c      	ldr	r2, [pc, #176]	; (8005e28 <TIM_Base_SetConfig+0x118>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d023      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a2b      	ldr	r2, [pc, #172]	; (8005e2c <TIM_Base_SetConfig+0x11c>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d01f      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a2a      	ldr	r2, [pc, #168]	; (8005e30 <TIM_Base_SetConfig+0x120>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d01b      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a29      	ldr	r2, [pc, #164]	; (8005e34 <TIM_Base_SetConfig+0x124>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d017      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a28      	ldr	r2, [pc, #160]	; (8005e38 <TIM_Base_SetConfig+0x128>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d013      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a27      	ldr	r2, [pc, #156]	; (8005e3c <TIM_Base_SetConfig+0x12c>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00f      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a26      	ldr	r2, [pc, #152]	; (8005e40 <TIM_Base_SetConfig+0x130>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d00b      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a25      	ldr	r2, [pc, #148]	; (8005e44 <TIM_Base_SetConfig+0x134>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d007      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a24      	ldr	r2, [pc, #144]	; (8005e48 <TIM_Base_SetConfig+0x138>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d003      	beq.n	8005dc2 <TIM_Base_SetConfig+0xb2>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a23      	ldr	r2, [pc, #140]	; (8005e4c <TIM_Base_SetConfig+0x13c>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d108      	bne.n	8005dd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a0a      	ldr	r2, [pc, #40]	; (8005e24 <TIM_Base_SetConfig+0x114>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d003      	beq.n	8005e08 <TIM_Base_SetConfig+0xf8>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a0c      	ldr	r2, [pc, #48]	; (8005e34 <TIM_Base_SetConfig+0x124>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d103      	bne.n	8005e10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	691a      	ldr	r2, [r3, #16]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	615a      	str	r2, [r3, #20]
}
 8005e16:	bf00      	nop
 8005e18:	3714      	adds	r7, #20
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	40010000 	.word	0x40010000
 8005e28:	40000400 	.word	0x40000400
 8005e2c:	40000800 	.word	0x40000800
 8005e30:	40000c00 	.word	0x40000c00
 8005e34:	40010400 	.word	0x40010400
 8005e38:	40014000 	.word	0x40014000
 8005e3c:	40014400 	.word	0x40014400
 8005e40:	40014800 	.word	0x40014800
 8005e44:	40001800 	.word	0x40001800
 8005e48:	40001c00 	.word	0x40001c00
 8005e4c:	40002000 	.word	0x40002000

08005e50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b087      	sub	sp, #28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	f023 0201 	bic.w	r2, r3, #1
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	699b      	ldr	r3, [r3, #24]
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0303 	bic.w	r3, r3, #3
 8005e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	f023 0302 	bic.w	r3, r3, #2
 8005e98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a20      	ldr	r2, [pc, #128]	; (8005f28 <TIM_OC1_SetConfig+0xd8>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d003      	beq.n	8005eb4 <TIM_OC1_SetConfig+0x64>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a1f      	ldr	r2, [pc, #124]	; (8005f2c <TIM_OC1_SetConfig+0xdc>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d10c      	bne.n	8005ece <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	f023 0308 	bic.w	r3, r3, #8
 8005eba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f023 0304 	bic.w	r3, r3, #4
 8005ecc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a15      	ldr	r2, [pc, #84]	; (8005f28 <TIM_OC1_SetConfig+0xd8>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d003      	beq.n	8005ede <TIM_OC1_SetConfig+0x8e>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a14      	ldr	r2, [pc, #80]	; (8005f2c <TIM_OC1_SetConfig+0xdc>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d111      	bne.n	8005f02 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ee4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005eec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	695b      	ldr	r3, [r3, #20]
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	68fa      	ldr	r2, [r7, #12]
 8005f0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	697a      	ldr	r2, [r7, #20]
 8005f1a:	621a      	str	r2, [r3, #32]
}
 8005f1c:	bf00      	nop
 8005f1e:	371c      	adds	r7, #28
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr
 8005f28:	40010000 	.word	0x40010000
 8005f2c:	40010400 	.word	0x40010400

08005f30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b087      	sub	sp, #28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	f023 0210 	bic.w	r2, r3, #16
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6a1b      	ldr	r3, [r3, #32]
 8005f4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	021b      	lsls	r3, r3, #8
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f023 0320 	bic.w	r3, r3, #32
 8005f7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	011b      	lsls	r3, r3, #4
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a22      	ldr	r2, [pc, #136]	; (8006014 <TIM_OC2_SetConfig+0xe4>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d003      	beq.n	8005f98 <TIM_OC2_SetConfig+0x68>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a21      	ldr	r2, [pc, #132]	; (8006018 <TIM_OC2_SetConfig+0xe8>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d10d      	bne.n	8005fb4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	011b      	lsls	r3, r3, #4
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fb2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a17      	ldr	r2, [pc, #92]	; (8006014 <TIM_OC2_SetConfig+0xe4>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d003      	beq.n	8005fc4 <TIM_OC2_SetConfig+0x94>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a16      	ldr	r2, [pc, #88]	; (8006018 <TIM_OC2_SetConfig+0xe8>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d113      	bne.n	8005fec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	699b      	ldr	r3, [r3, #24]
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	621a      	str	r2, [r3, #32]
}
 8006006:	bf00      	nop
 8006008:	371c      	adds	r7, #28
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	40010000 	.word	0x40010000
 8006018:	40010400 	.word	0x40010400

0800601c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800604a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0303 	bic.w	r3, r3, #3
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006064:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	021b      	lsls	r3, r3, #8
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	4313      	orrs	r3, r2
 8006070:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a21      	ldr	r2, [pc, #132]	; (80060fc <TIM_OC3_SetConfig+0xe0>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d003      	beq.n	8006082 <TIM_OC3_SetConfig+0x66>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a20      	ldr	r2, [pc, #128]	; (8006100 <TIM_OC3_SetConfig+0xe4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d10d      	bne.n	800609e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006088:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	021b      	lsls	r3, r3, #8
 8006090:	697a      	ldr	r2, [r7, #20]
 8006092:	4313      	orrs	r3, r2
 8006094:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800609c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a16      	ldr	r2, [pc, #88]	; (80060fc <TIM_OC3_SetConfig+0xe0>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d003      	beq.n	80060ae <TIM_OC3_SetConfig+0x92>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a15      	ldr	r2, [pc, #84]	; (8006100 <TIM_OC3_SetConfig+0xe4>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d113      	bne.n	80060d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	011b      	lsls	r3, r3, #4
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	699b      	ldr	r3, [r3, #24]
 80060ce:	011b      	lsls	r3, r3, #4
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	621a      	str	r2, [r3, #32]
}
 80060f0:	bf00      	nop
 80060f2:	371c      	adds	r7, #28
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	40010000 	.word	0x40010000
 8006100:	40010400 	.word	0x40010400

08006104 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006104:	b480      	push	{r7}
 8006106:	b087      	sub	sp, #28
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	69db      	ldr	r3, [r3, #28]
 800612a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800613a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	021b      	lsls	r3, r3, #8
 8006142:	68fa      	ldr	r2, [r7, #12]
 8006144:	4313      	orrs	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800614e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	031b      	lsls	r3, r3, #12
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	4313      	orrs	r3, r2
 800615a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a12      	ldr	r2, [pc, #72]	; (80061a8 <TIM_OC4_SetConfig+0xa4>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d003      	beq.n	800616c <TIM_OC4_SetConfig+0x68>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a11      	ldr	r2, [pc, #68]	; (80061ac <TIM_OC4_SetConfig+0xa8>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d109      	bne.n	8006180 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006172:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	019b      	lsls	r3, r3, #6
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	4313      	orrs	r3, r2
 800617e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	621a      	str	r2, [r3, #32]
}
 800619a:	bf00      	nop
 800619c:	371c      	adds	r7, #28
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	40010000 	.word	0x40010000
 80061ac:	40010400 	.word	0x40010400

080061b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6a1b      	ldr	r3, [r3, #32]
 80061c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6a1b      	ldr	r3, [r3, #32]
 80061c6:	f023 0201 	bic.w	r2, r3, #1
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	011b      	lsls	r3, r3, #4
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f023 030a 	bic.w	r3, r3, #10
 80061ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061ee:	697a      	ldr	r2, [r7, #20]
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	621a      	str	r2, [r3, #32]
}
 8006202:	bf00      	nop
 8006204:	371c      	adds	r7, #28
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800620e:	b480      	push	{r7}
 8006210:	b087      	sub	sp, #28
 8006212:	af00      	add	r7, sp, #0
 8006214:	60f8      	str	r0, [r7, #12]
 8006216:	60b9      	str	r1, [r7, #8]
 8006218:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	f023 0210 	bic.w	r2, r3, #16
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	699b      	ldr	r3, [r3, #24]
 800622a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6a1b      	ldr	r3, [r3, #32]
 8006230:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006238:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	031b      	lsls	r3, r3, #12
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	4313      	orrs	r3, r2
 8006242:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800624a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	011b      	lsls	r3, r3, #4
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4313      	orrs	r3, r2
 8006254:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	621a      	str	r2, [r3, #32]
}
 8006262:	bf00      	nop
 8006264:	371c      	adds	r7, #28
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr

0800626e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800626e:	b480      	push	{r7}
 8006270:	b085      	sub	sp, #20
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
 8006276:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006284:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006286:	683a      	ldr	r2, [r7, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	4313      	orrs	r3, r2
 800628c:	f043 0307 	orr.w	r3, r3, #7
 8006290:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	609a      	str	r2, [r3, #8]
}
 8006298:	bf00      	nop
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b087      	sub	sp, #28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	607a      	str	r2, [r7, #4]
 80062b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	021a      	lsls	r2, r3, #8
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	431a      	orrs	r2, r3
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	697a      	ldr	r2, [r7, #20]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	697a      	ldr	r2, [r7, #20]
 80062d6:	609a      	str	r2, [r3, #8]
}
 80062d8:	bf00      	nop
 80062da:	371c      	adds	r7, #28
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b087      	sub	sp, #28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	f003 031f 	and.w	r3, r3, #31
 80062f6:	2201      	movs	r2, #1
 80062f8:	fa02 f303 	lsl.w	r3, r2, r3
 80062fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6a1a      	ldr	r2, [r3, #32]
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	43db      	mvns	r3, r3
 8006306:	401a      	ands	r2, r3
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6a1a      	ldr	r2, [r3, #32]
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	f003 031f 	and.w	r3, r3, #31
 8006316:	6879      	ldr	r1, [r7, #4]
 8006318:	fa01 f303 	lsl.w	r3, r1, r3
 800631c:	431a      	orrs	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	621a      	str	r2, [r3, #32]
}
 8006322:	bf00      	nop
 8006324:	371c      	adds	r7, #28
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
	...

08006330 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006340:	2b01      	cmp	r3, #1
 8006342:	d101      	bne.n	8006348 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006344:	2302      	movs	r3, #2
 8006346:	e05a      	b.n	80063fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2202      	movs	r2, #2
 8006354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800636e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	4313      	orrs	r3, r2
 8006378:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a21      	ldr	r2, [pc, #132]	; (800640c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d022      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006394:	d01d      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a1d      	ldr	r2, [pc, #116]	; (8006410 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d018      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a1b      	ldr	r2, [pc, #108]	; (8006414 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d013      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a1a      	ldr	r2, [pc, #104]	; (8006418 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d00e      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a18      	ldr	r2, [pc, #96]	; (800641c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d009      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a17      	ldr	r2, [pc, #92]	; (8006420 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d004      	beq.n	80063d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a15      	ldr	r2, [pc, #84]	; (8006424 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d10c      	bne.n	80063ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	68ba      	ldr	r2, [r7, #8]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3714      	adds	r7, #20
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	40010000 	.word	0x40010000
 8006410:	40000400 	.word	0x40000400
 8006414:	40000800 	.word	0x40000800
 8006418:	40000c00 	.word	0x40000c00
 800641c:	40010400 	.word	0x40010400
 8006420:	40014000 	.word	0x40014000
 8006424:	40001800 	.word	0x40001800

08006428 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b082      	sub	sp, #8
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e03f      	b.n	80064e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d106      	bne.n	800647c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7fc fbc8 	bl	8002c0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2224      	movs	r2, #36	; 0x24
 8006480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006492:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 fe81 	bl	800719c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	691a      	ldr	r2, [r3, #16]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	695a      	ldr	r2, [r3, #20]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80064b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68da      	ldr	r2, [r3, #12]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2220      	movs	r2, #32
 80064d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2220      	movs	r2, #32
 80064dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}

080064ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b08a      	sub	sp, #40	; 0x28
 80064ee:	af02      	add	r7, sp, #8
 80064f0:	60f8      	str	r0, [r7, #12]
 80064f2:	60b9      	str	r1, [r7, #8]
 80064f4:	603b      	str	r3, [r7, #0]
 80064f6:	4613      	mov	r3, r2
 80064f8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80064fa:	2300      	movs	r3, #0
 80064fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b20      	cmp	r3, #32
 8006508:	d17c      	bne.n	8006604 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d002      	beq.n	8006516 <HAL_UART_Transmit+0x2c>
 8006510:	88fb      	ldrh	r3, [r7, #6]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d101      	bne.n	800651a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e075      	b.n	8006606 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006520:	2b01      	cmp	r3, #1
 8006522:	d101      	bne.n	8006528 <HAL_UART_Transmit+0x3e>
 8006524:	2302      	movs	r3, #2
 8006526:	e06e      	b.n	8006606 <HAL_UART_Transmit+0x11c>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2221      	movs	r2, #33	; 0x21
 800653a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800653e:	f7fc fd13 	bl	8002f68 <HAL_GetTick>
 8006542:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	88fa      	ldrh	r2, [r7, #6]
 8006548:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	88fa      	ldrh	r2, [r7, #6]
 800654e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006558:	d108      	bne.n	800656c <HAL_UART_Transmit+0x82>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d104      	bne.n	800656c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006562:	2300      	movs	r3, #0
 8006564:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	61bb      	str	r3, [r7, #24]
 800656a:	e003      	b.n	8006574 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006570:	2300      	movs	r3, #0
 8006572:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2200      	movs	r2, #0
 8006578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800657c:	e02a      	b.n	80065d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	2200      	movs	r2, #0
 8006586:	2180      	movs	r1, #128	; 0x80
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f000 fbc1 	bl	8006d10 <UART_WaitOnFlagUntilTimeout>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d001      	beq.n	8006598 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006594:	2303      	movs	r3, #3
 8006596:	e036      	b.n	8006606 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10b      	bne.n	80065b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	881b      	ldrh	r3, [r3, #0]
 80065a2:	461a      	mov	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	3302      	adds	r3, #2
 80065b2:	61bb      	str	r3, [r7, #24]
 80065b4:	e007      	b.n	80065c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	781a      	ldrb	r2, [r3, #0]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	3301      	adds	r3, #1
 80065c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	3b01      	subs	r3, #1
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065d8:	b29b      	uxth	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1cf      	bne.n	800657e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	9300      	str	r3, [sp, #0]
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	2200      	movs	r2, #0
 80065e6:	2140      	movs	r1, #64	; 0x40
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f000 fb91 	bl	8006d10 <UART_WaitOnFlagUntilTimeout>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d001      	beq.n	80065f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e006      	b.n	8006606 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2220      	movs	r2, #32
 80065fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006600:	2300      	movs	r3, #0
 8006602:	e000      	b.n	8006606 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006604:	2302      	movs	r3, #2
  }
}
 8006606:	4618      	mov	r0, r3
 8006608:	3720      	adds	r7, #32
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b08a      	sub	sp, #40	; 0x28
 8006612:	af02      	add	r7, sp, #8
 8006614:	60f8      	str	r0, [r7, #12]
 8006616:	60b9      	str	r1, [r7, #8]
 8006618:	603b      	str	r3, [r7, #0]
 800661a:	4613      	mov	r3, r2
 800661c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800661e:	2300      	movs	r3, #0
 8006620:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006628:	b2db      	uxtb	r3, r3
 800662a:	2b20      	cmp	r3, #32
 800662c:	f040 808c 	bne.w	8006748 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d002      	beq.n	800663c <HAL_UART_Receive+0x2e>
 8006636:	88fb      	ldrh	r3, [r7, #6]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d101      	bne.n	8006640 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e084      	b.n	800674a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006646:	2b01      	cmp	r3, #1
 8006648:	d101      	bne.n	800664e <HAL_UART_Receive+0x40>
 800664a:	2302      	movs	r3, #2
 800664c:	e07d      	b.n	800674a <HAL_UART_Receive+0x13c>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2201      	movs	r2, #1
 8006652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2222      	movs	r2, #34	; 0x22
 8006660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2200      	movs	r2, #0
 8006668:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800666a:	f7fc fc7d 	bl	8002f68 <HAL_GetTick>
 800666e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	88fa      	ldrh	r2, [r7, #6]
 8006674:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	88fa      	ldrh	r2, [r7, #6]
 800667a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006684:	d108      	bne.n	8006698 <HAL_UART_Receive+0x8a>
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d104      	bne.n	8006698 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800668e:	2300      	movs	r3, #0
 8006690:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	61bb      	str	r3, [r7, #24]
 8006696:	e003      	b.n	80066a0 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800669c:	2300      	movs	r3, #0
 800669e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80066a8:	e043      	b.n	8006732 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	2200      	movs	r2, #0
 80066b2:	2120      	movs	r1, #32
 80066b4:	68f8      	ldr	r0, [r7, #12]
 80066b6:	f000 fb2b 	bl	8006d10 <UART_WaitOnFlagUntilTimeout>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d001      	beq.n	80066c4 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	e042      	b.n	800674a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10c      	bne.n	80066e4 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066d6:	b29a      	uxth	r2, r3
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80066dc:	69bb      	ldr	r3, [r7, #24]
 80066de:	3302      	adds	r3, #2
 80066e0:	61bb      	str	r3, [r7, #24]
 80066e2:	e01f      	b.n	8006724 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ec:	d007      	beq.n	80066fe <HAL_UART_Receive+0xf0>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d10a      	bne.n	800670c <HAL_UART_Receive+0xfe>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d106      	bne.n	800670c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	b2da      	uxtb	r2, r3
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	701a      	strb	r2, [r3, #0]
 800670a:	e008      	b.n	800671e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	b2db      	uxtb	r3, r3
 8006714:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006718:	b2da      	uxtb	r2, r3
 800671a:	69fb      	ldr	r3, [r7, #28]
 800671c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	3301      	adds	r3, #1
 8006722:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006728:	b29b      	uxth	r3, r3
 800672a:	3b01      	subs	r3, #1
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006736:	b29b      	uxth	r3, r3
 8006738:	2b00      	cmp	r3, #0
 800673a:	d1b6      	bne.n	80066aa <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2220      	movs	r2, #32
 8006740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8006744:	2300      	movs	r3, #0
 8006746:	e000      	b.n	800674a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8006748:	2302      	movs	r3, #2
  }
}
 800674a:	4618      	mov	r0, r3
 800674c:	3720      	adds	r7, #32
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b084      	sub	sp, #16
 8006756:	af00      	add	r7, sp, #0
 8006758:	60f8      	str	r0, [r7, #12]
 800675a:	60b9      	str	r1, [r7, #8]
 800675c:	4613      	mov	r3, r2
 800675e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006766:	b2db      	uxtb	r3, r3
 8006768:	2b20      	cmp	r3, #32
 800676a:	d11d      	bne.n	80067a8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d002      	beq.n	8006778 <HAL_UART_Receive_IT+0x26>
 8006772:	88fb      	ldrh	r3, [r7, #6]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d101      	bne.n	800677c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	e016      	b.n	80067aa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006782:	2b01      	cmp	r3, #1
 8006784:	d101      	bne.n	800678a <HAL_UART_Receive_IT+0x38>
 8006786:	2302      	movs	r3, #2
 8006788:	e00f      	b.n	80067aa <HAL_UART_Receive_IT+0x58>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2201      	movs	r2, #1
 800678e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006798:	88fb      	ldrh	r3, [r7, #6]
 800679a:	461a      	mov	r2, r3
 800679c:	68b9      	ldr	r1, [r7, #8]
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	f000 fb24 	bl	8006dec <UART_Start_Receive_IT>
 80067a4:	4603      	mov	r3, r0
 80067a6:	e000      	b.n	80067aa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80067a8:	2302      	movs	r3, #2
  }
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3710      	adds	r7, #16
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}
	...

080067b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b0ba      	sub	sp, #232	; 0xe8
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80067da:	2300      	movs	r3, #0
 80067dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80067e0:	2300      	movs	r3, #0
 80067e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80067e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ea:	f003 030f 	and.w	r3, r3, #15
 80067ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80067f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d10f      	bne.n	800681a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067fe:	f003 0320 	and.w	r3, r3, #32
 8006802:	2b00      	cmp	r3, #0
 8006804:	d009      	beq.n	800681a <HAL_UART_IRQHandler+0x66>
 8006806:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800680a:	f003 0320 	and.w	r3, r3, #32
 800680e:	2b00      	cmp	r3, #0
 8006810:	d003      	beq.n	800681a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fc07 	bl	8007026 <UART_Receive_IT>
      return;
 8006818:	e256      	b.n	8006cc8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800681a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800681e:	2b00      	cmp	r3, #0
 8006820:	f000 80de 	beq.w	80069e0 <HAL_UART_IRQHandler+0x22c>
 8006824:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	d106      	bne.n	800683e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006834:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 80d1 	beq.w	80069e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800683e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006842:	f003 0301 	and.w	r3, r3, #1
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00b      	beq.n	8006862 <HAL_UART_IRQHandler+0xae>
 800684a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800684e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006852:	2b00      	cmp	r3, #0
 8006854:	d005      	beq.n	8006862 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800685a:	f043 0201 	orr.w	r2, r3, #1
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006866:	f003 0304 	and.w	r3, r3, #4
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00b      	beq.n	8006886 <HAL_UART_IRQHandler+0xd2>
 800686e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006872:	f003 0301 	and.w	r3, r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	d005      	beq.n	8006886 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687e:	f043 0202 	orr.w	r2, r3, #2
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800688a:	f003 0302 	and.w	r3, r3, #2
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00b      	beq.n	80068aa <HAL_UART_IRQHandler+0xf6>
 8006892:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006896:	f003 0301 	and.w	r3, r3, #1
 800689a:	2b00      	cmp	r3, #0
 800689c:	d005      	beq.n	80068aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a2:	f043 0204 	orr.w	r2, r3, #4
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80068aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ae:	f003 0308 	and.w	r3, r3, #8
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d011      	beq.n	80068da <HAL_UART_IRQHandler+0x126>
 80068b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068ba:	f003 0320 	and.w	r3, r3, #32
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d105      	bne.n	80068ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80068c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d005      	beq.n	80068da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d2:	f043 0208 	orr.w	r2, r3, #8
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068de:	2b00      	cmp	r3, #0
 80068e0:	f000 81ed 	beq.w	8006cbe <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068e8:	f003 0320 	and.w	r3, r3, #32
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d008      	beq.n	8006902 <HAL_UART_IRQHandler+0x14e>
 80068f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068f4:	f003 0320 	and.w	r3, r3, #32
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 fb92 	bl	8007026 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800690c:	2b40      	cmp	r3, #64	; 0x40
 800690e:	bf0c      	ite	eq
 8006910:	2301      	moveq	r3, #1
 8006912:	2300      	movne	r3, #0
 8006914:	b2db      	uxtb	r3, r3
 8006916:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800691e:	f003 0308 	and.w	r3, r3, #8
 8006922:	2b00      	cmp	r3, #0
 8006924:	d103      	bne.n	800692e <HAL_UART_IRQHandler+0x17a>
 8006926:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800692a:	2b00      	cmp	r3, #0
 800692c:	d04f      	beq.n	80069ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 fa9a 	bl	8006e68 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800693e:	2b40      	cmp	r3, #64	; 0x40
 8006940:	d141      	bne.n	80069c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	3314      	adds	r3, #20
 8006948:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006950:	e853 3f00 	ldrex	r3, [r3]
 8006954:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006958:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800695c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006960:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	3314      	adds	r3, #20
 800696a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800696e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006972:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006976:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800697a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800697e:	e841 2300 	strex	r3, r2, [r1]
 8006982:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006986:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1d9      	bne.n	8006942 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006992:	2b00      	cmp	r3, #0
 8006994:	d013      	beq.n	80069be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800699a:	4a7d      	ldr	r2, [pc, #500]	; (8006b90 <HAL_UART_IRQHandler+0x3dc>)
 800699c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069a2:	4618      	mov	r0, r3
 80069a4:	f7fc fd5c 	bl	8003460 <HAL_DMA_Abort_IT>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d016      	beq.n	80069dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80069b8:	4610      	mov	r0, r2
 80069ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069bc:	e00e      	b.n	80069dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f990 	bl	8006ce4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c4:	e00a      	b.n	80069dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f98c 	bl	8006ce4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069cc:	e006      	b.n	80069dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f988 	bl	8006ce4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80069da:	e170      	b.n	8006cbe <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069dc:	bf00      	nop
    return;
 80069de:	e16e      	b.n	8006cbe <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	f040 814a 	bne.w	8006c7e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80069ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069ee:	f003 0310 	and.w	r3, r3, #16
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	f000 8143 	beq.w	8006c7e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80069f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069fc:	f003 0310 	and.w	r3, r3, #16
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f000 813c 	beq.w	8006c7e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a06:	2300      	movs	r3, #0
 8006a08:	60bb      	str	r3, [r7, #8]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	60bb      	str	r3, [r7, #8]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	60bb      	str	r3, [r7, #8]
 8006a1a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a26:	2b40      	cmp	r3, #64	; 0x40
 8006a28:	f040 80b4 	bne.w	8006b94 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	f000 8140 	beq.w	8006cc2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006a46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	f080 8139 	bcs.w	8006cc2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a56:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a5c:	69db      	ldr	r3, [r3, #28]
 8006a5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a62:	f000 8088 	beq.w	8006b76 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	330c      	adds	r3, #12
 8006a6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006a74:	e853 3f00 	ldrex	r3, [r3]
 8006a78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006a7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	330c      	adds	r3, #12
 8006a8e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006a92:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006a9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006aa2:	e841 2300 	strex	r3, r2, [r1]
 8006aa6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006aaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1d9      	bne.n	8006a66 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	3314      	adds	r3, #20
 8006ab8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006abc:	e853 3f00 	ldrex	r3, [r3]
 8006ac0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006ac2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ac4:	f023 0301 	bic.w	r3, r3, #1
 8006ac8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	3314      	adds	r3, #20
 8006ad2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006ad6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006ada:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006adc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006ade:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006ae2:	e841 2300 	strex	r3, r2, [r1]
 8006ae6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006ae8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d1e1      	bne.n	8006ab2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	3314      	adds	r3, #20
 8006af4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006af8:	e853 3f00 	ldrex	r3, [r3]
 8006afc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006afe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	3314      	adds	r3, #20
 8006b0e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b12:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b14:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b16:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b18:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b1a:	e841 2300 	strex	r3, r2, [r1]
 8006b1e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1e3      	bne.n	8006aee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2220      	movs	r2, #32
 8006b2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	330c      	adds	r3, #12
 8006b3a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b3e:	e853 3f00 	ldrex	r3, [r3]
 8006b42:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b46:	f023 0310 	bic.w	r3, r3, #16
 8006b4a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	330c      	adds	r3, #12
 8006b54:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006b58:	65ba      	str	r2, [r7, #88]	; 0x58
 8006b5a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b5e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b60:	e841 2300 	strex	r3, r2, [r1]
 8006b64:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e3      	bne.n	8006b34 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b70:	4618      	mov	r0, r3
 8006b72:	f7fc fc05 	bl	8003380 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	4619      	mov	r1, r3
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 f8b6 	bl	8006cf8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b8c:	e099      	b.n	8006cc2 <HAL_UART_IRQHandler+0x50e>
 8006b8e:	bf00      	nop
 8006b90:	08006f2f 	.word	0x08006f2f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	f000 808b 	beq.w	8006cc6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006bb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f000 8086 	beq.w	8006cc6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	330c      	adds	r3, #12
 8006bc0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc4:	e853 3f00 	ldrex	r3, [r3]
 8006bc8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006bca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bcc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006bd0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	330c      	adds	r3, #12
 8006bda:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006bde:	647a      	str	r2, [r7, #68]	; 0x44
 8006be0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006be4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006be6:	e841 2300 	strex	r3, r2, [r1]
 8006bea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d1e3      	bne.n	8006bba <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	3314      	adds	r3, #20
 8006bf8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	623b      	str	r3, [r7, #32]
   return(result);
 8006c02:	6a3b      	ldr	r3, [r7, #32]
 8006c04:	f023 0301 	bic.w	r3, r3, #1
 8006c08:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	3314      	adds	r3, #20
 8006c12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c16:	633a      	str	r2, [r7, #48]	; 0x30
 8006c18:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c1e:	e841 2300 	strex	r3, r2, [r1]
 8006c22:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1e3      	bne.n	8006bf2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2220      	movs	r2, #32
 8006c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	330c      	adds	r3, #12
 8006c3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	e853 3f00 	ldrex	r3, [r3]
 8006c46:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 0310 	bic.w	r3, r3, #16
 8006c4e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	330c      	adds	r3, #12
 8006c58:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006c5c:	61fa      	str	r2, [r7, #28]
 8006c5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c60:	69b9      	ldr	r1, [r7, #24]
 8006c62:	69fa      	ldr	r2, [r7, #28]
 8006c64:	e841 2300 	strex	r3, r2, [r1]
 8006c68:	617b      	str	r3, [r7, #20]
   return(result);
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1e3      	bne.n	8006c38 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c74:	4619      	mov	r1, r3
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 f83e 	bl	8006cf8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c7c:	e023      	b.n	8006cc6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d009      	beq.n	8006c9e <HAL_UART_IRQHandler+0x4ea>
 8006c8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d003      	beq.n	8006c9e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f95d 	bl	8006f56 <UART_Transmit_IT>
    return;
 8006c9c:	e014      	b.n	8006cc8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00e      	beq.n	8006cc8 <HAL_UART_IRQHandler+0x514>
 8006caa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d008      	beq.n	8006cc8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 f99d 	bl	8006ff6 <UART_EndTransmit_IT>
    return;
 8006cbc:	e004      	b.n	8006cc8 <HAL_UART_IRQHandler+0x514>
    return;
 8006cbe:	bf00      	nop
 8006cc0:	e002      	b.n	8006cc8 <HAL_UART_IRQHandler+0x514>
      return;
 8006cc2:	bf00      	nop
 8006cc4:	e000      	b.n	8006cc8 <HAL_UART_IRQHandler+0x514>
      return;
 8006cc6:	bf00      	nop
  }
}
 8006cc8:	37e8      	adds	r7, #232	; 0xe8
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop

08006cd0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006cd8:	bf00      	nop
 8006cda:	370c      	adds	r7, #12
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr

08006ce4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	460b      	mov	r3, r1
 8006d02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d04:	bf00      	nop
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b090      	sub	sp, #64	; 0x40
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	603b      	str	r3, [r7, #0]
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d20:	e050      	b.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d28:	d04c      	beq.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006d2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d007      	beq.n	8006d40 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d30:	f7fc f91a 	bl	8002f68 <HAL_GetTick>
 8006d34:	4602      	mov	r2, r0
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d241      	bcs.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	330c      	adds	r3, #12
 8006d46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4a:	e853 3f00 	ldrex	r3, [r3]
 8006d4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	330c      	adds	r3, #12
 8006d5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006d60:	637a      	str	r2, [r7, #52]	; 0x34
 8006d62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d68:	e841 2300 	strex	r3, r2, [r1]
 8006d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1e5      	bne.n	8006d40 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	3314      	adds	r3, #20
 8006d7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	e853 3f00 	ldrex	r3, [r3]
 8006d82:	613b      	str	r3, [r7, #16]
   return(result);
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	f023 0301 	bic.w	r3, r3, #1
 8006d8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	3314      	adds	r3, #20
 8006d92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d94:	623a      	str	r2, [r7, #32]
 8006d96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d98:	69f9      	ldr	r1, [r7, #28]
 8006d9a:	6a3a      	ldr	r2, [r7, #32]
 8006d9c:	e841 2300 	strex	r3, r2, [r1]
 8006da0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1e5      	bne.n	8006d74 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2220      	movs	r2, #32
 8006dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2220      	movs	r2, #32
 8006db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e00f      	b.n	8006de4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	4013      	ands	r3, r2
 8006dce:	68ba      	ldr	r2, [r7, #8]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	bf0c      	ite	eq
 8006dd4:	2301      	moveq	r3, #1
 8006dd6:	2300      	movne	r3, #0
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	461a      	mov	r2, r3
 8006ddc:	79fb      	ldrb	r3, [r7, #7]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d09f      	beq.n	8006d22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3740      	adds	r7, #64	; 0x40
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b085      	sub	sp, #20
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	4613      	mov	r3, r2
 8006df8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	68ba      	ldr	r2, [r7, #8]
 8006dfe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	88fa      	ldrh	r2, [r7, #6]
 8006e04:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	88fa      	ldrh	r2, [r7, #6]
 8006e0a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2222      	movs	r2, #34	; 0x22
 8006e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	691b      	ldr	r3, [r3, #16]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d007      	beq.n	8006e3a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	68da      	ldr	r2, [r3, #12]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e38:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	695a      	ldr	r2, [r3, #20]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f042 0201 	orr.w	r2, r2, #1
 8006e48:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68da      	ldr	r2, [r3, #12]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f042 0220 	orr.w	r2, r2, #32
 8006e58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3714      	adds	r7, #20
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b095      	sub	sp, #84	; 0x54
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	330c      	adds	r3, #12
 8006e76:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e7a:	e853 3f00 	ldrex	r3, [r3]
 8006e7e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	330c      	adds	r3, #12
 8006e8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e90:	643a      	str	r2, [r7, #64]	; 0x40
 8006e92:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e98:	e841 2300 	strex	r3, r2, [r1]
 8006e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1e5      	bne.n	8006e70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	3314      	adds	r3, #20
 8006eaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eac:	6a3b      	ldr	r3, [r7, #32]
 8006eae:	e853 3f00 	ldrex	r3, [r3]
 8006eb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	f023 0301 	bic.w	r3, r3, #1
 8006eba:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	3314      	adds	r3, #20
 8006ec2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ec4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ec6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006eca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ecc:	e841 2300 	strex	r3, r2, [r1]
 8006ed0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1e5      	bne.n	8006ea4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d119      	bne.n	8006f14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	330c      	adds	r3, #12
 8006ee6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	e853 3f00 	ldrex	r3, [r3]
 8006eee:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f023 0310 	bic.w	r3, r3, #16
 8006ef6:	647b      	str	r3, [r7, #68]	; 0x44
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	330c      	adds	r3, #12
 8006efe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f00:	61ba      	str	r2, [r7, #24]
 8006f02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f04:	6979      	ldr	r1, [r7, #20]
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	e841 2300 	strex	r3, r2, [r1]
 8006f0c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d1e5      	bne.n	8006ee0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2220      	movs	r2, #32
 8006f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006f22:	bf00      	nop
 8006f24:	3754      	adds	r7, #84	; 0x54
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b084      	sub	sp, #16
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f48:	68f8      	ldr	r0, [r7, #12]
 8006f4a:	f7ff fecb 	bl	8006ce4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f4e:	bf00      	nop
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f56:	b480      	push	{r7}
 8006f58:	b085      	sub	sp, #20
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b21      	cmp	r3, #33	; 0x21
 8006f68:	d13e      	bne.n	8006fe8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f72:	d114      	bne.n	8006f9e <UART_Transmit_IT+0x48>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	691b      	ldr	r3, [r3, #16]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d110      	bne.n	8006f9e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6a1b      	ldr	r3, [r3, #32]
 8006f80:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	461a      	mov	r2, r3
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f90:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a1b      	ldr	r3, [r3, #32]
 8006f96:	1c9a      	adds	r2, r3, #2
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	621a      	str	r2, [r3, #32]
 8006f9c:	e008      	b.n	8006fb0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a1b      	ldr	r3, [r3, #32]
 8006fa2:	1c59      	adds	r1, r3, #1
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	6211      	str	r1, [r2, #32]
 8006fa8:	781a      	ldrb	r2, [r3, #0]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d10f      	bne.n	8006fe4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68da      	ldr	r2, [r3, #12]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fd2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68da      	ldr	r2, [r3, #12]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fe2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	e000      	b.n	8006fea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006fe8:	2302      	movs	r3, #2
  }
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ff6:	b580      	push	{r7, lr}
 8006ff8:	b082      	sub	sp, #8
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	68da      	ldr	r2, [r3, #12]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800700c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2220      	movs	r2, #32
 8007012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f7ff fe5a 	bl	8006cd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	3708      	adds	r7, #8
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007026:	b580      	push	{r7, lr}
 8007028:	b08c      	sub	sp, #48	; 0x30
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b22      	cmp	r3, #34	; 0x22
 8007038:	f040 80ab 	bne.w	8007192 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007044:	d117      	bne.n	8007076 <UART_Receive_IT+0x50>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d113      	bne.n	8007076 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800704e:	2300      	movs	r3, #0
 8007050:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007056:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	b29b      	uxth	r3, r3
 8007060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007064:	b29a      	uxth	r2, r3
 8007066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007068:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800706e:	1c9a      	adds	r2, r3, #2
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	629a      	str	r2, [r3, #40]	; 0x28
 8007074:	e026      	b.n	80070c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800707a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800707c:	2300      	movs	r3, #0
 800707e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007088:	d007      	beq.n	800709a <UART_Receive_IT+0x74>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10a      	bne.n	80070a8 <UART_Receive_IT+0x82>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d106      	bne.n	80070a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	b2da      	uxtb	r2, r3
 80070a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070a4:	701a      	strb	r2, [r3, #0]
 80070a6:	e008      	b.n	80070ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070be:	1c5a      	adds	r2, r3, #1
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	3b01      	subs	r3, #1
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	4619      	mov	r1, r3
 80070d2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d15a      	bne.n	800718e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68da      	ldr	r2, [r3, #12]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f022 0220 	bic.w	r2, r2, #32
 80070e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68da      	ldr	r2, [r3, #12]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695a      	ldr	r2, [r3, #20]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f022 0201 	bic.w	r2, r2, #1
 8007106:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2220      	movs	r2, #32
 800710c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007114:	2b01      	cmp	r3, #1
 8007116:	d135      	bne.n	8007184 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	330c      	adds	r3, #12
 8007124:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	e853 3f00 	ldrex	r3, [r3]
 800712c:	613b      	str	r3, [r7, #16]
   return(result);
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f023 0310 	bic.w	r3, r3, #16
 8007134:	627b      	str	r3, [r7, #36]	; 0x24
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	330c      	adds	r3, #12
 800713c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800713e:	623a      	str	r2, [r7, #32]
 8007140:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007142:	69f9      	ldr	r1, [r7, #28]
 8007144:	6a3a      	ldr	r2, [r7, #32]
 8007146:	e841 2300 	strex	r3, r2, [r1]
 800714a:	61bb      	str	r3, [r7, #24]
   return(result);
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1e5      	bne.n	800711e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b10      	cmp	r3, #16
 800715e:	d10a      	bne.n	8007176 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007160:	2300      	movs	r3, #0
 8007162:	60fb      	str	r3, [r7, #12]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	60fb      	str	r3, [r7, #12]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	60fb      	str	r3, [r7, #12]
 8007174:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800717a:	4619      	mov	r1, r3
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f7ff fdbb 	bl	8006cf8 <HAL_UARTEx_RxEventCallback>
 8007182:	e002      	b.n	800718a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f7f9 fedb 	bl	8000f40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800718a:	2300      	movs	r3, #0
 800718c:	e002      	b.n	8007194 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800718e:	2300      	movs	r3, #0
 8007190:	e000      	b.n	8007194 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007192:	2302      	movs	r3, #2
  }
}
 8007194:	4618      	mov	r0, r3
 8007196:	3730      	adds	r7, #48	; 0x30
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800719c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071a0:	b0c0      	sub	sp, #256	; 0x100
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	691b      	ldr	r3, [r3, #16]
 80071b0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80071b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b8:	68d9      	ldr	r1, [r3, #12]
 80071ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	ea40 0301 	orr.w	r3, r0, r1
 80071c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	431a      	orrs	r2, r3
 80071d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071d8:	695b      	ldr	r3, [r3, #20]
 80071da:	431a      	orrs	r2, r3
 80071dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071e0:	69db      	ldr	r3, [r3, #28]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80071e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80071f4:	f021 010c 	bic.w	r1, r1, #12
 80071f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007202:	430b      	orrs	r3, r1
 8007204:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007216:	6999      	ldr	r1, [r3, #24]
 8007218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	ea40 0301 	orr.w	r3, r0, r1
 8007222:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	4b8f      	ldr	r3, [pc, #572]	; (8007468 <UART_SetConfig+0x2cc>)
 800722c:	429a      	cmp	r2, r3
 800722e:	d005      	beq.n	800723c <UART_SetConfig+0xa0>
 8007230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	4b8d      	ldr	r3, [pc, #564]	; (800746c <UART_SetConfig+0x2d0>)
 8007238:	429a      	cmp	r2, r3
 800723a:	d104      	bne.n	8007246 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800723c:	f7fd fb78 	bl	8004930 <HAL_RCC_GetPCLK2Freq>
 8007240:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007244:	e003      	b.n	800724e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007246:	f7fd fb5f 	bl	8004908 <HAL_RCC_GetPCLK1Freq>
 800724a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800724e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007252:	69db      	ldr	r3, [r3, #28]
 8007254:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007258:	f040 810c 	bne.w	8007474 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800725c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007260:	2200      	movs	r2, #0
 8007262:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007266:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800726a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800726e:	4622      	mov	r2, r4
 8007270:	462b      	mov	r3, r5
 8007272:	1891      	adds	r1, r2, r2
 8007274:	65b9      	str	r1, [r7, #88]	; 0x58
 8007276:	415b      	adcs	r3, r3
 8007278:	65fb      	str	r3, [r7, #92]	; 0x5c
 800727a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800727e:	4621      	mov	r1, r4
 8007280:	eb12 0801 	adds.w	r8, r2, r1
 8007284:	4629      	mov	r1, r5
 8007286:	eb43 0901 	adc.w	r9, r3, r1
 800728a:	f04f 0200 	mov.w	r2, #0
 800728e:	f04f 0300 	mov.w	r3, #0
 8007292:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007296:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800729a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800729e:	4690      	mov	r8, r2
 80072a0:	4699      	mov	r9, r3
 80072a2:	4623      	mov	r3, r4
 80072a4:	eb18 0303 	adds.w	r3, r8, r3
 80072a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80072ac:	462b      	mov	r3, r5
 80072ae:	eb49 0303 	adc.w	r3, r9, r3
 80072b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80072b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80072c2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80072c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80072ca:	460b      	mov	r3, r1
 80072cc:	18db      	adds	r3, r3, r3
 80072ce:	653b      	str	r3, [r7, #80]	; 0x50
 80072d0:	4613      	mov	r3, r2
 80072d2:	eb42 0303 	adc.w	r3, r2, r3
 80072d6:	657b      	str	r3, [r7, #84]	; 0x54
 80072d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80072dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80072e0:	f7f8 ffd6 	bl	8000290 <__aeabi_uldivmod>
 80072e4:	4602      	mov	r2, r0
 80072e6:	460b      	mov	r3, r1
 80072e8:	4b61      	ldr	r3, [pc, #388]	; (8007470 <UART_SetConfig+0x2d4>)
 80072ea:	fba3 2302 	umull	r2, r3, r3, r2
 80072ee:	095b      	lsrs	r3, r3, #5
 80072f0:	011c      	lsls	r4, r3, #4
 80072f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072f6:	2200      	movs	r2, #0
 80072f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072fc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007300:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007304:	4642      	mov	r2, r8
 8007306:	464b      	mov	r3, r9
 8007308:	1891      	adds	r1, r2, r2
 800730a:	64b9      	str	r1, [r7, #72]	; 0x48
 800730c:	415b      	adcs	r3, r3
 800730e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007310:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007314:	4641      	mov	r1, r8
 8007316:	eb12 0a01 	adds.w	sl, r2, r1
 800731a:	4649      	mov	r1, r9
 800731c:	eb43 0b01 	adc.w	fp, r3, r1
 8007320:	f04f 0200 	mov.w	r2, #0
 8007324:	f04f 0300 	mov.w	r3, #0
 8007328:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800732c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007330:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007334:	4692      	mov	sl, r2
 8007336:	469b      	mov	fp, r3
 8007338:	4643      	mov	r3, r8
 800733a:	eb1a 0303 	adds.w	r3, sl, r3
 800733e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007342:	464b      	mov	r3, r9
 8007344:	eb4b 0303 	adc.w	r3, fp, r3
 8007348:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800734c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007358:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800735c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007360:	460b      	mov	r3, r1
 8007362:	18db      	adds	r3, r3, r3
 8007364:	643b      	str	r3, [r7, #64]	; 0x40
 8007366:	4613      	mov	r3, r2
 8007368:	eb42 0303 	adc.w	r3, r2, r3
 800736c:	647b      	str	r3, [r7, #68]	; 0x44
 800736e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007372:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007376:	f7f8 ff8b 	bl	8000290 <__aeabi_uldivmod>
 800737a:	4602      	mov	r2, r0
 800737c:	460b      	mov	r3, r1
 800737e:	4611      	mov	r1, r2
 8007380:	4b3b      	ldr	r3, [pc, #236]	; (8007470 <UART_SetConfig+0x2d4>)
 8007382:	fba3 2301 	umull	r2, r3, r3, r1
 8007386:	095b      	lsrs	r3, r3, #5
 8007388:	2264      	movs	r2, #100	; 0x64
 800738a:	fb02 f303 	mul.w	r3, r2, r3
 800738e:	1acb      	subs	r3, r1, r3
 8007390:	00db      	lsls	r3, r3, #3
 8007392:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007396:	4b36      	ldr	r3, [pc, #216]	; (8007470 <UART_SetConfig+0x2d4>)
 8007398:	fba3 2302 	umull	r2, r3, r3, r2
 800739c:	095b      	lsrs	r3, r3, #5
 800739e:	005b      	lsls	r3, r3, #1
 80073a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80073a4:	441c      	add	r4, r3
 80073a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073aa:	2200      	movs	r2, #0
 80073ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80073b0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80073b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80073b8:	4642      	mov	r2, r8
 80073ba:	464b      	mov	r3, r9
 80073bc:	1891      	adds	r1, r2, r2
 80073be:	63b9      	str	r1, [r7, #56]	; 0x38
 80073c0:	415b      	adcs	r3, r3
 80073c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80073c8:	4641      	mov	r1, r8
 80073ca:	1851      	adds	r1, r2, r1
 80073cc:	6339      	str	r1, [r7, #48]	; 0x30
 80073ce:	4649      	mov	r1, r9
 80073d0:	414b      	adcs	r3, r1
 80073d2:	637b      	str	r3, [r7, #52]	; 0x34
 80073d4:	f04f 0200 	mov.w	r2, #0
 80073d8:	f04f 0300 	mov.w	r3, #0
 80073dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80073e0:	4659      	mov	r1, fp
 80073e2:	00cb      	lsls	r3, r1, #3
 80073e4:	4651      	mov	r1, sl
 80073e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073ea:	4651      	mov	r1, sl
 80073ec:	00ca      	lsls	r2, r1, #3
 80073ee:	4610      	mov	r0, r2
 80073f0:	4619      	mov	r1, r3
 80073f2:	4603      	mov	r3, r0
 80073f4:	4642      	mov	r2, r8
 80073f6:	189b      	adds	r3, r3, r2
 80073f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80073fc:	464b      	mov	r3, r9
 80073fe:	460a      	mov	r2, r1
 8007400:	eb42 0303 	adc.w	r3, r2, r3
 8007404:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007414:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007418:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800741c:	460b      	mov	r3, r1
 800741e:	18db      	adds	r3, r3, r3
 8007420:	62bb      	str	r3, [r7, #40]	; 0x28
 8007422:	4613      	mov	r3, r2
 8007424:	eb42 0303 	adc.w	r3, r2, r3
 8007428:	62fb      	str	r3, [r7, #44]	; 0x2c
 800742a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800742e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007432:	f7f8 ff2d 	bl	8000290 <__aeabi_uldivmod>
 8007436:	4602      	mov	r2, r0
 8007438:	460b      	mov	r3, r1
 800743a:	4b0d      	ldr	r3, [pc, #52]	; (8007470 <UART_SetConfig+0x2d4>)
 800743c:	fba3 1302 	umull	r1, r3, r3, r2
 8007440:	095b      	lsrs	r3, r3, #5
 8007442:	2164      	movs	r1, #100	; 0x64
 8007444:	fb01 f303 	mul.w	r3, r1, r3
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	00db      	lsls	r3, r3, #3
 800744c:	3332      	adds	r3, #50	; 0x32
 800744e:	4a08      	ldr	r2, [pc, #32]	; (8007470 <UART_SetConfig+0x2d4>)
 8007450:	fba2 2303 	umull	r2, r3, r2, r3
 8007454:	095b      	lsrs	r3, r3, #5
 8007456:	f003 0207 	and.w	r2, r3, #7
 800745a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4422      	add	r2, r4
 8007462:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007464:	e105      	b.n	8007672 <UART_SetConfig+0x4d6>
 8007466:	bf00      	nop
 8007468:	40011000 	.word	0x40011000
 800746c:	40011400 	.word	0x40011400
 8007470:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007474:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007478:	2200      	movs	r2, #0
 800747a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800747e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007482:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007486:	4642      	mov	r2, r8
 8007488:	464b      	mov	r3, r9
 800748a:	1891      	adds	r1, r2, r2
 800748c:	6239      	str	r1, [r7, #32]
 800748e:	415b      	adcs	r3, r3
 8007490:	627b      	str	r3, [r7, #36]	; 0x24
 8007492:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007496:	4641      	mov	r1, r8
 8007498:	1854      	adds	r4, r2, r1
 800749a:	4649      	mov	r1, r9
 800749c:	eb43 0501 	adc.w	r5, r3, r1
 80074a0:	f04f 0200 	mov.w	r2, #0
 80074a4:	f04f 0300 	mov.w	r3, #0
 80074a8:	00eb      	lsls	r3, r5, #3
 80074aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074ae:	00e2      	lsls	r2, r4, #3
 80074b0:	4614      	mov	r4, r2
 80074b2:	461d      	mov	r5, r3
 80074b4:	4643      	mov	r3, r8
 80074b6:	18e3      	adds	r3, r4, r3
 80074b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80074bc:	464b      	mov	r3, r9
 80074be:	eb45 0303 	adc.w	r3, r5, r3
 80074c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80074c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80074d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80074d6:	f04f 0200 	mov.w	r2, #0
 80074da:	f04f 0300 	mov.w	r3, #0
 80074de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80074e2:	4629      	mov	r1, r5
 80074e4:	008b      	lsls	r3, r1, #2
 80074e6:	4621      	mov	r1, r4
 80074e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074ec:	4621      	mov	r1, r4
 80074ee:	008a      	lsls	r2, r1, #2
 80074f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80074f4:	f7f8 fecc 	bl	8000290 <__aeabi_uldivmod>
 80074f8:	4602      	mov	r2, r0
 80074fa:	460b      	mov	r3, r1
 80074fc:	4b60      	ldr	r3, [pc, #384]	; (8007680 <UART_SetConfig+0x4e4>)
 80074fe:	fba3 2302 	umull	r2, r3, r3, r2
 8007502:	095b      	lsrs	r3, r3, #5
 8007504:	011c      	lsls	r4, r3, #4
 8007506:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800750a:	2200      	movs	r2, #0
 800750c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007510:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007514:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007518:	4642      	mov	r2, r8
 800751a:	464b      	mov	r3, r9
 800751c:	1891      	adds	r1, r2, r2
 800751e:	61b9      	str	r1, [r7, #24]
 8007520:	415b      	adcs	r3, r3
 8007522:	61fb      	str	r3, [r7, #28]
 8007524:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007528:	4641      	mov	r1, r8
 800752a:	1851      	adds	r1, r2, r1
 800752c:	6139      	str	r1, [r7, #16]
 800752e:	4649      	mov	r1, r9
 8007530:	414b      	adcs	r3, r1
 8007532:	617b      	str	r3, [r7, #20]
 8007534:	f04f 0200 	mov.w	r2, #0
 8007538:	f04f 0300 	mov.w	r3, #0
 800753c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007540:	4659      	mov	r1, fp
 8007542:	00cb      	lsls	r3, r1, #3
 8007544:	4651      	mov	r1, sl
 8007546:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800754a:	4651      	mov	r1, sl
 800754c:	00ca      	lsls	r2, r1, #3
 800754e:	4610      	mov	r0, r2
 8007550:	4619      	mov	r1, r3
 8007552:	4603      	mov	r3, r0
 8007554:	4642      	mov	r2, r8
 8007556:	189b      	adds	r3, r3, r2
 8007558:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800755c:	464b      	mov	r3, r9
 800755e:	460a      	mov	r2, r1
 8007560:	eb42 0303 	adc.w	r3, r2, r3
 8007564:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	67bb      	str	r3, [r7, #120]	; 0x78
 8007572:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007574:	f04f 0200 	mov.w	r2, #0
 8007578:	f04f 0300 	mov.w	r3, #0
 800757c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007580:	4649      	mov	r1, r9
 8007582:	008b      	lsls	r3, r1, #2
 8007584:	4641      	mov	r1, r8
 8007586:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800758a:	4641      	mov	r1, r8
 800758c:	008a      	lsls	r2, r1, #2
 800758e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007592:	f7f8 fe7d 	bl	8000290 <__aeabi_uldivmod>
 8007596:	4602      	mov	r2, r0
 8007598:	460b      	mov	r3, r1
 800759a:	4b39      	ldr	r3, [pc, #228]	; (8007680 <UART_SetConfig+0x4e4>)
 800759c:	fba3 1302 	umull	r1, r3, r3, r2
 80075a0:	095b      	lsrs	r3, r3, #5
 80075a2:	2164      	movs	r1, #100	; 0x64
 80075a4:	fb01 f303 	mul.w	r3, r1, r3
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	011b      	lsls	r3, r3, #4
 80075ac:	3332      	adds	r3, #50	; 0x32
 80075ae:	4a34      	ldr	r2, [pc, #208]	; (8007680 <UART_SetConfig+0x4e4>)
 80075b0:	fba2 2303 	umull	r2, r3, r2, r3
 80075b4:	095b      	lsrs	r3, r3, #5
 80075b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80075ba:	441c      	add	r4, r3
 80075bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075c0:	2200      	movs	r2, #0
 80075c2:	673b      	str	r3, [r7, #112]	; 0x70
 80075c4:	677a      	str	r2, [r7, #116]	; 0x74
 80075c6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80075ca:	4642      	mov	r2, r8
 80075cc:	464b      	mov	r3, r9
 80075ce:	1891      	adds	r1, r2, r2
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	415b      	adcs	r3, r3
 80075d4:	60fb      	str	r3, [r7, #12]
 80075d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80075da:	4641      	mov	r1, r8
 80075dc:	1851      	adds	r1, r2, r1
 80075de:	6039      	str	r1, [r7, #0]
 80075e0:	4649      	mov	r1, r9
 80075e2:	414b      	adcs	r3, r1
 80075e4:	607b      	str	r3, [r7, #4]
 80075e6:	f04f 0200 	mov.w	r2, #0
 80075ea:	f04f 0300 	mov.w	r3, #0
 80075ee:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80075f2:	4659      	mov	r1, fp
 80075f4:	00cb      	lsls	r3, r1, #3
 80075f6:	4651      	mov	r1, sl
 80075f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075fc:	4651      	mov	r1, sl
 80075fe:	00ca      	lsls	r2, r1, #3
 8007600:	4610      	mov	r0, r2
 8007602:	4619      	mov	r1, r3
 8007604:	4603      	mov	r3, r0
 8007606:	4642      	mov	r2, r8
 8007608:	189b      	adds	r3, r3, r2
 800760a:	66bb      	str	r3, [r7, #104]	; 0x68
 800760c:	464b      	mov	r3, r9
 800760e:	460a      	mov	r2, r1
 8007610:	eb42 0303 	adc.w	r3, r2, r3
 8007614:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	663b      	str	r3, [r7, #96]	; 0x60
 8007620:	667a      	str	r2, [r7, #100]	; 0x64
 8007622:	f04f 0200 	mov.w	r2, #0
 8007626:	f04f 0300 	mov.w	r3, #0
 800762a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800762e:	4649      	mov	r1, r9
 8007630:	008b      	lsls	r3, r1, #2
 8007632:	4641      	mov	r1, r8
 8007634:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007638:	4641      	mov	r1, r8
 800763a:	008a      	lsls	r2, r1, #2
 800763c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007640:	f7f8 fe26 	bl	8000290 <__aeabi_uldivmod>
 8007644:	4602      	mov	r2, r0
 8007646:	460b      	mov	r3, r1
 8007648:	4b0d      	ldr	r3, [pc, #52]	; (8007680 <UART_SetConfig+0x4e4>)
 800764a:	fba3 1302 	umull	r1, r3, r3, r2
 800764e:	095b      	lsrs	r3, r3, #5
 8007650:	2164      	movs	r1, #100	; 0x64
 8007652:	fb01 f303 	mul.w	r3, r1, r3
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	011b      	lsls	r3, r3, #4
 800765a:	3332      	adds	r3, #50	; 0x32
 800765c:	4a08      	ldr	r2, [pc, #32]	; (8007680 <UART_SetConfig+0x4e4>)
 800765e:	fba2 2303 	umull	r2, r3, r2, r3
 8007662:	095b      	lsrs	r3, r3, #5
 8007664:	f003 020f 	and.w	r2, r3, #15
 8007668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4422      	add	r2, r4
 8007670:	609a      	str	r2, [r3, #8]
}
 8007672:	bf00      	nop
 8007674:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007678:	46bd      	mov	sp, r7
 800767a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800767e:	bf00      	nop
 8007680:	51eb851f 	.word	0x51eb851f

08007684 <atoi>:
 8007684:	220a      	movs	r2, #10
 8007686:	2100      	movs	r1, #0
 8007688:	f000 b992 	b.w	80079b0 <strtol>

0800768c <__errno>:
 800768c:	4b01      	ldr	r3, [pc, #4]	; (8007694 <__errno+0x8>)
 800768e:	6818      	ldr	r0, [r3, #0]
 8007690:	4770      	bx	lr
 8007692:	bf00      	nop
 8007694:	20000010 	.word	0x20000010

08007698 <__libc_init_array>:
 8007698:	b570      	push	{r4, r5, r6, lr}
 800769a:	4d0d      	ldr	r5, [pc, #52]	; (80076d0 <__libc_init_array+0x38>)
 800769c:	4c0d      	ldr	r4, [pc, #52]	; (80076d4 <__libc_init_array+0x3c>)
 800769e:	1b64      	subs	r4, r4, r5
 80076a0:	10a4      	asrs	r4, r4, #2
 80076a2:	2600      	movs	r6, #0
 80076a4:	42a6      	cmp	r6, r4
 80076a6:	d109      	bne.n	80076bc <__libc_init_array+0x24>
 80076a8:	4d0b      	ldr	r5, [pc, #44]	; (80076d8 <__libc_init_array+0x40>)
 80076aa:	4c0c      	ldr	r4, [pc, #48]	; (80076dc <__libc_init_array+0x44>)
 80076ac:	f001 f908 	bl	80088c0 <_init>
 80076b0:	1b64      	subs	r4, r4, r5
 80076b2:	10a4      	asrs	r4, r4, #2
 80076b4:	2600      	movs	r6, #0
 80076b6:	42a6      	cmp	r6, r4
 80076b8:	d105      	bne.n	80076c6 <__libc_init_array+0x2e>
 80076ba:	bd70      	pop	{r4, r5, r6, pc}
 80076bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c0:	4798      	blx	r3
 80076c2:	3601      	adds	r6, #1
 80076c4:	e7ee      	b.n	80076a4 <__libc_init_array+0xc>
 80076c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80076ca:	4798      	blx	r3
 80076cc:	3601      	adds	r6, #1
 80076ce:	e7f2      	b.n	80076b6 <__libc_init_array+0x1e>
 80076d0:	08008e30 	.word	0x08008e30
 80076d4:	08008e30 	.word	0x08008e30
 80076d8:	08008e30 	.word	0x08008e30
 80076dc:	08008e34 	.word	0x08008e34

080076e0 <memset>:
 80076e0:	4402      	add	r2, r0
 80076e2:	4603      	mov	r3, r0
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d100      	bne.n	80076ea <memset+0xa>
 80076e8:	4770      	bx	lr
 80076ea:	f803 1b01 	strb.w	r1, [r3], #1
 80076ee:	e7f9      	b.n	80076e4 <memset+0x4>

080076f0 <iprintf>:
 80076f0:	b40f      	push	{r0, r1, r2, r3}
 80076f2:	4b0a      	ldr	r3, [pc, #40]	; (800771c <iprintf+0x2c>)
 80076f4:	b513      	push	{r0, r1, r4, lr}
 80076f6:	681c      	ldr	r4, [r3, #0]
 80076f8:	b124      	cbz	r4, 8007704 <iprintf+0x14>
 80076fa:	69a3      	ldr	r3, [r4, #24]
 80076fc:	b913      	cbnz	r3, 8007704 <iprintf+0x14>
 80076fe:	4620      	mov	r0, r4
 8007700:	f000 fa7a 	bl	8007bf8 <__sinit>
 8007704:	ab05      	add	r3, sp, #20
 8007706:	9a04      	ldr	r2, [sp, #16]
 8007708:	68a1      	ldr	r1, [r4, #8]
 800770a:	9301      	str	r3, [sp, #4]
 800770c:	4620      	mov	r0, r4
 800770e:	f000 fc8b 	bl	8008028 <_vfiprintf_r>
 8007712:	b002      	add	sp, #8
 8007714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007718:	b004      	add	sp, #16
 800771a:	4770      	bx	lr
 800771c:	20000010 	.word	0x20000010

08007720 <setvbuf>:
 8007720:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007724:	461d      	mov	r5, r3
 8007726:	4b5d      	ldr	r3, [pc, #372]	; (800789c <setvbuf+0x17c>)
 8007728:	681f      	ldr	r7, [r3, #0]
 800772a:	4604      	mov	r4, r0
 800772c:	460e      	mov	r6, r1
 800772e:	4690      	mov	r8, r2
 8007730:	b127      	cbz	r7, 800773c <setvbuf+0x1c>
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	b913      	cbnz	r3, 800773c <setvbuf+0x1c>
 8007736:	4638      	mov	r0, r7
 8007738:	f000 fa5e 	bl	8007bf8 <__sinit>
 800773c:	4b58      	ldr	r3, [pc, #352]	; (80078a0 <setvbuf+0x180>)
 800773e:	429c      	cmp	r4, r3
 8007740:	d167      	bne.n	8007812 <setvbuf+0xf2>
 8007742:	687c      	ldr	r4, [r7, #4]
 8007744:	f1b8 0f02 	cmp.w	r8, #2
 8007748:	d006      	beq.n	8007758 <setvbuf+0x38>
 800774a:	f1b8 0f01 	cmp.w	r8, #1
 800774e:	f200 809f 	bhi.w	8007890 <setvbuf+0x170>
 8007752:	2d00      	cmp	r5, #0
 8007754:	f2c0 809c 	blt.w	8007890 <setvbuf+0x170>
 8007758:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800775a:	07db      	lsls	r3, r3, #31
 800775c:	d405      	bmi.n	800776a <setvbuf+0x4a>
 800775e:	89a3      	ldrh	r3, [r4, #12]
 8007760:	0598      	lsls	r0, r3, #22
 8007762:	d402      	bmi.n	800776a <setvbuf+0x4a>
 8007764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007766:	f000 fae5 	bl	8007d34 <__retarget_lock_acquire_recursive>
 800776a:	4621      	mov	r1, r4
 800776c:	4638      	mov	r0, r7
 800776e:	f000 f9af 	bl	8007ad0 <_fflush_r>
 8007772:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007774:	b141      	cbz	r1, 8007788 <setvbuf+0x68>
 8007776:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800777a:	4299      	cmp	r1, r3
 800777c:	d002      	beq.n	8007784 <setvbuf+0x64>
 800777e:	4638      	mov	r0, r7
 8007780:	f000 fb48 	bl	8007e14 <_free_r>
 8007784:	2300      	movs	r3, #0
 8007786:	6363      	str	r3, [r4, #52]	; 0x34
 8007788:	2300      	movs	r3, #0
 800778a:	61a3      	str	r3, [r4, #24]
 800778c:	6063      	str	r3, [r4, #4]
 800778e:	89a3      	ldrh	r3, [r4, #12]
 8007790:	0619      	lsls	r1, r3, #24
 8007792:	d503      	bpl.n	800779c <setvbuf+0x7c>
 8007794:	6921      	ldr	r1, [r4, #16]
 8007796:	4638      	mov	r0, r7
 8007798:	f000 fb3c 	bl	8007e14 <_free_r>
 800779c:	89a3      	ldrh	r3, [r4, #12]
 800779e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80077a2:	f023 0303 	bic.w	r3, r3, #3
 80077a6:	f1b8 0f02 	cmp.w	r8, #2
 80077aa:	81a3      	strh	r3, [r4, #12]
 80077ac:	d06c      	beq.n	8007888 <setvbuf+0x168>
 80077ae:	ab01      	add	r3, sp, #4
 80077b0:	466a      	mov	r2, sp
 80077b2:	4621      	mov	r1, r4
 80077b4:	4638      	mov	r0, r7
 80077b6:	f000 fabf 	bl	8007d38 <__swhatbuf_r>
 80077ba:	89a3      	ldrh	r3, [r4, #12]
 80077bc:	4318      	orrs	r0, r3
 80077be:	81a0      	strh	r0, [r4, #12]
 80077c0:	2d00      	cmp	r5, #0
 80077c2:	d130      	bne.n	8007826 <setvbuf+0x106>
 80077c4:	9d00      	ldr	r5, [sp, #0]
 80077c6:	4628      	mov	r0, r5
 80077c8:	f000 fb1c 	bl	8007e04 <malloc>
 80077cc:	4606      	mov	r6, r0
 80077ce:	2800      	cmp	r0, #0
 80077d0:	d155      	bne.n	800787e <setvbuf+0x15e>
 80077d2:	f8dd 9000 	ldr.w	r9, [sp]
 80077d6:	45a9      	cmp	r9, r5
 80077d8:	d14a      	bne.n	8007870 <setvbuf+0x150>
 80077da:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80077de:	2200      	movs	r2, #0
 80077e0:	60a2      	str	r2, [r4, #8]
 80077e2:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80077e6:	6022      	str	r2, [r4, #0]
 80077e8:	6122      	str	r2, [r4, #16]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077f0:	6162      	str	r2, [r4, #20]
 80077f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80077f4:	f043 0302 	orr.w	r3, r3, #2
 80077f8:	07d2      	lsls	r2, r2, #31
 80077fa:	81a3      	strh	r3, [r4, #12]
 80077fc:	d405      	bmi.n	800780a <setvbuf+0xea>
 80077fe:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007802:	d102      	bne.n	800780a <setvbuf+0xea>
 8007804:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007806:	f000 fa96 	bl	8007d36 <__retarget_lock_release_recursive>
 800780a:	4628      	mov	r0, r5
 800780c:	b003      	add	sp, #12
 800780e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007812:	4b24      	ldr	r3, [pc, #144]	; (80078a4 <setvbuf+0x184>)
 8007814:	429c      	cmp	r4, r3
 8007816:	d101      	bne.n	800781c <setvbuf+0xfc>
 8007818:	68bc      	ldr	r4, [r7, #8]
 800781a:	e793      	b.n	8007744 <setvbuf+0x24>
 800781c:	4b22      	ldr	r3, [pc, #136]	; (80078a8 <setvbuf+0x188>)
 800781e:	429c      	cmp	r4, r3
 8007820:	bf08      	it	eq
 8007822:	68fc      	ldreq	r4, [r7, #12]
 8007824:	e78e      	b.n	8007744 <setvbuf+0x24>
 8007826:	2e00      	cmp	r6, #0
 8007828:	d0cd      	beq.n	80077c6 <setvbuf+0xa6>
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	b913      	cbnz	r3, 8007834 <setvbuf+0x114>
 800782e:	4638      	mov	r0, r7
 8007830:	f000 f9e2 	bl	8007bf8 <__sinit>
 8007834:	f1b8 0f01 	cmp.w	r8, #1
 8007838:	bf08      	it	eq
 800783a:	89a3      	ldrheq	r3, [r4, #12]
 800783c:	6026      	str	r6, [r4, #0]
 800783e:	bf04      	itt	eq
 8007840:	f043 0301 	orreq.w	r3, r3, #1
 8007844:	81a3      	strheq	r3, [r4, #12]
 8007846:	89a2      	ldrh	r2, [r4, #12]
 8007848:	f012 0308 	ands.w	r3, r2, #8
 800784c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007850:	d01c      	beq.n	800788c <setvbuf+0x16c>
 8007852:	07d3      	lsls	r3, r2, #31
 8007854:	bf41      	itttt	mi
 8007856:	2300      	movmi	r3, #0
 8007858:	426d      	negmi	r5, r5
 800785a:	60a3      	strmi	r3, [r4, #8]
 800785c:	61a5      	strmi	r5, [r4, #24]
 800785e:	bf58      	it	pl
 8007860:	60a5      	strpl	r5, [r4, #8]
 8007862:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8007864:	f015 0501 	ands.w	r5, r5, #1
 8007868:	d115      	bne.n	8007896 <setvbuf+0x176>
 800786a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800786e:	e7c8      	b.n	8007802 <setvbuf+0xe2>
 8007870:	4648      	mov	r0, r9
 8007872:	f000 fac7 	bl	8007e04 <malloc>
 8007876:	4606      	mov	r6, r0
 8007878:	2800      	cmp	r0, #0
 800787a:	d0ae      	beq.n	80077da <setvbuf+0xba>
 800787c:	464d      	mov	r5, r9
 800787e:	89a3      	ldrh	r3, [r4, #12]
 8007880:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007884:	81a3      	strh	r3, [r4, #12]
 8007886:	e7d0      	b.n	800782a <setvbuf+0x10a>
 8007888:	2500      	movs	r5, #0
 800788a:	e7a8      	b.n	80077de <setvbuf+0xbe>
 800788c:	60a3      	str	r3, [r4, #8]
 800788e:	e7e8      	b.n	8007862 <setvbuf+0x142>
 8007890:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007894:	e7b9      	b.n	800780a <setvbuf+0xea>
 8007896:	2500      	movs	r5, #0
 8007898:	e7b7      	b.n	800780a <setvbuf+0xea>
 800789a:	bf00      	nop
 800789c:	20000010 	.word	0x20000010
 80078a0:	08008db4 	.word	0x08008db4
 80078a4:	08008dd4 	.word	0x08008dd4
 80078a8:	08008d94 	.word	0x08008d94

080078ac <_strtol_l.constprop.0>:
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078b2:	d001      	beq.n	80078b8 <_strtol_l.constprop.0+0xc>
 80078b4:	2b24      	cmp	r3, #36	; 0x24
 80078b6:	d906      	bls.n	80078c6 <_strtol_l.constprop.0+0x1a>
 80078b8:	f7ff fee8 	bl	800768c <__errno>
 80078bc:	2316      	movs	r3, #22
 80078be:	6003      	str	r3, [r0, #0]
 80078c0:	2000      	movs	r0, #0
 80078c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078c6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80079ac <_strtol_l.constprop.0+0x100>
 80078ca:	460d      	mov	r5, r1
 80078cc:	462e      	mov	r6, r5
 80078ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078d2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80078d6:	f017 0708 	ands.w	r7, r7, #8
 80078da:	d1f7      	bne.n	80078cc <_strtol_l.constprop.0+0x20>
 80078dc:	2c2d      	cmp	r4, #45	; 0x2d
 80078de:	d132      	bne.n	8007946 <_strtol_l.constprop.0+0x9a>
 80078e0:	782c      	ldrb	r4, [r5, #0]
 80078e2:	2701      	movs	r7, #1
 80078e4:	1cb5      	adds	r5, r6, #2
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d05b      	beq.n	80079a2 <_strtol_l.constprop.0+0xf6>
 80078ea:	2b10      	cmp	r3, #16
 80078ec:	d109      	bne.n	8007902 <_strtol_l.constprop.0+0x56>
 80078ee:	2c30      	cmp	r4, #48	; 0x30
 80078f0:	d107      	bne.n	8007902 <_strtol_l.constprop.0+0x56>
 80078f2:	782c      	ldrb	r4, [r5, #0]
 80078f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80078f8:	2c58      	cmp	r4, #88	; 0x58
 80078fa:	d14d      	bne.n	8007998 <_strtol_l.constprop.0+0xec>
 80078fc:	786c      	ldrb	r4, [r5, #1]
 80078fe:	2310      	movs	r3, #16
 8007900:	3502      	adds	r5, #2
 8007902:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007906:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800790a:	f04f 0c00 	mov.w	ip, #0
 800790e:	fbb8 f9f3 	udiv	r9, r8, r3
 8007912:	4666      	mov	r6, ip
 8007914:	fb03 8a19 	mls	sl, r3, r9, r8
 8007918:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800791c:	f1be 0f09 	cmp.w	lr, #9
 8007920:	d816      	bhi.n	8007950 <_strtol_l.constprop.0+0xa4>
 8007922:	4674      	mov	r4, lr
 8007924:	42a3      	cmp	r3, r4
 8007926:	dd24      	ble.n	8007972 <_strtol_l.constprop.0+0xc6>
 8007928:	f1bc 0f00 	cmp.w	ip, #0
 800792c:	db1e      	blt.n	800796c <_strtol_l.constprop.0+0xc0>
 800792e:	45b1      	cmp	r9, r6
 8007930:	d31c      	bcc.n	800796c <_strtol_l.constprop.0+0xc0>
 8007932:	d101      	bne.n	8007938 <_strtol_l.constprop.0+0x8c>
 8007934:	45a2      	cmp	sl, r4
 8007936:	db19      	blt.n	800796c <_strtol_l.constprop.0+0xc0>
 8007938:	fb06 4603 	mla	r6, r6, r3, r4
 800793c:	f04f 0c01 	mov.w	ip, #1
 8007940:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007944:	e7e8      	b.n	8007918 <_strtol_l.constprop.0+0x6c>
 8007946:	2c2b      	cmp	r4, #43	; 0x2b
 8007948:	bf04      	itt	eq
 800794a:	782c      	ldrbeq	r4, [r5, #0]
 800794c:	1cb5      	addeq	r5, r6, #2
 800794e:	e7ca      	b.n	80078e6 <_strtol_l.constprop.0+0x3a>
 8007950:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007954:	f1be 0f19 	cmp.w	lr, #25
 8007958:	d801      	bhi.n	800795e <_strtol_l.constprop.0+0xb2>
 800795a:	3c37      	subs	r4, #55	; 0x37
 800795c:	e7e2      	b.n	8007924 <_strtol_l.constprop.0+0x78>
 800795e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007962:	f1be 0f19 	cmp.w	lr, #25
 8007966:	d804      	bhi.n	8007972 <_strtol_l.constprop.0+0xc6>
 8007968:	3c57      	subs	r4, #87	; 0x57
 800796a:	e7db      	b.n	8007924 <_strtol_l.constprop.0+0x78>
 800796c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8007970:	e7e6      	b.n	8007940 <_strtol_l.constprop.0+0x94>
 8007972:	f1bc 0f00 	cmp.w	ip, #0
 8007976:	da05      	bge.n	8007984 <_strtol_l.constprop.0+0xd8>
 8007978:	2322      	movs	r3, #34	; 0x22
 800797a:	6003      	str	r3, [r0, #0]
 800797c:	4646      	mov	r6, r8
 800797e:	b942      	cbnz	r2, 8007992 <_strtol_l.constprop.0+0xe6>
 8007980:	4630      	mov	r0, r6
 8007982:	e79e      	b.n	80078c2 <_strtol_l.constprop.0+0x16>
 8007984:	b107      	cbz	r7, 8007988 <_strtol_l.constprop.0+0xdc>
 8007986:	4276      	negs	r6, r6
 8007988:	2a00      	cmp	r2, #0
 800798a:	d0f9      	beq.n	8007980 <_strtol_l.constprop.0+0xd4>
 800798c:	f1bc 0f00 	cmp.w	ip, #0
 8007990:	d000      	beq.n	8007994 <_strtol_l.constprop.0+0xe8>
 8007992:	1e69      	subs	r1, r5, #1
 8007994:	6011      	str	r1, [r2, #0]
 8007996:	e7f3      	b.n	8007980 <_strtol_l.constprop.0+0xd4>
 8007998:	2430      	movs	r4, #48	; 0x30
 800799a:	2b00      	cmp	r3, #0
 800799c:	d1b1      	bne.n	8007902 <_strtol_l.constprop.0+0x56>
 800799e:	2308      	movs	r3, #8
 80079a0:	e7af      	b.n	8007902 <_strtol_l.constprop.0+0x56>
 80079a2:	2c30      	cmp	r4, #48	; 0x30
 80079a4:	d0a5      	beq.n	80078f2 <_strtol_l.constprop.0+0x46>
 80079a6:	230a      	movs	r3, #10
 80079a8:	e7ab      	b.n	8007902 <_strtol_l.constprop.0+0x56>
 80079aa:	bf00      	nop
 80079ac:	08008c91 	.word	0x08008c91

080079b0 <strtol>:
 80079b0:	4613      	mov	r3, r2
 80079b2:	460a      	mov	r2, r1
 80079b4:	4601      	mov	r1, r0
 80079b6:	4802      	ldr	r0, [pc, #8]	; (80079c0 <strtol+0x10>)
 80079b8:	6800      	ldr	r0, [r0, #0]
 80079ba:	f7ff bf77 	b.w	80078ac <_strtol_l.constprop.0>
 80079be:	bf00      	nop
 80079c0:	20000010 	.word	0x20000010

080079c4 <__sflush_r>:
 80079c4:	898a      	ldrh	r2, [r1, #12]
 80079c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ca:	4605      	mov	r5, r0
 80079cc:	0710      	lsls	r0, r2, #28
 80079ce:	460c      	mov	r4, r1
 80079d0:	d458      	bmi.n	8007a84 <__sflush_r+0xc0>
 80079d2:	684b      	ldr	r3, [r1, #4]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	dc05      	bgt.n	80079e4 <__sflush_r+0x20>
 80079d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079da:	2b00      	cmp	r3, #0
 80079dc:	dc02      	bgt.n	80079e4 <__sflush_r+0x20>
 80079de:	2000      	movs	r0, #0
 80079e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079e6:	2e00      	cmp	r6, #0
 80079e8:	d0f9      	beq.n	80079de <__sflush_r+0x1a>
 80079ea:	2300      	movs	r3, #0
 80079ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80079f0:	682f      	ldr	r7, [r5, #0]
 80079f2:	602b      	str	r3, [r5, #0]
 80079f4:	d032      	beq.n	8007a5c <__sflush_r+0x98>
 80079f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80079f8:	89a3      	ldrh	r3, [r4, #12]
 80079fa:	075a      	lsls	r2, r3, #29
 80079fc:	d505      	bpl.n	8007a0a <__sflush_r+0x46>
 80079fe:	6863      	ldr	r3, [r4, #4]
 8007a00:	1ac0      	subs	r0, r0, r3
 8007a02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a04:	b10b      	cbz	r3, 8007a0a <__sflush_r+0x46>
 8007a06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a08:	1ac0      	subs	r0, r0, r3
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a10:	6a21      	ldr	r1, [r4, #32]
 8007a12:	4628      	mov	r0, r5
 8007a14:	47b0      	blx	r6
 8007a16:	1c43      	adds	r3, r0, #1
 8007a18:	89a3      	ldrh	r3, [r4, #12]
 8007a1a:	d106      	bne.n	8007a2a <__sflush_r+0x66>
 8007a1c:	6829      	ldr	r1, [r5, #0]
 8007a1e:	291d      	cmp	r1, #29
 8007a20:	d82c      	bhi.n	8007a7c <__sflush_r+0xb8>
 8007a22:	4a2a      	ldr	r2, [pc, #168]	; (8007acc <__sflush_r+0x108>)
 8007a24:	40ca      	lsrs	r2, r1
 8007a26:	07d6      	lsls	r6, r2, #31
 8007a28:	d528      	bpl.n	8007a7c <__sflush_r+0xb8>
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	6062      	str	r2, [r4, #4]
 8007a2e:	04d9      	lsls	r1, r3, #19
 8007a30:	6922      	ldr	r2, [r4, #16]
 8007a32:	6022      	str	r2, [r4, #0]
 8007a34:	d504      	bpl.n	8007a40 <__sflush_r+0x7c>
 8007a36:	1c42      	adds	r2, r0, #1
 8007a38:	d101      	bne.n	8007a3e <__sflush_r+0x7a>
 8007a3a:	682b      	ldr	r3, [r5, #0]
 8007a3c:	b903      	cbnz	r3, 8007a40 <__sflush_r+0x7c>
 8007a3e:	6560      	str	r0, [r4, #84]	; 0x54
 8007a40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a42:	602f      	str	r7, [r5, #0]
 8007a44:	2900      	cmp	r1, #0
 8007a46:	d0ca      	beq.n	80079de <__sflush_r+0x1a>
 8007a48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a4c:	4299      	cmp	r1, r3
 8007a4e:	d002      	beq.n	8007a56 <__sflush_r+0x92>
 8007a50:	4628      	mov	r0, r5
 8007a52:	f000 f9df 	bl	8007e14 <_free_r>
 8007a56:	2000      	movs	r0, #0
 8007a58:	6360      	str	r0, [r4, #52]	; 0x34
 8007a5a:	e7c1      	b.n	80079e0 <__sflush_r+0x1c>
 8007a5c:	6a21      	ldr	r1, [r4, #32]
 8007a5e:	2301      	movs	r3, #1
 8007a60:	4628      	mov	r0, r5
 8007a62:	47b0      	blx	r6
 8007a64:	1c41      	adds	r1, r0, #1
 8007a66:	d1c7      	bne.n	80079f8 <__sflush_r+0x34>
 8007a68:	682b      	ldr	r3, [r5, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0c4      	beq.n	80079f8 <__sflush_r+0x34>
 8007a6e:	2b1d      	cmp	r3, #29
 8007a70:	d001      	beq.n	8007a76 <__sflush_r+0xb2>
 8007a72:	2b16      	cmp	r3, #22
 8007a74:	d101      	bne.n	8007a7a <__sflush_r+0xb6>
 8007a76:	602f      	str	r7, [r5, #0]
 8007a78:	e7b1      	b.n	80079de <__sflush_r+0x1a>
 8007a7a:	89a3      	ldrh	r3, [r4, #12]
 8007a7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a80:	81a3      	strh	r3, [r4, #12]
 8007a82:	e7ad      	b.n	80079e0 <__sflush_r+0x1c>
 8007a84:	690f      	ldr	r7, [r1, #16]
 8007a86:	2f00      	cmp	r7, #0
 8007a88:	d0a9      	beq.n	80079de <__sflush_r+0x1a>
 8007a8a:	0793      	lsls	r3, r2, #30
 8007a8c:	680e      	ldr	r6, [r1, #0]
 8007a8e:	bf08      	it	eq
 8007a90:	694b      	ldreq	r3, [r1, #20]
 8007a92:	600f      	str	r7, [r1, #0]
 8007a94:	bf18      	it	ne
 8007a96:	2300      	movne	r3, #0
 8007a98:	eba6 0807 	sub.w	r8, r6, r7
 8007a9c:	608b      	str	r3, [r1, #8]
 8007a9e:	f1b8 0f00 	cmp.w	r8, #0
 8007aa2:	dd9c      	ble.n	80079de <__sflush_r+0x1a>
 8007aa4:	6a21      	ldr	r1, [r4, #32]
 8007aa6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007aa8:	4643      	mov	r3, r8
 8007aaa:	463a      	mov	r2, r7
 8007aac:	4628      	mov	r0, r5
 8007aae:	47b0      	blx	r6
 8007ab0:	2800      	cmp	r0, #0
 8007ab2:	dc06      	bgt.n	8007ac2 <__sflush_r+0xfe>
 8007ab4:	89a3      	ldrh	r3, [r4, #12]
 8007ab6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007aba:	81a3      	strh	r3, [r4, #12]
 8007abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ac0:	e78e      	b.n	80079e0 <__sflush_r+0x1c>
 8007ac2:	4407      	add	r7, r0
 8007ac4:	eba8 0800 	sub.w	r8, r8, r0
 8007ac8:	e7e9      	b.n	8007a9e <__sflush_r+0xda>
 8007aca:	bf00      	nop
 8007acc:	20400001 	.word	0x20400001

08007ad0 <_fflush_r>:
 8007ad0:	b538      	push	{r3, r4, r5, lr}
 8007ad2:	690b      	ldr	r3, [r1, #16]
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	b913      	cbnz	r3, 8007ae0 <_fflush_r+0x10>
 8007ada:	2500      	movs	r5, #0
 8007adc:	4628      	mov	r0, r5
 8007ade:	bd38      	pop	{r3, r4, r5, pc}
 8007ae0:	b118      	cbz	r0, 8007aea <_fflush_r+0x1a>
 8007ae2:	6983      	ldr	r3, [r0, #24]
 8007ae4:	b90b      	cbnz	r3, 8007aea <_fflush_r+0x1a>
 8007ae6:	f000 f887 	bl	8007bf8 <__sinit>
 8007aea:	4b14      	ldr	r3, [pc, #80]	; (8007b3c <_fflush_r+0x6c>)
 8007aec:	429c      	cmp	r4, r3
 8007aee:	d11b      	bne.n	8007b28 <_fflush_r+0x58>
 8007af0:	686c      	ldr	r4, [r5, #4]
 8007af2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d0ef      	beq.n	8007ada <_fflush_r+0xa>
 8007afa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007afc:	07d0      	lsls	r0, r2, #31
 8007afe:	d404      	bmi.n	8007b0a <_fflush_r+0x3a>
 8007b00:	0599      	lsls	r1, r3, #22
 8007b02:	d402      	bmi.n	8007b0a <_fflush_r+0x3a>
 8007b04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b06:	f000 f915 	bl	8007d34 <__retarget_lock_acquire_recursive>
 8007b0a:	4628      	mov	r0, r5
 8007b0c:	4621      	mov	r1, r4
 8007b0e:	f7ff ff59 	bl	80079c4 <__sflush_r>
 8007b12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b14:	07da      	lsls	r2, r3, #31
 8007b16:	4605      	mov	r5, r0
 8007b18:	d4e0      	bmi.n	8007adc <_fflush_r+0xc>
 8007b1a:	89a3      	ldrh	r3, [r4, #12]
 8007b1c:	059b      	lsls	r3, r3, #22
 8007b1e:	d4dd      	bmi.n	8007adc <_fflush_r+0xc>
 8007b20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b22:	f000 f908 	bl	8007d36 <__retarget_lock_release_recursive>
 8007b26:	e7d9      	b.n	8007adc <_fflush_r+0xc>
 8007b28:	4b05      	ldr	r3, [pc, #20]	; (8007b40 <_fflush_r+0x70>)
 8007b2a:	429c      	cmp	r4, r3
 8007b2c:	d101      	bne.n	8007b32 <_fflush_r+0x62>
 8007b2e:	68ac      	ldr	r4, [r5, #8]
 8007b30:	e7df      	b.n	8007af2 <_fflush_r+0x22>
 8007b32:	4b04      	ldr	r3, [pc, #16]	; (8007b44 <_fflush_r+0x74>)
 8007b34:	429c      	cmp	r4, r3
 8007b36:	bf08      	it	eq
 8007b38:	68ec      	ldreq	r4, [r5, #12]
 8007b3a:	e7da      	b.n	8007af2 <_fflush_r+0x22>
 8007b3c:	08008db4 	.word	0x08008db4
 8007b40:	08008dd4 	.word	0x08008dd4
 8007b44:	08008d94 	.word	0x08008d94

08007b48 <std>:
 8007b48:	2300      	movs	r3, #0
 8007b4a:	b510      	push	{r4, lr}
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	e9c0 3300 	strd	r3, r3, [r0]
 8007b52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b56:	6083      	str	r3, [r0, #8]
 8007b58:	8181      	strh	r1, [r0, #12]
 8007b5a:	6643      	str	r3, [r0, #100]	; 0x64
 8007b5c:	81c2      	strh	r2, [r0, #14]
 8007b5e:	6183      	str	r3, [r0, #24]
 8007b60:	4619      	mov	r1, r3
 8007b62:	2208      	movs	r2, #8
 8007b64:	305c      	adds	r0, #92	; 0x5c
 8007b66:	f7ff fdbb 	bl	80076e0 <memset>
 8007b6a:	4b05      	ldr	r3, [pc, #20]	; (8007b80 <std+0x38>)
 8007b6c:	6263      	str	r3, [r4, #36]	; 0x24
 8007b6e:	4b05      	ldr	r3, [pc, #20]	; (8007b84 <std+0x3c>)
 8007b70:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b72:	4b05      	ldr	r3, [pc, #20]	; (8007b88 <std+0x40>)
 8007b74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b76:	4b05      	ldr	r3, [pc, #20]	; (8007b8c <std+0x44>)
 8007b78:	6224      	str	r4, [r4, #32]
 8007b7a:	6323      	str	r3, [r4, #48]	; 0x30
 8007b7c:	bd10      	pop	{r4, pc}
 8007b7e:	bf00      	nop
 8007b80:	080085d1 	.word	0x080085d1
 8007b84:	080085f3 	.word	0x080085f3
 8007b88:	0800862b 	.word	0x0800862b
 8007b8c:	0800864f 	.word	0x0800864f

08007b90 <_cleanup_r>:
 8007b90:	4901      	ldr	r1, [pc, #4]	; (8007b98 <_cleanup_r+0x8>)
 8007b92:	f000 b8af 	b.w	8007cf4 <_fwalk_reent>
 8007b96:	bf00      	nop
 8007b98:	08007ad1 	.word	0x08007ad1

08007b9c <__sfmoreglue>:
 8007b9c:	b570      	push	{r4, r5, r6, lr}
 8007b9e:	2268      	movs	r2, #104	; 0x68
 8007ba0:	1e4d      	subs	r5, r1, #1
 8007ba2:	4355      	muls	r5, r2
 8007ba4:	460e      	mov	r6, r1
 8007ba6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007baa:	f000 f99f 	bl	8007eec <_malloc_r>
 8007bae:	4604      	mov	r4, r0
 8007bb0:	b140      	cbz	r0, 8007bc4 <__sfmoreglue+0x28>
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	e9c0 1600 	strd	r1, r6, [r0]
 8007bb8:	300c      	adds	r0, #12
 8007bba:	60a0      	str	r0, [r4, #8]
 8007bbc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007bc0:	f7ff fd8e 	bl	80076e0 <memset>
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	bd70      	pop	{r4, r5, r6, pc}

08007bc8 <__sfp_lock_acquire>:
 8007bc8:	4801      	ldr	r0, [pc, #4]	; (8007bd0 <__sfp_lock_acquire+0x8>)
 8007bca:	f000 b8b3 	b.w	8007d34 <__retarget_lock_acquire_recursive>
 8007bce:	bf00      	nop
 8007bd0:	200033dd 	.word	0x200033dd

08007bd4 <__sfp_lock_release>:
 8007bd4:	4801      	ldr	r0, [pc, #4]	; (8007bdc <__sfp_lock_release+0x8>)
 8007bd6:	f000 b8ae 	b.w	8007d36 <__retarget_lock_release_recursive>
 8007bda:	bf00      	nop
 8007bdc:	200033dd 	.word	0x200033dd

08007be0 <__sinit_lock_acquire>:
 8007be0:	4801      	ldr	r0, [pc, #4]	; (8007be8 <__sinit_lock_acquire+0x8>)
 8007be2:	f000 b8a7 	b.w	8007d34 <__retarget_lock_acquire_recursive>
 8007be6:	bf00      	nop
 8007be8:	200033de 	.word	0x200033de

08007bec <__sinit_lock_release>:
 8007bec:	4801      	ldr	r0, [pc, #4]	; (8007bf4 <__sinit_lock_release+0x8>)
 8007bee:	f000 b8a2 	b.w	8007d36 <__retarget_lock_release_recursive>
 8007bf2:	bf00      	nop
 8007bf4:	200033de 	.word	0x200033de

08007bf8 <__sinit>:
 8007bf8:	b510      	push	{r4, lr}
 8007bfa:	4604      	mov	r4, r0
 8007bfc:	f7ff fff0 	bl	8007be0 <__sinit_lock_acquire>
 8007c00:	69a3      	ldr	r3, [r4, #24]
 8007c02:	b11b      	cbz	r3, 8007c0c <__sinit+0x14>
 8007c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c08:	f7ff bff0 	b.w	8007bec <__sinit_lock_release>
 8007c0c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007c10:	6523      	str	r3, [r4, #80]	; 0x50
 8007c12:	4b13      	ldr	r3, [pc, #76]	; (8007c60 <__sinit+0x68>)
 8007c14:	4a13      	ldr	r2, [pc, #76]	; (8007c64 <__sinit+0x6c>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	62a2      	str	r2, [r4, #40]	; 0x28
 8007c1a:	42a3      	cmp	r3, r4
 8007c1c:	bf04      	itt	eq
 8007c1e:	2301      	moveq	r3, #1
 8007c20:	61a3      	streq	r3, [r4, #24]
 8007c22:	4620      	mov	r0, r4
 8007c24:	f000 f820 	bl	8007c68 <__sfp>
 8007c28:	6060      	str	r0, [r4, #4]
 8007c2a:	4620      	mov	r0, r4
 8007c2c:	f000 f81c 	bl	8007c68 <__sfp>
 8007c30:	60a0      	str	r0, [r4, #8]
 8007c32:	4620      	mov	r0, r4
 8007c34:	f000 f818 	bl	8007c68 <__sfp>
 8007c38:	2200      	movs	r2, #0
 8007c3a:	60e0      	str	r0, [r4, #12]
 8007c3c:	2104      	movs	r1, #4
 8007c3e:	6860      	ldr	r0, [r4, #4]
 8007c40:	f7ff ff82 	bl	8007b48 <std>
 8007c44:	68a0      	ldr	r0, [r4, #8]
 8007c46:	2201      	movs	r2, #1
 8007c48:	2109      	movs	r1, #9
 8007c4a:	f7ff ff7d 	bl	8007b48 <std>
 8007c4e:	68e0      	ldr	r0, [r4, #12]
 8007c50:	2202      	movs	r2, #2
 8007c52:	2112      	movs	r1, #18
 8007c54:	f7ff ff78 	bl	8007b48 <std>
 8007c58:	2301      	movs	r3, #1
 8007c5a:	61a3      	str	r3, [r4, #24]
 8007c5c:	e7d2      	b.n	8007c04 <__sinit+0xc>
 8007c5e:	bf00      	nop
 8007c60:	08008c8c 	.word	0x08008c8c
 8007c64:	08007b91 	.word	0x08007b91

08007c68 <__sfp>:
 8007c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	f7ff ffac 	bl	8007bc8 <__sfp_lock_acquire>
 8007c70:	4b1e      	ldr	r3, [pc, #120]	; (8007cec <__sfp+0x84>)
 8007c72:	681e      	ldr	r6, [r3, #0]
 8007c74:	69b3      	ldr	r3, [r6, #24]
 8007c76:	b913      	cbnz	r3, 8007c7e <__sfp+0x16>
 8007c78:	4630      	mov	r0, r6
 8007c7a:	f7ff ffbd 	bl	8007bf8 <__sinit>
 8007c7e:	3648      	adds	r6, #72	; 0x48
 8007c80:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007c84:	3b01      	subs	r3, #1
 8007c86:	d503      	bpl.n	8007c90 <__sfp+0x28>
 8007c88:	6833      	ldr	r3, [r6, #0]
 8007c8a:	b30b      	cbz	r3, 8007cd0 <__sfp+0x68>
 8007c8c:	6836      	ldr	r6, [r6, #0]
 8007c8e:	e7f7      	b.n	8007c80 <__sfp+0x18>
 8007c90:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007c94:	b9d5      	cbnz	r5, 8007ccc <__sfp+0x64>
 8007c96:	4b16      	ldr	r3, [pc, #88]	; (8007cf0 <__sfp+0x88>)
 8007c98:	60e3      	str	r3, [r4, #12]
 8007c9a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007c9e:	6665      	str	r5, [r4, #100]	; 0x64
 8007ca0:	f000 f847 	bl	8007d32 <__retarget_lock_init_recursive>
 8007ca4:	f7ff ff96 	bl	8007bd4 <__sfp_lock_release>
 8007ca8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007cac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007cb0:	6025      	str	r5, [r4, #0]
 8007cb2:	61a5      	str	r5, [r4, #24]
 8007cb4:	2208      	movs	r2, #8
 8007cb6:	4629      	mov	r1, r5
 8007cb8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007cbc:	f7ff fd10 	bl	80076e0 <memset>
 8007cc0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007cc4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007cc8:	4620      	mov	r0, r4
 8007cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ccc:	3468      	adds	r4, #104	; 0x68
 8007cce:	e7d9      	b.n	8007c84 <__sfp+0x1c>
 8007cd0:	2104      	movs	r1, #4
 8007cd2:	4638      	mov	r0, r7
 8007cd4:	f7ff ff62 	bl	8007b9c <__sfmoreglue>
 8007cd8:	4604      	mov	r4, r0
 8007cda:	6030      	str	r0, [r6, #0]
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	d1d5      	bne.n	8007c8c <__sfp+0x24>
 8007ce0:	f7ff ff78 	bl	8007bd4 <__sfp_lock_release>
 8007ce4:	230c      	movs	r3, #12
 8007ce6:	603b      	str	r3, [r7, #0]
 8007ce8:	e7ee      	b.n	8007cc8 <__sfp+0x60>
 8007cea:	bf00      	nop
 8007cec:	08008c8c 	.word	0x08008c8c
 8007cf0:	ffff0001 	.word	0xffff0001

08007cf4 <_fwalk_reent>:
 8007cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cf8:	4606      	mov	r6, r0
 8007cfa:	4688      	mov	r8, r1
 8007cfc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007d00:	2700      	movs	r7, #0
 8007d02:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d06:	f1b9 0901 	subs.w	r9, r9, #1
 8007d0a:	d505      	bpl.n	8007d18 <_fwalk_reent+0x24>
 8007d0c:	6824      	ldr	r4, [r4, #0]
 8007d0e:	2c00      	cmp	r4, #0
 8007d10:	d1f7      	bne.n	8007d02 <_fwalk_reent+0xe>
 8007d12:	4638      	mov	r0, r7
 8007d14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d18:	89ab      	ldrh	r3, [r5, #12]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d907      	bls.n	8007d2e <_fwalk_reent+0x3a>
 8007d1e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d22:	3301      	adds	r3, #1
 8007d24:	d003      	beq.n	8007d2e <_fwalk_reent+0x3a>
 8007d26:	4629      	mov	r1, r5
 8007d28:	4630      	mov	r0, r6
 8007d2a:	47c0      	blx	r8
 8007d2c:	4307      	orrs	r7, r0
 8007d2e:	3568      	adds	r5, #104	; 0x68
 8007d30:	e7e9      	b.n	8007d06 <_fwalk_reent+0x12>

08007d32 <__retarget_lock_init_recursive>:
 8007d32:	4770      	bx	lr

08007d34 <__retarget_lock_acquire_recursive>:
 8007d34:	4770      	bx	lr

08007d36 <__retarget_lock_release_recursive>:
 8007d36:	4770      	bx	lr

08007d38 <__swhatbuf_r>:
 8007d38:	b570      	push	{r4, r5, r6, lr}
 8007d3a:	460e      	mov	r6, r1
 8007d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d40:	2900      	cmp	r1, #0
 8007d42:	b096      	sub	sp, #88	; 0x58
 8007d44:	4614      	mov	r4, r2
 8007d46:	461d      	mov	r5, r3
 8007d48:	da08      	bge.n	8007d5c <__swhatbuf_r+0x24>
 8007d4a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	602a      	str	r2, [r5, #0]
 8007d52:	061a      	lsls	r2, r3, #24
 8007d54:	d410      	bmi.n	8007d78 <__swhatbuf_r+0x40>
 8007d56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d5a:	e00e      	b.n	8007d7a <__swhatbuf_r+0x42>
 8007d5c:	466a      	mov	r2, sp
 8007d5e:	f000 fd5d 	bl	800881c <_fstat_r>
 8007d62:	2800      	cmp	r0, #0
 8007d64:	dbf1      	blt.n	8007d4a <__swhatbuf_r+0x12>
 8007d66:	9a01      	ldr	r2, [sp, #4]
 8007d68:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007d6c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007d70:	425a      	negs	r2, r3
 8007d72:	415a      	adcs	r2, r3
 8007d74:	602a      	str	r2, [r5, #0]
 8007d76:	e7ee      	b.n	8007d56 <__swhatbuf_r+0x1e>
 8007d78:	2340      	movs	r3, #64	; 0x40
 8007d7a:	2000      	movs	r0, #0
 8007d7c:	6023      	str	r3, [r4, #0]
 8007d7e:	b016      	add	sp, #88	; 0x58
 8007d80:	bd70      	pop	{r4, r5, r6, pc}
	...

08007d84 <__smakebuf_r>:
 8007d84:	898b      	ldrh	r3, [r1, #12]
 8007d86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007d88:	079d      	lsls	r5, r3, #30
 8007d8a:	4606      	mov	r6, r0
 8007d8c:	460c      	mov	r4, r1
 8007d8e:	d507      	bpl.n	8007da0 <__smakebuf_r+0x1c>
 8007d90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007d94:	6023      	str	r3, [r4, #0]
 8007d96:	6123      	str	r3, [r4, #16]
 8007d98:	2301      	movs	r3, #1
 8007d9a:	6163      	str	r3, [r4, #20]
 8007d9c:	b002      	add	sp, #8
 8007d9e:	bd70      	pop	{r4, r5, r6, pc}
 8007da0:	ab01      	add	r3, sp, #4
 8007da2:	466a      	mov	r2, sp
 8007da4:	f7ff ffc8 	bl	8007d38 <__swhatbuf_r>
 8007da8:	9900      	ldr	r1, [sp, #0]
 8007daa:	4605      	mov	r5, r0
 8007dac:	4630      	mov	r0, r6
 8007dae:	f000 f89d 	bl	8007eec <_malloc_r>
 8007db2:	b948      	cbnz	r0, 8007dc8 <__smakebuf_r+0x44>
 8007db4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007db8:	059a      	lsls	r2, r3, #22
 8007dba:	d4ef      	bmi.n	8007d9c <__smakebuf_r+0x18>
 8007dbc:	f023 0303 	bic.w	r3, r3, #3
 8007dc0:	f043 0302 	orr.w	r3, r3, #2
 8007dc4:	81a3      	strh	r3, [r4, #12]
 8007dc6:	e7e3      	b.n	8007d90 <__smakebuf_r+0xc>
 8007dc8:	4b0d      	ldr	r3, [pc, #52]	; (8007e00 <__smakebuf_r+0x7c>)
 8007dca:	62b3      	str	r3, [r6, #40]	; 0x28
 8007dcc:	89a3      	ldrh	r3, [r4, #12]
 8007dce:	6020      	str	r0, [r4, #0]
 8007dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dd4:	81a3      	strh	r3, [r4, #12]
 8007dd6:	9b00      	ldr	r3, [sp, #0]
 8007dd8:	6163      	str	r3, [r4, #20]
 8007dda:	9b01      	ldr	r3, [sp, #4]
 8007ddc:	6120      	str	r0, [r4, #16]
 8007dde:	b15b      	cbz	r3, 8007df8 <__smakebuf_r+0x74>
 8007de0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007de4:	4630      	mov	r0, r6
 8007de6:	f000 fd2b 	bl	8008840 <_isatty_r>
 8007dea:	b128      	cbz	r0, 8007df8 <__smakebuf_r+0x74>
 8007dec:	89a3      	ldrh	r3, [r4, #12]
 8007dee:	f023 0303 	bic.w	r3, r3, #3
 8007df2:	f043 0301 	orr.w	r3, r3, #1
 8007df6:	81a3      	strh	r3, [r4, #12]
 8007df8:	89a0      	ldrh	r0, [r4, #12]
 8007dfa:	4305      	orrs	r5, r0
 8007dfc:	81a5      	strh	r5, [r4, #12]
 8007dfe:	e7cd      	b.n	8007d9c <__smakebuf_r+0x18>
 8007e00:	08007b91 	.word	0x08007b91

08007e04 <malloc>:
 8007e04:	4b02      	ldr	r3, [pc, #8]	; (8007e10 <malloc+0xc>)
 8007e06:	4601      	mov	r1, r0
 8007e08:	6818      	ldr	r0, [r3, #0]
 8007e0a:	f000 b86f 	b.w	8007eec <_malloc_r>
 8007e0e:	bf00      	nop
 8007e10:	20000010 	.word	0x20000010

08007e14 <_free_r>:
 8007e14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e16:	2900      	cmp	r1, #0
 8007e18:	d044      	beq.n	8007ea4 <_free_r+0x90>
 8007e1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e1e:	9001      	str	r0, [sp, #4]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	f1a1 0404 	sub.w	r4, r1, #4
 8007e26:	bfb8      	it	lt
 8007e28:	18e4      	addlt	r4, r4, r3
 8007e2a:	f000 fd2b 	bl	8008884 <__malloc_lock>
 8007e2e:	4a1e      	ldr	r2, [pc, #120]	; (8007ea8 <_free_r+0x94>)
 8007e30:	9801      	ldr	r0, [sp, #4]
 8007e32:	6813      	ldr	r3, [r2, #0]
 8007e34:	b933      	cbnz	r3, 8007e44 <_free_r+0x30>
 8007e36:	6063      	str	r3, [r4, #4]
 8007e38:	6014      	str	r4, [r2, #0]
 8007e3a:	b003      	add	sp, #12
 8007e3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e40:	f000 bd26 	b.w	8008890 <__malloc_unlock>
 8007e44:	42a3      	cmp	r3, r4
 8007e46:	d908      	bls.n	8007e5a <_free_r+0x46>
 8007e48:	6825      	ldr	r5, [r4, #0]
 8007e4a:	1961      	adds	r1, r4, r5
 8007e4c:	428b      	cmp	r3, r1
 8007e4e:	bf01      	itttt	eq
 8007e50:	6819      	ldreq	r1, [r3, #0]
 8007e52:	685b      	ldreq	r3, [r3, #4]
 8007e54:	1949      	addeq	r1, r1, r5
 8007e56:	6021      	streq	r1, [r4, #0]
 8007e58:	e7ed      	b.n	8007e36 <_free_r+0x22>
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	b10b      	cbz	r3, 8007e64 <_free_r+0x50>
 8007e60:	42a3      	cmp	r3, r4
 8007e62:	d9fa      	bls.n	8007e5a <_free_r+0x46>
 8007e64:	6811      	ldr	r1, [r2, #0]
 8007e66:	1855      	adds	r5, r2, r1
 8007e68:	42a5      	cmp	r5, r4
 8007e6a:	d10b      	bne.n	8007e84 <_free_r+0x70>
 8007e6c:	6824      	ldr	r4, [r4, #0]
 8007e6e:	4421      	add	r1, r4
 8007e70:	1854      	adds	r4, r2, r1
 8007e72:	42a3      	cmp	r3, r4
 8007e74:	6011      	str	r1, [r2, #0]
 8007e76:	d1e0      	bne.n	8007e3a <_free_r+0x26>
 8007e78:	681c      	ldr	r4, [r3, #0]
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	6053      	str	r3, [r2, #4]
 8007e7e:	4421      	add	r1, r4
 8007e80:	6011      	str	r1, [r2, #0]
 8007e82:	e7da      	b.n	8007e3a <_free_r+0x26>
 8007e84:	d902      	bls.n	8007e8c <_free_r+0x78>
 8007e86:	230c      	movs	r3, #12
 8007e88:	6003      	str	r3, [r0, #0]
 8007e8a:	e7d6      	b.n	8007e3a <_free_r+0x26>
 8007e8c:	6825      	ldr	r5, [r4, #0]
 8007e8e:	1961      	adds	r1, r4, r5
 8007e90:	428b      	cmp	r3, r1
 8007e92:	bf04      	itt	eq
 8007e94:	6819      	ldreq	r1, [r3, #0]
 8007e96:	685b      	ldreq	r3, [r3, #4]
 8007e98:	6063      	str	r3, [r4, #4]
 8007e9a:	bf04      	itt	eq
 8007e9c:	1949      	addeq	r1, r1, r5
 8007e9e:	6021      	streq	r1, [r4, #0]
 8007ea0:	6054      	str	r4, [r2, #4]
 8007ea2:	e7ca      	b.n	8007e3a <_free_r+0x26>
 8007ea4:	b003      	add	sp, #12
 8007ea6:	bd30      	pop	{r4, r5, pc}
 8007ea8:	200033e0 	.word	0x200033e0

08007eac <sbrk_aligned>:
 8007eac:	b570      	push	{r4, r5, r6, lr}
 8007eae:	4e0e      	ldr	r6, [pc, #56]	; (8007ee8 <sbrk_aligned+0x3c>)
 8007eb0:	460c      	mov	r4, r1
 8007eb2:	6831      	ldr	r1, [r6, #0]
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	b911      	cbnz	r1, 8007ebe <sbrk_aligned+0x12>
 8007eb8:	f000 fb7a 	bl	80085b0 <_sbrk_r>
 8007ebc:	6030      	str	r0, [r6, #0]
 8007ebe:	4621      	mov	r1, r4
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	f000 fb75 	bl	80085b0 <_sbrk_r>
 8007ec6:	1c43      	adds	r3, r0, #1
 8007ec8:	d00a      	beq.n	8007ee0 <sbrk_aligned+0x34>
 8007eca:	1cc4      	adds	r4, r0, #3
 8007ecc:	f024 0403 	bic.w	r4, r4, #3
 8007ed0:	42a0      	cmp	r0, r4
 8007ed2:	d007      	beq.n	8007ee4 <sbrk_aligned+0x38>
 8007ed4:	1a21      	subs	r1, r4, r0
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	f000 fb6a 	bl	80085b0 <_sbrk_r>
 8007edc:	3001      	adds	r0, #1
 8007ede:	d101      	bne.n	8007ee4 <sbrk_aligned+0x38>
 8007ee0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007ee4:	4620      	mov	r0, r4
 8007ee6:	bd70      	pop	{r4, r5, r6, pc}
 8007ee8:	200033e4 	.word	0x200033e4

08007eec <_malloc_r>:
 8007eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef0:	1ccd      	adds	r5, r1, #3
 8007ef2:	f025 0503 	bic.w	r5, r5, #3
 8007ef6:	3508      	adds	r5, #8
 8007ef8:	2d0c      	cmp	r5, #12
 8007efa:	bf38      	it	cc
 8007efc:	250c      	movcc	r5, #12
 8007efe:	2d00      	cmp	r5, #0
 8007f00:	4607      	mov	r7, r0
 8007f02:	db01      	blt.n	8007f08 <_malloc_r+0x1c>
 8007f04:	42a9      	cmp	r1, r5
 8007f06:	d905      	bls.n	8007f14 <_malloc_r+0x28>
 8007f08:	230c      	movs	r3, #12
 8007f0a:	603b      	str	r3, [r7, #0]
 8007f0c:	2600      	movs	r6, #0
 8007f0e:	4630      	mov	r0, r6
 8007f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f14:	4e2e      	ldr	r6, [pc, #184]	; (8007fd0 <_malloc_r+0xe4>)
 8007f16:	f000 fcb5 	bl	8008884 <__malloc_lock>
 8007f1a:	6833      	ldr	r3, [r6, #0]
 8007f1c:	461c      	mov	r4, r3
 8007f1e:	bb34      	cbnz	r4, 8007f6e <_malloc_r+0x82>
 8007f20:	4629      	mov	r1, r5
 8007f22:	4638      	mov	r0, r7
 8007f24:	f7ff ffc2 	bl	8007eac <sbrk_aligned>
 8007f28:	1c43      	adds	r3, r0, #1
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	d14d      	bne.n	8007fca <_malloc_r+0xde>
 8007f2e:	6834      	ldr	r4, [r6, #0]
 8007f30:	4626      	mov	r6, r4
 8007f32:	2e00      	cmp	r6, #0
 8007f34:	d140      	bne.n	8007fb8 <_malloc_r+0xcc>
 8007f36:	6823      	ldr	r3, [r4, #0]
 8007f38:	4631      	mov	r1, r6
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	eb04 0803 	add.w	r8, r4, r3
 8007f40:	f000 fb36 	bl	80085b0 <_sbrk_r>
 8007f44:	4580      	cmp	r8, r0
 8007f46:	d13a      	bne.n	8007fbe <_malloc_r+0xd2>
 8007f48:	6821      	ldr	r1, [r4, #0]
 8007f4a:	3503      	adds	r5, #3
 8007f4c:	1a6d      	subs	r5, r5, r1
 8007f4e:	f025 0503 	bic.w	r5, r5, #3
 8007f52:	3508      	adds	r5, #8
 8007f54:	2d0c      	cmp	r5, #12
 8007f56:	bf38      	it	cc
 8007f58:	250c      	movcc	r5, #12
 8007f5a:	4629      	mov	r1, r5
 8007f5c:	4638      	mov	r0, r7
 8007f5e:	f7ff ffa5 	bl	8007eac <sbrk_aligned>
 8007f62:	3001      	adds	r0, #1
 8007f64:	d02b      	beq.n	8007fbe <_malloc_r+0xd2>
 8007f66:	6823      	ldr	r3, [r4, #0]
 8007f68:	442b      	add	r3, r5
 8007f6a:	6023      	str	r3, [r4, #0]
 8007f6c:	e00e      	b.n	8007f8c <_malloc_r+0xa0>
 8007f6e:	6822      	ldr	r2, [r4, #0]
 8007f70:	1b52      	subs	r2, r2, r5
 8007f72:	d41e      	bmi.n	8007fb2 <_malloc_r+0xc6>
 8007f74:	2a0b      	cmp	r2, #11
 8007f76:	d916      	bls.n	8007fa6 <_malloc_r+0xba>
 8007f78:	1961      	adds	r1, r4, r5
 8007f7a:	42a3      	cmp	r3, r4
 8007f7c:	6025      	str	r5, [r4, #0]
 8007f7e:	bf18      	it	ne
 8007f80:	6059      	strne	r1, [r3, #4]
 8007f82:	6863      	ldr	r3, [r4, #4]
 8007f84:	bf08      	it	eq
 8007f86:	6031      	streq	r1, [r6, #0]
 8007f88:	5162      	str	r2, [r4, r5]
 8007f8a:	604b      	str	r3, [r1, #4]
 8007f8c:	4638      	mov	r0, r7
 8007f8e:	f104 060b 	add.w	r6, r4, #11
 8007f92:	f000 fc7d 	bl	8008890 <__malloc_unlock>
 8007f96:	f026 0607 	bic.w	r6, r6, #7
 8007f9a:	1d23      	adds	r3, r4, #4
 8007f9c:	1af2      	subs	r2, r6, r3
 8007f9e:	d0b6      	beq.n	8007f0e <_malloc_r+0x22>
 8007fa0:	1b9b      	subs	r3, r3, r6
 8007fa2:	50a3      	str	r3, [r4, r2]
 8007fa4:	e7b3      	b.n	8007f0e <_malloc_r+0x22>
 8007fa6:	6862      	ldr	r2, [r4, #4]
 8007fa8:	42a3      	cmp	r3, r4
 8007faa:	bf0c      	ite	eq
 8007fac:	6032      	streq	r2, [r6, #0]
 8007fae:	605a      	strne	r2, [r3, #4]
 8007fb0:	e7ec      	b.n	8007f8c <_malloc_r+0xa0>
 8007fb2:	4623      	mov	r3, r4
 8007fb4:	6864      	ldr	r4, [r4, #4]
 8007fb6:	e7b2      	b.n	8007f1e <_malloc_r+0x32>
 8007fb8:	4634      	mov	r4, r6
 8007fba:	6876      	ldr	r6, [r6, #4]
 8007fbc:	e7b9      	b.n	8007f32 <_malloc_r+0x46>
 8007fbe:	230c      	movs	r3, #12
 8007fc0:	603b      	str	r3, [r7, #0]
 8007fc2:	4638      	mov	r0, r7
 8007fc4:	f000 fc64 	bl	8008890 <__malloc_unlock>
 8007fc8:	e7a1      	b.n	8007f0e <_malloc_r+0x22>
 8007fca:	6025      	str	r5, [r4, #0]
 8007fcc:	e7de      	b.n	8007f8c <_malloc_r+0xa0>
 8007fce:	bf00      	nop
 8007fd0:	200033e0 	.word	0x200033e0

08007fd4 <__sfputc_r>:
 8007fd4:	6893      	ldr	r3, [r2, #8]
 8007fd6:	3b01      	subs	r3, #1
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	b410      	push	{r4}
 8007fdc:	6093      	str	r3, [r2, #8]
 8007fde:	da08      	bge.n	8007ff2 <__sfputc_r+0x1e>
 8007fe0:	6994      	ldr	r4, [r2, #24]
 8007fe2:	42a3      	cmp	r3, r4
 8007fe4:	db01      	blt.n	8007fea <__sfputc_r+0x16>
 8007fe6:	290a      	cmp	r1, #10
 8007fe8:	d103      	bne.n	8007ff2 <__sfputc_r+0x1e>
 8007fea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fee:	f000 bb33 	b.w	8008658 <__swbuf_r>
 8007ff2:	6813      	ldr	r3, [r2, #0]
 8007ff4:	1c58      	adds	r0, r3, #1
 8007ff6:	6010      	str	r0, [r2, #0]
 8007ff8:	7019      	strb	r1, [r3, #0]
 8007ffa:	4608      	mov	r0, r1
 8007ffc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008000:	4770      	bx	lr

08008002 <__sfputs_r>:
 8008002:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008004:	4606      	mov	r6, r0
 8008006:	460f      	mov	r7, r1
 8008008:	4614      	mov	r4, r2
 800800a:	18d5      	adds	r5, r2, r3
 800800c:	42ac      	cmp	r4, r5
 800800e:	d101      	bne.n	8008014 <__sfputs_r+0x12>
 8008010:	2000      	movs	r0, #0
 8008012:	e007      	b.n	8008024 <__sfputs_r+0x22>
 8008014:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008018:	463a      	mov	r2, r7
 800801a:	4630      	mov	r0, r6
 800801c:	f7ff ffda 	bl	8007fd4 <__sfputc_r>
 8008020:	1c43      	adds	r3, r0, #1
 8008022:	d1f3      	bne.n	800800c <__sfputs_r+0xa>
 8008024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008028 <_vfiprintf_r>:
 8008028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800802c:	460d      	mov	r5, r1
 800802e:	b09d      	sub	sp, #116	; 0x74
 8008030:	4614      	mov	r4, r2
 8008032:	4698      	mov	r8, r3
 8008034:	4606      	mov	r6, r0
 8008036:	b118      	cbz	r0, 8008040 <_vfiprintf_r+0x18>
 8008038:	6983      	ldr	r3, [r0, #24]
 800803a:	b90b      	cbnz	r3, 8008040 <_vfiprintf_r+0x18>
 800803c:	f7ff fddc 	bl	8007bf8 <__sinit>
 8008040:	4b89      	ldr	r3, [pc, #548]	; (8008268 <_vfiprintf_r+0x240>)
 8008042:	429d      	cmp	r5, r3
 8008044:	d11b      	bne.n	800807e <_vfiprintf_r+0x56>
 8008046:	6875      	ldr	r5, [r6, #4]
 8008048:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800804a:	07d9      	lsls	r1, r3, #31
 800804c:	d405      	bmi.n	800805a <_vfiprintf_r+0x32>
 800804e:	89ab      	ldrh	r3, [r5, #12]
 8008050:	059a      	lsls	r2, r3, #22
 8008052:	d402      	bmi.n	800805a <_vfiprintf_r+0x32>
 8008054:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008056:	f7ff fe6d 	bl	8007d34 <__retarget_lock_acquire_recursive>
 800805a:	89ab      	ldrh	r3, [r5, #12]
 800805c:	071b      	lsls	r3, r3, #28
 800805e:	d501      	bpl.n	8008064 <_vfiprintf_r+0x3c>
 8008060:	692b      	ldr	r3, [r5, #16]
 8008062:	b9eb      	cbnz	r3, 80080a0 <_vfiprintf_r+0x78>
 8008064:	4629      	mov	r1, r5
 8008066:	4630      	mov	r0, r6
 8008068:	f000 fb5a 	bl	8008720 <__swsetup_r>
 800806c:	b1c0      	cbz	r0, 80080a0 <_vfiprintf_r+0x78>
 800806e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008070:	07dc      	lsls	r4, r3, #31
 8008072:	d50e      	bpl.n	8008092 <_vfiprintf_r+0x6a>
 8008074:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008078:	b01d      	add	sp, #116	; 0x74
 800807a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800807e:	4b7b      	ldr	r3, [pc, #492]	; (800826c <_vfiprintf_r+0x244>)
 8008080:	429d      	cmp	r5, r3
 8008082:	d101      	bne.n	8008088 <_vfiprintf_r+0x60>
 8008084:	68b5      	ldr	r5, [r6, #8]
 8008086:	e7df      	b.n	8008048 <_vfiprintf_r+0x20>
 8008088:	4b79      	ldr	r3, [pc, #484]	; (8008270 <_vfiprintf_r+0x248>)
 800808a:	429d      	cmp	r5, r3
 800808c:	bf08      	it	eq
 800808e:	68f5      	ldreq	r5, [r6, #12]
 8008090:	e7da      	b.n	8008048 <_vfiprintf_r+0x20>
 8008092:	89ab      	ldrh	r3, [r5, #12]
 8008094:	0598      	lsls	r0, r3, #22
 8008096:	d4ed      	bmi.n	8008074 <_vfiprintf_r+0x4c>
 8008098:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800809a:	f7ff fe4c 	bl	8007d36 <__retarget_lock_release_recursive>
 800809e:	e7e9      	b.n	8008074 <_vfiprintf_r+0x4c>
 80080a0:	2300      	movs	r3, #0
 80080a2:	9309      	str	r3, [sp, #36]	; 0x24
 80080a4:	2320      	movs	r3, #32
 80080a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80080aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80080ae:	2330      	movs	r3, #48	; 0x30
 80080b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008274 <_vfiprintf_r+0x24c>
 80080b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80080b8:	f04f 0901 	mov.w	r9, #1
 80080bc:	4623      	mov	r3, r4
 80080be:	469a      	mov	sl, r3
 80080c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080c4:	b10a      	cbz	r2, 80080ca <_vfiprintf_r+0xa2>
 80080c6:	2a25      	cmp	r2, #37	; 0x25
 80080c8:	d1f9      	bne.n	80080be <_vfiprintf_r+0x96>
 80080ca:	ebba 0b04 	subs.w	fp, sl, r4
 80080ce:	d00b      	beq.n	80080e8 <_vfiprintf_r+0xc0>
 80080d0:	465b      	mov	r3, fp
 80080d2:	4622      	mov	r2, r4
 80080d4:	4629      	mov	r1, r5
 80080d6:	4630      	mov	r0, r6
 80080d8:	f7ff ff93 	bl	8008002 <__sfputs_r>
 80080dc:	3001      	adds	r0, #1
 80080de:	f000 80aa 	beq.w	8008236 <_vfiprintf_r+0x20e>
 80080e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080e4:	445a      	add	r2, fp
 80080e6:	9209      	str	r2, [sp, #36]	; 0x24
 80080e8:	f89a 3000 	ldrb.w	r3, [sl]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f000 80a2 	beq.w	8008236 <_vfiprintf_r+0x20e>
 80080f2:	2300      	movs	r3, #0
 80080f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080fc:	f10a 0a01 	add.w	sl, sl, #1
 8008100:	9304      	str	r3, [sp, #16]
 8008102:	9307      	str	r3, [sp, #28]
 8008104:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008108:	931a      	str	r3, [sp, #104]	; 0x68
 800810a:	4654      	mov	r4, sl
 800810c:	2205      	movs	r2, #5
 800810e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008112:	4858      	ldr	r0, [pc, #352]	; (8008274 <_vfiprintf_r+0x24c>)
 8008114:	f7f8 f86c 	bl	80001f0 <memchr>
 8008118:	9a04      	ldr	r2, [sp, #16]
 800811a:	b9d8      	cbnz	r0, 8008154 <_vfiprintf_r+0x12c>
 800811c:	06d1      	lsls	r1, r2, #27
 800811e:	bf44      	itt	mi
 8008120:	2320      	movmi	r3, #32
 8008122:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008126:	0713      	lsls	r3, r2, #28
 8008128:	bf44      	itt	mi
 800812a:	232b      	movmi	r3, #43	; 0x2b
 800812c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008130:	f89a 3000 	ldrb.w	r3, [sl]
 8008134:	2b2a      	cmp	r3, #42	; 0x2a
 8008136:	d015      	beq.n	8008164 <_vfiprintf_r+0x13c>
 8008138:	9a07      	ldr	r2, [sp, #28]
 800813a:	4654      	mov	r4, sl
 800813c:	2000      	movs	r0, #0
 800813e:	f04f 0c0a 	mov.w	ip, #10
 8008142:	4621      	mov	r1, r4
 8008144:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008148:	3b30      	subs	r3, #48	; 0x30
 800814a:	2b09      	cmp	r3, #9
 800814c:	d94e      	bls.n	80081ec <_vfiprintf_r+0x1c4>
 800814e:	b1b0      	cbz	r0, 800817e <_vfiprintf_r+0x156>
 8008150:	9207      	str	r2, [sp, #28]
 8008152:	e014      	b.n	800817e <_vfiprintf_r+0x156>
 8008154:	eba0 0308 	sub.w	r3, r0, r8
 8008158:	fa09 f303 	lsl.w	r3, r9, r3
 800815c:	4313      	orrs	r3, r2
 800815e:	9304      	str	r3, [sp, #16]
 8008160:	46a2      	mov	sl, r4
 8008162:	e7d2      	b.n	800810a <_vfiprintf_r+0xe2>
 8008164:	9b03      	ldr	r3, [sp, #12]
 8008166:	1d19      	adds	r1, r3, #4
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	9103      	str	r1, [sp, #12]
 800816c:	2b00      	cmp	r3, #0
 800816e:	bfbb      	ittet	lt
 8008170:	425b      	neglt	r3, r3
 8008172:	f042 0202 	orrlt.w	r2, r2, #2
 8008176:	9307      	strge	r3, [sp, #28]
 8008178:	9307      	strlt	r3, [sp, #28]
 800817a:	bfb8      	it	lt
 800817c:	9204      	strlt	r2, [sp, #16]
 800817e:	7823      	ldrb	r3, [r4, #0]
 8008180:	2b2e      	cmp	r3, #46	; 0x2e
 8008182:	d10c      	bne.n	800819e <_vfiprintf_r+0x176>
 8008184:	7863      	ldrb	r3, [r4, #1]
 8008186:	2b2a      	cmp	r3, #42	; 0x2a
 8008188:	d135      	bne.n	80081f6 <_vfiprintf_r+0x1ce>
 800818a:	9b03      	ldr	r3, [sp, #12]
 800818c:	1d1a      	adds	r2, r3, #4
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	9203      	str	r2, [sp, #12]
 8008192:	2b00      	cmp	r3, #0
 8008194:	bfb8      	it	lt
 8008196:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800819a:	3402      	adds	r4, #2
 800819c:	9305      	str	r3, [sp, #20]
 800819e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008284 <_vfiprintf_r+0x25c>
 80081a2:	7821      	ldrb	r1, [r4, #0]
 80081a4:	2203      	movs	r2, #3
 80081a6:	4650      	mov	r0, sl
 80081a8:	f7f8 f822 	bl	80001f0 <memchr>
 80081ac:	b140      	cbz	r0, 80081c0 <_vfiprintf_r+0x198>
 80081ae:	2340      	movs	r3, #64	; 0x40
 80081b0:	eba0 000a 	sub.w	r0, r0, sl
 80081b4:	fa03 f000 	lsl.w	r0, r3, r0
 80081b8:	9b04      	ldr	r3, [sp, #16]
 80081ba:	4303      	orrs	r3, r0
 80081bc:	3401      	adds	r4, #1
 80081be:	9304      	str	r3, [sp, #16]
 80081c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081c4:	482c      	ldr	r0, [pc, #176]	; (8008278 <_vfiprintf_r+0x250>)
 80081c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80081ca:	2206      	movs	r2, #6
 80081cc:	f7f8 f810 	bl	80001f0 <memchr>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d03f      	beq.n	8008254 <_vfiprintf_r+0x22c>
 80081d4:	4b29      	ldr	r3, [pc, #164]	; (800827c <_vfiprintf_r+0x254>)
 80081d6:	bb1b      	cbnz	r3, 8008220 <_vfiprintf_r+0x1f8>
 80081d8:	9b03      	ldr	r3, [sp, #12]
 80081da:	3307      	adds	r3, #7
 80081dc:	f023 0307 	bic.w	r3, r3, #7
 80081e0:	3308      	adds	r3, #8
 80081e2:	9303      	str	r3, [sp, #12]
 80081e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081e6:	443b      	add	r3, r7
 80081e8:	9309      	str	r3, [sp, #36]	; 0x24
 80081ea:	e767      	b.n	80080bc <_vfiprintf_r+0x94>
 80081ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80081f0:	460c      	mov	r4, r1
 80081f2:	2001      	movs	r0, #1
 80081f4:	e7a5      	b.n	8008142 <_vfiprintf_r+0x11a>
 80081f6:	2300      	movs	r3, #0
 80081f8:	3401      	adds	r4, #1
 80081fa:	9305      	str	r3, [sp, #20]
 80081fc:	4619      	mov	r1, r3
 80081fe:	f04f 0c0a 	mov.w	ip, #10
 8008202:	4620      	mov	r0, r4
 8008204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008208:	3a30      	subs	r2, #48	; 0x30
 800820a:	2a09      	cmp	r2, #9
 800820c:	d903      	bls.n	8008216 <_vfiprintf_r+0x1ee>
 800820e:	2b00      	cmp	r3, #0
 8008210:	d0c5      	beq.n	800819e <_vfiprintf_r+0x176>
 8008212:	9105      	str	r1, [sp, #20]
 8008214:	e7c3      	b.n	800819e <_vfiprintf_r+0x176>
 8008216:	fb0c 2101 	mla	r1, ip, r1, r2
 800821a:	4604      	mov	r4, r0
 800821c:	2301      	movs	r3, #1
 800821e:	e7f0      	b.n	8008202 <_vfiprintf_r+0x1da>
 8008220:	ab03      	add	r3, sp, #12
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	462a      	mov	r2, r5
 8008226:	4b16      	ldr	r3, [pc, #88]	; (8008280 <_vfiprintf_r+0x258>)
 8008228:	a904      	add	r1, sp, #16
 800822a:	4630      	mov	r0, r6
 800822c:	f3af 8000 	nop.w
 8008230:	4607      	mov	r7, r0
 8008232:	1c78      	adds	r0, r7, #1
 8008234:	d1d6      	bne.n	80081e4 <_vfiprintf_r+0x1bc>
 8008236:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008238:	07d9      	lsls	r1, r3, #31
 800823a:	d405      	bmi.n	8008248 <_vfiprintf_r+0x220>
 800823c:	89ab      	ldrh	r3, [r5, #12]
 800823e:	059a      	lsls	r2, r3, #22
 8008240:	d402      	bmi.n	8008248 <_vfiprintf_r+0x220>
 8008242:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008244:	f7ff fd77 	bl	8007d36 <__retarget_lock_release_recursive>
 8008248:	89ab      	ldrh	r3, [r5, #12]
 800824a:	065b      	lsls	r3, r3, #25
 800824c:	f53f af12 	bmi.w	8008074 <_vfiprintf_r+0x4c>
 8008250:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008252:	e711      	b.n	8008078 <_vfiprintf_r+0x50>
 8008254:	ab03      	add	r3, sp, #12
 8008256:	9300      	str	r3, [sp, #0]
 8008258:	462a      	mov	r2, r5
 800825a:	4b09      	ldr	r3, [pc, #36]	; (8008280 <_vfiprintf_r+0x258>)
 800825c:	a904      	add	r1, sp, #16
 800825e:	4630      	mov	r0, r6
 8008260:	f000 f880 	bl	8008364 <_printf_i>
 8008264:	e7e4      	b.n	8008230 <_vfiprintf_r+0x208>
 8008266:	bf00      	nop
 8008268:	08008db4 	.word	0x08008db4
 800826c:	08008dd4 	.word	0x08008dd4
 8008270:	08008d94 	.word	0x08008d94
 8008274:	08008df4 	.word	0x08008df4
 8008278:	08008dfe 	.word	0x08008dfe
 800827c:	00000000 	.word	0x00000000
 8008280:	08008003 	.word	0x08008003
 8008284:	08008dfa 	.word	0x08008dfa

08008288 <_printf_common>:
 8008288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800828c:	4616      	mov	r6, r2
 800828e:	4699      	mov	r9, r3
 8008290:	688a      	ldr	r2, [r1, #8]
 8008292:	690b      	ldr	r3, [r1, #16]
 8008294:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008298:	4293      	cmp	r3, r2
 800829a:	bfb8      	it	lt
 800829c:	4613      	movlt	r3, r2
 800829e:	6033      	str	r3, [r6, #0]
 80082a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80082a4:	4607      	mov	r7, r0
 80082a6:	460c      	mov	r4, r1
 80082a8:	b10a      	cbz	r2, 80082ae <_printf_common+0x26>
 80082aa:	3301      	adds	r3, #1
 80082ac:	6033      	str	r3, [r6, #0]
 80082ae:	6823      	ldr	r3, [r4, #0]
 80082b0:	0699      	lsls	r1, r3, #26
 80082b2:	bf42      	ittt	mi
 80082b4:	6833      	ldrmi	r3, [r6, #0]
 80082b6:	3302      	addmi	r3, #2
 80082b8:	6033      	strmi	r3, [r6, #0]
 80082ba:	6825      	ldr	r5, [r4, #0]
 80082bc:	f015 0506 	ands.w	r5, r5, #6
 80082c0:	d106      	bne.n	80082d0 <_printf_common+0x48>
 80082c2:	f104 0a19 	add.w	sl, r4, #25
 80082c6:	68e3      	ldr	r3, [r4, #12]
 80082c8:	6832      	ldr	r2, [r6, #0]
 80082ca:	1a9b      	subs	r3, r3, r2
 80082cc:	42ab      	cmp	r3, r5
 80082ce:	dc26      	bgt.n	800831e <_printf_common+0x96>
 80082d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80082d4:	1e13      	subs	r3, r2, #0
 80082d6:	6822      	ldr	r2, [r4, #0]
 80082d8:	bf18      	it	ne
 80082da:	2301      	movne	r3, #1
 80082dc:	0692      	lsls	r2, r2, #26
 80082de:	d42b      	bmi.n	8008338 <_printf_common+0xb0>
 80082e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80082e4:	4649      	mov	r1, r9
 80082e6:	4638      	mov	r0, r7
 80082e8:	47c0      	blx	r8
 80082ea:	3001      	adds	r0, #1
 80082ec:	d01e      	beq.n	800832c <_printf_common+0xa4>
 80082ee:	6823      	ldr	r3, [r4, #0]
 80082f0:	68e5      	ldr	r5, [r4, #12]
 80082f2:	6832      	ldr	r2, [r6, #0]
 80082f4:	f003 0306 	and.w	r3, r3, #6
 80082f8:	2b04      	cmp	r3, #4
 80082fa:	bf08      	it	eq
 80082fc:	1aad      	subeq	r5, r5, r2
 80082fe:	68a3      	ldr	r3, [r4, #8]
 8008300:	6922      	ldr	r2, [r4, #16]
 8008302:	bf0c      	ite	eq
 8008304:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008308:	2500      	movne	r5, #0
 800830a:	4293      	cmp	r3, r2
 800830c:	bfc4      	itt	gt
 800830e:	1a9b      	subgt	r3, r3, r2
 8008310:	18ed      	addgt	r5, r5, r3
 8008312:	2600      	movs	r6, #0
 8008314:	341a      	adds	r4, #26
 8008316:	42b5      	cmp	r5, r6
 8008318:	d11a      	bne.n	8008350 <_printf_common+0xc8>
 800831a:	2000      	movs	r0, #0
 800831c:	e008      	b.n	8008330 <_printf_common+0xa8>
 800831e:	2301      	movs	r3, #1
 8008320:	4652      	mov	r2, sl
 8008322:	4649      	mov	r1, r9
 8008324:	4638      	mov	r0, r7
 8008326:	47c0      	blx	r8
 8008328:	3001      	adds	r0, #1
 800832a:	d103      	bne.n	8008334 <_printf_common+0xac>
 800832c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008334:	3501      	adds	r5, #1
 8008336:	e7c6      	b.n	80082c6 <_printf_common+0x3e>
 8008338:	18e1      	adds	r1, r4, r3
 800833a:	1c5a      	adds	r2, r3, #1
 800833c:	2030      	movs	r0, #48	; 0x30
 800833e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008342:	4422      	add	r2, r4
 8008344:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008348:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800834c:	3302      	adds	r3, #2
 800834e:	e7c7      	b.n	80082e0 <_printf_common+0x58>
 8008350:	2301      	movs	r3, #1
 8008352:	4622      	mov	r2, r4
 8008354:	4649      	mov	r1, r9
 8008356:	4638      	mov	r0, r7
 8008358:	47c0      	blx	r8
 800835a:	3001      	adds	r0, #1
 800835c:	d0e6      	beq.n	800832c <_printf_common+0xa4>
 800835e:	3601      	adds	r6, #1
 8008360:	e7d9      	b.n	8008316 <_printf_common+0x8e>
	...

08008364 <_printf_i>:
 8008364:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008368:	7e0f      	ldrb	r7, [r1, #24]
 800836a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800836c:	2f78      	cmp	r7, #120	; 0x78
 800836e:	4691      	mov	r9, r2
 8008370:	4680      	mov	r8, r0
 8008372:	460c      	mov	r4, r1
 8008374:	469a      	mov	sl, r3
 8008376:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800837a:	d807      	bhi.n	800838c <_printf_i+0x28>
 800837c:	2f62      	cmp	r7, #98	; 0x62
 800837e:	d80a      	bhi.n	8008396 <_printf_i+0x32>
 8008380:	2f00      	cmp	r7, #0
 8008382:	f000 80d8 	beq.w	8008536 <_printf_i+0x1d2>
 8008386:	2f58      	cmp	r7, #88	; 0x58
 8008388:	f000 80a3 	beq.w	80084d2 <_printf_i+0x16e>
 800838c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008390:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008394:	e03a      	b.n	800840c <_printf_i+0xa8>
 8008396:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800839a:	2b15      	cmp	r3, #21
 800839c:	d8f6      	bhi.n	800838c <_printf_i+0x28>
 800839e:	a101      	add	r1, pc, #4	; (adr r1, 80083a4 <_printf_i+0x40>)
 80083a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083a4:	080083fd 	.word	0x080083fd
 80083a8:	08008411 	.word	0x08008411
 80083ac:	0800838d 	.word	0x0800838d
 80083b0:	0800838d 	.word	0x0800838d
 80083b4:	0800838d 	.word	0x0800838d
 80083b8:	0800838d 	.word	0x0800838d
 80083bc:	08008411 	.word	0x08008411
 80083c0:	0800838d 	.word	0x0800838d
 80083c4:	0800838d 	.word	0x0800838d
 80083c8:	0800838d 	.word	0x0800838d
 80083cc:	0800838d 	.word	0x0800838d
 80083d0:	0800851d 	.word	0x0800851d
 80083d4:	08008441 	.word	0x08008441
 80083d8:	080084ff 	.word	0x080084ff
 80083dc:	0800838d 	.word	0x0800838d
 80083e0:	0800838d 	.word	0x0800838d
 80083e4:	0800853f 	.word	0x0800853f
 80083e8:	0800838d 	.word	0x0800838d
 80083ec:	08008441 	.word	0x08008441
 80083f0:	0800838d 	.word	0x0800838d
 80083f4:	0800838d 	.word	0x0800838d
 80083f8:	08008507 	.word	0x08008507
 80083fc:	682b      	ldr	r3, [r5, #0]
 80083fe:	1d1a      	adds	r2, r3, #4
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	602a      	str	r2, [r5, #0]
 8008404:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008408:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800840c:	2301      	movs	r3, #1
 800840e:	e0a3      	b.n	8008558 <_printf_i+0x1f4>
 8008410:	6820      	ldr	r0, [r4, #0]
 8008412:	6829      	ldr	r1, [r5, #0]
 8008414:	0606      	lsls	r6, r0, #24
 8008416:	f101 0304 	add.w	r3, r1, #4
 800841a:	d50a      	bpl.n	8008432 <_printf_i+0xce>
 800841c:	680e      	ldr	r6, [r1, #0]
 800841e:	602b      	str	r3, [r5, #0]
 8008420:	2e00      	cmp	r6, #0
 8008422:	da03      	bge.n	800842c <_printf_i+0xc8>
 8008424:	232d      	movs	r3, #45	; 0x2d
 8008426:	4276      	negs	r6, r6
 8008428:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800842c:	485e      	ldr	r0, [pc, #376]	; (80085a8 <_printf_i+0x244>)
 800842e:	230a      	movs	r3, #10
 8008430:	e019      	b.n	8008466 <_printf_i+0x102>
 8008432:	680e      	ldr	r6, [r1, #0]
 8008434:	602b      	str	r3, [r5, #0]
 8008436:	f010 0f40 	tst.w	r0, #64	; 0x40
 800843a:	bf18      	it	ne
 800843c:	b236      	sxthne	r6, r6
 800843e:	e7ef      	b.n	8008420 <_printf_i+0xbc>
 8008440:	682b      	ldr	r3, [r5, #0]
 8008442:	6820      	ldr	r0, [r4, #0]
 8008444:	1d19      	adds	r1, r3, #4
 8008446:	6029      	str	r1, [r5, #0]
 8008448:	0601      	lsls	r1, r0, #24
 800844a:	d501      	bpl.n	8008450 <_printf_i+0xec>
 800844c:	681e      	ldr	r6, [r3, #0]
 800844e:	e002      	b.n	8008456 <_printf_i+0xf2>
 8008450:	0646      	lsls	r6, r0, #25
 8008452:	d5fb      	bpl.n	800844c <_printf_i+0xe8>
 8008454:	881e      	ldrh	r6, [r3, #0]
 8008456:	4854      	ldr	r0, [pc, #336]	; (80085a8 <_printf_i+0x244>)
 8008458:	2f6f      	cmp	r7, #111	; 0x6f
 800845a:	bf0c      	ite	eq
 800845c:	2308      	moveq	r3, #8
 800845e:	230a      	movne	r3, #10
 8008460:	2100      	movs	r1, #0
 8008462:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008466:	6865      	ldr	r5, [r4, #4]
 8008468:	60a5      	str	r5, [r4, #8]
 800846a:	2d00      	cmp	r5, #0
 800846c:	bfa2      	ittt	ge
 800846e:	6821      	ldrge	r1, [r4, #0]
 8008470:	f021 0104 	bicge.w	r1, r1, #4
 8008474:	6021      	strge	r1, [r4, #0]
 8008476:	b90e      	cbnz	r6, 800847c <_printf_i+0x118>
 8008478:	2d00      	cmp	r5, #0
 800847a:	d04d      	beq.n	8008518 <_printf_i+0x1b4>
 800847c:	4615      	mov	r5, r2
 800847e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008482:	fb03 6711 	mls	r7, r3, r1, r6
 8008486:	5dc7      	ldrb	r7, [r0, r7]
 8008488:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800848c:	4637      	mov	r7, r6
 800848e:	42bb      	cmp	r3, r7
 8008490:	460e      	mov	r6, r1
 8008492:	d9f4      	bls.n	800847e <_printf_i+0x11a>
 8008494:	2b08      	cmp	r3, #8
 8008496:	d10b      	bne.n	80084b0 <_printf_i+0x14c>
 8008498:	6823      	ldr	r3, [r4, #0]
 800849a:	07de      	lsls	r6, r3, #31
 800849c:	d508      	bpl.n	80084b0 <_printf_i+0x14c>
 800849e:	6923      	ldr	r3, [r4, #16]
 80084a0:	6861      	ldr	r1, [r4, #4]
 80084a2:	4299      	cmp	r1, r3
 80084a4:	bfde      	ittt	le
 80084a6:	2330      	movle	r3, #48	; 0x30
 80084a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80084ac:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80084b0:	1b52      	subs	r2, r2, r5
 80084b2:	6122      	str	r2, [r4, #16]
 80084b4:	f8cd a000 	str.w	sl, [sp]
 80084b8:	464b      	mov	r3, r9
 80084ba:	aa03      	add	r2, sp, #12
 80084bc:	4621      	mov	r1, r4
 80084be:	4640      	mov	r0, r8
 80084c0:	f7ff fee2 	bl	8008288 <_printf_common>
 80084c4:	3001      	adds	r0, #1
 80084c6:	d14c      	bne.n	8008562 <_printf_i+0x1fe>
 80084c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084cc:	b004      	add	sp, #16
 80084ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084d2:	4835      	ldr	r0, [pc, #212]	; (80085a8 <_printf_i+0x244>)
 80084d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80084d8:	6829      	ldr	r1, [r5, #0]
 80084da:	6823      	ldr	r3, [r4, #0]
 80084dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80084e0:	6029      	str	r1, [r5, #0]
 80084e2:	061d      	lsls	r5, r3, #24
 80084e4:	d514      	bpl.n	8008510 <_printf_i+0x1ac>
 80084e6:	07df      	lsls	r7, r3, #31
 80084e8:	bf44      	itt	mi
 80084ea:	f043 0320 	orrmi.w	r3, r3, #32
 80084ee:	6023      	strmi	r3, [r4, #0]
 80084f0:	b91e      	cbnz	r6, 80084fa <_printf_i+0x196>
 80084f2:	6823      	ldr	r3, [r4, #0]
 80084f4:	f023 0320 	bic.w	r3, r3, #32
 80084f8:	6023      	str	r3, [r4, #0]
 80084fa:	2310      	movs	r3, #16
 80084fc:	e7b0      	b.n	8008460 <_printf_i+0xfc>
 80084fe:	6823      	ldr	r3, [r4, #0]
 8008500:	f043 0320 	orr.w	r3, r3, #32
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	2378      	movs	r3, #120	; 0x78
 8008508:	4828      	ldr	r0, [pc, #160]	; (80085ac <_printf_i+0x248>)
 800850a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800850e:	e7e3      	b.n	80084d8 <_printf_i+0x174>
 8008510:	0659      	lsls	r1, r3, #25
 8008512:	bf48      	it	mi
 8008514:	b2b6      	uxthmi	r6, r6
 8008516:	e7e6      	b.n	80084e6 <_printf_i+0x182>
 8008518:	4615      	mov	r5, r2
 800851a:	e7bb      	b.n	8008494 <_printf_i+0x130>
 800851c:	682b      	ldr	r3, [r5, #0]
 800851e:	6826      	ldr	r6, [r4, #0]
 8008520:	6961      	ldr	r1, [r4, #20]
 8008522:	1d18      	adds	r0, r3, #4
 8008524:	6028      	str	r0, [r5, #0]
 8008526:	0635      	lsls	r5, r6, #24
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	d501      	bpl.n	8008530 <_printf_i+0x1cc>
 800852c:	6019      	str	r1, [r3, #0]
 800852e:	e002      	b.n	8008536 <_printf_i+0x1d2>
 8008530:	0670      	lsls	r0, r6, #25
 8008532:	d5fb      	bpl.n	800852c <_printf_i+0x1c8>
 8008534:	8019      	strh	r1, [r3, #0]
 8008536:	2300      	movs	r3, #0
 8008538:	6123      	str	r3, [r4, #16]
 800853a:	4615      	mov	r5, r2
 800853c:	e7ba      	b.n	80084b4 <_printf_i+0x150>
 800853e:	682b      	ldr	r3, [r5, #0]
 8008540:	1d1a      	adds	r2, r3, #4
 8008542:	602a      	str	r2, [r5, #0]
 8008544:	681d      	ldr	r5, [r3, #0]
 8008546:	6862      	ldr	r2, [r4, #4]
 8008548:	2100      	movs	r1, #0
 800854a:	4628      	mov	r0, r5
 800854c:	f7f7 fe50 	bl	80001f0 <memchr>
 8008550:	b108      	cbz	r0, 8008556 <_printf_i+0x1f2>
 8008552:	1b40      	subs	r0, r0, r5
 8008554:	6060      	str	r0, [r4, #4]
 8008556:	6863      	ldr	r3, [r4, #4]
 8008558:	6123      	str	r3, [r4, #16]
 800855a:	2300      	movs	r3, #0
 800855c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008560:	e7a8      	b.n	80084b4 <_printf_i+0x150>
 8008562:	6923      	ldr	r3, [r4, #16]
 8008564:	462a      	mov	r2, r5
 8008566:	4649      	mov	r1, r9
 8008568:	4640      	mov	r0, r8
 800856a:	47d0      	blx	sl
 800856c:	3001      	adds	r0, #1
 800856e:	d0ab      	beq.n	80084c8 <_printf_i+0x164>
 8008570:	6823      	ldr	r3, [r4, #0]
 8008572:	079b      	lsls	r3, r3, #30
 8008574:	d413      	bmi.n	800859e <_printf_i+0x23a>
 8008576:	68e0      	ldr	r0, [r4, #12]
 8008578:	9b03      	ldr	r3, [sp, #12]
 800857a:	4298      	cmp	r0, r3
 800857c:	bfb8      	it	lt
 800857e:	4618      	movlt	r0, r3
 8008580:	e7a4      	b.n	80084cc <_printf_i+0x168>
 8008582:	2301      	movs	r3, #1
 8008584:	4632      	mov	r2, r6
 8008586:	4649      	mov	r1, r9
 8008588:	4640      	mov	r0, r8
 800858a:	47d0      	blx	sl
 800858c:	3001      	adds	r0, #1
 800858e:	d09b      	beq.n	80084c8 <_printf_i+0x164>
 8008590:	3501      	adds	r5, #1
 8008592:	68e3      	ldr	r3, [r4, #12]
 8008594:	9903      	ldr	r1, [sp, #12]
 8008596:	1a5b      	subs	r3, r3, r1
 8008598:	42ab      	cmp	r3, r5
 800859a:	dcf2      	bgt.n	8008582 <_printf_i+0x21e>
 800859c:	e7eb      	b.n	8008576 <_printf_i+0x212>
 800859e:	2500      	movs	r5, #0
 80085a0:	f104 0619 	add.w	r6, r4, #25
 80085a4:	e7f5      	b.n	8008592 <_printf_i+0x22e>
 80085a6:	bf00      	nop
 80085a8:	08008e05 	.word	0x08008e05
 80085ac:	08008e16 	.word	0x08008e16

080085b0 <_sbrk_r>:
 80085b0:	b538      	push	{r3, r4, r5, lr}
 80085b2:	4d06      	ldr	r5, [pc, #24]	; (80085cc <_sbrk_r+0x1c>)
 80085b4:	2300      	movs	r3, #0
 80085b6:	4604      	mov	r4, r0
 80085b8:	4608      	mov	r0, r1
 80085ba:	602b      	str	r3, [r5, #0]
 80085bc:	f7fa fbfc 	bl	8002db8 <_sbrk>
 80085c0:	1c43      	adds	r3, r0, #1
 80085c2:	d102      	bne.n	80085ca <_sbrk_r+0x1a>
 80085c4:	682b      	ldr	r3, [r5, #0]
 80085c6:	b103      	cbz	r3, 80085ca <_sbrk_r+0x1a>
 80085c8:	6023      	str	r3, [r4, #0]
 80085ca:	bd38      	pop	{r3, r4, r5, pc}
 80085cc:	200033e8 	.word	0x200033e8

080085d0 <__sread>:
 80085d0:	b510      	push	{r4, lr}
 80085d2:	460c      	mov	r4, r1
 80085d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085d8:	f000 f960 	bl	800889c <_read_r>
 80085dc:	2800      	cmp	r0, #0
 80085de:	bfab      	itete	ge
 80085e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085e2:	89a3      	ldrhlt	r3, [r4, #12]
 80085e4:	181b      	addge	r3, r3, r0
 80085e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085ea:	bfac      	ite	ge
 80085ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80085ee:	81a3      	strhlt	r3, [r4, #12]
 80085f0:	bd10      	pop	{r4, pc}

080085f2 <__swrite>:
 80085f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085f6:	461f      	mov	r7, r3
 80085f8:	898b      	ldrh	r3, [r1, #12]
 80085fa:	05db      	lsls	r3, r3, #23
 80085fc:	4605      	mov	r5, r0
 80085fe:	460c      	mov	r4, r1
 8008600:	4616      	mov	r6, r2
 8008602:	d505      	bpl.n	8008610 <__swrite+0x1e>
 8008604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008608:	2302      	movs	r3, #2
 800860a:	2200      	movs	r2, #0
 800860c:	f000 f928 	bl	8008860 <_lseek_r>
 8008610:	89a3      	ldrh	r3, [r4, #12]
 8008612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008616:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800861a:	81a3      	strh	r3, [r4, #12]
 800861c:	4632      	mov	r2, r6
 800861e:	463b      	mov	r3, r7
 8008620:	4628      	mov	r0, r5
 8008622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008626:	f000 b869 	b.w	80086fc <_write_r>

0800862a <__sseek>:
 800862a:	b510      	push	{r4, lr}
 800862c:	460c      	mov	r4, r1
 800862e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008632:	f000 f915 	bl	8008860 <_lseek_r>
 8008636:	1c43      	adds	r3, r0, #1
 8008638:	89a3      	ldrh	r3, [r4, #12]
 800863a:	bf15      	itete	ne
 800863c:	6560      	strne	r0, [r4, #84]	; 0x54
 800863e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008642:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008646:	81a3      	strheq	r3, [r4, #12]
 8008648:	bf18      	it	ne
 800864a:	81a3      	strhne	r3, [r4, #12]
 800864c:	bd10      	pop	{r4, pc}

0800864e <__sclose>:
 800864e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008652:	f000 b8d3 	b.w	80087fc <_close_r>
	...

08008658 <__swbuf_r>:
 8008658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800865a:	460e      	mov	r6, r1
 800865c:	4614      	mov	r4, r2
 800865e:	4605      	mov	r5, r0
 8008660:	b118      	cbz	r0, 800866a <__swbuf_r+0x12>
 8008662:	6983      	ldr	r3, [r0, #24]
 8008664:	b90b      	cbnz	r3, 800866a <__swbuf_r+0x12>
 8008666:	f7ff fac7 	bl	8007bf8 <__sinit>
 800866a:	4b21      	ldr	r3, [pc, #132]	; (80086f0 <__swbuf_r+0x98>)
 800866c:	429c      	cmp	r4, r3
 800866e:	d12b      	bne.n	80086c8 <__swbuf_r+0x70>
 8008670:	686c      	ldr	r4, [r5, #4]
 8008672:	69a3      	ldr	r3, [r4, #24]
 8008674:	60a3      	str	r3, [r4, #8]
 8008676:	89a3      	ldrh	r3, [r4, #12]
 8008678:	071a      	lsls	r2, r3, #28
 800867a:	d52f      	bpl.n	80086dc <__swbuf_r+0x84>
 800867c:	6923      	ldr	r3, [r4, #16]
 800867e:	b36b      	cbz	r3, 80086dc <__swbuf_r+0x84>
 8008680:	6923      	ldr	r3, [r4, #16]
 8008682:	6820      	ldr	r0, [r4, #0]
 8008684:	1ac0      	subs	r0, r0, r3
 8008686:	6963      	ldr	r3, [r4, #20]
 8008688:	b2f6      	uxtb	r6, r6
 800868a:	4283      	cmp	r3, r0
 800868c:	4637      	mov	r7, r6
 800868e:	dc04      	bgt.n	800869a <__swbuf_r+0x42>
 8008690:	4621      	mov	r1, r4
 8008692:	4628      	mov	r0, r5
 8008694:	f7ff fa1c 	bl	8007ad0 <_fflush_r>
 8008698:	bb30      	cbnz	r0, 80086e8 <__swbuf_r+0x90>
 800869a:	68a3      	ldr	r3, [r4, #8]
 800869c:	3b01      	subs	r3, #1
 800869e:	60a3      	str	r3, [r4, #8]
 80086a0:	6823      	ldr	r3, [r4, #0]
 80086a2:	1c5a      	adds	r2, r3, #1
 80086a4:	6022      	str	r2, [r4, #0]
 80086a6:	701e      	strb	r6, [r3, #0]
 80086a8:	6963      	ldr	r3, [r4, #20]
 80086aa:	3001      	adds	r0, #1
 80086ac:	4283      	cmp	r3, r0
 80086ae:	d004      	beq.n	80086ba <__swbuf_r+0x62>
 80086b0:	89a3      	ldrh	r3, [r4, #12]
 80086b2:	07db      	lsls	r3, r3, #31
 80086b4:	d506      	bpl.n	80086c4 <__swbuf_r+0x6c>
 80086b6:	2e0a      	cmp	r6, #10
 80086b8:	d104      	bne.n	80086c4 <__swbuf_r+0x6c>
 80086ba:	4621      	mov	r1, r4
 80086bc:	4628      	mov	r0, r5
 80086be:	f7ff fa07 	bl	8007ad0 <_fflush_r>
 80086c2:	b988      	cbnz	r0, 80086e8 <__swbuf_r+0x90>
 80086c4:	4638      	mov	r0, r7
 80086c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086c8:	4b0a      	ldr	r3, [pc, #40]	; (80086f4 <__swbuf_r+0x9c>)
 80086ca:	429c      	cmp	r4, r3
 80086cc:	d101      	bne.n	80086d2 <__swbuf_r+0x7a>
 80086ce:	68ac      	ldr	r4, [r5, #8]
 80086d0:	e7cf      	b.n	8008672 <__swbuf_r+0x1a>
 80086d2:	4b09      	ldr	r3, [pc, #36]	; (80086f8 <__swbuf_r+0xa0>)
 80086d4:	429c      	cmp	r4, r3
 80086d6:	bf08      	it	eq
 80086d8:	68ec      	ldreq	r4, [r5, #12]
 80086da:	e7ca      	b.n	8008672 <__swbuf_r+0x1a>
 80086dc:	4621      	mov	r1, r4
 80086de:	4628      	mov	r0, r5
 80086e0:	f000 f81e 	bl	8008720 <__swsetup_r>
 80086e4:	2800      	cmp	r0, #0
 80086e6:	d0cb      	beq.n	8008680 <__swbuf_r+0x28>
 80086e8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80086ec:	e7ea      	b.n	80086c4 <__swbuf_r+0x6c>
 80086ee:	bf00      	nop
 80086f0:	08008db4 	.word	0x08008db4
 80086f4:	08008dd4 	.word	0x08008dd4
 80086f8:	08008d94 	.word	0x08008d94

080086fc <_write_r>:
 80086fc:	b538      	push	{r3, r4, r5, lr}
 80086fe:	4d07      	ldr	r5, [pc, #28]	; (800871c <_write_r+0x20>)
 8008700:	4604      	mov	r4, r0
 8008702:	4608      	mov	r0, r1
 8008704:	4611      	mov	r1, r2
 8008706:	2200      	movs	r2, #0
 8008708:	602a      	str	r2, [r5, #0]
 800870a:	461a      	mov	r2, r3
 800870c:	f7f9 ff0a 	bl	8002524 <_write>
 8008710:	1c43      	adds	r3, r0, #1
 8008712:	d102      	bne.n	800871a <_write_r+0x1e>
 8008714:	682b      	ldr	r3, [r5, #0]
 8008716:	b103      	cbz	r3, 800871a <_write_r+0x1e>
 8008718:	6023      	str	r3, [r4, #0]
 800871a:	bd38      	pop	{r3, r4, r5, pc}
 800871c:	200033e8 	.word	0x200033e8

08008720 <__swsetup_r>:
 8008720:	4b32      	ldr	r3, [pc, #200]	; (80087ec <__swsetup_r+0xcc>)
 8008722:	b570      	push	{r4, r5, r6, lr}
 8008724:	681d      	ldr	r5, [r3, #0]
 8008726:	4606      	mov	r6, r0
 8008728:	460c      	mov	r4, r1
 800872a:	b125      	cbz	r5, 8008736 <__swsetup_r+0x16>
 800872c:	69ab      	ldr	r3, [r5, #24]
 800872e:	b913      	cbnz	r3, 8008736 <__swsetup_r+0x16>
 8008730:	4628      	mov	r0, r5
 8008732:	f7ff fa61 	bl	8007bf8 <__sinit>
 8008736:	4b2e      	ldr	r3, [pc, #184]	; (80087f0 <__swsetup_r+0xd0>)
 8008738:	429c      	cmp	r4, r3
 800873a:	d10f      	bne.n	800875c <__swsetup_r+0x3c>
 800873c:	686c      	ldr	r4, [r5, #4]
 800873e:	89a3      	ldrh	r3, [r4, #12]
 8008740:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008744:	0719      	lsls	r1, r3, #28
 8008746:	d42c      	bmi.n	80087a2 <__swsetup_r+0x82>
 8008748:	06dd      	lsls	r5, r3, #27
 800874a:	d411      	bmi.n	8008770 <__swsetup_r+0x50>
 800874c:	2309      	movs	r3, #9
 800874e:	6033      	str	r3, [r6, #0]
 8008750:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008754:	81a3      	strh	r3, [r4, #12]
 8008756:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800875a:	e03e      	b.n	80087da <__swsetup_r+0xba>
 800875c:	4b25      	ldr	r3, [pc, #148]	; (80087f4 <__swsetup_r+0xd4>)
 800875e:	429c      	cmp	r4, r3
 8008760:	d101      	bne.n	8008766 <__swsetup_r+0x46>
 8008762:	68ac      	ldr	r4, [r5, #8]
 8008764:	e7eb      	b.n	800873e <__swsetup_r+0x1e>
 8008766:	4b24      	ldr	r3, [pc, #144]	; (80087f8 <__swsetup_r+0xd8>)
 8008768:	429c      	cmp	r4, r3
 800876a:	bf08      	it	eq
 800876c:	68ec      	ldreq	r4, [r5, #12]
 800876e:	e7e6      	b.n	800873e <__swsetup_r+0x1e>
 8008770:	0758      	lsls	r0, r3, #29
 8008772:	d512      	bpl.n	800879a <__swsetup_r+0x7a>
 8008774:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008776:	b141      	cbz	r1, 800878a <__swsetup_r+0x6a>
 8008778:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800877c:	4299      	cmp	r1, r3
 800877e:	d002      	beq.n	8008786 <__swsetup_r+0x66>
 8008780:	4630      	mov	r0, r6
 8008782:	f7ff fb47 	bl	8007e14 <_free_r>
 8008786:	2300      	movs	r3, #0
 8008788:	6363      	str	r3, [r4, #52]	; 0x34
 800878a:	89a3      	ldrh	r3, [r4, #12]
 800878c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008790:	81a3      	strh	r3, [r4, #12]
 8008792:	2300      	movs	r3, #0
 8008794:	6063      	str	r3, [r4, #4]
 8008796:	6923      	ldr	r3, [r4, #16]
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	89a3      	ldrh	r3, [r4, #12]
 800879c:	f043 0308 	orr.w	r3, r3, #8
 80087a0:	81a3      	strh	r3, [r4, #12]
 80087a2:	6923      	ldr	r3, [r4, #16]
 80087a4:	b94b      	cbnz	r3, 80087ba <__swsetup_r+0x9a>
 80087a6:	89a3      	ldrh	r3, [r4, #12]
 80087a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80087ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087b0:	d003      	beq.n	80087ba <__swsetup_r+0x9a>
 80087b2:	4621      	mov	r1, r4
 80087b4:	4630      	mov	r0, r6
 80087b6:	f7ff fae5 	bl	8007d84 <__smakebuf_r>
 80087ba:	89a0      	ldrh	r0, [r4, #12]
 80087bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087c0:	f010 0301 	ands.w	r3, r0, #1
 80087c4:	d00a      	beq.n	80087dc <__swsetup_r+0xbc>
 80087c6:	2300      	movs	r3, #0
 80087c8:	60a3      	str	r3, [r4, #8]
 80087ca:	6963      	ldr	r3, [r4, #20]
 80087cc:	425b      	negs	r3, r3
 80087ce:	61a3      	str	r3, [r4, #24]
 80087d0:	6923      	ldr	r3, [r4, #16]
 80087d2:	b943      	cbnz	r3, 80087e6 <__swsetup_r+0xc6>
 80087d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80087d8:	d1ba      	bne.n	8008750 <__swsetup_r+0x30>
 80087da:	bd70      	pop	{r4, r5, r6, pc}
 80087dc:	0781      	lsls	r1, r0, #30
 80087de:	bf58      	it	pl
 80087e0:	6963      	ldrpl	r3, [r4, #20]
 80087e2:	60a3      	str	r3, [r4, #8]
 80087e4:	e7f4      	b.n	80087d0 <__swsetup_r+0xb0>
 80087e6:	2000      	movs	r0, #0
 80087e8:	e7f7      	b.n	80087da <__swsetup_r+0xba>
 80087ea:	bf00      	nop
 80087ec:	20000010 	.word	0x20000010
 80087f0:	08008db4 	.word	0x08008db4
 80087f4:	08008dd4 	.word	0x08008dd4
 80087f8:	08008d94 	.word	0x08008d94

080087fc <_close_r>:
 80087fc:	b538      	push	{r3, r4, r5, lr}
 80087fe:	4d06      	ldr	r5, [pc, #24]	; (8008818 <_close_r+0x1c>)
 8008800:	2300      	movs	r3, #0
 8008802:	4604      	mov	r4, r0
 8008804:	4608      	mov	r0, r1
 8008806:	602b      	str	r3, [r5, #0]
 8008808:	f7f9 feb8 	bl	800257c <_close>
 800880c:	1c43      	adds	r3, r0, #1
 800880e:	d102      	bne.n	8008816 <_close_r+0x1a>
 8008810:	682b      	ldr	r3, [r5, #0]
 8008812:	b103      	cbz	r3, 8008816 <_close_r+0x1a>
 8008814:	6023      	str	r3, [r4, #0]
 8008816:	bd38      	pop	{r3, r4, r5, pc}
 8008818:	200033e8 	.word	0x200033e8

0800881c <_fstat_r>:
 800881c:	b538      	push	{r3, r4, r5, lr}
 800881e:	4d07      	ldr	r5, [pc, #28]	; (800883c <_fstat_r+0x20>)
 8008820:	2300      	movs	r3, #0
 8008822:	4604      	mov	r4, r0
 8008824:	4608      	mov	r0, r1
 8008826:	4611      	mov	r1, r2
 8008828:	602b      	str	r3, [r5, #0]
 800882a:	f7f9 fef7 	bl	800261c <_fstat>
 800882e:	1c43      	adds	r3, r0, #1
 8008830:	d102      	bne.n	8008838 <_fstat_r+0x1c>
 8008832:	682b      	ldr	r3, [r5, #0]
 8008834:	b103      	cbz	r3, 8008838 <_fstat_r+0x1c>
 8008836:	6023      	str	r3, [r4, #0]
 8008838:	bd38      	pop	{r3, r4, r5, pc}
 800883a:	bf00      	nop
 800883c:	200033e8 	.word	0x200033e8

08008840 <_isatty_r>:
 8008840:	b538      	push	{r3, r4, r5, lr}
 8008842:	4d06      	ldr	r5, [pc, #24]	; (800885c <_isatty_r+0x1c>)
 8008844:	2300      	movs	r3, #0
 8008846:	4604      	mov	r4, r0
 8008848:	4608      	mov	r0, r1
 800884a:	602b      	str	r3, [r5, #0]
 800884c:	f7f9 fe54 	bl	80024f8 <_isatty>
 8008850:	1c43      	adds	r3, r0, #1
 8008852:	d102      	bne.n	800885a <_isatty_r+0x1a>
 8008854:	682b      	ldr	r3, [r5, #0]
 8008856:	b103      	cbz	r3, 800885a <_isatty_r+0x1a>
 8008858:	6023      	str	r3, [r4, #0]
 800885a:	bd38      	pop	{r3, r4, r5, pc}
 800885c:	200033e8 	.word	0x200033e8

08008860 <_lseek_r>:
 8008860:	b538      	push	{r3, r4, r5, lr}
 8008862:	4d07      	ldr	r5, [pc, #28]	; (8008880 <_lseek_r+0x20>)
 8008864:	4604      	mov	r4, r0
 8008866:	4608      	mov	r0, r1
 8008868:	4611      	mov	r1, r2
 800886a:	2200      	movs	r2, #0
 800886c:	602a      	str	r2, [r5, #0]
 800886e:	461a      	mov	r2, r3
 8008870:	f7f9 fe9b 	bl	80025aa <_lseek>
 8008874:	1c43      	adds	r3, r0, #1
 8008876:	d102      	bne.n	800887e <_lseek_r+0x1e>
 8008878:	682b      	ldr	r3, [r5, #0]
 800887a:	b103      	cbz	r3, 800887e <_lseek_r+0x1e>
 800887c:	6023      	str	r3, [r4, #0]
 800887e:	bd38      	pop	{r3, r4, r5, pc}
 8008880:	200033e8 	.word	0x200033e8

08008884 <__malloc_lock>:
 8008884:	4801      	ldr	r0, [pc, #4]	; (800888c <__malloc_lock+0x8>)
 8008886:	f7ff ba55 	b.w	8007d34 <__retarget_lock_acquire_recursive>
 800888a:	bf00      	nop
 800888c:	200033dc 	.word	0x200033dc

08008890 <__malloc_unlock>:
 8008890:	4801      	ldr	r0, [pc, #4]	; (8008898 <__malloc_unlock+0x8>)
 8008892:	f7ff ba50 	b.w	8007d36 <__retarget_lock_release_recursive>
 8008896:	bf00      	nop
 8008898:	200033dc 	.word	0x200033dc

0800889c <_read_r>:
 800889c:	b538      	push	{r3, r4, r5, lr}
 800889e:	4d07      	ldr	r5, [pc, #28]	; (80088bc <_read_r+0x20>)
 80088a0:	4604      	mov	r4, r0
 80088a2:	4608      	mov	r0, r1
 80088a4:	4611      	mov	r1, r2
 80088a6:	2200      	movs	r2, #0
 80088a8:	602a      	str	r2, [r5, #0]
 80088aa:	461a      	mov	r2, r3
 80088ac:	f7f9 fe8e 	bl	80025cc <_read>
 80088b0:	1c43      	adds	r3, r0, #1
 80088b2:	d102      	bne.n	80088ba <_read_r+0x1e>
 80088b4:	682b      	ldr	r3, [r5, #0]
 80088b6:	b103      	cbz	r3, 80088ba <_read_r+0x1e>
 80088b8:	6023      	str	r3, [r4, #0]
 80088ba:	bd38      	pop	{r3, r4, r5, pc}
 80088bc:	200033e8 	.word	0x200033e8

080088c0 <_init>:
 80088c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c2:	bf00      	nop
 80088c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088c6:	bc08      	pop	{r3}
 80088c8:	469e      	mov	lr, r3
 80088ca:	4770      	bx	lr

080088cc <_fini>:
 80088cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ce:	bf00      	nop
 80088d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088d2:	bc08      	pop	{r3}
 80088d4:	469e      	mov	lr, r3
 80088d6:	4770      	bx	lr
