{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525463382286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525463382307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:49:41 2018 " "Processing started: Fri May 04 14:49:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525463382307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463382307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interr_trans -c interr_trans " "Command: quartus_map --read_settings_files=on --write_settings_files=off interr_trans -c interr_trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463382307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525463384173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525463384173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interr_trans.bdf 1 1 " "Found 1 design units, including 1 entities, in source file interr_trans.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 interr_trans " "Found entity 1: interr_trans" {  } { { "interr_trans.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/interr_trans.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463408924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463408924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_interrupcion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_interrupcion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_interrupcion-Behavioral " "Found design unit 1: logica_interrupcion-Behavioral" {  } { { "logica_interrupcion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interrupcion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463409986 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_interrupcion " "Found entity 1: logica_interrupcion" {  } { { "logica_interrupcion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interrupcion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463409986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463409986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_transformacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_transformacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_transformacion-Behavioral " "Found design unit 1: logica_transformacion-Behavioral" {  } { { "logica_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_transformacion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410002 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_transformacion " "Found entity 1: logica_transformacion" {  } { { "logica_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_transformacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_interrupcion-Behavioral " "Found design unit 1: registro_interrupcion-Behavioral" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410018 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_interrupcion " "Found entity 1: registro_interrupcion" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_transformacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_transformacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_transformacion-Behavioral " "Found design unit 1: registro_transformacion-Behavioral" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410033 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_transformacion " "Found entity 1: registro_transformacion" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/incrementador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410049 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file increm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 increm " "Found entity 1: increm" {  } { { "increm.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/increm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_mpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_mpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_mpc-Behavioral " "Found design unit 1: registro_mpc-Behavioral" {  } { { "registro_mpc.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_mpc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410080 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_mpc " "Found entity 1: registro_mpc" {  } { { "registro_mpc.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_mpc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mpc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_mpc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mpc " "Found entity 1: reg_mpc" {  } { { "reg_mpc.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/reg_mpc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_direccion-Behavioral " "Found design unit 1: mux_direccion-Behavioral" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410096 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_direccion " "Found entity 1: mux_direccion" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file muxdir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 muxdir " "Found entity 1: muxdir" {  } { { "muxdir.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/muxdir.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_interna.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_interna.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_interna-Behavioral " "Found design unit 1: log_interna-Behavioral" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410127 ""} { "Info" "ISGN_ENTITY_NAME" "1 log_interna " "Found entity 1: log_interna" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logint.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logint.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logint " "Found entity 1: logint" {  } { { "logint.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/logint.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410158 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/mem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_instruccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_instruccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_inst-Behavioral " "Found design unit 1: reg_inst-Behavioral" {  } { { "registro_instruccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_instruccion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410189 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_inst " "Found entity 1: reg_inst" {  } { { "registro_instruccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_instruccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_liga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_liga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_liga-Behavioral " "Found design unit 1: reg_liga-Behavioral" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410205 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_liga " "Found entity 1: reg_liga" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_prueba-Behavioral " "Found design unit 1: reg_prueba-Behavioral" {  } { { "registro_prueba.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_prueba.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410205 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_prueba " "Found entity 1: reg_prueba" {  } { { "registro_prueba.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_prueba.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-Behavioral " "Found design unit 1: reg_out-Behavioral" {  } { { "registro_salida.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_salida.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410221 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Found entity 1: reg_out" {  } { { "registro_salida.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_salida.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_vf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_vf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_vf-Behavioral " "Found design unit 1: reg_vf-Behavioral" {  } { { "registro_vf.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_vf.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410236 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_vf " "Found entity 1: reg_vf" {  } { { "registro_vf.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_vf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regmem " "Found entity 1: regmem" {  } { { "regmem.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/regmem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrosmemoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrosmemoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrosmemoria " "Found entity 1: registrosmemoria" {  } { { "registrosmemoria.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/registrosmemoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_seleccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_seleccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_seleccion-Behavioral " "Found design unit 1: logica_seleccion-Behavioral" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410283 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_seleccion " "Found entity 1: logica_seleccion" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logsel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logsel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logsel " "Found entity 1: logsel" {  } { { "logsel.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/logsel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuen_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secuen_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuen_completo " "Found entity 1: secuen_completo" {  } { { "secuen_completo.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensaboton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensaboton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensaboton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/sensaboton.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410314 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensaboton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/sensaboton.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-Behavioral " "Found design unit 1: pwm-Behavioral" {  } { { "PWM.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/PWM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410330 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "PWM.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "output_files/divider.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/output_files/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410346 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "output_files/divider.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/output_files/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463410346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "secuen_completo " "Elaborating entity \"secuen_completo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525463410486 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sensa_boton inst17 " "Block or symbol \"sensa_boton\" of instance \"inst17\" overlaps another block or symbol" {  } { { "secuen_completo.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -88 32 192 -8 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1525463410486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_direccion mux_direccion:inst6 " "Elaborating entity \"mux_direccion\" for hierarchy \"mux_direccion:inst6\"" {  } { { "secuen_completo.bdf" "inst6" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 120 832 1048 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_interna log_interna:inst7 " "Elaborating entity \"log_interna\" for hierarchy \"log_interna:inst7\"" {  } { { "secuen_completo.bdf" "inst7" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 384 792 904 536 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410502 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "palabra logica_interna.vhd(20) " "VHDL Process Statement warning at logica_interna.vhd(20): inferring latch(es) for signal or variable \"palabra\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463410518 "|secuen_completo|log_interna:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[0\] logica_interna.vhd(20) " "Inferred latch for \"palabra\[0\]\" at logica_interna.vhd(20)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410518 "|secuen_completo|log_interna:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[1\] logica_interna.vhd(20) " "Inferred latch for \"palabra\[1\]\" at logica_interna.vhd(20)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410518 "|secuen_completo|log_interna:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[2\] logica_interna.vhd(20) " "Inferred latch for \"palabra\[2\]\" at logica_interna.vhd(20)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410518 "|secuen_completo|log_interna:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[3\] logica_interna.vhd(20) " "Inferred latch for \"palabra\[3\]\" at logica_interna.vhd(20)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410518 "|secuen_completo|log_interna:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_seleccion logica_seleccion:inst14 " "Elaborating entity \"logica_seleccion\" for hierarchy \"logica_seleccion:inst14\"" {  } { { "secuen_completo.bdf" "inst14" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 728 744 888 888 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410518 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida_mux logica_seleccion.vhd(23) " "VHDL Process Statement warning at logica_seleccion.vhd(23): inferring latch(es) for signal or variable \"salida_mux\", which holds its previous value in one or more paths through the process" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463410518 "|secuen_completo|logica_seleccion:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida_mux logica_seleccion.vhd(23) " "Inferred latch for \"salida_mux\" at logica_seleccion.vhd(23)" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410518 "|secuen_completo|logica_seleccion:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_vf reg_vf:inst13 " "Elaborating entity \"reg_vf\" for hierarchy \"reg_vf:inst13\"" {  } { { "secuen_completo.bdf" "inst13" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 544 1440 1552 704 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst19 " "Elaborating entity \"divider\" for hierarchy \"divider:inst19\"" {  } { { "secuen_completo.bdf" "inst19" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -160 80 224 -80 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst8 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst8\"" {  } { { "secuen_completo.bdf" "inst8" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 152 1240 1384 368 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410549 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "palabra memoria.vhd(20) " "VHDL Process Statement warning at memoria.vhd(20): inferring latch(es) for signal or variable \"palabra\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[0\] memoria.vhd(20) " "Inferred latch for \"palabra\[0\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[1\] memoria.vhd(20) " "Inferred latch for \"palabra\[1\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[2\] memoria.vhd(20) " "Inferred latch for \"palabra\[2\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[3\] memoria.vhd(20) " "Inferred latch for \"palabra\[3\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[4\] memoria.vhd(20) " "Inferred latch for \"palabra\[4\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[5\] memoria.vhd(20) " "Inferred latch for \"palabra\[5\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[6\] memoria.vhd(20) " "Inferred latch for \"palabra\[6\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[7\] memoria.vhd(20) " "Inferred latch for \"palabra\[7\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[8\] memoria.vhd(20) " "Inferred latch for \"palabra\[8\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[9\] memoria.vhd(20) " "Inferred latch for \"palabra\[9\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[10\] memoria.vhd(20) " "Inferred latch for \"palabra\[10\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[11\] memoria.vhd(20) " "Inferred latch for \"palabra\[11\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[12\] memoria.vhd(20) " "Inferred latch for \"palabra\[12\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 "|secuen_completo|memoria:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_prueba reg_prueba:inst12 " "Elaborating entity \"reg_prueba\" for hierarchy \"reg_prueba:inst12\"" {  } { { "secuen_completo.bdf" "inst12" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 536 1288 1400 760 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_inst reg_inst:inst9 " "Elaborating entity \"reg_inst\" for hierarchy \"reg_inst:inst9\"" {  } { { "secuen_completo.bdf" "inst9" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 536 1136 1248 728 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_interrupcion registro_interrupcion:inst3 " "Elaborating entity \"registro_interrupcion\" for hierarchy \"registro_interrupcion:inst3\"" {  } { { "secuen_completo.bdf" "inst3" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 64 520 752 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410580 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alta_impedancia registro_interrupciones.vhd(13) " "VHDL Signal Declaration warning at registro_interrupciones.vhd(13): used explicit default value for signal \"alta_impedancia\" because signal was never assigned a value" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525463410580 "|secuen_completo|registro_interrupcion:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alta_impedancia registro_interrupciones.vhd(35) " "VHDL Process Statement warning at registro_interrupciones.vhd(35): signal \"alta_impedancia\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525463410580 "|secuen_completo|registro_interrupcion:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALIDA registro_interrupciones.vhd(30) " "VHDL Process Statement warning at registro_interrupciones.vhd(30): inferring latch(es) for signal or variable \"SALIDA\", which holds its previous value in one or more paths through the process" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463410580 "|secuen_completo|registro_interrupcion:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_interrupcion logica_interrupcion:inst " "Elaborating entity \"logica_interrupcion\" for hierarchy \"logica_interrupcion:inst\"" {  } { { "secuen_completo.bdf" "inst" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 96 264 424 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_transformacion registro_transformacion:inst4 " "Elaborating entity \"registro_transformacion\" for hierarchy \"registro_transformacion:inst4\"" {  } { { "secuen_completo.bdf" "inst4" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 208 520 752 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410596 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alta_impedancia registro_transformacion.vhd(12) " "VHDL Signal Declaration warning at registro_transformacion.vhd(12): used explicit default value for signal \"alta_impedancia\" because signal was never assigned a value" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525463410596 "|secuen_completo|registro_transformacion:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alta_impedancia registro_transformacion.vhd(34) " "VHDL Process Statement warning at registro_transformacion.vhd(34): signal \"alta_impedancia\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525463410596 "|secuen_completo|registro_transformacion:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALIDA registro_transformacion.vhd(29) " "VHDL Process Statement warning at registro_transformacion.vhd(29): inferring latch(es) for signal or variable \"SALIDA\", which holds its previous value in one or more paths through the process" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463410596 "|secuen_completo|registro_transformacion:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_transformacion logica_transformacion:inst1 " "Elaborating entity \"logica_transformacion\" for hierarchy \"logica_transformacion:inst1\"" {  } { { "secuen_completo.bdf" "inst1" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 192 264 432 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_liga reg_liga:inst10 " "Elaborating entity \"reg_liga\" for hierarchy \"reg_liga:inst10\"" {  } { { "secuen_completo.bdf" "inst10" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 520 992 1104 752 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410611 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alta_impedancia registro_liga.vhd(12) " "VHDL Signal Declaration warning at registro_liga.vhd(12): used explicit default value for signal \"alta_impedancia\" because signal was never assigned a value" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525463410611 "|secuen_completo|reg_liga:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alta_impedancia registro_liga.vhd(34) " "VHDL Process Statement warning at registro_liga.vhd(34): signal \"alta_impedancia\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525463410611 "|secuen_completo|reg_liga:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALIDA registro_liga.vhd(29) " "VHDL Process Statement warning at registro_liga.vhd(29): inferring latch(es) for signal or variable \"SALIDA\", which holds its previous value in one or more paths through the process" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463410611 "|secuen_completo|reg_liga:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_mpc registro_mpc:inst5 " "Elaborating entity \"registro_mpc\" for hierarchy \"registro_mpc:inst5\"" {  } { { "secuen_completo.bdf" "inst5" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -184 816 928 48 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst2 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst2\"" {  } { { "secuen_completo.bdf" "inst2" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -64 1088 1168 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst18 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst18\"" {  } { { "secuen_completo.bdf" "inst18" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 408 1696 1864 488 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out reg_out:inst11 " "Elaborating entity \"reg_out\" for hierarchy \"reg_out:inst11\"" {  } { { "secuen_completo.bdf" "inst11" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 544 1584 1696 760 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst17 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst17\"" {  } { { "secuen_completo.bdf" "inst17" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -88 32 192 -8 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463410658 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensaboton.vhd(17) " "VHDL Process Statement warning at sensaboton.vhd(17): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensaboton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/sensaboton.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525463410658 "|secuen_completo|sensa_boton:inst17"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"mux_direccion:inst6\|Y\[3\]\" " "Converted tri-state node feeding \"mux_direccion:inst6\|Y\[3\]\" into a selector" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525463411018 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"mux_direccion:inst6\|Y\[2\]\" " "Converted tri-state node feeding \"mux_direccion:inst6\|Y\[2\]\" into a selector" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525463411018 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"mux_direccion:inst6\|Y\[1\]\" " "Converted tri-state node feeding \"mux_direccion:inst6\|Y\[1\]\" into a selector" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525463411018 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"mux_direccion:inst6\|Y\[0\]\" " "Converted tri-state node feeding \"mux_direccion:inst6\|Y\[0\]\" into a selector" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525463411018 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1525463411018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logica_seleccion:inst14\|salida_mux " "LATCH primitive \"logica_seleccion:inst14\|salida_mux\" is permanently enabled" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525463411080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525463412455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525463413658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463413658 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sensa_boton " "No output dependent on input pin \"sensa_boton\"" {  } { { "secuen_completo.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -72 -216 -48 -56 "sensa_boton" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525463413783 "|secuen_completo|sensa_boton"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525463413783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525463413783 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525463413783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525463413783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525463413783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525463413830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:50:13 2018 " "Processing ended: Fri May 04 14:50:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525463413830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525463413830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525463413830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463413830 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525463416549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525463416549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:50:15 2018 " "Processing started: Fri May 04 14:50:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525463416549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525463416549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off interr_trans -c interr_trans " "Command: quartus_fit --read_settings_files=off --write_settings_files=off interr_trans -c interr_trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525463416565 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1525463417033 ""}
{ "Info" "0" "" "Project  = interr_trans" {  } {  } 0 0 "Project  = interr_trans" 0 0 "Fitter" 0 0 1525463417033 ""}
{ "Info" "0" "" "Revision = interr_trans" {  } {  } 0 0 "Revision = interr_trans" 0 0 "Fitter" 0 0 1525463417033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525463417190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525463417190 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "interr_trans EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"interr_trans\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525463417205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525463417315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525463417315 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525463417643 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525463417799 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525463418799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525463418799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525463418799 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525463418799 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525463418815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525463418815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525463418815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525463418815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525463418815 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525463418815 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525463418815 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1525463419752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "interr_trans.sdc " "Synopsys Design Constraints File file not found: 'interr_trans.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525463419752 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525463419752 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1525463419768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525463419768 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525463419768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525463419815 ""}  } { { "secuen_completo.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -136 -224 -56 -120 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525463419815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst19\|cuenta\[25\]  " "Automatically promoted node divider:inst19\|cuenta\[25\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525463419815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst19\|Add0~50 " "Destination node divider:inst19\|Add0~50" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525463419815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst19\|Equal0~7 " "Destination node divider:inst19\|Equal0~7" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525463419815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525463419815 ""}  } { { "output_files/divider.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/output_files/divider.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525463419815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525463420205 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525463420205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525463420205 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525463420205 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525463420205 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525463420205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525463420205 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525463420205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525463420237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1525463420237 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525463420237 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525463420268 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525463420284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525463422221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525463422346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525463422377 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525463423862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525463423862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525463424252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "C:/Users/leser/Desktop/Practica 4 Arquitectura/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525463425940 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525463425940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525463426987 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525463426987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525463426987 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525463427237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525463427253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525463427565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525463427565 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525463427799 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525463428690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leser/Desktop/Practica 4 Arquitectura/output_files/interr_trans.fit.smsg " "Generated suppressed messages file C:/Users/leser/Desktop/Practica 4 Arquitectura/output_files/interr_trans.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525463429143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525463429800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:50:29 2018 " "Processing ended: Fri May 04 14:50:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525463429800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525463429800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525463429800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525463429800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525463431878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525463431893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:50:31 2018 " "Processing started: Fri May 04 14:50:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525463431893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525463431893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off interr_trans -c interr_trans " "Command: quartus_asm --read_settings_files=off --write_settings_files=off interr_trans -c interr_trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525463431893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1525463432753 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525463434393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525463434440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525463434800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:50:34 2018 " "Processing ended: Fri May 04 14:50:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525463434800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525463434800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525463434800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525463434800 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525463435643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525463437597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525463437597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:50:36 2018 " "Processing started: Fri May 04 14:50:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525463437597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463437597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta interr_trans -c interr_trans " "Command: quartus_sta interr_trans -c interr_trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463437597 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1525463438128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439862 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "interr_trans.sdc " "Synopsys Design Constraints File file not found: 'interr_trans.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439909 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439909 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525463439909 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst19\|cuenta\[25\] divider:inst19\|cuenta\[25\] " "create_clock -period 1.000 -name divider:inst19\|cuenta\[25\] divider:inst19\|cuenta\[25\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525463439909 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439909 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439909 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525463439909 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525463439941 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525463439987 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463439987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.278 " "Worst-case setup slack is -2.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278             -36.065 CLK  " "   -2.278             -36.065 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.712             -35.653 divider:inst19\|cuenta\[25\]  " "   -1.712             -35.653 divider:inst19\|cuenta\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463440003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 divider:inst19\|cuenta\[25\]  " "    0.378               0.000 divider:inst19\|cuenta\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLK  " "    0.401               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463440003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463440019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463440019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.000 CLK  " "   -3.000             -31.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -40.000 divider:inst19\|cuenta\[25\]  " "   -1.000             -40.000 divider:inst19\|cuenta\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463440034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463440034 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525463440128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463440175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441237 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525463441253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.879 " "Worst-case setup slack is -1.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.879             -28.507 CLK  " "   -1.879             -28.507 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457             -29.048 divider:inst19\|cuenta\[25\]  " "   -1.457             -29.048 divider:inst19\|cuenta\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 CLK  " "    0.338               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 divider:inst19\|cuenta\[25\]  " "    0.338               0.000 divider:inst19\|cuenta\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.000 CLK  " "   -3.000             -31.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -40.000 divider:inst19\|cuenta\[25\]  " "   -1.000             -40.000 divider:inst19\|cuenta\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441300 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525463441409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525463441566 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.943 " "Worst-case setup slack is -0.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943              -8.969 CLK  " "   -0.943              -8.969 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537              -9.089 divider:inst19\|cuenta\[25\]  " "   -0.537              -9.089 divider:inst19\|cuenta\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 divider:inst19\|cuenta\[25\]  " "    0.198               0.000 divider:inst19\|cuenta\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 CLK  " "    0.225               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.526 CLK  " "   -3.000             -32.526 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -40.000 divider:inst19\|cuenta\[25\]  " "   -1.000             -40.000 divider:inst19\|cuenta\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525463441612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463441612 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463442503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463442519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525463442753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:50:42 2018 " "Processing ended: Fri May 04 14:50:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525463442753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525463442753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525463442753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463442753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525463444800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525463444816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:50:44 2018 " "Processing started: Fri May 04 14:50:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525463444816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525463444816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off interr_trans -c interr_trans " "Command: quartus_eda --read_settings_files=off --write_settings_files=off interr_trans -c interr_trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525463444816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1525463446613 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "interr_trans.vo C:/Users/leser/Desktop/Practica 4 Arquitectura/simulation/modelsim/ simulation " "Generated file interr_trans.vo in folder \"C:/Users/leser/Desktop/Practica 4 Arquitectura/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525463446831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525463446894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:50:46 2018 " "Processing ended: Fri May 04 14:50:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525463446894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525463446894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525463446894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525463446894 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525463447675 ""}
