Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab test 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : ../../../../src/seq/uvm_sequence_builtin.svh, Line : 165, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.$unit_testbench_sv
Compiling package work.uvm_pkg
Compiling package std.std
Compiling module work.master_cb
Compiling module work.monitor_cb
Compiling module work.dut_if
Compiling module work.apb4_slave
Compiling module work.test
Built simulation snapshot work.test
