
The SYNCORE Byte Enable Ram compiler helps designers create byte enable ram models for their designs.
These Byte Enable Ram models are written out in HDL and can be synthesized as well as simulated.
A testbench is provided for the Byte Enable Ram models created by the SYNCORE Byte Enable Ram compiler.

For detailed information on the SYNCORE Byte Enable Ram compiler and its various options, click the 
BYTE ENABLE RAM Info button at the bottom of this window.

If you have any questions or issues, please contact support at www.solvnet.com .

Note:
a) Please enable the 'System Verilog' switch for using the cores generated by this core.


