/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  reg [8:0] celloutsig_0_13z;
  wire [28:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [28:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [26:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~((in_data[170] | in_data[115]) & in_data[104]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z[5] | celloutsig_1_3z[1]) & celloutsig_1_3z[1]);
  assign celloutsig_0_10z = celloutsig_0_6z[6] | ~(celloutsig_0_9z[2]);
  assign celloutsig_1_11z = in_data[112] | celloutsig_1_4z[3];
  assign celloutsig_1_1z = ~(in_data[98] ^ celloutsig_1_0z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ celloutsig_0_1z[11]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[11] ^ celloutsig_0_0z[5]);
  assign celloutsig_0_29z = ~(celloutsig_0_22z ^ celloutsig_0_27z);
  assign celloutsig_1_3z = { in_data[109:102], celloutsig_1_1z, celloutsig_1_2z } + { in_data[132:126], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_3z[8:7], celloutsig_1_2z, celloutsig_1_11z } + { celloutsig_1_8z[5:4], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_8z = in_data[8:3] + celloutsig_0_6z[7:2];
  assign celloutsig_0_9z = celloutsig_0_4z[7:1] + { celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_14z = in_data[73:45] / { 1'h1, celloutsig_0_8z[3:0], celloutsig_0_1z };
  assign celloutsig_0_41z = { celloutsig_0_6z[9:2], celloutsig_0_17z } >= celloutsig_0_11z[9:1];
  assign celloutsig_0_16z = celloutsig_0_1z[12:0] >= celloutsig_0_14z[23:11];
  assign celloutsig_0_18z = celloutsig_0_1z[18:14] >= { in_data[32:29], celloutsig_0_16z };
  assign celloutsig_0_25z = celloutsig_0_8z[5:1] >= celloutsig_0_11z[8:4];
  assign celloutsig_1_6z = { celloutsig_1_3z[9:7], celloutsig_1_4z } > { celloutsig_1_3z[9:4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_11z[8:1] > { celloutsig_0_14z[19], celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_13z[8:4], celloutsig_0_16z } > celloutsig_0_1z[21:16];
  assign celloutsig_0_28z = { celloutsig_0_13z[7], celloutsig_0_19z } > { in_data[28:25], celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_2z & ~(celloutsig_0_7z);
  assign celloutsig_0_27z = celloutsig_0_12z[1] & ~(in_data[75]);
  assign celloutsig_0_19z = { celloutsig_0_1z[14:10], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_18z } % { 1'h1, celloutsig_0_12z[5:2], celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_4z = celloutsig_1_3z[2] ? celloutsig_1_3z[9:4] : in_data[123:118];
  assign celloutsig_0_1z = celloutsig_0_0z[5] ? in_data[74:51] : { in_data[54:37], 1'h0, celloutsig_0_0z[4:0] };
  assign celloutsig_0_7z = { celloutsig_0_1z[22:0], celloutsig_0_5z } != { in_data[69:56], celloutsig_0_6z };
  assign celloutsig_0_12z = - { celloutsig_0_4z[11:5], celloutsig_0_2z };
  assign celloutsig_0_33z = | { celloutsig_0_12z[6:4], celloutsig_0_25z, celloutsig_0_2z };
  assign celloutsig_1_2z = | in_data[118:110];
  assign celloutsig_0_36z = ^ { celloutsig_0_12z[4:0], celloutsig_0_22z, celloutsig_0_33z };
  assign celloutsig_1_9z = ^ celloutsig_1_8z[9:6];
  assign celloutsig_1_19z = ^ { celloutsig_1_5z[26:2], celloutsig_1_9z };
  assign celloutsig_1_5z = { in_data[126:112], celloutsig_1_4z, celloutsig_1_4z } >> { in_data[129:104], celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_1z[15:6] >> { in_data[61:53], celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_25z } >> { in_data[89:83], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_3z = celloutsig_0_1z[17:14] ~^ in_data[63:60];
  assign celloutsig_0_39z = { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_36z, celloutsig_0_27z } ~^ { celloutsig_0_30z[11:9], celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_42z = celloutsig_0_39z[4:1] ~^ { celloutsig_0_21z[4:2], celloutsig_0_36z };
  assign celloutsig_0_4z = in_data[23:8] ~^ in_data[49:34];
  assign celloutsig_1_8z = { celloutsig_1_5z[26:24], celloutsig_1_3z } ~^ { in_data[169:159], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = { in_data[47:44], celloutsig_0_8z } ~^ { celloutsig_0_6z[5:1], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_1z[14], celloutsig_0_3z, celloutsig_0_5z } ~^ { celloutsig_0_0z[5:1], celloutsig_0_7z };
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[73:68];
  always_latch
    if (clkin_data[0]) celloutsig_0_13z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_22z = ~((celloutsig_0_7z & celloutsig_0_0z[3]) | (celloutsig_0_20z & celloutsig_0_17z));
  assign celloutsig_0_23z = ~((celloutsig_0_10z & celloutsig_0_8z[0]) | (celloutsig_0_10z & celloutsig_0_17z));
  assign { out_data[131:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
