#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaab08387430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaab0838d4e0 .scope autofunction.vec4.s256, "cmp_swp" "cmp_swp" 3 14, 3 14 0, S_0xaaab08387430;
 .timescale 0 0;
v0xaaab083c7c30_0 .var "a", 127 0;
v0xaaab083b4ff0_0 .var "asc", 0 0;
v0xaaab083aba30_0 .var "b", 127 0;
; Variable cmp_swp is vec4 return value of scope S_0xaaab0838d4e0
v0xaaab083c45c0_0 .var "result", 255 0;
v0xaaab083bb000_0 .var "swp", 0 0;
TD_$unit.cmp_swp ;
    %load/vec4 v0xaaab083aba30_0;
    %parti/u 64, 64, 32;
    %load/vec4 v0xaaab083c7c30_0;
    %parti/u 64, 64, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0xaaab083b4ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaab083bb000_0, 0, 1;
    %load/vec4 v0xaaab083bb000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xaaab083aba30_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab083c45c0_0, 4, 128;
    %load/vec4 v0xaaab083c7c30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab083c45c0_0, 4, 128;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xaaab083c7c30_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab083c45c0_0, 4, 128;
    %load/vec4 v0xaaab083aba30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab083c45c0_0, 4, 128;
T_0.1 ;
    %load/vec4 v0xaaab083c45c0_0;
    %ret/vec4 0, 0, 256;  Assign to cmp_swp (store_vec4_to_lval)
    %end;
S_0xaaab0838d850 .scope autofunction.vec4.s64, "pow10" "pow10" 4 6, 4 6 0, S_0xaaab08387430;
 .timescale 0 0;
v0xaaab083e9d30_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaab0838d850
TD_$unit.pow10 ;
    %load/vec4 v0xaaab083e9d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.2 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.3 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.4 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.5 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.6 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.7 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %end;
S_0xaaab0838e900 .scope module, "aoc5_tb" "aoc5_tb" 5 1;
 .timescale 0 0;
v0xaaab08415580_0 .var "clock", 0 0;
v0xaaab08415640_0 .var "pairs_in_flat", 2047 0;
v0xaaab08415730_0 .net "pairs_out_flat", 2047 0, L_0xaaab0841c500;  1 drivers
v0xaaab08415800_0 .var "reset", 0 0;
v0xaaab084158a0_0 .var "valid_in", 0 0;
v0xaaab084159e0_0 .net "valid_out", 0 0, L_0xaaab0841c640;  1 drivers
E_0xaaab082b4e70 .event negedge, v0xaaab083ef7b0_0;
E_0xaaab083d8140 .event posedge, v0xaaab0840f150_0;
S_0xaaab08388a40 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 24, 5 24 0, S_0xaaab0838e900;
 .timescale 0 0;
v0xaaab083ea130_0 .var/2s "i", 31 0;
S_0xaaab08388db0 .scope begin, "$unm_blk_15" "$unm_blk_15" 5 24, 5 24 0, S_0xaaab08388a40;
 .timescale 0 0;
v0xaaab083ea030_0 .var "tmp_pair", 127 0;
S_0xaaab08387160 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 35, 5 35 0, S_0xaaab0838e900;
 .timescale 0 0;
v0xaaab083ea580_0 .var/2s "i", 31 0;
S_0xaaab083ea2a0 .scope begin, "$unm_blk_17" "$unm_blk_17" 5 35, 5 35 0, S_0xaaab08387160;
 .timescale 0 0;
v0xaaab083ea480_0 .var "tmp_pair", 127 0;
S_0xaaab083ea680 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 43, 5 43 0, S_0xaaab0838e900;
 .timescale 0 0;
v0xaaab083eab40_0 .var/2s "i", 31 0;
S_0xaaab083ea860 .scope begin, "$unm_blk_18" "$unm_blk_18" 5 43, 5 43 0, S_0xaaab083ea680;
 .timescale 0 0;
v0xaaab083eaa40_0 .var "tmp_pair", 127 0;
S_0xaaab083eac40 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 54, 5 54 0, S_0xaaab0838e900;
 .timescale 0 0;
v0xaaab083eb120_0 .var/2s "i", 31 0;
S_0xaaab083eae20 .scope begin, "$unm_blk_20" "$unm_blk_20" 5 54, 5 54 0, S_0xaaab083eac40;
 .timescale 0 0;
v0xaaab083eb020_0 .var "tmp_pair", 127 0;
S_0xaaab083eb220 .scope task, "fill_16_in" "fill_16_in" 5 16, 5 16 0, S_0xaaab0838e900;
 .timescale 0 0;
TD_aoc5_tb.fill_16_in ;
    %fork t_1, S_0xaaab083eb450;
    %jmp t_0;
    .scope S_0xaaab083eb450;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083eb650_0, 0, 32;
T_2.15 ;
    %load/vec4 v0xaaab083eb650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.16, 5;
    %vpi_func 5 18 "$random" 32 {0 0 0};
    %pad/u 64;
    %pushi/vec4 1000000, 0, 64;
    %div;
    %pushi/vec4 4294967295, 0, 64;
    %and;
    %vpi_func 5 19 "$random" 32 {0 0 0};
    %pad/u 64;
    %pushi/vec4 1000000, 0, 64;
    %div;
    %pushi/vec4 4294967295, 0, 64;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaab083eb650_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab08415640_0, 4, 128;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083eb650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083eb650_0, 0, 32;
    %jmp T_2.15;
T_2.16 ;
    %end;
    .scope S_0xaaab083eb220;
t_0 %join;
    %end;
S_0xaaab083eb450 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 17, 5 17 0, S_0xaaab083eb220;
 .timescale 0 0;
v0xaaab083eb650_0 .var/2s "i", 31 0;
S_0xaaab083eb750 .scope module, "sort_16" "bitonic_sort_16" 5 7, 6 64 0, S_0xaaab0838e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 2048 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 2048 "pairs_out_flat";
enum0xaaab082cbdc0 .enum4 (2)
   "LOAD_NONE" 2'b00,
   "LOAD_TOP" 2'b01,
   "LOAD_BOTH" 2'b10
 ;
v0xaaab084140d0_0 .net *"_ivl_1", 1023 0, L_0xaaab084161e0;  1 drivers
v0xaaab084141d0_0 .net *"_ivl_3", 1023 0, L_0xaaab084162d0;  1 drivers
v0xaaab084142b0_0 .var "bitonics_ready", 1 0;
v0xaaab08414370_0 .net "clock", 0 0, v0xaaab08415580_0;  1 drivers
v0xaaab08414820_0 .var "low_stage", 1023 0;
v0xaaab08414900_0 .net "monotonic_stage", 1023 0, v0xaaab08413320_0;  1 drivers
v0xaaab084149c0_0 .var "next_bitonics_ready", 1 0;
v0xaaab08414a80_0 .net "pairs_in_flat", 2047 0, v0xaaab08415640_0;  1 drivers
v0xaaab08414b60_0 .net "pairs_out_flat", 2047 0, L_0xaaab0841c500;  alias, 1 drivers
v0xaaab08414c50_0 .net "reset", 0 0, v0xaaab08415800_0;  1 drivers
v0xaaab08415100_0 .net "sort_8_done", 0 0, v0xaaab08413e00_0;  1 drivers
v0xaaab084151d0_0 .var "top_low_sel", 0 0;
v0xaaab084152a0_0 .var "top_stage", 1023 0;
v0xaaab08415340_0 .net "valid_in", 0 0, v0xaaab084158a0_0;  1 drivers
v0xaaab08415410_0 .net "valid_out", 0 0, L_0xaaab0841c640;  alias, 1 drivers
E_0xaaab083d84f0 .event edge, v0xaaab084142b0_0, v0xaaab08413e00_0;
L_0xaaab084161e0 .part v0xaaab08415640_0, 1024, 1024;
L_0xaaab084162d0 .part v0xaaab08415640_0, 0, 1024;
L_0xaaab08416370 .functor MUXZ 1024, L_0xaaab084162d0, L_0xaaab084161e0, v0xaaab084151d0_0, C4<>;
L_0xaaab0841c730 .reduce/and v0xaaab084142b0_0;
L_0xaaab0841c7d0 .concat [ 1024 1024 0 0], v0xaaab08414820_0, v0xaaab084152a0_0;
S_0xaaab083eba30 .scope module, "merge" "merger_N" 6 100, 6 4 0, S_0xaaab083eb750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 2048 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 2048 "pairs_out_flat";
P_0xaaab083bf670 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000100000000000>;
P_0xaaab083bf6b0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0xaaab083bf6f0 .param/l "N" 0 6 5, +C4<00000000000000000000000000010000>;
P_0xaaab083bf730 .param/l "reach" 1 6 13, +C4<00000000000000000000000000001000>;
v0xaaab0840ed10_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab0840edd0_0 .net "pairs_in_flat", 2047 0, L_0xaaab0841c7d0;  1 drivers
v0xaaab0840eeb0_0 .net "pairs_out_flat", 2047 0, L_0xaaab0841c500;  alias, 1 drivers
v0xaaab0840efa0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab0840f040_0 .net "valid_in", 0 0, L_0xaaab0841c730;  1 drivers
v0xaaab0840f150_0 .net "valid_out", 0 0, L_0xaaab0841c640;  alias, 1 drivers
L_0xaaab0841c500 .concat8 [ 1024 1024 0 0], L_0xaaab0841c0a0, L_0xaaab08418f50;
S_0xaaab083ebeb0 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083eba30;
 .timescale 0 0;
v0xaaab0840e9a0_0 .var "intermed_stage", 2047 0;
v0xaaab0840eaa0_0 .var "intermed_valid", 0 0;
v0xaaab0840ebb0_0 .net "merge_sub_N", 1 0, L_0xaaab0841c3c0;  1 drivers
v0xaaab0840ec50 .array "pairs_in_unpack", 0 15, 127 0;
E_0xaaab083ec0b0 .event edge, v0xaaab0840edd0_0;
L_0xaaab08419180 .part v0xaaab0840e9a0_0, 1024, 1024;
L_0xaaab0841c2d0 .part v0xaaab0840e9a0_0, 0, 1024;
L_0xaaab0841c3c0 .concat8 [ 1 1 0 0], L_0xaaab08419090, L_0xaaab0841c1e0;
L_0xaaab0841c640 .reduce/and L_0xaaab0841c3c0;
S_0xaaab083ec130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083ebeb0;
 .timescale 0 0;
v0xaaab083ec330_0 .var/2s "i", 31 0;
S_0xaaab083ec430 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083ebeb0;
 .timescale 0 0;
v0xaaab083ec630_0 .var/2s "i", 31 0;
S_0xaaab083ec710 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083ebeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1024 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 1024 "pairs_out_flat";
P_0xaaab083b89c0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0xaaab083b8a00 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaab083b8a40 .param/l "N" 0 6 5, +C4<00000000000000000000000000001000>;
P_0xaaab083b8a80 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000100>;
v0xaaab083fd320_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083fd3e0_0 .net "pairs_in_flat", 1023 0, L_0xaaab0841c2d0;  1 drivers
v0xaaab083fd4c0_0 .net "pairs_out_flat", 1023 0, L_0xaaab0841c0a0;  1 drivers
v0xaaab083fd5b0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083fd650_0 .net "valid_in", 0 0, v0xaaab0840eaa0_0;  1 drivers
v0xaaab083fd760_0 .net "valid_out", 0 0, L_0xaaab0841c1e0;  1 drivers
L_0xaaab0841c0a0 .concat8 [ 512 512 0 0], L_0xaaab0841bc10, L_0xaaab0841a580;
S_0xaaab083ecc10 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083ec710;
 .timescale 0 0;
v0xaaab083fcfb0_0 .var "intermed_stage", 1023 0;
v0xaaab083fd0b0_0 .var "intermed_valid", 0 0;
v0xaaab083fd1c0_0 .net "merge_sub_N", 1 0, L_0xaaab0841bf60;  1 drivers
v0xaaab083fd260 .array "pairs_in_unpack", 0 7, 127 0;
E_0xaaab083ecdf0 .event edge, v0xaaab083fd3e0_0;
L_0xaaab0841a7e0 .part v0xaaab083fcfb0_0, 512, 512;
L_0xaaab0841be70 .part v0xaaab083fcfb0_0, 0, 512;
L_0xaaab0841bf60 .concat8 [ 1 1 0 0], L_0xaaab0841a6c0, L_0xaaab0841bd50;
L_0xaaab0841c1e0 .reduce/and L_0xaaab0841bf60;
S_0xaaab083ece70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083ecc10;
 .timescale 0 0;
v0xaaab083ed070_0 .var/2s "i", 31 0;
S_0xaaab083ed170 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083ecc10;
 .timescale 0 0;
v0xaaab083ed370_0 .var/2s "i", 31 0;
S_0xaaab083ed450 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083ecc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 512 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 512 "pairs_out_flat";
P_0xaaab083a92f0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaab083a9330 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab083a9370 .param/l "N" 0 6 5, +C4<00000000000000000000000000000100>;
P_0xaaab083a93b0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000010>;
v0xaaab083f4ab0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083f4b70_0 .net "pairs_in_flat", 511 0, L_0xaaab0841be70;  1 drivers
v0xaaab083f4c50_0 .net "pairs_out_flat", 511 0, L_0xaaab0841bc10;  1 drivers
v0xaaab083f4d40_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083f4de0_0 .net "valid_in", 0 0, v0xaaab083fd0b0_0;  1 drivers
v0xaaab083f4ef0_0 .net "valid_out", 0 0, L_0xaaab0841bd50;  1 drivers
L_0xaaab0841bc10 .concat8 [ 256 256 0 0], L_0xaaab0841b780, L_0xaaab0841ae50;
S_0xaaab083ed980 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083ed450;
 .timescale 0 0;
v0xaaab083f4740_0 .var "intermed_stage", 511 0;
v0xaaab083f4840_0 .var "intermed_valid", 0 0;
v0xaaab083f4950_0 .net "merge_sub_N", 1 0, L_0xaaab0841bad0;  1 drivers
v0xaaab083f49f0 .array "pairs_in_unpack", 0 3, 127 0;
E_0xaaab083edb60 .event edge, v0xaaab083f4b70_0;
L_0xaaab0841b0b0 .part v0xaaab083f4740_0, 256, 256;
L_0xaaab0841b9e0 .part v0xaaab083f4740_0, 0, 256;
L_0xaaab0841bad0 .concat8 [ 1 1 0 0], L_0xaaab0841af90, L_0xaaab0841b8c0;
L_0xaaab0841bd50 .reduce/and L_0xaaab0841bad0;
S_0xaaab083edbe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083ed980;
 .timescale 0 0;
v0xaaab083edde0_0 .var/2s "i", 31 0;
S_0xaaab083edee0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083ed980;
 .timescale 0 0;
v0xaaab083ee0e0_0 .var/2s "i", 31 0;
S_0xaaab083ee1c0 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083ed980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaab083bfe90 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab083bfed0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083bff10 .param/l "N" 0 6 5, +C4<00000000000000000000000000000010>;
P_0xaaab083bff50 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000001>;
v0xaaab083f0ee0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083f0ff0_0 .net "pairs_in_flat", 255 0, L_0xaaab0841b9e0;  1 drivers
v0xaaab083f10d0_0 .net "pairs_out_flat", 255 0, L_0xaaab0841b780;  1 drivers
v0xaaab083f1190_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083f1280_0 .net "valid_in", 0 0, v0xaaab083f4840_0;  1 drivers
v0xaaab083f1390_0 .net "valid_out", 0 0, L_0xaaab0841b8c0;  1 drivers
L_0xaaab0841b780 .concat8 [ 128 128 0 0], L_0xaaab0841b350, L_0xaaab0841b150;
S_0xaaab083ee6f0 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083ee1c0;
 .timescale 0 0;
v0xaaab083f0b70_0 .var "intermed_stage", 255 0;
v0xaaab083f0c70_0 .var "intermed_valid", 0 0;
v0xaaab083f0d80_0 .net "merge_sub_N", 1 0, L_0xaaab0841b640;  1 drivers
v0xaaab083f0e20 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaab083ee8d0 .event posedge, v0xaaab083ef7b0_0;
E_0xaaab083ee950 .event edge, v0xaaab083f0ff0_0;
L_0xaaab0841b260 .part v0xaaab083f0b70_0, 128, 128;
L_0xaaab0841b550 .part v0xaaab083f0b70_0, 0, 128;
L_0xaaab0841b640 .concat8 [ 1 1 0 0], L_0xaaab0841b1c0, L_0xaaab0841b420;
L_0xaaab0841b8c0 .reduce/and L_0xaaab0841b640;
S_0xaaab083ee9b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083ee6f0;
 .timescale 0 0;
v0xaaab083eebb0_0 .var/2s "i", 31 0;
S_0xaaab083eecb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083ee6f0;
 .timescale 0 0;
v0xaaab083eeeb0_0 .var/2s "i", 31 0;
S_0xaaab083eef90 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083ee6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083b9f40 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083b9f80 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083b9fc0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083ba000 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab083ef7b0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083ef890_0 .net "pairs_in_flat", 127 0, L_0xaaab0841b550;  1 drivers
v0xaaab083ef970_0 .net "pairs_out_flat", 127 0, L_0xaaab0841b350;  1 drivers
v0xaaab083efa60_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083efb20_0 .net "valid_in", 0 0, v0xaaab083f0c70_0;  1 drivers
v0xaaab083efc30_0 .net "valid_out", 0 0, L_0xaaab0841b420;  1 drivers
S_0xaaab083ef5d0 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab083eef90;
 .timescale 0 0;
L_0xaaab0841b350 .functor BUFZ 128, L_0xaaab0841b550, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab0841b420 .functor BUFZ 1, v0xaaab083f0c70_0, C4<0>, C4<0>, C4<0>;
S_0xaaab083efdf0 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083ee6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083ef1f0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083ef230 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083ef270 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083ef2b0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab083f0590_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083f0680_0 .net "pairs_in_flat", 127 0, L_0xaaab0841b260;  1 drivers
v0xaaab083f0740_0 .net "pairs_out_flat", 127 0, L_0xaaab0841b150;  1 drivers
v0xaaab083f0830_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083f0900_0 .net "valid_in", 0 0, v0xaaab083f0c70_0;  alias, 1 drivers
v0xaaab083f09f0_0 .net "valid_out", 0 0, L_0xaaab0841b1c0;  1 drivers
S_0xaaab083f0390 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab083efdf0;
 .timescale 0 0;
L_0xaaab0841b150 .functor BUFZ 128, L_0xaaab0841b260, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab0841b1c0 .functor BUFZ 1, v0xaaab083f0c70_0, C4<0>, C4<0>, C4<0>;
S_0xaaab083f1510 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083ed980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaab083f0020 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab083f0060 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f00a0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000010>;
P_0xaaab083f00e0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000001>;
v0xaaab083f41c0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083f4280_0 .net "pairs_in_flat", 255 0, L_0xaaab0841b0b0;  1 drivers
v0xaaab083f4360_0 .net "pairs_out_flat", 255 0, L_0xaaab0841ae50;  1 drivers
v0xaaab083f4450_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083f44f0_0 .net "valid_in", 0 0, v0xaaab083f4840_0;  alias, 1 drivers
v0xaaab083f45e0_0 .net "valid_out", 0 0, L_0xaaab0841af90;  1 drivers
L_0xaaab0841ae50 .concat8 [ 128 128 0 0], L_0xaaab0841aa50, L_0xaaab0841a880;
S_0xaaab083f1a80 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083f1510;
 .timescale 0 0;
v0xaaab083f3ea0_0 .var "intermed_stage", 255 0;
v0xaaab083f3fa0_0 .var "intermed_valid", 0 0;
v0xaaab083f4060_0 .net "merge_sub_N", 1 0, L_0xaaab0841ad10;  1 drivers
v0xaaab083f4100 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaab083f1c80 .event edge, v0xaaab083f4280_0;
L_0xaaab0841a960 .part v0xaaab083f3ea0_0, 128, 128;
L_0xaaab0841ac20 .part v0xaaab083f3ea0_0, 0, 128;
L_0xaaab0841ad10 .concat8 [ 1 1 0 0], L_0xaaab0841a8f0, L_0xaaab0841aaf0;
L_0xaaab0841af90 .reduce/and L_0xaaab0841ad10;
S_0xaaab083f1d00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083f1a80;
 .timescale 0 0;
v0xaaab083f1f00_0 .var/2s "i", 31 0;
S_0xaaab083f2000 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083f1a80;
 .timescale 0 0;
v0xaaab083f2200_0 .var/2s "i", 31 0;
S_0xaaab083f22e0 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083f1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083f1740 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f1780 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083f17c0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083f1800 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab083f2b00_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083f2bc0_0 .net "pairs_in_flat", 127 0, L_0xaaab0841ac20;  1 drivers
v0xaaab083f2ca0_0 .net "pairs_out_flat", 127 0, L_0xaaab0841aa50;  1 drivers
v0xaaab083f2d90_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083f2e30_0 .net "valid_in", 0 0, v0xaaab083f3fa0_0;  1 drivers
v0xaaab083f2f40_0 .net "valid_out", 0 0, L_0xaaab0841aaf0;  1 drivers
S_0xaaab083f2920 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab083f22e0;
 .timescale 0 0;
L_0xaaab0841aa50 .functor BUFZ 128, L_0xaaab0841ac20, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab0841aaf0 .functor BUFZ 1, v0xaaab083f3fa0_0, C4<0>, C4<0>, C4<0>;
S_0xaaab083f3100 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083f1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083f2540 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f2580 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083f25c0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083f2600 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab083f38a0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083f3960_0 .net "pairs_in_flat", 127 0, L_0xaaab0841a960;  1 drivers
v0xaaab083f3a40_0 .net "pairs_out_flat", 127 0, L_0xaaab0841a880;  1 drivers
v0xaaab083f3b30_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083f3c60_0 .net "valid_in", 0 0, v0xaaab083f3fa0_0;  alias, 1 drivers
v0xaaab083f3d00_0 .net "valid_out", 0 0, L_0xaaab0841a8f0;  1 drivers
S_0xaaab083f36a0 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab083f3100;
 .timescale 0 0;
L_0xaaab0841a880 .functor BUFZ 128, L_0xaaab0841a960, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab0841a8f0 .functor BUFZ 1, v0xaaab083f3fa0_0, C4<0>, C4<0>, C4<0>;
S_0xaaab083f5070 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083ecc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 512 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 512 "pairs_out_flat";
P_0xaaab083f3330 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaab083f3370 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab083f33b0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000100>;
P_0xaaab083f33f0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000010>;
v0xaaab083fca30_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083fcaf0_0 .net "pairs_in_flat", 511 0, L_0xaaab0841a7e0;  1 drivers
v0xaaab083fcbd0_0 .net "pairs_out_flat", 511 0, L_0xaaab0841a580;  1 drivers
v0xaaab083fccc0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083fcd60_0 .net "valid_in", 0 0, v0xaaab083fd0b0_0;  alias, 1 drivers
v0xaaab083fce50_0 .net "valid_out", 0 0, L_0xaaab0841a6c0;  1 drivers
L_0xaaab0841a580 .concat8 [ 256 256 0 0], L_0xaaab0841a0f0, L_0xaaab084197c0;
S_0xaaab083f56a0 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083f5070;
 .timescale 0 0;
v0xaaab083fc6c0_0 .var "intermed_stage", 511 0;
v0xaaab083fc7c0_0 .var "intermed_valid", 0 0;
v0xaaab083fc8d0_0 .net "merge_sub_N", 1 0, L_0xaaab0841a440;  1 drivers
v0xaaab083fc970 .array "pairs_in_unpack", 0 3, 127 0;
E_0xaaab083f58a0 .event edge, v0xaaab083fcaf0_0;
L_0xaaab08419a20 .part v0xaaab083fc6c0_0, 256, 256;
L_0xaaab0841a350 .part v0xaaab083fc6c0_0, 0, 256;
L_0xaaab0841a440 .concat8 [ 1 1 0 0], L_0xaaab08419900, L_0xaaab0841a230;
L_0xaaab0841a6c0 .reduce/and L_0xaaab0841a440;
S_0xaaab083f5920 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083f56a0;
 .timescale 0 0;
v0xaaab083f5b20_0 .var/2s "i", 31 0;
S_0xaaab083f5c20 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083f56a0;
 .timescale 0 0;
v0xaaab083f5e20_0 .var/2s "i", 31 0;
S_0xaaab083f5f00 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083f56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaab083f52a0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab083f52e0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f5320 .param/l "N" 0 6 5, +C4<00000000000000000000000000000010>;
P_0xaaab083f5360 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000001>;
v0xaaab083f8d80_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083f8e40_0 .net "pairs_in_flat", 255 0, L_0xaaab0841a350;  1 drivers
v0xaaab083f8f20_0 .net "pairs_out_flat", 255 0, L_0xaaab0841a0f0;  1 drivers
v0xaaab083f9010_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083f90b0_0 .net "valid_in", 0 0, v0xaaab083fc7c0_0;  1 drivers
v0xaaab083f91c0_0 .net "valid_out", 0 0, L_0xaaab0841a230;  1 drivers
L_0xaaab0841a0f0 .concat8 [ 128 128 0 0], L_0xaaab08419cc0, L_0xaaab08419ac0;
S_0xaaab083f6540 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083f5f00;
 .timescale 0 0;
v0xaaab083f8a10_0 .var "intermed_stage", 255 0;
v0xaaab083f8b10_0 .var "intermed_valid", 0 0;
v0xaaab083f8c20_0 .net "merge_sub_N", 1 0, L_0xaaab08419fb0;  1 drivers
v0xaaab083f8cc0 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaab083f6720 .event edge, v0xaaab083f8e40_0;
L_0xaaab08419bd0 .part v0xaaab083f8a10_0, 128, 128;
L_0xaaab08419ec0 .part v0xaaab083f8a10_0, 0, 128;
L_0xaaab08419fb0 .concat8 [ 1 1 0 0], L_0xaaab08419b30, L_0xaaab08419d90;
L_0xaaab0841a230 .reduce/and L_0xaaab08419fb0;
S_0xaaab083f67a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083f6540;
 .timescale 0 0;
v0xaaab083f69a0_0 .var/2s "i", 31 0;
S_0xaaab083f6aa0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083f6540;
 .timescale 0 0;
v0xaaab083f6ca0_0 .var/2s "i", 31 0;
S_0xaaab083f6d80 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083f6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083f6160 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f61a0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083f61e0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083f6220 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab083f75a0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083f7660_0 .net "pairs_in_flat", 127 0, L_0xaaab08419ec0;  1 drivers
v0xaaab083f7740_0 .net "pairs_out_flat", 127 0, L_0xaaab08419cc0;  1 drivers
v0xaaab083f7830_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083f78d0_0 .net "valid_in", 0 0, v0xaaab083f8b10_0;  1 drivers
v0xaaab083f79e0_0 .net "valid_out", 0 0, L_0xaaab08419d90;  1 drivers
S_0xaaab083f73c0 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab083f6d80;
 .timescale 0 0;
L_0xaaab08419cc0 .functor BUFZ 128, L_0xaaab08419ec0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab08419d90 .functor BUFZ 1, v0xaaab083f8b10_0, C4<0>, C4<0>, C4<0>;
S_0xaaab083f7ba0 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083f6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083f6fe0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f7020 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083f7060 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083f70a0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab083f8340_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083f8400_0 .net "pairs_in_flat", 127 0, L_0xaaab08419bd0;  1 drivers
v0xaaab083f84e0_0 .net "pairs_out_flat", 127 0, L_0xaaab08419ac0;  1 drivers
v0xaaab083f85d0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083f8780_0 .net "valid_in", 0 0, v0xaaab083f8b10_0;  alias, 1 drivers
v0xaaab083f8870_0 .net "valid_out", 0 0, L_0xaaab08419b30;  1 drivers
S_0xaaab083f8140 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab083f7ba0;
 .timescale 0 0;
L_0xaaab08419ac0 .functor BUFZ 128, L_0xaaab08419bd0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab08419b30 .functor BUFZ 1, v0xaaab083f8b10_0, C4<0>, C4<0>, C4<0>;
S_0xaaab083f9340 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083f56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaab083f9520 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab083f9560 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f95a0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000010>;
P_0xaaab083f95e0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000001>;
v0xaaab083fc140_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083fc200_0 .net "pairs_in_flat", 255 0, L_0xaaab08419a20;  1 drivers
v0xaaab083fc2e0_0 .net "pairs_out_flat", 255 0, L_0xaaab084197c0;  1 drivers
v0xaaab083fc3d0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083fc470_0 .net "valid_in", 0 0, v0xaaab083fc7c0_0;  alias, 1 drivers
v0xaaab083fc560_0 .net "valid_out", 0 0, L_0xaaab08419900;  1 drivers
L_0xaaab084197c0 .concat8 [ 128 128 0 0], L_0xaaab084193f0, L_0xaaab08419220;
S_0xaaab083f99f0 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083f9340;
 .timescale 0 0;
v0xaaab083fbdd0_0 .var "intermed_stage", 255 0;
v0xaaab083fbed0_0 .var "intermed_valid", 0 0;
v0xaaab083fbfe0_0 .net "merge_sub_N", 1 0, L_0xaaab08419680;  1 drivers
v0xaaab083fc080 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaab083f9bf0 .event edge, v0xaaab083fc200_0;
L_0xaaab08419300 .part v0xaaab083fbdd0_0, 128, 128;
L_0xaaab08419590 .part v0xaaab083fbdd0_0, 0, 128;
L_0xaaab08419680 .concat8 [ 1 1 0 0], L_0xaaab08419290, L_0xaaab08419460;
L_0xaaab08419900 .reduce/and L_0xaaab08419680;
S_0xaaab083f9c70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083f99f0;
 .timescale 0 0;
v0xaaab083f9e70_0 .var/2s "i", 31 0;
S_0xaaab083f9f70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083f99f0;
 .timescale 0 0;
v0xaaab083fa170_0 .var/2s "i", 31 0;
S_0xaaab083fa250 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083f99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083f9680 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f96c0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083f9700 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083f9740 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab083faa70_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083fab30_0 .net "pairs_in_flat", 127 0, L_0xaaab08419590;  1 drivers
v0xaaab083fac10_0 .net "pairs_out_flat", 127 0, L_0xaaab084193f0;  1 drivers
v0xaaab083fad00_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083fada0_0 .net "valid_in", 0 0, v0xaaab083fbed0_0;  1 drivers
v0xaaab083faeb0_0 .net "valid_out", 0 0, L_0xaaab08419460;  1 drivers
S_0xaaab083fa890 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab083fa250;
 .timescale 0 0;
L_0xaaab084193f0 .functor BUFZ 128, L_0xaaab08419590, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab08419460 .functor BUFZ 1, v0xaaab083fbed0_0, C4<0>, C4<0>, C4<0>;
S_0xaaab083fb070 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083f99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083fa4b0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083fa4f0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083fa530 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083fa570 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab083fb810_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab083fb8d0_0 .net "pairs_in_flat", 127 0, L_0xaaab08419300;  1 drivers
v0xaaab083fb9b0_0 .net "pairs_out_flat", 127 0, L_0xaaab08419220;  1 drivers
v0xaaab083fbaa0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab083fbb40_0 .net "valid_in", 0 0, v0xaaab083fbed0_0;  alias, 1 drivers
v0xaaab083fbc30_0 .net "valid_out", 0 0, L_0xaaab08419290;  1 drivers
S_0xaaab083fb610 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab083fb070;
 .timescale 0 0;
L_0xaaab08419220 .functor BUFZ 128, L_0xaaab08419300, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab08419290 .functor BUFZ 1, v0xaaab083fbed0_0, C4<0>, C4<0>, C4<0>;
S_0xaaab083fd8e0 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083ebeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1024 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 1024 "pairs_out_flat";
P_0xaaab083fb2a0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0xaaab083fb2e0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaab083fb320 .param/l "N" 0 6 5, +C4<00000000000000000000000000001000>;
P_0xaaab083fb360 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000100>;
v0xaaab0840e420_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab0840e4e0_0 .net "pairs_in_flat", 1023 0, L_0xaaab08419180;  1 drivers
v0xaaab0840e5c0_0 .net "pairs_out_flat", 1023 0, L_0xaaab08418f50;  1 drivers
v0xaaab0840e6b0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab0840e750_0 .net "valid_in", 0 0, v0xaaab0840eaa0_0;  alias, 1 drivers
v0xaaab0840e840_0 .net "valid_out", 0 0, L_0xaaab08419090;  1 drivers
L_0xaaab08418f50 .concat8 [ 512 512 0 0], L_0xaaab08418ac0, L_0xaaab08417430;
S_0xaaab083fde80 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083fd8e0;
 .timescale 0 0;
v0xaaab0840e0b0_0 .var "intermed_stage", 1023 0;
v0xaaab0840e1b0_0 .var "intermed_valid", 0 0;
v0xaaab0840e2c0_0 .net "merge_sub_N", 1 0, L_0xaaab08418e10;  1 drivers
v0xaaab0840e360 .array "pairs_in_unpack", 0 7, 127 0;
E_0xaaab083fe080 .event edge, v0xaaab0840e4e0_0;
L_0xaaab08417690 .part v0xaaab0840e0b0_0, 512, 512;
L_0xaaab08418d20 .part v0xaaab0840e0b0_0, 0, 512;
L_0xaaab08418e10 .concat8 [ 1 1 0 0], L_0xaaab08417570, L_0xaaab08418c00;
L_0xaaab08419090 .reduce/and L_0xaaab08418e10;
S_0xaaab083fe100 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083fde80;
 .timescale 0 0;
v0xaaab083fe300_0 .var/2s "i", 31 0;
S_0xaaab083fe400 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083fde80;
 .timescale 0 0;
v0xaaab083fe600_0 .var/2s "i", 31 0;
S_0xaaab083fe6e0 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083fde80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 512 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 512 "pairs_out_flat";
P_0xaaab083fdb10 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaab083fdb50 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab083fdb90 .param/l "N" 0 6 5, +C4<00000000000000000000000000000100>;
P_0xaaab083fdbd0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000010>;
v0xaaab08405e60_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab08405f20_0 .net "pairs_in_flat", 511 0, L_0xaaab08418d20;  1 drivers
v0xaaab08406000_0 .net "pairs_out_flat", 511 0, L_0xaaab08418ac0;  1 drivers
v0xaaab084060f0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab08406190_0 .net "valid_in", 0 0, v0xaaab0840e1b0_0;  1 drivers
v0xaaab084062a0_0 .net "valid_out", 0 0, L_0xaaab08418c00;  1 drivers
L_0xaaab08418ac0 .concat8 [ 256 256 0 0], L_0xaaab08418630, L_0xaaab08417d00;
S_0xaaab083fed20 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083fe6e0;
 .timescale 0 0;
v0xaaab08405af0_0 .var "intermed_stage", 511 0;
v0xaaab08405bf0_0 .var "intermed_valid", 0 0;
v0xaaab08405d00_0 .net "merge_sub_N", 1 0, L_0xaaab08418980;  1 drivers
v0xaaab08405da0 .array "pairs_in_unpack", 0 3, 127 0;
E_0xaaab083fef00 .event edge, v0xaaab08405f20_0;
L_0xaaab08417f60 .part v0xaaab08405af0_0, 256, 256;
L_0xaaab08418890 .part v0xaaab08405af0_0, 0, 256;
L_0xaaab08418980 .concat8 [ 1 1 0 0], L_0xaaab08417e40, L_0xaaab08418770;
L_0xaaab08418c00 .reduce/and L_0xaaab08418980;
S_0xaaab083fef80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083fed20;
 .timescale 0 0;
v0xaaab083ff180_0 .var/2s "i", 31 0;
S_0xaaab083ff280 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083fed20;
 .timescale 0 0;
v0xaaab083ff480_0 .var/2s "i", 31 0;
S_0xaaab083ff560 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083fed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaab083fe940 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab083fe980 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083fe9c0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000010>;
P_0xaaab083fea00 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000001>;
v0xaaab084024e0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab084025a0_0 .net "pairs_in_flat", 255 0, L_0xaaab08418890;  1 drivers
v0xaaab08402680_0 .net "pairs_out_flat", 255 0, L_0xaaab08418630;  1 drivers
v0xaaab08402770_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab08402810_0 .net "valid_in", 0 0, v0xaaab08405bf0_0;  1 drivers
v0xaaab08402920_0 .net "valid_out", 0 0, L_0xaaab08418770;  1 drivers
L_0xaaab08418630 .concat8 [ 128 128 0 0], L_0xaaab08418200, L_0xaaab08418000;
S_0xaaab083ffba0 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab083ff560;
 .timescale 0 0;
v0xaaab08402170_0 .var "intermed_stage", 255 0;
v0xaaab08402270_0 .var "intermed_valid", 0 0;
v0xaaab08402380_0 .net "merge_sub_N", 1 0, L_0xaaab084184f0;  1 drivers
v0xaaab08402420 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaab083ffd80 .event edge, v0xaaab084025a0_0;
L_0xaaab08418110 .part v0xaaab08402170_0, 128, 128;
L_0xaaab08418400 .part v0xaaab08402170_0, 0, 128;
L_0xaaab084184f0 .concat8 [ 1 1 0 0], L_0xaaab08418070, L_0xaaab084182d0;
L_0xaaab08418770 .reduce/and L_0xaaab084184f0;
S_0xaaab083ffe00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab083ffba0;
 .timescale 0 0;
v0xaaab08400000_0 .var/2s "i", 31 0;
S_0xaaab08400100 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab083ffba0;
 .timescale 0 0;
v0xaaab08400300_0 .var/2s "i", 31 0;
S_0xaaab084003e0 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab083ffba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083ff7c0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083ff800 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083ff840 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083ff880 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab08400c00_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab08400cc0_0 .net "pairs_in_flat", 127 0, L_0xaaab08418400;  1 drivers
v0xaaab08400da0_0 .net "pairs_out_flat", 127 0, L_0xaaab08418200;  1 drivers
v0xaaab08400e90_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab08400f30_0 .net "valid_in", 0 0, v0xaaab08402270_0;  1 drivers
v0xaaab08401040_0 .net "valid_out", 0 0, L_0xaaab084182d0;  1 drivers
S_0xaaab08400a20 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab084003e0;
 .timescale 0 0;
L_0xaaab08418200 .functor BUFZ 128, L_0xaaab08418400, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab084182d0 .functor BUFZ 1, v0xaaab08402270_0, C4<0>, C4<0>, C4<0>;
S_0xaaab08401200 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083ffba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab08400640 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab08400680 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab084006c0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab08400700 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab084019a0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab08401a60_0 .net "pairs_in_flat", 127 0, L_0xaaab08418110;  1 drivers
v0xaaab08401b40_0 .net "pairs_out_flat", 127 0, L_0xaaab08418000;  1 drivers
v0xaaab08401c30_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab08401ee0_0 .net "valid_in", 0 0, v0xaaab08402270_0;  alias, 1 drivers
v0xaaab08401fd0_0 .net "valid_out", 0 0, L_0xaaab08418070;  1 drivers
S_0xaaab084017a0 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab08401200;
 .timescale 0 0;
L_0xaaab08418000 .functor BUFZ 128, L_0xaaab08418110, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab08418070 .functor BUFZ 1, v0xaaab08402270_0, C4<0>, C4<0>, C4<0>;
S_0xaaab08402aa0 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083fed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaab083f8670 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab083f86b0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f86f0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000010>;
P_0xaaab083f8730 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000001>;
v0xaaab08405570_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab08405630_0 .net "pairs_in_flat", 255 0, L_0xaaab08417f60;  1 drivers
v0xaaab08405710_0 .net "pairs_out_flat", 255 0, L_0xaaab08417d00;  1 drivers
v0xaaab08405800_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab084058a0_0 .net "valid_in", 0 0, v0xaaab08405bf0_0;  alias, 1 drivers
v0xaaab08405990_0 .net "valid_out", 0 0, L_0xaaab08417e40;  1 drivers
L_0xaaab08417d00 .concat8 [ 128 128 0 0], L_0xaaab08417900, L_0xaaab08417730;
S_0xaaab08402f30 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab08402aa0;
 .timescale 0 0;
v0xaaab08405200_0 .var "intermed_stage", 255 0;
v0xaaab08405300_0 .var "intermed_valid", 0 0;
v0xaaab08405410_0 .net "merge_sub_N", 1 0, L_0xaaab08417bc0;  1 drivers
v0xaaab084054b0 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaab08403130 .event edge, v0xaaab08405630_0;
L_0xaaab08417810 .part v0xaaab08405200_0, 128, 128;
L_0xaaab08417ad0 .part v0xaaab08405200_0, 0, 128;
L_0xaaab08417bc0 .concat8 [ 1 1 0 0], L_0xaaab084177a0, L_0xaaab084179a0;
L_0xaaab08417e40 .reduce/and L_0xaaab08417bc0;
S_0xaaab084031b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab08402f30;
 .timescale 0 0;
v0xaaab084033b0_0 .var/2s "i", 31 0;
S_0xaaab084034b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab08402f30;
 .timescale 0 0;
v0xaaab084036b0_0 .var/2s "i", 31 0;
S_0xaaab08403790 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab08402f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab083f7dd0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab083f7e10 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab083f7e50 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab083f7e90 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab08403ea0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab08403f60_0 .net "pairs_in_flat", 127 0, L_0xaaab08417ad0;  1 drivers
v0xaaab08404040_0 .net "pairs_out_flat", 127 0, L_0xaaab08417900;  1 drivers
v0xaaab08404130_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab084041d0_0 .net "valid_in", 0 0, v0xaaab08405300_0;  1 drivers
v0xaaab084042e0_0 .net "valid_out", 0 0, L_0xaaab084179a0;  1 drivers
S_0xaaab08403cc0 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab08403790;
 .timescale 0 0;
L_0xaaab08417900 .functor BUFZ 128, L_0xaaab08417ad0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab084179a0 .functor BUFZ 1, v0xaaab08405300_0, C4<0>, C4<0>, C4<0>;
S_0xaaab084044a0 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab08402f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab08401430 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab08401470 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab084014b0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab084014f0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab08404c40_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab08404d00_0 .net "pairs_in_flat", 127 0, L_0xaaab08417810;  1 drivers
v0xaaab08404de0_0 .net "pairs_out_flat", 127 0, L_0xaaab08417730;  1 drivers
v0xaaab08404ed0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab08404f70_0 .net "valid_in", 0 0, v0xaaab08405300_0;  alias, 1 drivers
v0xaaab08405060_0 .net "valid_out", 0 0, L_0xaaab084177a0;  1 drivers
S_0xaaab08404a40 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab084044a0;
 .timescale 0 0;
L_0xaaab08417730 .functor BUFZ 128, L_0xaaab08417810, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab084177a0 .functor BUFZ 1, v0xaaab08405300_0, C4<0>, C4<0>, C4<0>;
S_0xaaab08406420 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab083fde80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 512 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 512 "pairs_out_flat";
P_0xaaab084046d0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaab08404710 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab08404750 .param/l "N" 0 6 5, +C4<00000000000000000000000000000100>;
P_0xaaab08404790 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000010>;
v0xaaab0840db30_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab0840dbf0_0 .net "pairs_in_flat", 511 0, L_0xaaab08417690;  1 drivers
v0xaaab0840dcd0_0 .net "pairs_out_flat", 511 0, L_0xaaab08417430;  1 drivers
v0xaaab0840ddc0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab0840de60_0 .net "valid_in", 0 0, v0xaaab0840e1b0_0;  alias, 1 drivers
v0xaaab0840df50_0 .net "valid_out", 0 0, L_0xaaab08417570;  1 drivers
L_0xaaab08417430 .concat8 [ 256 256 0 0], L_0xaaab08416fa0, L_0xaaab08416850;
S_0xaaab084069c0 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab08406420;
 .timescale 0 0;
v0xaaab0840d7c0_0 .var "intermed_stage", 511 0;
v0xaaab0840d8c0_0 .var "intermed_valid", 0 0;
v0xaaab0840d9d0_0 .net "merge_sub_N", 1 0, L_0xaaab084172f0;  1 drivers
v0xaaab0840da70 .array "pairs_in_unpack", 0 3, 127 0;
E_0xaaab08406bc0 .event edge, v0xaaab0840dbf0_0;
L_0xaaab08416ab0 .part v0xaaab0840d7c0_0, 256, 256;
L_0xaaab08417200 .part v0xaaab0840d7c0_0, 0, 256;
L_0xaaab084172f0 .concat8 [ 1 1 0 0], L_0xaaab08416990, L_0xaaab084170e0;
L_0xaaab08417570 .reduce/and L_0xaaab084172f0;
S_0xaaab08406c40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab084069c0;
 .timescale 0 0;
v0xaaab08406e40_0 .var/2s "i", 31 0;
S_0xaaab08406f40 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab084069c0;
 .timescale 0 0;
v0xaaab08407140_0 .var/2s "i", 31 0;
S_0xaaab08407220 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab084069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaab08406650 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab08406690 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab084066d0 .param/l "N" 0 6 5, +C4<00000000000000000000000000000010>;
P_0xaaab08406710 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000001>;
v0xaaab08409f90_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab0840a050_0 .net "pairs_in_flat", 255 0, L_0xaaab08417200;  1 drivers
v0xaaab0840a130_0 .net "pairs_out_flat", 255 0, L_0xaaab08416fa0;  1 drivers
v0xaaab0840a220_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab0840a2c0_0 .net "valid_in", 0 0, v0xaaab0840d8c0_0;  1 drivers
v0xaaab0840a3d0_0 .net "valid_out", 0 0, L_0xaaab084170e0;  1 drivers
L_0xaaab08416fa0 .concat8 [ 128 128 0 0], L_0xaaab083bdfb0, L_0xaaab083b4930;
S_0xaaab08407860 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab08407220;
 .timescale 0 0;
v0xaaab08409c20_0 .var "intermed_stage", 255 0;
v0xaaab08409d20_0 .var "intermed_valid", 0 0;
v0xaaab08409e30_0 .net "merge_sub_N", 1 0, L_0xaaab08416e60;  1 drivers
v0xaaab08409ed0 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaab08407a40 .event edge, v0xaaab0840a050_0;
L_0xaaab08416b80 .part v0xaaab08409c20_0, 128, 128;
L_0xaaab08416d70 .part v0xaaab08409c20_0, 0, 128;
L_0xaaab08416e60 .concat8 [ 1 1 0 0], L_0xaaab083c7570, L_0xaaab08416cd0;
L_0xaaab084170e0 .reduce/and L_0xaaab08416e60;
S_0xaaab08407ac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab08407860;
 .timescale 0 0;
v0xaaab08407cc0_0 .var/2s "i", 31 0;
S_0xaaab08407dc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab08407860;
 .timescale 0 0;
v0xaaab08407fc0_0 .var/2s "i", 31 0;
S_0xaaab084080a0 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab08407860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab08407480 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab084074c0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab08407500 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab08407540 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab084088c0_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab08408980_0 .net "pairs_in_flat", 127 0, L_0xaaab08416d70;  1 drivers
v0xaaab08408a60_0 .net "pairs_out_flat", 127 0, L_0xaaab083bdfb0;  1 drivers
v0xaaab08408b50_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab08408bf0_0 .net "valid_in", 0 0, v0xaaab08409d20_0;  1 drivers
v0xaaab08408d00_0 .net "valid_out", 0 0, L_0xaaab08416cd0;  1 drivers
S_0xaaab084086e0 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab084080a0;
 .timescale 0 0;
L_0xaaab083bdfb0 .functor BUFZ 128, L_0xaaab08416d70, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab08416cd0 .functor BUFZ 1, v0xaaab08409d20_0, C4<0>, C4<0>, C4<0>;
S_0xaaab08408ec0 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab08407860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab08408300 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab08408340 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab08408380 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab084083c0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab08409660_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab08409720_0 .net "pairs_in_flat", 127 0, L_0xaaab08416b80;  1 drivers
v0xaaab08409800_0 .net "pairs_out_flat", 127 0, L_0xaaab083b4930;  1 drivers
v0xaaab084098f0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab08409990_0 .net "valid_in", 0 0, v0xaaab08409d20_0;  alias, 1 drivers
v0xaaab08409a80_0 .net "valid_out", 0 0, L_0xaaab083c7570;  1 drivers
S_0xaaab08409460 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab08408ec0;
 .timescale 0 0;
L_0xaaab083b4930 .functor BUFZ 128, L_0xaaab08416b80, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab083c7570 .functor BUFZ 1, v0xaaab08409d20_0, C4<0>, C4<0>, C4<0>;
S_0xaaab0840a550 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab084069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaab084090f0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaab08409130 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab08409170 .param/l "N" 0 6 5, +C4<00000000000000000000000000000010>;
P_0xaaab084091b0 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000001>;
v0xaaab0840d240_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab0840d300_0 .net "pairs_in_flat", 255 0, L_0xaaab08416ab0;  1 drivers
v0xaaab0840d3e0_0 .net "pairs_out_flat", 255 0, L_0xaaab08416850;  1 drivers
v0xaaab0840d4d0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab0840d570_0 .net "valid_in", 0 0, v0xaaab0840d8c0_0;  alias, 1 drivers
v0xaaab0840d660_0 .net "valid_out", 0 0, L_0xaaab08416990;  1 drivers
L_0xaaab08416850 .concat8 [ 128 128 0 0], L_0xaaab083b7fa0, L_0xaaab083a1bf0;
S_0xaaab0840aaf0 .scope generate, "recursion" "recursion" 6 18, 6 18 0, S_0xaaab0840a550;
 .timescale 0 0;
v0xaaab0840ced0_0 .var "intermed_stage", 255 0;
v0xaaab0840cfd0_0 .var "intermed_valid", 0 0;
v0xaaab0840d0e0_0 .net "merge_sub_N", 1 0, L_0xaaab08416710;  1 drivers
v0xaaab0840d180 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaab0840acf0 .event edge, v0xaaab0840d300_0;
L_0xaaab08416500 .part v0xaaab0840ced0_0, 128, 128;
L_0xaaab08416620 .part v0xaaab0840ced0_0, 0, 128;
L_0xaaab08416710 .concat8 [ 1 1 0 0], L_0xaaab083cac00, L_0xaaab083ae9a0;
L_0xaaab08416990 .reduce/and L_0xaaab08416710;
S_0xaaab0840ad70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_0xaaab0840aaf0;
 .timescale 0 0;
v0xaaab0840af70_0 .var/2s "i", 31 0;
S_0xaaab0840b070 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 35, 6 35 0, S_0xaaab0840aaf0;
 .timescale 0 0;
v0xaaab0840b270_0 .var/2s "i", 31 0;
S_0xaaab0840b350 .scope module, "merge_low" "merger_N" 6 46, 6 4 0, S_0xaaab0840aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab0840a780 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab0840a7c0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab0840a800 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab0840a840 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab0840bb70_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab0840bc30_0 .net "pairs_in_flat", 127 0, L_0xaaab08416620;  1 drivers
v0xaaab0840bd10_0 .net "pairs_out_flat", 127 0, L_0xaaab083b7fa0;  1 drivers
v0xaaab0840be00_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab0840bea0_0 .net "valid_in", 0 0, v0xaaab0840cfd0_0;  1 drivers
v0xaaab0840bfb0_0 .net "valid_out", 0 0, L_0xaaab083ae9a0;  1 drivers
S_0xaaab0840b990 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab0840b350;
 .timescale 0 0;
L_0xaaab083b7fa0 .functor BUFZ 128, L_0xaaab08416620, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab083ae9a0 .functor BUFZ 1, v0xaaab0840cfd0_0, C4<0>, C4<0>, C4<0>;
S_0xaaab0840c170 .scope module, "merge_top" "merger_N" 6 40, 6 4 0, S_0xaaab0840aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaab0840b5b0 .param/l "ARR_N_FLAT_WIDTH" 1 6 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaab0840b5f0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 6 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaab0840b630 .param/l "N" 0 6 5, +C4<00000000000000000000000000000001>;
P_0xaaab0840b670 .param/l "reach" 1 6 13, +C4<00000000000000000000000000000000>;
v0xaaab0840c910_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab0840c9d0_0 .net "pairs_in_flat", 127 0, L_0xaaab08416500;  1 drivers
v0xaaab0840cab0_0 .net "pairs_out_flat", 127 0, L_0xaaab083a1bf0;  1 drivers
v0xaaab0840cba0_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab0840cc40_0 .net "valid_in", 0 0, v0xaaab0840cfd0_0;  alias, 1 drivers
v0xaaab0840cd30_0 .net "valid_out", 0 0, L_0xaaab083cac00;  1 drivers
S_0xaaab0840c710 .scope generate, "base_case" "base_case" 6 18, 6 18 0, S_0xaaab0840c170;
 .timescale 0 0;
L_0xaaab083a1bf0 .functor BUFZ 128, L_0xaaab08416500, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab083cac00 .functor BUFZ 1, v0xaaab0840cfd0_0, C4<0>, C4<0>, C4<0>;
S_0xaaab0840f2d0 .scope module, "sort_8" "sorter_8" 6 78, 7 5 0, S_0xaaab083eb750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "asc";
    .port_info 4 /INPUT 1 "stall";
    .port_info 5 /INPUT 1024 "pairs_in_flat";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 1024 "pairs_out_flat";
v0xaaab08413020_0 .net "asc", 0 0, v0xaaab084151d0_0;  1 drivers
v0xaaab08413100_0 .net "clock", 0 0, v0xaaab08415580_0;  alias, 1 drivers
v0xaaab084131c0_0 .net "pairs_in_flat", 1023 0, L_0xaaab08416370;  1 drivers
v0xaaab08413260 .array "pairs_in_unpack", 0 7, 127 0;
v0xaaab08413320_0 .var "pairs_out_flat", 1023 0;
v0xaaab08413450 .array "pairs_out_unpack", 0 7, 127 0;
v0xaaab08413660_0 .net "reset", 0 0, v0xaaab08415800_0;  alias, 1 drivers
v0xaaab08413700_0 .var "sort_dir", 5 1;
v0xaaab084137e0 .array "stage_1", 0 7, 127 0;
v0xaaab084138a0 .array "stage_2", 0 7, 127 0;
v0xaaab08413960 .array "stage_3", 0 7, 127 0;
v0xaaab08413a20 .array "stage_4", 0 7, 127 0;
v0xaaab08413ae0 .array "stage_5", 0 7, 127 0;
v0xaaab08413ba0_0 .var "stage_valid", 5 1;
o0xffffb80e1c68 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaab08413c80_0 .net "stall", 0 0, o0xffffb80e1c68;  0 drivers
v0xaaab08413d40_0 .net "valid_in", 0 0, v0xaaab084158a0_0;  alias, 1 drivers
v0xaaab08413e00_0 .var "valid_out", 0 0;
v0xaaab08413450_0 .array/port v0xaaab08413450, 0;
v0xaaab08413450_1 .array/port v0xaaab08413450, 1;
v0xaaab08413450_2 .array/port v0xaaab08413450, 2;
v0xaaab08413450_3 .array/port v0xaaab08413450, 3;
E_0xaaab083d8580/0 .event edge, v0xaaab08413450_0, v0xaaab08413450_1, v0xaaab08413450_2, v0xaaab08413450_3;
v0xaaab08413450_4 .array/port v0xaaab08413450, 4;
v0xaaab08413450_5 .array/port v0xaaab08413450, 5;
v0xaaab08413450_6 .array/port v0xaaab08413450, 6;
v0xaaab08413450_7 .array/port v0xaaab08413450, 7;
E_0xaaab083d8580/1 .event edge, v0xaaab08413450_4, v0xaaab08413450_5, v0xaaab08413450_6, v0xaaab08413450_7;
E_0xaaab083d8580 .event/or E_0xaaab083d8580/0, E_0xaaab083d8580/1;
E_0xaaab0840f640 .event edge, v0xaaab084131c0_0;
S_0xaaab0840f6a0 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 7 32, 7 32 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab0840f8a0_0 .var/2s "i", 31 0;
S_0xaaab0840f9a0 .scope begin, "$ivl_for_loop11" "$ivl_for_loop11" 7 45, 7 45 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab0840fba0_0 .var/2s "i", 31 0;
S_0xaaab0840fc80 .scope begin, "$ivl_for_loop12" "$ivl_for_loop12" 7 49, 7 49 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab0840fe60_0 .var/2s "i", 31 0;
S_0xaaab0840ff40 .scope begin, "$ivl_for_loop13" "$ivl_for_loop13" 7 50, 7 50 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08410120_0 .var/2s "i", 31 0;
S_0xaaab08410220 .scope begin, "$ivl_for_loop14" "$ivl_for_loop14" 7 61, 7 61 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08410450_0 .var/2s "i", 31 0;
S_0xaaab08410550 .scope begin, "$ivl_for_loop15" "$ivl_for_loop15" 7 65, 7 65 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08410730_0 .var/2s "i", 31 0;
S_0xaaab08410830 .scope begin, "$ivl_for_loop16" "$ivl_for_loop16" 7 66, 7 66 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08410a10_0 .var/2s "i", 31 0;
S_0xaaab08410b10 .scope begin, "$ivl_for_loop17" "$ivl_for_loop17" 7 77, 7 77 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08410cf0_0 .var/2s "i", 31 0;
S_0xaaab08410df0 .scope begin, "$ivl_for_loop18" "$ivl_for_loop18" 7 81, 7 81 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08410fd0_0 .var/2s "i", 31 0;
S_0xaaab084110d0 .scope begin, "$ivl_for_loop19" "$ivl_for_loop19" 7 82, 7 82 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08411260_0 .var/2s "i", 31 0;
S_0xaaab08411360 .scope begin, "$ivl_for_loop20" "$ivl_for_loop20" 7 93, 7 93 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08411540_0 .var/2s "i", 31 0;
S_0xaaab08411640 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 7 97, 7 97 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08411820_0 .var/2s "i", 31 0;
S_0xaaab08411920 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 7 98, 7 98 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08411b00_0 .var/2s "i", 31 0;
S_0xaaab08411c00 .scope begin, "$ivl_for_loop23" "$ivl_for_loop23" 7 109, 7 109 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08411de0_0 .var/2s "i", 31 0;
S_0xaaab08411ee0 .scope begin, "$ivl_for_loop24" "$ivl_for_loop24" 7 113, 7 113 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab084120c0_0 .var/2s "i", 31 0;
S_0xaaab084121c0 .scope begin, "$ivl_for_loop25" "$ivl_for_loop25" 7 114, 7 114 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab084123a0_0 .var/2s "i", 31 0;
S_0xaaab084124a0 .scope begin, "$ivl_for_loop26" "$ivl_for_loop26" 7 122, 7 122 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08412680_0 .var/2s "i", 31 0;
S_0xaaab08412780 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 7 20, 7 20 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08412960_0 .var/2s "i", 31 0;
S_0xaaab08412a60 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 7 27, 7 27 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08412c40_0 .var/2s "i", 31 0;
S_0xaaab08412d40 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 7 31, 7 31 0, S_0xaaab0840f2d0;
 .timescale 0 0;
v0xaaab08412f20_0 .var/2s "i", 31 0;
S_0xaaab0838ec70 .scope module, "single_port_sync_ram" "single_port_sync_ram" 8 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 160 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 160 "read_data";
P_0xaaab082db670 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000000100>;
P_0xaaab082db6b0 .param/l "DEPTH" 0 8 5, +C4<00000000000000000000000000010000>;
o0xffffb80e20e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0xaaab08415af0_0 .net "addr", 3 0, o0xffffb80e20e8;  0 drivers
o0xffffb80e2118 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaab08415bf0_0 .net "bank_en", 0 0, o0xffffb80e2118;  0 drivers
o0xffffb80e2148 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaab08415cb0_0 .net "clock", 0 0, o0xffffb80e2148;  0 drivers
v0xaaab08415d50 .array "mem", 0 15, 159 0;
v0xaaab08415e10_0 .var "read_data", 159 0;
o0xffffb80e21a8 .functor BUFZ 160, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xaaab08415f40_0 .net "write_data", 159 0, o0xffffb80e21a8;  0 drivers
o0xffffb80e21d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaab08416020_0 .net "write_en", 0 0, o0xffffb80e21d8;  0 drivers
E_0xaaab083d81e0 .event posedge, v0xaaab08415cb0_0;
    .scope S_0xaaab0840f2d0;
T_3 ;
Ewait_0 .event/or E_0xaaab0840f640, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_0xaaab08412780;
    %jmp t_2;
    .scope S_0xaaab08412780;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08412960_0, 0, 32;
T_3.0 ;
    %load/vec4 v0xaaab08412960_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0xaaab084131c0_0;
    %load/vec4 v0xaaab08412960_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab08412960_0;
    %store/vec4a v0xaaab08413260, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08412960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08412960_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_2 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaab0840f2d0;
T_4 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab08413660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_5, S_0xaaab08412a60;
    %jmp t_4;
    .scope S_0xaaab08412a60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08412c40_0, 0, 32;
T_4.2 ;
    %load/vec4 v0xaaab08412c40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaab08412c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084137e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08412c40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08412c40_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
    %jmp T_4.1;
T_4.0 ;
    %fork t_7, S_0xaaab08412d40;
    %jmp t_6;
    .scope S_0xaaab08412d40;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08412f20_0, 0, 32;
T_4.4 ;
    %load/vec4 v0xaaab08412f20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %ix/getv/s 4, v0xaaab08412f20_0;
    %load/vec4a v0xaaab08413260, 4;
    %ix/getv/s 3, v0xaaab08412f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084137e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08412f20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08412f20_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_6 %join;
    %fork t_9, S_0xaaab0840f6a0;
    %jmp t_8;
    .scope S_0xaaab0840f6a0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab0840f8a0_0, 0, 32;
T_4.6 ;
    %load/vec4 v0xaaab0840f8a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_4.7, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab0840f8a0_0;
    %load/vec4a v0xaaab08413260, 4;
    %load/vec4 v0xaaab0840f8a0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab08413260, 4;
    %load/vec4 v0xaaab08413020_0;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %load/vec4 v0xaaab0840f8a0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084137e0, 0, 4;
    %ix/getv/s 3, v0xaaab0840f8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084137e0, 0, 4;
    %alloc S_0xaaab0838d4e0;
    %load/vec4 v0xaaab0840f8a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab08413260, 4;
    %load/vec4 v0xaaab0840f8a0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab08413260, 4;
    %load/vec4 v0xaaab08413020_0;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %load/vec4 v0xaaab0840f8a0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084137e0, 0, 4;
    %load/vec4 v0xaaab0840f8a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084137e0, 0, 4;
    %load/vec4 v0xaaab0840f8a0_0;
    %addi 4, 0, 32;
    %cast2;
    %store/vec4 v0xaaab0840f8a0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_8 %join;
    %load/vec4 v0xaaab08413020_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413700_0, 4, 5;
    %load/vec4 v0xaaab08413d40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaab0840f2d0;
T_5 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab08413660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_11, S_0xaaab0840f9a0;
    %jmp t_10;
    .scope S_0xaaab0840f9a0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab0840fba0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0xaaab0840fba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaab0840fba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084138a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab0840fba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab0840fba0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_10 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
    %jmp T_5.1;
T_5.0 ;
    %fork t_13, S_0xaaab0840fc80;
    %jmp t_12;
    .scope S_0xaaab0840fc80;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab0840fe60_0, 0, 32;
T_5.4 ;
    %load/vec4 v0xaaab0840fe60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.5, 5;
    %ix/getv/s 4, v0xaaab0840fe60_0;
    %load/vec4a v0xaaab084137e0, 4;
    %ix/getv/s 3, v0xaaab0840fe60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084138a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab0840fe60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab0840fe60_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_12 %join;
    %fork t_15, S_0xaaab0840ff40;
    %jmp t_14;
    .scope S_0xaaab0840ff40;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08410120_0, 0, 32;
T_5.6 ;
    %load/vec4 v0xaaab08410120_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.7, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab08410120_0;
    %load/vec4a v0xaaab084137e0, 4;
    %load/vec4 v0xaaab08410120_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab084137e0, 4;
    %load/vec4 v0xaaab08413700_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %load/vec4 v0xaaab08410120_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084138a0, 0, 4;
    %ix/getv/s 3, v0xaaab08410120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab084138a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08410120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08410120_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_14 %join;
    %load/vec4 v0xaaab08413700_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413700_0, 4, 5;
    %load/vec4 v0xaaab08413ba0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaab0840f2d0;
T_6 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab08413660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_17, S_0xaaab08410220;
    %jmp t_16;
    .scope S_0xaaab08410220;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08410450_0, 0, 32;
T_6.2 ;
    %load/vec4 v0xaaab08410450_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaab08410450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413960, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08410450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08410450_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_16 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
    %jmp T_6.1;
T_6.0 ;
    %fork t_19, S_0xaaab08410550;
    %jmp t_18;
    .scope S_0xaaab08410550;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08410730_0, 0, 32;
T_6.4 ;
    %load/vec4 v0xaaab08410730_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.5, 5;
    %ix/getv/s 4, v0xaaab08410730_0;
    %load/vec4a v0xaaab084138a0, 4;
    %ix/getv/s 3, v0xaaab08410730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413960, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08410730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08410730_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_18 %join;
    %fork t_21, S_0xaaab08410830;
    %jmp t_20;
    .scope S_0xaaab08410830;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08410a10_0, 0, 32;
T_6.6 ;
    %load/vec4 v0xaaab08410a10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.7, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab08410a10_0;
    %load/vec4a v0xaaab084138a0, 4;
    %load/vec4 v0xaaab08410a10_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab084138a0, 4;
    %load/vec4 v0xaaab08413700_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %load/vec4 v0xaaab08410a10_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413960, 0, 4;
    %ix/getv/s 3, v0xaaab08410a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413960, 0, 4;
    %load/vec4 v0xaaab08410a10_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v0xaaab08410a10_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_20 %join;
    %load/vec4 v0xaaab08413700_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413700_0, 4, 5;
    %load/vec4 v0xaaab08413ba0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaab0840f2d0;
T_7 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab08413660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_23, S_0xaaab08410b10;
    %jmp t_22;
    .scope S_0xaaab08410b10;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08410cf0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0xaaab08410cf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaab08410cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413a20, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08410cf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08410cf0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_22 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %fork t_25, S_0xaaab08410df0;
    %jmp t_24;
    .scope S_0xaaab08410df0;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08410fd0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0xaaab08410fd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.5, 5;
    %ix/getv/s 4, v0xaaab08410fd0_0;
    %load/vec4a v0xaaab08413960, 4;
    %ix/getv/s 3, v0xaaab08410fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413a20, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08410fd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08410fd0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_24 %join;
    %fork t_27, S_0xaaab084110d0;
    %jmp t_26;
    .scope S_0xaaab084110d0;
t_27 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xaaab08411260_0, 0, 32;
T_7.6 ;
    %load/vec4 v0xaaab08411260_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.7, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab08411260_0;
    %load/vec4a v0xaaab08413960, 4;
    %load/vec4 v0xaaab08411260_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab08413960, 4;
    %load/vec4 v0xaaab08413700_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %load/vec4 v0xaaab08411260_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413a20, 0, 4;
    %ix/getv/s 3, v0xaaab08411260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413a20, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08411260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08411260_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_26 %join;
    %load/vec4 v0xaaab08413700_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413700_0, 4, 5;
    %load/vec4 v0xaaab08413ba0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaab0840f2d0;
T_8 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab08413660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_29, S_0xaaab08411360;
    %jmp t_28;
    .scope S_0xaaab08411360;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08411540_0, 0, 32;
T_8.2 ;
    %load/vec4 v0xaaab08411540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaab08411540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413ae0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08411540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08411540_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_28 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
    %jmp T_8.1;
T_8.0 ;
    %fork t_31, S_0xaaab08411640;
    %jmp t_30;
    .scope S_0xaaab08411640;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08411820_0, 0, 32;
T_8.4 ;
    %load/vec4 v0xaaab08411820_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.5, 5;
    %ix/getv/s 4, v0xaaab08411820_0;
    %load/vec4a v0xaaab08413a20, 4;
    %ix/getv/s 3, v0xaaab08411820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413ae0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08411820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08411820_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_30 %join;
    %fork t_33, S_0xaaab08411920;
    %jmp t_32;
    .scope S_0xaaab08411920;
t_33 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaab08411b00_0, 0, 32;
T_8.6 ;
    %load/vec4 v0xaaab08411b00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.7, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab08411b00_0;
    %load/vec4a v0xaaab08413a20, 4;
    %load/vec4 v0xaaab08411b00_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab08413a20, 4;
    %load/vec4 v0xaaab08413700_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %load/vec4 v0xaaab08411b00_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413ae0, 0, 4;
    %ix/getv/s 3, v0xaaab08411b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413ae0, 0, 4;
    %load/vec4 v0xaaab08411b00_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v0xaaab08411b00_0, 0, 32;
    %jmp T_8.6;
T_8.7 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_32 %join;
    %load/vec4 v0xaaab08413700_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413700_0, 4, 5;
    %load/vec4 v0xaaab08413ba0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab08413ba0_0, 4, 5;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaab0840f2d0;
T_9 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab08413660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_35, S_0xaaab08411c00;
    %jmp t_34;
    .scope S_0xaaab08411c00;
t_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08411de0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0xaaab08411de0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaab08411de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413450, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08411de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08411de0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_34 %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab08413e00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %fork t_37, S_0xaaab08411ee0;
    %jmp t_36;
    .scope S_0xaaab08411ee0;
t_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab084120c0_0, 0, 32;
T_9.4 ;
    %load/vec4 v0xaaab084120c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.5, 5;
    %ix/getv/s 4, v0xaaab084120c0_0;
    %load/vec4a v0xaaab08413ae0, 4;
    %ix/getv/s 3, v0xaaab084120c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413450, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab084120c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab084120c0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_36 %join;
    %fork t_39, S_0xaaab084121c0;
    %jmp t_38;
    .scope S_0xaaab084121c0;
t_39 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaab084123a0_0, 0, 32;
T_9.6 ;
    %load/vec4 v0xaaab084123a0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_9.7, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab084123a0_0;
    %load/vec4a v0xaaab08413ae0, 4;
    %load/vec4 v0xaaab084123a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab08413ae0, 4;
    %load/vec4 v0xaaab08413700_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %load/vec4 v0xaaab084123a0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413450, 0, 4;
    %ix/getv/s 3, v0xaaab084123a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08413450, 0, 4;
    %load/vec4 v0xaaab084123a0_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v0xaaab084123a0_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_38 %join;
    %load/vec4 v0xaaab08413ba0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0xaaab08413e00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaab0840f2d0;
T_10 ;
Ewait_1 .event/or E_0xaaab083d8580, E_0x0;
    %wait Ewait_1;
    %fork t_41, S_0xaaab084124a0;
    %jmp t_40;
    .scope S_0xaaab084124a0;
t_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08412680_0, 0, 32;
T_10.0 ;
    %load/vec4 v0xaaab08412680_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 4, v0xaaab08412680_0;
    %load/vec4a v0xaaab08413450, 4;
    %load/vec4 v0xaaab08412680_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab08413320_0, 4, 128;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08412680_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08412680_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_0xaaab0840f2d0;
t_40 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaab0840aaf0;
T_11 ;
Ewait_2 .event/or E_0xaaab0840acf0, E_0x0;
    %wait Ewait_2;
    %fork t_43, S_0xaaab0840ad70;
    %jmp t_42;
    .scope S_0xaaab0840ad70;
t_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab0840af70_0, 0, 32;
T_11.0 ;
    %load/vec4 v0xaaab0840af70_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0xaaab0840d300_0;
    %load/vec4 v0xaaab0840af70_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab0840af70_0;
    %store/vec4a v0xaaab0840d180, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab0840af70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab0840af70_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0xaaab0840aaf0;
t_42 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xaaab0840aaf0;
T_12 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab0840d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0840cfd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaab0840d570_0;
    %assign/vec4 v0xaaab0840cfd0_0, 0;
    %fork t_45, S_0xaaab0840b070;
    %jmp t_44;
    .scope S_0xaaab0840b070;
t_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab0840b270_0, 0, 32;
T_12.2 ;
    %load/vec4 v0xaaab0840b270_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_12.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab0840b270_0;
    %load/vec4a v0xaaab0840d180, 4;
    %load/vec4 v0xaaab0840b270_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab0840d180, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab0840b270_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab0840ced0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab0840b270_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab0840ced0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab0840b270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab0840b270_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .scope S_0xaaab0840aaf0;
t_44 %join;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaab08407860;
T_13 ;
Ewait_3 .event/or E_0xaaab08407a40, E_0x0;
    %wait Ewait_3;
    %fork t_47, S_0xaaab08407ac0;
    %jmp t_46;
    .scope S_0xaaab08407ac0;
t_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08407cc0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0xaaab08407cc0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0xaaab0840a050_0;
    %load/vec4 v0xaaab08407cc0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab08407cc0_0;
    %store/vec4a v0xaaab08409ed0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08407cc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08407cc0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0xaaab08407860;
t_46 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xaaab08407860;
T_14 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab0840a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab08409d20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaab0840a2c0_0;
    %assign/vec4 v0xaaab08409d20_0, 0;
    %fork t_49, S_0xaaab08407dc0;
    %jmp t_48;
    .scope S_0xaaab08407dc0;
t_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08407fc0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0xaaab08407fc0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_14.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab08407fc0_0;
    %load/vec4a v0xaaab08409ed0, 4;
    %load/vec4 v0xaaab08407fc0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab08409ed0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab08407fc0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab08409c20_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab08407fc0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab08409c20_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08407fc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08407fc0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0xaaab08407860;
t_48 %join;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaab084069c0;
T_15 ;
Ewait_4 .event/or E_0xaaab08406bc0, E_0x0;
    %wait Ewait_4;
    %fork t_51, S_0xaaab08406c40;
    %jmp t_50;
    .scope S_0xaaab08406c40;
t_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08406e40_0, 0, 32;
T_15.0 ;
    %load/vec4 v0xaaab08406e40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0xaaab0840dbf0_0;
    %load/vec4 v0xaaab08406e40_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab08406e40_0;
    %store/vec4a v0xaaab0840da70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08406e40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08406e40_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_0xaaab084069c0;
t_50 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaab084069c0;
T_16 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab0840ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0840d8c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaab0840de60_0;
    %assign/vec4 v0xaaab0840d8c0_0, 0;
    %fork t_53, S_0xaaab08406f40;
    %jmp t_52;
    .scope S_0xaaab08406f40;
t_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08407140_0, 0, 32;
T_16.2 ;
    %load/vec4 v0xaaab08407140_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab08407140_0;
    %load/vec4a v0xaaab0840da70, 4;
    %load/vec4 v0xaaab08407140_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab0840da70, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab08407140_0;
    %addi 3, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab0840d7c0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab08407140_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab0840d7c0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08407140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08407140_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %end;
    .scope S_0xaaab084069c0;
t_52 %join;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaab08402f30;
T_17 ;
Ewait_5 .event/or E_0xaaab08403130, E_0x0;
    %wait Ewait_5;
    %fork t_55, S_0xaaab084031b0;
    %jmp t_54;
    .scope S_0xaaab084031b0;
t_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab084033b0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0xaaab084033b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0xaaab08405630_0;
    %load/vec4 v0xaaab084033b0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab084033b0_0;
    %store/vec4a v0xaaab084054b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab084033b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab084033b0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .scope S_0xaaab08402f30;
t_54 %join;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xaaab08402f30;
T_18 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab08405800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab08405300_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaab084058a0_0;
    %assign/vec4 v0xaaab08405300_0, 0;
    %fork t_57, S_0xaaab084034b0;
    %jmp t_56;
    .scope S_0xaaab084034b0;
t_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab084036b0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0xaaab084036b0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_18.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab084036b0_0;
    %load/vec4a v0xaaab084054b0, 4;
    %load/vec4 v0xaaab084036b0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab084054b0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab084036b0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab08405200_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab084036b0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab08405200_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab084036b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab084036b0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %end;
    .scope S_0xaaab08402f30;
t_56 %join;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaab083ffba0;
T_19 ;
Ewait_6 .event/or E_0xaaab083ffd80, E_0x0;
    %wait Ewait_6;
    %fork t_59, S_0xaaab083ffe00;
    %jmp t_58;
    .scope S_0xaaab083ffe00;
t_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08400000_0, 0, 32;
T_19.0 ;
    %load/vec4 v0xaaab08400000_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0xaaab084025a0_0;
    %load/vec4 v0xaaab08400000_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab08400000_0;
    %store/vec4a v0xaaab08402420, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08400000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08400000_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0xaaab083ffba0;
t_58 %join;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xaaab083ffba0;
T_20 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab08402770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab08402270_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xaaab08402810_0;
    %assign/vec4 v0xaaab08402270_0, 0;
    %fork t_61, S_0xaaab08400100;
    %jmp t_60;
    .scope S_0xaaab08400100;
t_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab08400300_0, 0, 32;
T_20.2 ;
    %load/vec4 v0xaaab08400300_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_20.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab08400300_0;
    %load/vec4a v0xaaab08402420, 4;
    %load/vec4 v0xaaab08400300_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab08402420, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab08400300_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab08402170_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab08400300_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab08402170_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab08400300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab08400300_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %end;
    .scope S_0xaaab083ffba0;
t_60 %join;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xaaab083fed20;
T_21 ;
Ewait_7 .event/or E_0xaaab083fef00, E_0x0;
    %wait Ewait_7;
    %fork t_63, S_0xaaab083fef80;
    %jmp t_62;
    .scope S_0xaaab083fef80;
t_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083ff180_0, 0, 32;
T_21.0 ;
    %load/vec4 v0xaaab083ff180_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.1, 5;
    %load/vec4 v0xaaab08405f20_0;
    %load/vec4 v0xaaab083ff180_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083ff180_0;
    %store/vec4a v0xaaab08405da0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083ff180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083ff180_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_0xaaab083fed20;
t_62 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xaaab083fed20;
T_22 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab084060f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab08405bf0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaab08406190_0;
    %assign/vec4 v0xaaab08405bf0_0, 0;
    %fork t_65, S_0xaaab083ff280;
    %jmp t_64;
    .scope S_0xaaab083ff280;
t_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083ff480_0, 0, 32;
T_22.2 ;
    %load/vec4 v0xaaab083ff480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083ff480_0;
    %load/vec4a v0xaaab08405da0, 4;
    %load/vec4 v0xaaab083ff480_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab08405da0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083ff480_0;
    %addi 3, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab08405af0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083ff480_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab08405af0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083ff480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083ff480_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %end;
    .scope S_0xaaab083fed20;
t_64 %join;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xaaab083fde80;
T_23 ;
Ewait_8 .event/or E_0xaaab083fe080, E_0x0;
    %wait Ewait_8;
    %fork t_67, S_0xaaab083fe100;
    %jmp t_66;
    .scope S_0xaaab083fe100;
t_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083fe300_0, 0, 32;
T_23.0 ;
    %load/vec4 v0xaaab083fe300_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0xaaab0840e4e0_0;
    %load/vec4 v0xaaab083fe300_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083fe300_0;
    %store/vec4a v0xaaab0840e360, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083fe300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083fe300_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_0xaaab083fde80;
t_66 %join;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaab083fde80;
T_24 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab0840e6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0840e1b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaab0840e750_0;
    %assign/vec4 v0xaaab0840e1b0_0, 0;
    %fork t_69, S_0xaaab083fe400;
    %jmp t_68;
    .scope S_0xaaab083fe400;
t_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083fe600_0, 0, 32;
T_24.2 ;
    %load/vec4 v0xaaab083fe600_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083fe600_0;
    %load/vec4a v0xaaab0840e360, 4;
    %load/vec4 v0xaaab083fe600_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab0840e360, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083fe600_0;
    %addi 5, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab0840e0b0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083fe600_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab0840e0b0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083fe600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083fe600_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0xaaab083fde80;
t_68 %join;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaab083f99f0;
T_25 ;
Ewait_9 .event/or E_0xaaab083f9bf0, E_0x0;
    %wait Ewait_9;
    %fork t_71, S_0xaaab083f9c70;
    %jmp t_70;
    .scope S_0xaaab083f9c70;
t_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083f9e70_0, 0, 32;
T_25.0 ;
    %load/vec4 v0xaaab083f9e70_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_25.1, 5;
    %load/vec4 v0xaaab083fc200_0;
    %load/vec4 v0xaaab083f9e70_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083f9e70_0;
    %store/vec4a v0xaaab083fc080, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083f9e70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083f9e70_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_0xaaab083f99f0;
t_70 %join;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xaaab083f99f0;
T_26 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab083fc3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab083fbed0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaab083fc470_0;
    %assign/vec4 v0xaaab083fbed0_0, 0;
    %fork t_73, S_0xaaab083f9f70;
    %jmp t_72;
    .scope S_0xaaab083f9f70;
t_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083fa170_0, 0, 32;
T_26.2 ;
    %load/vec4 v0xaaab083fa170_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_26.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083fa170_0;
    %load/vec4a v0xaaab083fc080, 4;
    %load/vec4 v0xaaab083fa170_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab083fc080, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083fa170_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083fbdd0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083fa170_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083fbdd0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083fa170_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083fa170_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %end;
    .scope S_0xaaab083f99f0;
t_72 %join;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaab083f6540;
T_27 ;
Ewait_10 .event/or E_0xaaab083f6720, E_0x0;
    %wait Ewait_10;
    %fork t_75, S_0xaaab083f67a0;
    %jmp t_74;
    .scope S_0xaaab083f67a0;
t_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083f69a0_0, 0, 32;
T_27.0 ;
    %load/vec4 v0xaaab083f69a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.1, 5;
    %load/vec4 v0xaaab083f8e40_0;
    %load/vec4 v0xaaab083f69a0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083f69a0_0;
    %store/vec4a v0xaaab083f8cc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083f69a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083f69a0_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .scope S_0xaaab083f6540;
t_74 %join;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xaaab083f6540;
T_28 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab083f9010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab083f8b10_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0xaaab083f90b0_0;
    %assign/vec4 v0xaaab083f8b10_0, 0;
    %fork t_77, S_0xaaab083f6aa0;
    %jmp t_76;
    .scope S_0xaaab083f6aa0;
t_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083f6ca0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0xaaab083f6ca0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_28.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083f6ca0_0;
    %load/vec4a v0xaaab083f8cc0, 4;
    %load/vec4 v0xaaab083f6ca0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab083f8cc0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083f6ca0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083f8a10_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083f6ca0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083f8a10_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083f6ca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083f6ca0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %end;
    .scope S_0xaaab083f6540;
t_76 %join;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xaaab083f56a0;
T_29 ;
Ewait_11 .event/or E_0xaaab083f58a0, E_0x0;
    %wait Ewait_11;
    %fork t_79, S_0xaaab083f5920;
    %jmp t_78;
    .scope S_0xaaab083f5920;
t_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083f5b20_0, 0, 32;
T_29.0 ;
    %load/vec4 v0xaaab083f5b20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.1, 5;
    %load/vec4 v0xaaab083fcaf0_0;
    %load/vec4 v0xaaab083f5b20_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083f5b20_0;
    %store/vec4a v0xaaab083fc970, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083f5b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083f5b20_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .scope S_0xaaab083f56a0;
t_78 %join;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xaaab083f56a0;
T_30 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab083fccc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab083fc7c0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xaaab083fcd60_0;
    %assign/vec4 v0xaaab083fc7c0_0, 0;
    %fork t_81, S_0xaaab083f5c20;
    %jmp t_80;
    .scope S_0xaaab083f5c20;
t_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083f5e20_0, 0, 32;
T_30.2 ;
    %load/vec4 v0xaaab083f5e20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083f5e20_0;
    %load/vec4a v0xaaab083fc970, 4;
    %load/vec4 v0xaaab083f5e20_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab083fc970, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083f5e20_0;
    %addi 3, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083fc6c0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083f5e20_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083fc6c0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083f5e20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083f5e20_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %end;
    .scope S_0xaaab083f56a0;
t_80 %join;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xaaab083f1a80;
T_31 ;
Ewait_12 .event/or E_0xaaab083f1c80, E_0x0;
    %wait Ewait_12;
    %fork t_83, S_0xaaab083f1d00;
    %jmp t_82;
    .scope S_0xaaab083f1d00;
t_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083f1f00_0, 0, 32;
T_31.0 ;
    %load/vec4 v0xaaab083f1f00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_31.1, 5;
    %load/vec4 v0xaaab083f4280_0;
    %load/vec4 v0xaaab083f1f00_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083f1f00_0;
    %store/vec4a v0xaaab083f4100, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083f1f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083f1f00_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %end;
    .scope S_0xaaab083f1a80;
t_82 %join;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xaaab083f1a80;
T_32 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab083f4450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab083f3fa0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xaaab083f44f0_0;
    %assign/vec4 v0xaaab083f3fa0_0, 0;
    %fork t_85, S_0xaaab083f2000;
    %jmp t_84;
    .scope S_0xaaab083f2000;
t_85 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083f2200_0, 0, 32;
T_32.2 ;
    %load/vec4 v0xaaab083f2200_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_32.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083f2200_0;
    %load/vec4a v0xaaab083f4100, 4;
    %load/vec4 v0xaaab083f2200_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab083f4100, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083f2200_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083f3ea0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083f2200_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083f3ea0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083f2200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083f2200_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %end;
    .scope S_0xaaab083f1a80;
t_84 %join;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xaaab083ee6f0;
T_33 ;
Ewait_13 .event/or E_0xaaab083ee950, E_0x0;
    %wait Ewait_13;
    %fork t_87, S_0xaaab083ee9b0;
    %jmp t_86;
    .scope S_0xaaab083ee9b0;
t_87 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083eebb0_0, 0, 32;
T_33.0 ;
    %load/vec4 v0xaaab083eebb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0xaaab083f0ff0_0;
    %load/vec4 v0xaaab083eebb0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083eebb0_0;
    %store/vec4a v0xaaab083f0e20, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083eebb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083eebb0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .scope S_0xaaab083ee6f0;
t_86 %join;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaaab083ee6f0;
T_34 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab083f1190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab083f0c70_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaab083f1280_0;
    %assign/vec4 v0xaaab083f0c70_0, 0;
    %fork t_89, S_0xaaab083eecb0;
    %jmp t_88;
    .scope S_0xaaab083eecb0;
t_89 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083eeeb0_0, 0, 32;
T_34.2 ;
    %load/vec4 v0xaaab083eeeb0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_34.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083eeeb0_0;
    %load/vec4a v0xaaab083f0e20, 4;
    %load/vec4 v0xaaab083eeeb0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab083f0e20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083eeeb0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083f0b70_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083eeeb0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083f0b70_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083eeeb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083eeeb0_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %end;
    .scope S_0xaaab083ee6f0;
t_88 %join;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaab083ed980;
T_35 ;
Ewait_14 .event/or E_0xaaab083edb60, E_0x0;
    %wait Ewait_14;
    %fork t_91, S_0xaaab083edbe0;
    %jmp t_90;
    .scope S_0xaaab083edbe0;
t_91 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083edde0_0, 0, 32;
T_35.0 ;
    %load/vec4 v0xaaab083edde0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.1, 5;
    %load/vec4 v0xaaab083f4b70_0;
    %load/vec4 v0xaaab083edde0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083edde0_0;
    %store/vec4a v0xaaab083f49f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083edde0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083edde0_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %end;
    .scope S_0xaaab083ed980;
t_90 %join;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0xaaab083ed980;
T_36 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab083f4d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab083f4840_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0xaaab083f4de0_0;
    %assign/vec4 v0xaaab083f4840_0, 0;
    %fork t_93, S_0xaaab083edee0;
    %jmp t_92;
    .scope S_0xaaab083edee0;
t_93 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083ee0e0_0, 0, 32;
T_36.2 ;
    %load/vec4 v0xaaab083ee0e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_36.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083ee0e0_0;
    %load/vec4a v0xaaab083f49f0, 4;
    %load/vec4 v0xaaab083ee0e0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab083f49f0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083ee0e0_0;
    %addi 3, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083f4740_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083ee0e0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083f4740_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083ee0e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083ee0e0_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %end;
    .scope S_0xaaab083ed980;
t_92 %join;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xaaab083ecc10;
T_37 ;
Ewait_15 .event/or E_0xaaab083ecdf0, E_0x0;
    %wait Ewait_15;
    %fork t_95, S_0xaaab083ece70;
    %jmp t_94;
    .scope S_0xaaab083ece70;
t_95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083ed070_0, 0, 32;
T_37.0 ;
    %load/vec4 v0xaaab083ed070_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_37.1, 5;
    %load/vec4 v0xaaab083fd3e0_0;
    %load/vec4 v0xaaab083ed070_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083ed070_0;
    %store/vec4a v0xaaab083fd260, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083ed070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083ed070_0, 0, 32;
    %jmp T_37.0;
T_37.1 ;
    %end;
    .scope S_0xaaab083ecc10;
t_94 %join;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xaaab083ecc10;
T_38 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab083fd5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab083fd0b0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xaaab083fd650_0;
    %assign/vec4 v0xaaab083fd0b0_0, 0;
    %fork t_97, S_0xaaab083ed170;
    %jmp t_96;
    .scope S_0xaaab083ed170;
t_97 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083ed370_0, 0, 32;
T_38.2 ;
    %load/vec4 v0xaaab083ed370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_38.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083ed370_0;
    %load/vec4a v0xaaab083fd260, 4;
    %load/vec4 v0xaaab083ed370_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab083fd260, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083ed370_0;
    %addi 5, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083fcfb0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083ed370_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab083fcfb0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083ed370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083ed370_0, 0, 32;
    %jmp T_38.2;
T_38.3 ;
    %end;
    .scope S_0xaaab083ecc10;
t_96 %join;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xaaab083ebeb0;
T_39 ;
Ewait_16 .event/or E_0xaaab083ec0b0, E_0x0;
    %wait Ewait_16;
    %fork t_99, S_0xaaab083ec130;
    %jmp t_98;
    .scope S_0xaaab083ec130;
t_99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083ec330_0, 0, 32;
T_39.0 ;
    %load/vec4 v0xaaab083ec330_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_39.1, 5;
    %load/vec4 v0xaaab0840edd0_0;
    %load/vec4 v0xaaab083ec330_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaab083ec330_0;
    %store/vec4a v0xaaab0840ec50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083ec330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083ec330_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %end;
    .scope S_0xaaab083ebeb0;
t_98 %join;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xaaab083ebeb0;
T_40 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab0840efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab0840eaa0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0xaaab0840f040_0;
    %assign/vec4 v0xaaab0840eaa0_0, 0;
    %fork t_101, S_0xaaab083ec430;
    %jmp t_100;
    .scope S_0xaaab083ec430;
t_101 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083ec630_0, 0, 32;
T_40.2 ;
    %load/vec4 v0xaaab083ec630_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_40.3, 5;
    %alloc S_0xaaab0838d4e0;
    %ix/getv/s 4, v0xaaab083ec630_0;
    %load/vec4a v0xaaab0840ec50, 4;
    %load/vec4 v0xaaab083ec630_0;
    %pad/s 33;
    %addi 8, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaab0840ec50, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab083b4ff0_0, 0, 1;
    %store/vec4 v0xaaab083aba30_0, 0, 128;
    %store/vec4 v0xaaab083c7c30_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaab0838d4e0;
    %free S_0xaaab0838d4e0;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083ec630_0;
    %addi 9, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab0840e9a0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab083ec630_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab0840e9a0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083ec630_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083ec630_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %end;
    .scope S_0xaaab083ebeb0;
t_100 %join;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xaaab083eb750;
T_41 ;
Ewait_17 .event/or E_0xaaab083d84f0, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0xaaab084142b0_0;
    %store/vec4 v0xaaab084149c0_0, 0, 2;
    %load/vec4 v0xaaab08415100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0xaaab084142b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %jmp T_41.5;
T_41.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaab084149c0_0, 0, 2;
    %jmp T_41.5;
T_41.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaab084149c0_0, 0, 2;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaab084149c0_0, 0, 2;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xaaab084142b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_41.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaab084149c0_0, 0, 2;
T_41.6 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xaaab083eb750;
T_42 ;
    %wait E_0xaaab083ee8d0;
    %load/vec4 v0xaaab08414c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab084142b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab084151d0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xaaab084149c0_0;
    %assign/vec4 v0xaaab084142b0_0, 0;
    %load/vec4 v0xaaab084149c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0xaaab08414900_0;
    %assign/vec4 v0xaaab084152a0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0xaaab084149c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_42.4, 4;
    %load/vec4 v0xaaab08414900_0;
    %assign/vec4 v0xaaab08414820_0, 0;
T_42.4 ;
T_42.3 ;
    %load/vec4 v0xaaab08415340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0xaaab084151d0_0;
    %inv;
    %assign/vec4 v0xaaab084151d0_0, 0;
T_42.6 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xaaab0838e900;
T_43 ;
T_43.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaab08415580_0;
    %inv;
    %store/vec4 v0xaaab08415580_0, 0, 1;
    %jmp T_43.0;
    %end;
    .thread T_43;
    .scope S_0xaaab0838e900;
T_44 ;
    %vpi_call/w 5 12 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 5 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaab0838e900 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0xaaab0838e900;
T_45 ;
    %wait E_0xaaab083ee8d0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xaaab08415100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %fork t_103, S_0xaaab08388a40;
    %jmp t_102;
    .scope S_0xaaab08388a40;
t_103 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083ea130_0, 0, 32;
T_45.2 ;
    %load/vec4 v0xaaab083ea130_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_45.3, 5;
    %fork t_105, S_0xaaab08388db0;
    %jmp t_104;
    .scope S_0xaaab08388db0;
t_105 ;
    %load/vec4 v0xaaab08414900_0;
    %load/vec4 v0xaaab083ea130_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %store/vec4 v0xaaab083ea030_0, 0, 128;
    %vpi_call/w 5 28 "$write", "(%0d, %0d) ", &PV<v0xaaab083ea030_0, 64, 64>, &PV<v0xaaab083ea030_0, 0, 64> {0 0 0};
    %end;
    .scope S_0xaaab08388a40;
t_104 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083ea130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083ea130_0, 0, 32;
    %jmp T_45.2;
T_45.3 ;
    %end;
    .scope S_0xaaab0838e900;
t_102 %join;
    %vpi_call/w 5 30 "$display", "\000" {0 0 0};
T_45.0 ;
    %load/vec4 v0xaaab084142b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_45.4, 4;
    %vpi_call/w 5 34 "$write", "top_stage: " {0 0 0};
    %fork t_107, S_0xaaab08387160;
    %jmp t_106;
    .scope S_0xaaab08387160;
t_107 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083ea580_0, 0, 32;
T_45.6 ;
    %load/vec4 v0xaaab083ea580_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_45.7, 5;
    %fork t_109, S_0xaaab083ea2a0;
    %jmp t_108;
    .scope S_0xaaab083ea2a0;
t_109 ;
    %load/vec4 v0xaaab084152a0_0;
    %load/vec4 v0xaaab083ea580_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %store/vec4 v0xaaab083ea480_0, 0, 128;
    %vpi_call/w 5 39 "$write", "(%0d, %0d) ", &PV<v0xaaab083ea480_0, 64, 64>, &PV<v0xaaab083ea480_0, 0, 64> {0 0 0};
    %end;
    .scope S_0xaaab08387160;
t_108 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083ea580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083ea580_0, 0, 32;
    %jmp T_45.6;
T_45.7 ;
    %end;
    .scope S_0xaaab0838e900;
t_106 %join;
    %vpi_call/w 5 41 "$display", "\000" {0 0 0};
    %vpi_call/w 5 42 "$write", "low_stage: " {0 0 0};
    %fork t_111, S_0xaaab083ea680;
    %jmp t_110;
    .scope S_0xaaab083ea680;
t_111 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083eab40_0, 0, 32;
T_45.8 ;
    %load/vec4 v0xaaab083eab40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_45.9, 5;
    %fork t_113, S_0xaaab083ea860;
    %jmp t_112;
    .scope S_0xaaab083ea860;
t_113 ;
    %load/vec4 v0xaaab08414820_0;
    %load/vec4 v0xaaab083eab40_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %store/vec4 v0xaaab083eaa40_0, 0, 128;
    %vpi_call/w 5 47 "$write", "(%0d, %0d) ", &PV<v0xaaab083eaa40_0, 64, 64>, &PV<v0xaaab083eaa40_0, 0, 64> {0 0 0};
    %end;
    .scope S_0xaaab083ea680;
t_112 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083eab40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083eab40_0, 0, 32;
    %jmp T_45.8;
T_45.9 ;
    %end;
    .scope S_0xaaab0838e900;
t_110 %join;
    %vpi_call/w 5 49 "$display", "\000" {0 0 0};
T_45.4 ;
    %load/vec4 v0xaaab084159e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.10, 8;
    %vpi_call/w 5 53 "$write", "\012pairs_out(%0b): ", v0xaaab084159e0_0 {0 0 0};
    %fork t_115, S_0xaaab083eac40;
    %jmp t_114;
    .scope S_0xaaab083eac40;
t_115 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab083eb120_0, 0, 32;
T_45.12 ;
    %load/vec4 v0xaaab083eb120_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_45.13, 5;
    %fork t_117, S_0xaaab083eae20;
    %jmp t_116;
    .scope S_0xaaab083eae20;
t_117 ;
    %load/vec4 v0xaaab08415730_0;
    %load/vec4 v0xaaab083eb120_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %store/vec4 v0xaaab083eb020_0, 0, 128;
    %vpi_call/w 5 58 "$write", "(%0d, %0d) ", &PV<v0xaaab083eb020_0, 64, 64>, &PV<v0xaaab083eb020_0, 0, 64> {0 0 0};
    %end;
    .scope S_0xaaab083eac40;
t_116 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab083eb120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab083eb120_0, 0, 32;
    %jmp T_45.12;
T_45.13 ;
    %end;
    .scope S_0xaaab0838e900;
t_114 %join;
    %vpi_call/w 5 60 "$display", "\012" {0 0 0};
T_45.10 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xaaab0838e900;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab08415580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab08415800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab084158a0_0, 0, 1;
    %pushi/vec4 0, 0, 2048;
    %store/vec4 v0xaaab08415640_0, 0, 2048;
    %pushi/vec4 3, 0, 32;
T_46.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_46.1, 5;
    %jmp/1 T_46.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaab082b4e70;
    %jmp T_46.0;
T_46.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab08415800_0, 0, 1;
    %wait E_0xaaab082b4e70;
    %fork TD_aoc5_tb.fill_16_in, S_0xaaab083eb220;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab084158a0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_46.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_46.3, 5;
    %jmp/1 T_46.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaab082b4e70;
    %jmp T_46.2;
T_46.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2048;
    %store/vec4 v0xaaab08415640_0, 0, 2048;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab084158a0_0, 0, 1;
    %wait E_0xaaab083d8140;
    %pushi/vec4 3, 0, 32;
T_46.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_46.5, 5;
    %jmp/1 T_46.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaab082b4e70;
    %jmp T_46.4;
T_46.5 ;
    %pop/vec4 1;
    %vpi_call/w 5 86 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_0xaaab0838ec70;
T_47 ;
    %wait E_0xaaab083d81e0;
    %load/vec4 v0xaaab08415bf0_0;
    %load/vec4 v0xaaab08416020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0xaaab08415f40_0;
    %load/vec4 v0xaaab08415af0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab08415d50, 0, 4;
T_47.0 ;
    %load/vec4 v0xaaab08415bf0_0;
    %load/vec4 v0xaaab08416020_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0xaaab08415af0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0xaaab08415d50, 4;
    %assign/vec4 v0xaaab08415e10_0, 0;
T_47.2 ;
    %jmp T_47;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/aoc5.svh";
    "./rtl/common.svh";
    "rtl/tb/aoc5_tb.sv";
    "rtl/src/aoc5.sv";
    "rtl/src/aoc5_sorter_8.sv";
    "rtl/src/single_port_ram.sv";
