C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt"   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\synlog\report\And_Gate_fpga_mapper.xml"  -flow mapping  -multisrs  -oedif  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.edf"   -autoconstraint  -freq 1.000   "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\synwork\And_Gate_prem.srd"  -sap  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.sap"  -otap  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.tap"  -omap  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.map"  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.sap"  -ologparam  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\syntmp\And_Gate.plg"  -osyn  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.srm"  -prjdir  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\"  -prjname  And_Gate_syn  -log  "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\synlog\And_Gate_fpga_mapper.srr" 
rc:0 success:1 runtime:1
file:C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.edf|io:o|time:1699082518|size:5557|exec:0
file:C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\synwork\And_Gate_prem.srd|io:i|time:1699082517|size:1401|exec:0
file:C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.sap|io:o|time:1699082517|size:117|exec:0
file:C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.tap|io:o|time:0|size:0|exec:0
file:C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.map|io:o|time:1699082518|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1699064572|size:224837|exec:0
file:C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.sap|io:o|time:1699082517|size:117|exec:0
file:"C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\syntmp\And_Gate.plg"|io:o|time:0|size:0|exec:0
file:C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\And_Gate.srm|io:o|time:1699082518|size:6778|exec:0
file:C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\LUTs\And_Gate\And_Gate_Implmnt\synlog\And_Gate_fpga_mapper.srr|io:o|time:1699082518|size:7470|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1699064570|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1699064571|size:32355840|exec:1
