<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Parsa Mirfasihi | Physical Design Engineer</title>
    <link
      href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css"
      rel="stylesheet"
    />
    <link
      rel="stylesheet"
      href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css"
    />
    <link
      href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;400;500;600;700&display=swap"
      rel="stylesheet"
    />
    <link rel="stylesheet" href="style.css" />
    <link rel="icon" href="static/favicon.png" type="image/png" />
    <link
      rel="stylesheet"
      href="https://cdnjs.cloudflare.com/ajax/libs/aos/2.3.4/aos.css"
    />
  </head>
  <body>
    <!-- Enhanced Shimmer Preloader -->
    <div class="shimmer-preloader">
      <div class="shimmer-container">
        <div class="shimmer-effect shimmer-wave-1"></div>
        <div class="shimmer-effect shimmer-wave-2"></div>
        <div class="shimmer-effect shimmer-wave-3"></div>
        <div class="glitter-container">
          <div class="glitter g1"></div>
          <div class="glitter g2"></div>
          <div class="glitter g3"></div>
          <div class="glitter g4"></div>
          <div class="glitter g5"></div>
          <div class="glitter g6"></div>
          <div class="glitter g7"></div>
          <div class="glitter g8"></div>
          <div class="glitter g9"></div>
          <div class="glitter g10"></div>
          <div class="glitter g11"></div>
          <div class="glitter g12"></div>
          <div class="glitter g13"></div>
          <div class="glitter g14"></div>
          <div class="glitter g15"></div>
        </div>
      </div>
    </div>

    <!-- Particle Background -->
    <div id="particles-js" class="particles-container"></div>

    <!-- Navbar -->
    <nav class="navbar navbar-expand-lg fixed-top">
      <div class="container">
        <a class="navbar-brand" href="#">Parsa Mirfasihi</a>
        <button
          class="navbar-toggler"
          type="button"
          data-bs-toggle="collapse"
          data-bs-target="#navbarNav"
          aria-controls="navbarNav"
          aria-expanded="false"
          aria-label="Toggle navigation"
        >
          <i class="fas fa-bars"></i>
        </button>
        <div class="collapse navbar-collapse" id="navbarNav">
          <ul class="navbar-nav ms-auto">
            <li class="nav-item">
              <a class="nav-link" href="#experience">Experience</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="#education">Education</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="#projects">Projects</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="#skills">Skills</a>
            </li>

            <li class="nav-item">
              <a class="nav-link" href="#contact">Contact</a>
            </li>
          </ul>
        </div>
      </div>
    </nav>

    <!-- Hero Section -->
    <section id="hero" class="py-5">
      <div class="container">
        <div class="row justify-content-center text-center">
          <div class="col-md-8">
            <div class="profile-img-container">
              <img
                src="static\image.jpg"
                alt="Parsa Mirfasihi"
                class="profile-img"
              />
            </div>
            <h1 class="mt-4 hero-title">Hello! I'm Parsa Mirfasihi</h1>
            <p class="hero-text"><!--change it-->>
              As a passionate VLSI and hardware design enthusiast, I specialize in developing efficient and high-performance hardware solutions with a strong focus on innovation and reliability. My expertise spans the complete ASIC workflow and RTL-to-GDSII flow, including physical design, digital design verification, FPGA-based system design, low-power optimization, SRAM circuit design, and static timing analysis. Proficient in industry-standard Synopsys and Cadence tools, I excel at optimizing circuits for speed, power, and area while ensuring robust hardware security. In addition to my hardware expertise, I leverage Python to develop automation scripts and verification frameworks, enhancing design validation and streamlining workflows. With strong proficiency in SystemVerilog and advanced verification methodologies, I continuously push the boundaries of next-generation semiconductor technologies and hardware optimization.</p>
            <div class="experience-counter">
              <div class="counter-item">
                <span class="counter-value" data-count="1">0</span>
                <div class="counter-label">Years Experience</div>
              </div>
              <div class="counter-item">
                <span class="counter-value" data-count="5">0</span>
                <div class="counter-label">Projects Completed</div>
              </div>
              <div class="counter-item">
                <span class="counter-value" data-count="1">0</span>
                <div class="counter-label">Publications</div>
              </div>
            </div>
            <div class="hero-buttons">
              <a href="#contact" class="btn btn-primary">Contact Me</a>
              <a href="#projects" class="btn btn-outline">View Projects</a>
            </div>
          </div>
        </div>
      </div>
      <div class="hero-shape parallax-element" data-speed="-0.15"></div>
      <!-- Section Divider -->
      <div class="section-divider">
        <svg
          data-name="Layer 1"
          xmlns="http://www.w3.org/2000/svg"
          viewBox="0 0 1200 120"
          preserveAspectRatio="none"
        >
          <path
            d="M321.39,56.44c58-10.79,114.16-30.13,172-41.86,82.39-16.72,168.19-17.73,250.45-.39C823.78,31,906.67,72,985.66,92.83c70.05,18.48,146.53,26.09,214.34,3V0H0V27.35A600.21,600.21,0,0,0,321.39,56.44Z"
            class="shape-fill"
          ></path>
        </svg>
      </div>
    </section>

    <!-- Experience Section -->

      <section id="experience" class="py-5">
        <div class="container">
          <h2 class="section-title" data-aos="fade-up">Experience</h2>
          <div class="timeline-container">
            <!-- Education Item 1 -->
            <!--<div class="timeline-item" data-aos="fade-up" data-aos-delay="100">
              <div class="timeline-left">
                <span class="timeline-date">January 2025 - Present</span>
                <span class="timeline-position">Graduate Research Assistant</span>
                <!--<span class="subject-position">ML Equivalent Modeling of RC Networks for Accurate Timing Analysis</span>-->
              <!--</div>
              <div class="timeline-content">
                <h3 class="timeline-title">Nano-Electronics and Computing Research Lab - NECRL</h3>
                <p class="timeline-text">
                  Developed a machine learning–driven framework to automatically select the most suitable equivalent circuit model—Lumped-C, RC, Pi, or Double-Pi—for distributed RC networks. The framework integrates Python-based automation with SPICE simulations to extract key characteristics such as propagation delay, slew rate, and tail behavior under varying resistance, capacitance, and segmentation conditions. Implemented a driving-point admittance propagation algorithm to generate reduced-order interconnect models and benchmarked them against full RC tree simulations, achieving less than 5% error in delay estimation. Performed extensive transient and parametric sweep analyses in HSPICE to validate model accuracy and identify scenarios requiring higher-order representations. This approach not only accelerates interconnect modeling but also addresses critical challenges in timing analysis, including accuracy, scalability, and the trade-off between simulation speed.
                </p>
              </div>
            </div>-->

               <!-- Experience Item 1 -->
            <div class="timeline-item" data-aos="fade-up">
              <div class="timeline-left">
                <span class="timeline-date">September 2024- April 2025</span>
                <span class="timeline-position"
                  >Energy Engineer</span
                >
              </div>
              <div class="timeline-content">
                <h3 class="timeline-title">Industrial Assessment Center - San Francisco State University</h3>
                <p class="timeline-text"><!--change it-->
                  At the Industrial Assessment Center (IAC) at San Francisco State University, funded by the U.S. Department of Energy (DOE), we deliver no-cost, professional-grade energy efficiency assessments for industrial and manufacturing facilities. Our mission is to help businesses improve sustainability by reducing energy consumption, optimizing resource use, and lowering operational costs. As part of the team, I participate in on-site inspections and data collection, followed by in-depth engineering analyses of energy use, electrical loads, water consumption, and waste generation. Leveraging this data, I identify Energy Conservation Opportunities (ECOs) and other actionable measures, including Waste Minimization (WMOs), Water Conservation (WCOs), Productivity Improvements (PIOs), Renewable Generation (RGOs), and Cogeneration Opportunities. Each facility receives a confidential report within two months, detailing utility rate structures, energy breakdowns, and tailored recommendations supported by both technical and economic analyses. Through this work, I contribute to advancing sustainable industrial practices by combining rigorous engineering methods with impactful real-world solutions.
                </p>
              </div>
            </div>
            <!-- Education Item 2 -->
            <div class="timeline-item" data-aos="fade-up" data-aos-delay="100">
              <div class="timeline-left">
                <span class="timeline-date">January 2025 - Present</span>
                <span class="timeline-position">Graduate Research Assistant</span>
                <!--<span class="subject-position">ML Equivalent Modeling of RC Networks for Accurate Timing Analysis</span>-->
              </div>
              <div class="timeline-content">
                <h3 class="timeline-title">Nano-Electronics and Computing Research Lab - NECRL</h3>
                <p class="timeline-text">
                  Developed a machine learning–driven framework to automatically select the most suitable equivalent circuit model—Lumped-C, RC, Pi, or Double-Pi—for distributed RC networks. The framework integrates Python-based automation with SPICE simulations to extract key characteristics such as propagation delay, slew rate, and tail behavior under varying resistance, capacitance, and segmentation conditions. Implemented a driving-point admittance propagation algorithm to generate reduced-order interconnect models and benchmarked them against full RC tree simulations, achieving less than 5% error in delay estimation. Performed extensive transient and parametric sweep analyses in HSPICE to validate model accuracy and identify scenarios requiring higher-order representations. This approach not only accelerates interconnect modeling but also addresses critical challenges in timing analysis, including accuracy, scalability, and the trade-off between simulation speed.
                </p>
              </div>
            </div>
            <!-- Experience Item 3 -->
          <div class="timeline-item" data-aos="fade-up">
            <div class="timeline-left">
              <span class="timeline-date">Part-time</span>
              <span class="timeline-position">Teaching Assistant</span>
  </div>
  <div class="timeline-content">
    <h3 class="timeline-title">San Francisco State University</h3>
    <ul class="timeline-text">
      <li>Digital Design System / Laboratory</li>
      <li>Control Systems</li>
      <li>Computer Systems</li>
      <li>Linear System Analysis</li>
      <li>Operational Amplifier System Design</li>
      <li>Communication Systems</li>
    </ul>
  </div>
</div>

            
          </div>
        </div>

      <!-- Section Divider -->
      <div class="section-divider">
        <svg
          data-name="Layer 1"
          xmlns="http://www.w3.org/2000/svg"
          viewBox="0 0 1200 120"
          preserveAspectRatio="none"
        >
          <path
            d="M321.39,56.44c58-10.79,114.16-30.13,172-41.86,82.39-16.72,168.19-17.73,250.45-.39C823.78,31,906.67,72,985.66,92.83c70.05,18.48,146.53,26.09,214.34,3V0H0V27.35A600.21,600.21,0,0,0,321.39,56.44Z"
            class="shape-fill"
          ></path>
        </svg>
      </div>
    </section>

    <!-- Education Section -->
    <section id="education" class="py-5">
      <div class="container">
        <h2 class="section-title" data-aos="fade-up">Education</h2>
        <div class="timeline-container">
          <!-- Education Item 1 -->
          <div class="timeline-item" data-aos="fade-up">
            <div class="timeline-left">
              <span class="timeline-date">2024-2026</span>
              <span class="timeline-position"
                >Master of Science in Electrical and Computer Engineering</span
              >
            </div>
            <div class="timeline-content">
              <h3 class="timeline-title">San Francisco State University</h3>

            </div>
          </div>
          <!-- Education Item 2 -->
          <div class="timeline-item" data-aos="fade-up" data-aos-delay="100">
            <div class="timeline-left">
              <span class="timeline-date">2017-2022</span>
              <span class="timeline-position">Bachelor of Science in Electrical and Electronics Engineering</span>
            </div>
            <div class="timeline-content">
              <h3 class="timeline-title">Iran University of Science and Technology</h3>

            </div>
          </div>
        </div>
      </div>
      <!-- Section Divider -->
      <div class="section-divider">
        <svg
          data-name="Layer 1"
          xmlns="http://www.w3.org/2000/svg"
          viewBox="0 0 1200 120"
          preserveAspectRatio="none"
        >
          <path
            d="M321.39,56.44c58-10.79,114.16-30.13,172-41.86,82.39-16.72,168.19-17.73,250.45-.39C823.78,31,906.67,72,985.66,92.83c70.05,18.48,146.53,26.09,214.34,3V0H0V27.35A600.21,600.21,0,0,0,321.39,56.44Z"
            class="shape-fill"
          ></path>
        </svg>
      </div>
    </section>

<!-- Projects Section -->
<style>
  /* --- Carousel image behavior --- */

  /* Keep a consistent box so slides don't jump in height.
     Change the aspect ratio if you prefer (e.g., 4 / 3, 3 / 2). */
  #projectCarousel .project-img-container {
    width: 100%;
    aspect-ratio: 16 / 9;
    background: #ffffff;      /* bar color for letterboxing */
    border-radius: 12px;
    overflow: hidden;
  }

  /* Default: fill the frame (may crop edges) */
  #projectCarousel .project-img {
    width: 100%;
    height: 100%;
    object-fit: cover;
    object-position: center center;
    display: block;
  }

  /* For slides 2, 3, and 5: show the entire image with no cropping */
  #projectCarousel .project-img.no-crop {
    object-fit: contain;
    background: #ffffff;  /* ensure empty space looks intentional */
  }

  /* If slide 3 looks better with the focal area higher, keep this; otherwise remove */
  #projectCarousel .project-img.focus-top {
    object-position: 50% 15%;
  }
</style>

<section id="projects" class="py-5">
  <div class="container">
    <h2 class="section-title" data-aos="fade-up">Projects</h2>
    <div class="project-carousel">
      <div
        id="projectCarousel"
        class="carousel slide"
        data-bs-ride="carousel"
      >
        <div class="carousel-inner">
          <!-- Slide 1: active -->
          <div class="carousel-item active">
            <div class="project-card">
              <div class="project-img-container">
                <img
                  src="static/image2.jpeg"
                  class="project-img"
                  alt="Project 1"
                />
              </div>
              <div class="project-info">
                <h3 class="project-title">Custom SRAM Design in 14nm CMOS Technology</h3>
                <p class="project-desc">
                  Designed a 16×18 SRAM architecture from scratch using a 14nm PDK in Synopsys Custom Compiler, focusing on area optimization, access time, and power efficiency. Implemented and verified key circuits including the precharge unit, write driver, sense amplifier, address decoder, and SRAM cell array, ensuring robust read/write functionality and signal integrity under worst-case operating conditions. Conducted comprehensive functional verification and power characterization using structured read/write test sequences in Custom Compiler and WaveView. Validated design integrity by clearing DRC and LVS checks, confirming compliance with design rules and layout-versus-schematic consistency.
                </p>
              </div>
            </div>
          </div>

          <!-- Slide 2 (no crop) -->
          <div class="carousel-item">
            <div class="project-card">
              <div class="project-img-container">
                <img
                  src="static/ML.jpg"
                  class="project-img no-crop"
                  alt="Project 2"
                />
              </div>
              <div class="project-info">
                <h3 class="project-title">A Real-Time Intelligent Framework for Automated Object Recognition and Classification</h3>
                <p class="project-desc">
                  This project focused on the design and implementation of a real-time intelligent system for object detection and classification in autonomous vehicles, leveraging deep learning and computer vision to enhance driving safety and efficiency. The system was implemented using TensorFlow on an NVIDIA Quadro 1000P GPU, enabling GPU-accelerated processing for real-time performance. Advanced architectures such as SSD, Faster R-CNN, and Mask R-CNN were evaluated on the MS COCO dataset, where the system achieved 21 FPS with SSD + InceptionV2 for high-speed detection and 88% mAP with Mask R-CNN for high-accuracy classification. The work demonstrates the potential of vision-based AI systems as scalable and cost-effective alternatives to sensor-heavy approaches in autonomous driving and related intelligent applications.
                </p>
              </div>
            </div>
          </div>

          <!-- Slide 3 (no crop, optional top focus) -->
          <div class="carousel-item">
            <div class="project-card">
              <div class="project-img-container">
                <img
                  src="static/J750.jpg"
                  class="project-img no-crop focus-top"
                  alt="Project 3"
                />
              </div>
              <div class="project-info">
                <h3 class="project-title">Teradyne J750 Semiconductor Test System Training & Setup</h3>
                <p class="project-desc">
                  Collaborated with Teradyne experts during the on-campus installation of the J750 semiconductor test system at the Nano Electronics & Computing Research Laboratory (SFSU). Completed extensive hands-on training covering test procedures, system configuration, hardware/software integration, and IG-XL software development for device testing. Assisted with initial system calibration and conducted scan test, ADC, and DAC test development to validate device functionality. Authored a comprehensive technical report documenting the J750’s specifications, capabilities, and setup process—establishing a reference guide for future lab users.
                </p>
              </div>
            </div>
          </div>

          <!-- Slide 4 -->
          <div class="carousel-item">
            <div class="project-card">
              <div class="project-img-container">
                <img
                  src="static/image1.jpg"
                  class="project-img"
                  alt="Project 4"
                />
              </div>
              <div class="project-info">
                <h3 class="project-title">ASIC Implementation of Motion Estimator in 14nm FinFET Technology</h3>
                <p class="project-desc">
                  Designed and implemented a motion estimator for video compression using the Block-Matching Algorithm, with a 16×16 reference block and a 32×32 search block. Developed Verilog modules including Processing Elements, Comparator, and Controller, organized in a pipelined architecture for high throughput. Completed the full RTL-to-GDSII flow, covering front-end synthesis, static timing analysis, and back-end physical design. Performed area and power optimization, ECO-based hold violation correction, and physical verification with DRC to ensure layout sign-off. This project reinforced expertise in ASIC design, physical implementation, and advanced node technology (14nm FinFET).
                </p>
              </div>
            </div>
          </div>

          <!-- Slide 5 (no crop) -->
          <div class="carousel-item">
            <div class="project-card">
              <div class="project-img-container">
                <img
                  src="static/pic.png"
                  class="project-img no-crop"
                  alt="Project 5"
                />
              </div>
              <div class="project-info">
                <h3 class="project-title">DFT-Oriented PCB for Power and Signal Integrity Validation of Mixed-Signal SoC using Teradyne J750</h3>
                <p class="project-desc">
                  Designed a custom PCB to support Design-for-Test (DFT) validation of a mixed-signal SoC, focusing on power delivery network (PDN) stability, clock distribution, and high-speed signal integrity. The board incorporated decoupling capacitor networks, controlled impedance traces, analog test access points, and boundary-scan hooks to monitor IR drop, voltage ripple, jitter, and crosstalk across digital and analog domains. Leveraged the Teradyne J750 Automated Test Equipment (ATE) to apply functional and parametric test vectors, measure delay and noise margins, and characterize analog/digital interactions under test stress conditions. This work enhanced expertise in mixed-signal PCB design, DFT methodologies, and ATE-based validation, bridging SoC test strategy with practical hardware implementation.
                </p>
              </div>
            </div>
          </div>
        </div>

        

        <!-- Indicators: 5 total, first is active -->
        <div class="carousel-indicators">
          <button
            type="button"
            data-bs-target="#projectCarousel"
            data-bs-slide-to="0"
            class="active"
            aria-current="true"
            aria-label="Slide 1"
          ></button>
          <button
            type="button"
            data-bs-target="#projectCarousel"
            data-bs-slide-to="1"
            aria-label="Slide 2"
          ></button>
          <button
            type="button"
            data-bs-target="#projectCarousel"
            data-bs-slide-to="2"
            aria-label="Slide 3"
          ></button>
          <button
            type="button"
            data-bs-target="#projectCarousel"
            data-bs-slide-to="3"
            aria-label="Slide 4"
          ></button>
          <button
            type="button"
            data-bs-target="#projectCarousel"
            data-bs-slide-to="4"
            aria-label="Slide 5"
          ></button>
        </div>
      </div>
    </div>
  </div>
</section>
      <!-- Section Divider -->
      <div class="section-divider">
        <svg
          data-name="Layer 1"
          xmlns="http://www.w3.org/2000/svg"
          viewBox="0 0 1200 120"
          preserveAspectRatio="none"
        >
          <path
            d="M321.39,56.44c58-10.79,114.16-30.13,172-41.86,82.39-16.72,168.19-17.73,250.45-.39C823.78,31,906.67,72,985.66,92.83c70.05,18.48,146.53,26.09,214.34,3V0H0V27.35A600.21,600.21,0,0,0,321.39,56.44Z"
            class="shape-fill"
          ></path>
        </svg>
      </div>
    </section>

    <!-- Skills Section -->
    <section id="skills" class="py-5">
      <div class="container">
        <h2 class="section-title" data-aos="fade-up">Skills</h2>
        <div class="hexagon-grid">
          <!-- Programming Languages -->
          <div class="hexagon" data-aos="zoom-in">
            <div class="hexagon-content">
              <i class="fa-solid fa-code"></i>
              <span>Verilog</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in">
            <div class="hexagon-content">
              <i class="fab fa-python"></i>
              <span>Python</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in">
            <div class="hexagon-content">
              <i class="fa-solid fa-circle-check"></i>
              <span>UVM</span>
            </div>
          </div>          

          <div class="hexagon" data-aos="zoom-in" data-aos-delay="250">
            <div class="hexagon-content">
              <i class="fa-solid fa-terminal"></i>
              <span>TCL</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="50">
            <div class="hexagon-content">
              <i class="fa-solid fa-c"></i>
              <span>C/C++</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="50">
            <div class="hexagon-content">
              <i class="fa-solid fa-gem"></i>
              <span>Perl</span>
            </div>
          </div>
          
          <!-- Frameworks -->
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="100">
            <div class="hexagon-content">
              <i class="fa-solid fa-microchip"></i>
              <span>Physical Design</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="150">
            <div class="hexagon-content">
              <i class="fa-solid fa-wave-square"></i>
              <span>STA</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="200">
            <div class="hexagon-content">
              <i class="fa-solid fa-microchip"></i>
              <center><span>Synopsys <br> EDA</span></center>
            </div>
          </div>
          
          <!-- Tools -->
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="300">
            <div class="hexagon-content">
              <i class="fa-solid fa-brain"></i>
              <span>LangChain</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="350">
            <div class="hexagon-content">
              <i class="fa-brands fa-linux"></i>
              <span>Linux/Unix</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="400">
            <div class="hexagon-content">
              <i class="fa-solid fa-diagram-project"></i>
              <span>VHDL</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="450">
            <div class="hexagon-content">
              <i class="fa-solid fa-robot"></i>
              <span>Machine <br> Learning</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="500">
            <div class="hexagon-content">
              <i class="fa-solid fa-vector-square"></i>
              <span>PCB Design</span>
            </div>
          </div>
          
          <div class="hexagon" data-aos="zoom-in" data-aos-delay="600">
            <div class="hexagon-content">
              <i class="fa-solid fa-drafting-compass"></i>
              <span>Altium Designer</span>
            </div>
          </div>          
      <!-- Section Divider -->
      <div class="section-divider">
        <svg
          data-name="Layer 1"
          xmlns="http://www.w3.org/2000/svg"
          viewBox="0 0 1200 120"
          preserveAspectRatio="none"
        >
          <path
            d="M321.39,56.44c58-10.79,114.16-30.13,172-41.86,82.39-16.72,168.19-17.73,250.45-.39C823.78,31,906.67,72,985.66,92.83c70.05,18.48,146.53,26.09,214.34,3V0H0V27.35A600.21,600.21,0,0,0,321.39,56.44Z"
            class="shape-fill"
          ></path>
        </svg>
      </div>
    </section>

      <div class="section-divider">
        <svg
          data-name="Layer 1"
          xmlns="http://www.w3.org/2000/svg"
          viewBox="0 0 1200 120"
          preserveAspectRatio="none"
        >
          <path
            d="M321.39,56.44c58-10.79,114.16-30.13,172-41.86,82.39-16.72,168.19-17.73,250.45-.39C823.78,31,906.67,72,985.66,92.83c70.05,18.48,146.53,26.09,214.34,3V0H0V27.35A600.21,600.21,0,0,0,321.39,56.44Z"
            class="shape-fill"
          ></path>
        </svg>
      </div>
    </section>

    <!-- Contact Section -->
    <section id="contact" class="py-5">
      <div class="container">
        <h2 class="section-title" data-aos="fade-up">Contact Me</h2>
        <div class="row">
          <div class="col-lg-6 mb-4 mb-lg-0" data-aos="fade-right">
            <div class="contact-info">
              <h3>Get In Touch</h3>
              <p>
                Feel free to reach out to me for collaboration opportunities or
                any questions you may have.
              </p>
              <ul class="contact-details">
                <li>
                  <i class="fas fa-user"></i>
                  <span>Parsa Mirfasihi</span>
                </li>
                <li>
                  <i class="fas fa-envelope"></i>
                  <a href="mailto:dmpanchal.201@gmail.com"
                    >mirfasihiparsa@gmail.com</a
                  >
                </li>
              </ul>
              <div class="social-links">
                <a
                  href="https://www.linkedin.com/in/seyedparsa-mirfasihi-1bab40230/"
                  target="_blank"
                  class="social-link"
                >
                  <i class="fab fa-linkedin"></i>
                </a>
                <a href="static\Parsa Mirfasihi Resume.pdf" class="social-link" download>
                  <i class="fas fa-download"></i>
                </a>
              </div>
            </div>
          </div>
          <div class="col-lg-6" data-aos="fade-left">
            <div class="contact-form">
              <form id="contactForm">
                <div class="mb-3">
                  <input
                    type="text"
                    class="form-control"
                    id="name"
                    placeholder="Your Name"
                    required
                  />
                </div>
                <div class="mb-3">
                  <input
                    type="email"
                    class="form-control"
                    id="email"
                    placeholder="Your Email"
                    required
                  />
                </div>
                <div class="mb-3">
                  <textarea
                    class="form-control"
                    id="message"
                    rows="5"
                    placeholder="Your Message"
                    required
                  ></textarea>
                </div>
                <button type="submit" class="btn btn-primary w-100">
                  Send Message
                </button>
              </form>
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- Bootstrap & JS -->
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/js/bootstrap.bundle.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/aos/2.3.4/aos.js"></script>
    <script src="https://cdn.jsdelivr.net/particles.js/2.0.0/particles.min.js"></script>
    <script src="script.js"></script>
  </body>
</html>

