Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 08 16:21:59 2016
| Host         : AwesomeSauce running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_example_timing_summary_routed.rpt -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.269        0.000                      0                  439        0.080        0.000                      0                  439        3.000        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         
  clk_out       {0.000 12.500}     25.000          40.000          
  clkfb         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out            15.269        0.000                      0                  439        0.080        0.000                      0                  439       11.520        0.000                       0                   171  
  clkfb                                                                                                                                                           8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       15.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.269ns  (required time - arrival time)
  Source:                 stay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 4.422ns (45.667%)  route 5.261ns (54.333%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 30.745 - 25.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.560     6.097    pclk
    SLICE_X10Y17         FDRE                                         r  stay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     6.615 r  stay_reg[1]/Q
                         net (fo=3, routed)           0.787     7.402    my_linedraw/stay_reg[7][1]
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.526 r  my_linedraw/deltay_carry_i_3/O
                         net (fo=1, routed)           0.000     7.526    my_linedraw/deltay_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.169 r  my_linedraw/deltay_carry/O[3]
                         net (fo=6, routed)           1.452     9.621    my_linedraw/deltay[3]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.307     9.928 r  my_linedraw/err20__0_carry_i_10/O
                         net (fo=4, routed)           0.750    10.678    my_linedraw/err20__0_carry_i_10_n_0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124    10.802 r  my_linedraw/e2_gt_dy1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.802    my_linedraw/e2_gt_dy1_carry_i_7_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.352 r  my_linedraw/e2_gt_dy1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.352    my_linedraw/e2_gt_dy1_carry_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.623 r  my_linedraw/e2_gt_dy1_carry__0/CO[0]
                         net (fo=16, routed)          1.332    12.955    my_linedraw/e2_gt_dy
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.395    13.350 r  my_linedraw/err20__0_carry_i_3/O
                         net (fo=2, routed)           0.490    13.839    my_linedraw/err20__0_carry_i_3_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.328    14.167 r  my_linedraw/err20__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.167    my_linedraw/err20__0_carry_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.700 r  my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.700    my_linedraw/err20__0_carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.023 r  my_linedraw/err20__0_carry__0/O[1]
                         net (fo=1, routed)           0.451    15.475    my_linedraw/err2[5]
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.306    15.781 r  my_linedraw/err[5]_i_1/O
                         net (fo=1, routed)           0.000    15.781    my_linedraw/err_next[5]
    SLICE_X12Y18         FDRE                                         r  my_linedraw/err_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.440    30.745    my_linedraw/pclk
    SLICE_X12Y18         FDRE                                         r  my_linedraw/err_reg[5]/C
                         clock pessimism              0.312    31.057    
                         clock uncertainty           -0.085    30.973    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077    31.050    my_linedraw/err_reg[5]
  -------------------------------------------------------------------
                         required time                         31.050    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 15.269    

Slack (MET) :             15.270ns  (required time - arrival time)
  Source:                 stay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 4.415ns (45.816%)  route 5.221ns (54.184%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 30.745 - 25.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.560     6.097    pclk
    SLICE_X10Y17         FDRE                                         r  stay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     6.615 r  stay_reg[1]/Q
                         net (fo=3, routed)           0.787     7.402    my_linedraw/stay_reg[7][1]
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.526 r  my_linedraw/deltay_carry_i_3/O
                         net (fo=1, routed)           0.000     7.526    my_linedraw/deltay_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.169 r  my_linedraw/deltay_carry/O[3]
                         net (fo=6, routed)           1.452     9.621    my_linedraw/deltay[3]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.307     9.928 r  my_linedraw/err20__0_carry_i_10/O
                         net (fo=4, routed)           0.750    10.678    my_linedraw/err20__0_carry_i_10_n_0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124    10.802 r  my_linedraw/e2_gt_dy1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.802    my_linedraw/e2_gt_dy1_carry_i_7_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.352 r  my_linedraw/e2_gt_dy1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.352    my_linedraw/e2_gt_dy1_carry_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.623 r  my_linedraw/e2_gt_dy1_carry__0/CO[0]
                         net (fo=16, routed)          1.332    12.955    my_linedraw/e2_gt_dy
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.395    13.350 r  my_linedraw/err20__0_carry_i_3/O
                         net (fo=2, routed)           0.490    13.839    my_linedraw/err20__0_carry_i_3_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.328    14.167 r  my_linedraw/err20__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.167    my_linedraw/err20__0_carry_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.700 r  my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.700    my_linedraw/err20__0_carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.015 r  my_linedraw/err20__0_carry__0/O[3]
                         net (fo=1, routed)           0.411    15.427    my_linedraw/err2[7]
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.307    15.734 r  my_linedraw/err[7]_i_1/O
                         net (fo=1, routed)           0.000    15.734    my_linedraw/err_next[7]
    SLICE_X13Y18         FDRE                                         r  my_linedraw/err_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.440    30.745    my_linedraw/pclk
    SLICE_X13Y18         FDRE                                         r  my_linedraw/err_reg[7]/C
                         clock pessimism              0.312    31.057    
                         clock uncertainty           -0.085    30.973    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.031    31.004    my_linedraw/err_reg[7]
  -------------------------------------------------------------------
                         required time                         31.004    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                 15.270    

Slack (MET) :             15.433ns  (required time - arrival time)
  Source:                 stay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 4.210ns (44.419%)  route 5.268ns (55.581%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.560     6.097    pclk
    SLICE_X10Y17         FDRE                                         r  stay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     6.615 r  stay_reg[1]/Q
                         net (fo=3, routed)           0.787     7.402    my_linedraw/stay_reg[7][1]
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.526 r  my_linedraw/deltay_carry_i_3/O
                         net (fo=1, routed)           0.000     7.526    my_linedraw/deltay_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.169 r  my_linedraw/deltay_carry/O[3]
                         net (fo=6, routed)           1.452     9.621    my_linedraw/deltay[3]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.307     9.928 r  my_linedraw/err20__0_carry_i_10/O
                         net (fo=4, routed)           0.750    10.678    my_linedraw/err20__0_carry_i_10_n_0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124    10.802 r  my_linedraw/e2_gt_dy1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.802    my_linedraw/e2_gt_dy1_carry_i_7_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.352 r  my_linedraw/e2_gt_dy1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.352    my_linedraw/e2_gt_dy1_carry_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.623 r  my_linedraw/e2_gt_dy1_carry__0/CO[0]
                         net (fo=16, routed)          1.332    12.955    my_linedraw/e2_gt_dy
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.395    13.350 r  my_linedraw/err20__0_carry_i_3/O
                         net (fo=2, routed)           0.490    13.839    my_linedraw/err20__0_carry_i_3_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.328    14.167 r  my_linedraw/err20__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.167    my_linedraw/err20__0_carry_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.810 r  my_linedraw/err20__0_carry/O[3]
                         net (fo=1, routed)           0.458    15.268    my_linedraw/err2[3]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.307    15.575 r  my_linedraw/err[3]_i_1/O
                         net (fo=1, routed)           0.000    15.575    my_linedraw/err_next[3]
    SLICE_X13Y15         FDRE                                         r  my_linedraw/err_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.444    30.749    my_linedraw/pclk
    SLICE_X13Y15         FDRE                                         r  my_linedraw/err_reg[3]/C
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X13Y15         FDRE (Setup_fdre_C_D)        0.031    31.008    my_linedraw/err_reg[3]
  -------------------------------------------------------------------
                         required time                         31.008    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                 15.433    

Slack (MET) :             15.510ns  (required time - arrival time)
  Source:                 stay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 4.333ns (45.872%)  route 5.113ns (54.128%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 30.748 - 25.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.560     6.097    pclk
    SLICE_X10Y17         FDRE                                         r  stay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     6.615 r  stay_reg[1]/Q
                         net (fo=3, routed)           0.787     7.402    my_linedraw/stay_reg[7][1]
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.526 r  my_linedraw/deltay_carry_i_3/O
                         net (fo=1, routed)           0.000     7.526    my_linedraw/deltay_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.169 r  my_linedraw/deltay_carry/O[3]
                         net (fo=6, routed)           1.452     9.621    my_linedraw/deltay[3]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.307     9.928 r  my_linedraw/err20__0_carry_i_10/O
                         net (fo=4, routed)           0.750    10.678    my_linedraw/err20__0_carry_i_10_n_0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124    10.802 r  my_linedraw/e2_gt_dy1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.802    my_linedraw/e2_gt_dy1_carry_i_7_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.352 r  my_linedraw/e2_gt_dy1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.352    my_linedraw/e2_gt_dy1_carry_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.623 r  my_linedraw/e2_gt_dy1_carry__0/CO[0]
                         net (fo=16, routed)          1.332    12.955    my_linedraw/e2_gt_dy
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.395    13.350 r  my_linedraw/err20__0_carry_i_3/O
                         net (fo=2, routed)           0.490    13.839    my_linedraw/err20__0_carry_i_3_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.328    14.167 r  my_linedraw/err20__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.167    my_linedraw/err20__0_carry_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.700 r  my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.700    my_linedraw/err20__0_carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.939 r  my_linedraw/err20__0_carry__0/O[2]
                         net (fo=1, routed)           0.303    15.242    my_linedraw/err2[6]
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.301    15.543 r  my_linedraw/err[6]_i_1/O
                         net (fo=1, routed)           0.000    15.543    my_linedraw/err_next[6]
    SLICE_X14Y16         FDRE                                         r  my_linedraw/err_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.443    30.748    my_linedraw/pclk
    SLICE_X14Y16         FDRE                                         r  my_linedraw/err_reg[6]/C
                         clock pessimism              0.312    31.060    
                         clock uncertainty           -0.085    30.976    
    SLICE_X14Y16         FDRE (Setup_fdre_C_D)        0.077    31.053    my_linedraw/err_reg[6]
  -------------------------------------------------------------------
                         required time                         31.053    
                         arrival time                         -15.543    
  -------------------------------------------------------------------
                         slack                                 15.510    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 stay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.424ns  (logic 4.307ns (45.703%)  route 5.117ns (54.297%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 30.747 - 25.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.560     6.097    pclk
    SLICE_X10Y17         FDRE                                         r  stay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     6.615 r  stay_reg[1]/Q
                         net (fo=3, routed)           0.787     7.402    my_linedraw/stay_reg[7][1]
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.526 r  my_linedraw/deltay_carry_i_3/O
                         net (fo=1, routed)           0.000     7.526    my_linedraw/deltay_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.169 r  my_linedraw/deltay_carry/O[3]
                         net (fo=6, routed)           1.452     9.621    my_linedraw/deltay[3]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.307     9.928 r  my_linedraw/err20__0_carry_i_10/O
                         net (fo=4, routed)           0.750    10.678    my_linedraw/err20__0_carry_i_10_n_0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124    10.802 r  my_linedraw/e2_gt_dy1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.802    my_linedraw/e2_gt_dy1_carry_i_7_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.352 r  my_linedraw/e2_gt_dy1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.352    my_linedraw/e2_gt_dy1_carry_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.623 r  my_linedraw/e2_gt_dy1_carry__0/CO[0]
                         net (fo=16, routed)          1.332    12.955    my_linedraw/e2_gt_dy
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.395    13.350 r  my_linedraw/err20__0_carry_i_3/O
                         net (fo=2, routed)           0.490    13.839    my_linedraw/err20__0_carry_i_3_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.328    14.167 r  my_linedraw/err20__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.167    my_linedraw/err20__0_carry_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.700 r  my_linedraw/err20__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.700    my_linedraw/err20__0_carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.919 r  my_linedraw/err20__0_carry__0/O[0]
                         net (fo=1, routed)           0.307    15.226    my_linedraw/err2[4]
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.295    15.521 r  my_linedraw/err[4]_i_1/O
                         net (fo=1, routed)           0.000    15.521    my_linedraw/err_next[4]
    SLICE_X12Y17         FDRE                                         r  my_linedraw/err_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.442    30.747    my_linedraw/pclk
    SLICE_X12Y17         FDRE                                         r  my_linedraw/err_reg[4]/C
                         clock pessimism              0.312    31.059    
                         clock uncertainty           -0.085    30.975    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)        0.081    31.056    my_linedraw/err_reg[4]
  -------------------------------------------------------------------
                         required time                         31.056    
                         arrival time                         -15.521    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.579ns  (required time - arrival time)
  Source:                 stay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 4.133ns (44.209%)  route 5.216ns (55.791%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 30.750 - 25.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.560     6.097    pclk
    SLICE_X10Y17         FDRE                                         r  stay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     6.615 r  stay_reg[1]/Q
                         net (fo=3, routed)           0.787     7.402    my_linedraw/stay_reg[7][1]
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.526 r  my_linedraw/deltay_carry_i_3/O
                         net (fo=1, routed)           0.000     7.526    my_linedraw/deltay_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.169 r  my_linedraw/deltay_carry/O[3]
                         net (fo=6, routed)           1.452     9.621    my_linedraw/deltay[3]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.307     9.928 r  my_linedraw/err20__0_carry_i_10/O
                         net (fo=4, routed)           0.750    10.678    my_linedraw/err20__0_carry_i_10_n_0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124    10.802 r  my_linedraw/e2_gt_dy1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.802    my_linedraw/e2_gt_dy1_carry_i_7_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.352 r  my_linedraw/e2_gt_dy1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.352    my_linedraw/e2_gt_dy1_carry_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.623 r  my_linedraw/e2_gt_dy1_carry__0/CO[0]
                         net (fo=16, routed)          1.332    12.955    my_linedraw/e2_gt_dy
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.395    13.350 r  my_linedraw/err20__0_carry_i_3/O
                         net (fo=2, routed)           0.490    13.839    my_linedraw/err20__0_carry_i_3_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.328    14.167 r  my_linedraw/err20__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.167    my_linedraw/err20__0_carry_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.745 r  my_linedraw/err20__0_carry/O[2]
                         net (fo=1, routed)           0.406    15.151    my_linedraw/err2[2]
    SLICE_X13Y14         LUT4 (Prop_lut4_I0_O)        0.295    15.446 r  my_linedraw/err[2]_i_1/O
                         net (fo=1, routed)           0.000    15.446    my_linedraw/err_next[2]
    SLICE_X13Y14         FDRE                                         r  my_linedraw/err_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.445    30.750    my_linedraw/pclk
    SLICE_X13Y14         FDRE                                         r  my_linedraw/err_reg[2]/C
                         clock pessimism              0.312    31.062    
                         clock uncertainty           -0.085    30.978    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.047    31.025    my_linedraw/err_reg[2]
  -------------------------------------------------------------------
                         required time                         31.025    
                         arrival time                         -15.446    
  -------------------------------------------------------------------
                         slack                                 15.579    

Slack (MET) :             16.048ns  (required time - arrival time)
  Source:                 stay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 3.796ns (42.612%)  route 5.112ns (57.388%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.560     6.097    pclk
    SLICE_X10Y17         FDRE                                         r  stay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     6.615 r  stay_reg[1]/Q
                         net (fo=3, routed)           0.787     7.402    my_linedraw/stay_reg[7][1]
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.526 r  my_linedraw/deltay_carry_i_3/O
                         net (fo=1, routed)           0.000     7.526    my_linedraw/deltay_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.169 r  my_linedraw/deltay_carry/O[3]
                         net (fo=6, routed)           1.452     9.621    my_linedraw/deltay[3]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.307     9.928 r  my_linedraw/err20__0_carry_i_10/O
                         net (fo=4, routed)           0.750    10.678    my_linedraw/err20__0_carry_i_10_n_0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124    10.802 r  my_linedraw/e2_gt_dy1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.802    my_linedraw/e2_gt_dy1_carry_i_7_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.352 r  my_linedraw/e2_gt_dy1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.352    my_linedraw/e2_gt_dy1_carry_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.623 r  my_linedraw/e2_gt_dy1_carry__0/CO[0]
                         net (fo=16, routed)          1.332    12.955    my_linedraw/e2_gt_dy
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.395    13.350 r  my_linedraw/err20__0_carry_i_3/O
                         net (fo=2, routed)           0.490    13.839    my_linedraw/err20__0_carry_i_3_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.328    14.167 r  my_linedraw/err20__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.167    my_linedraw/err20__0_carry_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.397 r  my_linedraw/err20__0_carry/O[1]
                         net (fo=1, routed)           0.302    14.700    my_linedraw/err2[1]
    SLICE_X14Y15         LUT4 (Prop_lut4_I0_O)        0.306    15.006 r  my_linedraw/err[1]_i_1/O
                         net (fo=1, routed)           0.000    15.006    my_linedraw/err_next[1]
    SLICE_X14Y15         FDRE                                         r  my_linedraw/err_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.444    30.749    my_linedraw/pclk
    SLICE_X14Y15         FDRE                                         r  my_linedraw/err_reg[1]/C
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X14Y15         FDRE (Setup_fdre_C_D)        0.077    31.054    my_linedraw/err_reg[1]
  -------------------------------------------------------------------
                         required time                         31.054    
                         arrival time                         -15.006    
  -------------------------------------------------------------------
                         slack                                 16.048    

Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 2.938ns (35.673%)  route 5.298ns (64.327%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 30.796 - 25.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.595     6.132    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.586 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.339     9.925    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[1]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.152    10.077 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=6, routed)           1.930    12.006    framebuffer_pixelpair_out[5]
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.332    12.338 r  my_framebuffer_i_16/O
                         net (fo=2, routed)           2.029    14.368    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X1Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.491    30.796    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.312    31.108    
                         clock uncertainty           -0.085    31.023    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    30.782    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.782    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                 16.414    

Slack (MET) :             16.463ns  (required time - arrival time)
  Source:                 stay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_linedraw/err_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 3.457ns (40.918%)  route 4.992ns (59.082%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.560     6.097    pclk
    SLICE_X10Y17         FDRE                                         r  stay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     6.615 r  stay_reg[1]/Q
                         net (fo=3, routed)           0.787     7.402    my_linedraw/stay_reg[7][1]
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.124     7.526 r  my_linedraw/deltay_carry_i_3/O
                         net (fo=1, routed)           0.000     7.526    my_linedraw/deltay_carry_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.169 r  my_linedraw/deltay_carry/O[3]
                         net (fo=6, routed)           1.452     9.621    my_linedraw/deltay[3]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.307     9.928 r  my_linedraw/err20__0_carry_i_10/O
                         net (fo=4, routed)           0.750    10.678    my_linedraw/err20__0_carry_i_10_n_0
    SLICE_X15Y16         LUT4 (Prop_lut4_I0_O)        0.124    10.802 r  my_linedraw/e2_gt_dy1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.802    my_linedraw/e2_gt_dy1_carry_i_7_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.352 r  my_linedraw/e2_gt_dy1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.352    my_linedraw/e2_gt_dy1_carry_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.623 r  my_linedraw/e2_gt_dy1_carry__0/CO[0]
                         net (fo=16, routed)          1.332    12.955    my_linedraw/e2_gt_dy
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.373    13.328 r  my_linedraw/err20__0_carry_i_7/O
                         net (fo=1, routed)           0.000    13.328    my_linedraw/err20__0_carry_i_7_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.580 r  my_linedraw/err20__0_carry/O[0]
                         net (fo=1, routed)           0.671    14.251    my_linedraw/err2[0]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.295    14.546 r  my_linedraw/err[0]_i_1/O
                         net (fo=1, routed)           0.000    14.546    my_linedraw/err_next[0]
    SLICE_X13Y15         FDRE                                         r  my_linedraw/err_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.444    30.749    my_linedraw/pclk
    SLICE_X13Y15         FDRE                                         r  my_linedraw/err_reg[0]/C
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X13Y15         FDRE (Setup_fdre_C_D)        0.032    31.009    my_linedraw/err_reg[0]
  -------------------------------------------------------------------
                         required time                         31.009    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                 16.463    

Slack (MET) :             16.733ns  (required time - arrival time)
  Source:                 my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.702ns (34.172%)  route 5.205ns (65.828%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.787ns = ( 30.787 - 25.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.610     6.147    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.601 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.553    10.154    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X48Y23         LUT3 (Prop_lut3_I1_O)        0.124    10.278 r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=6, routed)           2.052    12.330    framebuffer_pixelpair_out[0]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.454 r  my_framebuffer_i_19/O
                         net (fo=2, routed)           1.600    14.054    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y4          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=160, routed)         1.482    30.787    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.326    31.113    
                         clock uncertainty           -0.085    31.028    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    30.787    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.787    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                 16.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 my_linedraw/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.573%)  route 0.198ns (58.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.559     1.787    my_linedraw/pclk
    SLICE_X11Y18         FDRE                                         r  my_linedraw/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  my_linedraw/y_reg[4]/Q
                         net (fo=12, routed)          0.198     2.126    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y3          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.869     2.375    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.864    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.047    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 safe_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  safe_start_reg[0]/Q
                         net (fo=1, routed)           0.056     1.572    safe_start[0]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.450    safe_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_linedraw/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.793%)  route 0.253ns (64.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.562     1.790    my_linedraw/pclk
    SLICE_X11Y15         FDRE                                         r  my_linedraw/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  my_linedraw/x_reg[4]/Q
                         net (fo=12, routed)          0.253     2.184    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y3          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.869     2.375    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.864    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.047    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_linedraw/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.668%)  route 0.254ns (64.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.562     1.790    my_linedraw/pclk
    SLICE_X11Y14         FDRE                                         r  my_linedraw/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  my_linedraw/x_reg[0]/Q
                         net (fo=11, routed)          0.254     2.185    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y3          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.869     2.375    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.864    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.047    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 my_timing/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.317%)  route 0.090ns (32.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.553     1.781    my_timing/pclk
    SLICE_X13Y25         FDRE                                         r  my_timing/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.922 r  my_timing/hcount_reg[0]/Q
                         net (fo=10, routed)          0.090     2.012    my_timing/hcount_delayed_reg[10][0]
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.057 r  my_timing/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     2.057    my_timing/hcount[1]
    SLICE_X12Y25         FDRE                                         r  my_timing/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.820     2.325    my_timing/pclk
    SLICE_X12Y25         FDRE                                         r  my_timing/hcount_reg[1]/C
                         clock pessimism             -0.531     1.794    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.120     1.914    my_timing/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 my_linedraw/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.674%)  route 0.304ns (68.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.559     1.787    my_linedraw/pclk
    SLICE_X11Y18         FDRE                                         r  my_linedraw/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  my_linedraw/y_reg[4]/Q
                         net (fo=12, routed)          0.304     2.232    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.873     2.379    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.511     1.868    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.051    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hsync_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.556     1.784    pclk
    SLICE_X11Y27         FDRE                                         r  hsync_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.925 r  hsync_delayed_reg/Q
                         net (fo=1, routed)           0.116     2.041    hsync_delayed
    SLICE_X10Y27         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.823     2.328    pclk
    SLICE_X10Y27         FDRE                                         r  hs_reg/C
                         clock pessimism             -0.531     1.797    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.060     1.857    hs_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vblnk_delayed_twice_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            irq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.557     1.785    pclk
    SLICE_X14Y29         FDRE                                         r  vblnk_delayed_twice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.148     1.933 f  vblnk_delayed_twice_reg/Q
                         net (fo=1, routed)           0.059     1.992    vblnk_delayed_twice
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.098     2.090 r  irq_i_1/O
                         net (fo=1, routed)           0.000     2.090    irq0
    SLICE_X14Y29         FDRE                                         r  irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.825     2.330    pclk
    SLICE_X14Y29         FDRE                                         r  irq_reg/C
                         clock pessimism             -0.545     1.785    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.120     1.905    irq_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 my_linedraw/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.034%)  route 0.286ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.559     1.787    my_linedraw/pclk
    SLICE_X9Y18          FDRE                                         r  my_linedraw/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.928 r  my_linedraw/y_reg[2]/Q
                         net (fo=12, routed)          0.286     2.214    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y3          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=160, routed)         0.869     2.375    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.531     1.844    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.027    my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 safe_start_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.503 r  safe_start_reg[6]/Q
                         net (fo=1, routed)           0.055     1.558    safe_start[6]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[7]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     1.369    safe_start_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y4      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y4      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5      my_framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X8Y12      prng_reg[13]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X8Y12      prng_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X8Y12      prng_reg[13]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X8Y12      prng_reg[16]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y25     my_timing/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y25     my_timing/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y26     my_timing/hcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y25     my_timing/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y25     my_timing/hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y25     my_timing/hcount_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X8Y12      prng_reg[13]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X8Y12      prng_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X8Y12      prng_reg[13]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X8Y12      prng_reg[16]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y27     my_timing/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y27     framebuffer_pixelpair_out_ena_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y27     hblnk_delayed_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y27     hcount_delayed_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y27     my_timing/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y27     my_timing/vcount_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT



