

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.3 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
ab3778937a18a2a07ea2542ed27222a6  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_nvcuVI"
Parsing file _cuobjdump_complete_output_nvcuVI
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403b00, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_GY5oUd"
Running: cat _ptx_GY5oUd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_yeOkTI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_yeOkTI --output-file  /dev/null 2> _ptx_GY5oUdinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_GY5oUd _ptx2_yeOkTI _ptx_GY5oUdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 435.212006 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 1 finished CTA #0 (168710,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(168711,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (168851,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(168852,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (169568,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(169569,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (169768,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(169769,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (170515,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(170516,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (170650,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(170651,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (170691,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(170692,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (171206,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(171207,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (171225,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(171226,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (171354,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(171355,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (172227,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(172228,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (172943,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(172944,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (173415,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(173416,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (173674,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(173675,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (174305,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(174306,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (175154,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(175155,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (177861,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(177862,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (178215,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(178216,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (179069,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(179070,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (181028,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(181029,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (181170,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(181171,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (181567,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(181568,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (181689,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(181690,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (181927,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(181928,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (183030,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(183031,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (184052,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(184053,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (185318,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(185319,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (187250,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(187251,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (189936,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(189937,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (192792,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(192793,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (193208,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(193209,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (193644,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(193645,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (198242,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(198243,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (198664,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(198665,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (200388,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(200389,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (200803,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(200804,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (200988,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(200989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (201221,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(201222,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (201578,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(201579,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (201608,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(201609,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (203832,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(203833,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (203951,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(203952,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (218564,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(218565,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (219552,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(219553,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (220531,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(220532,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (221592,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(221593,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (221867,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(221868,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (222355,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(222356,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (222568,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(222569,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (222661,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(222662,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (222801,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(222802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (223017,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(223018,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (223088,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(223089,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (223486,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(223487,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (223709,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(223710,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (223841,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(223842,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (250454,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(250455,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (250814,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(250815,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (252026,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(252027,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (252611,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(252612,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (253349,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(253350,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (255015,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(255016,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (255185,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(255186,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (255280,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(255281,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (255486,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(255487,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (255563,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(255564,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (255576,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(255577,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (255789,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(255790,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (267546,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(267547,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (267600,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(267601,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (353539,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(353540,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (354025,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(354026,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (354589,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(354590,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (354823,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(354824,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (355449,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(355450,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (355968,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(355969,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (355972,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(355973,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (356153,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(356154,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (356462,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(356463,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (356819,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(356820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (357042,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(357043,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (357801,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(357802,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (358629,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(358630,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (359458,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(359459,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (369102,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(369103,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (369819,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(369820,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (374857,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(374858,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (375162,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(375163,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (376534,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(376535,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (377050,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(377051,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (377647,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(377648,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (377971,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(377972,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (378185,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(378186,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (378564,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(378565,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (379764,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(379765,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (379813,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(379814,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (380670,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(380671,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (380808,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(380809,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (398707,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(398708,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (399606,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(399607,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (404371,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(404372,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (404484,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(404485,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (409983,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(409984,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (410193,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(410194,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (411577,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(411578,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (411897,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(411898,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (411906,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(411907,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (412197,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(412198,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (412975,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(412976,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (414242,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(414243,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (414862,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(414863,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (415189,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(415190,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (440687,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(440688,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (440973,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(440974,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (442263,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(442264,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (442466,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(442467,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (442902,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(442903,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (444574,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(444575,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445003,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(445004,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (445123,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(445124,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (445819,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445820,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (445857,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(445858,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (445912,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445913,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (445973,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(445974,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (446408,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(446409,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463742,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463743,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (465037,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(465038,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (468369,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(468370,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (470163,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(470164,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (475913,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(475914,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (478008,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(478009,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (484184,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(484185,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (486025,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(486026,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (486174,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(486175,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (486915,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(486916,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (487512,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(487513,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (487716,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(487717,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (487775,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(487776,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (489043,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(489044,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (489187,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(489188,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (489379,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(489380,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (489693,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(489694,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (489738,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(489739,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (490278,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(490279,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (495175,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(495176,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (495421,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(495422,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (495996,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(495997,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (500149,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(500150,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (506310,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(506311,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (526317,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(526318,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (531100,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(531101,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (540644,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(540645,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (552318,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(552319,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (552577,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(552578,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (552864,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(552865,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (552890,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(552891,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (553053,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(553054,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (553195,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(553196,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (553198,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (553444,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (553560,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (553736,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (553792,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (553847,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (554495,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (554837,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (562272,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (564360,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (579772,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (580520,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (580613,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (580828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (581059,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (581276,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (581497,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (581869,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (581978,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (582117,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (582749,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (582820,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (583009,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (584109,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (608695,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (609344,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (611000,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (611802,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (612501,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (613149,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (616852,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (616956,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (617195,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (617371,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (617409,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (618135,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (621302,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (621538,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (646055,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (646526,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (646979,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (647675,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (647732,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (647798,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (647900,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (648189,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (648292,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (648418,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (648569,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (658891,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (662198,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (663724,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (671955,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (673615,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (679911,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (680115,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (680485,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (680597,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (680598,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (680620,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (680908,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (680922,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (682843,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (683269,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (689357,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (689411,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (691022,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (692700,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (692975,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (697360,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (699229,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (699272,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (704271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (708061,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (711880,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (712322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (714038,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (714465,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (714479,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (725526,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (730390,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #6 (730698,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (735309,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (735829,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (740778,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (743191,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (791612,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (791927,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (792290,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (792557,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (792997,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (793415,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (797707,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (816348,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (829389,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (832497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (832739,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #6 (846933,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 8.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 846934
gpu_sim_insn = 356907776
gpu_ipc =     421.4116
gpu_tot_sim_cycle = 846934
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     421.4116
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 901562
gpu_stall_icnt2sh    = 4595639
gpu_total_sim_rate=578456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993913
	L1I_total_cache_misses = 3211
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4789
L1D_cache:
	L1D_cache_core[0]: Access = 62400, Miss = 62400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 214464
	L1D_cache_core[1]: Access = 64200, Miss = 64200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 225918
	L1D_cache_core[2]: Access = 64100, Miss = 64100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 221747
	L1D_cache_core[3]: Access = 63100, Miss = 63100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 208127
	L1D_cache_core[4]: Access = 63100, Miss = 63100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 217946
	L1D_cache_core[5]: Access = 64600, Miss = 64600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230428
	L1D_cache_core[6]: Access = 62100, Miss = 62100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 217385
	L1D_cache_core[7]: Access = 64100, Miss = 64100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 217798
	L1D_cache_core[8]: Access = 67700, Miss = 67700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 259514
	L1D_cache_core[9]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 223044
	L1D_cache_core[10]: Access = 65700, Miss = 65700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230360
	L1D_cache_core[11]: Access = 65100, Miss = 65100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 226706
	L1D_cache_core[12]: Access = 68600, Miss = 68600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 232509
	L1D_cache_core[13]: Access = 65200, Miss = 65200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 244035
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 904400
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3169981
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 699600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3075864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 94117
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3211
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 21768, 21768, 21795, 17199, 17199, 17199, 17199, 17199, 22368, 22368, 22395, 17799, 17799, 17799, 17799, 17799, 22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3589581
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 699600
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3589581
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5797699	W0_Idle:216808	W0_Scoreboard:3331265	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5596800 {8:699600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95145600 {136:699600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104696 n_nop=804508 n_act=31380 n_pre=31364 n_req=118722 n_rd=169176 n_write=68268 bw_util=0.4299
n_activity=979949 dram_eff=0.4846
bk0: 9400a 922435i bk1: 9338a 919012i bk2: 10680a 898372i bk3: 11632a 881766i bk4: 10406a 913016i bk5: 10730a 904548i bk6: 9560a 912379i bk7: 9454a 905814i bk8: 11586a 896115i bk9: 12394a 881433i bk10: 9624a 927836i bk11: 10080a 906819i bk12: 9756a 913943i bk13: 10616a 895150i bk14: 11728a 889738i bk15: 12192a 878106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.66248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x831fd900, atomic=0 1 entries : 0x7f03a118c9d0 :  mf: uid=11277883, sid08:w54, part=1, addr=0x831fd900, load , size=128, unknown  status = IN_PARTITION_DRAM (846931), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104696 n_nop=793120 n_act=34362 n_pre=34346 n_req=121434 n_rd=174600 n_write=68268 bw_util=0.4397
n_activity=984401 dram_eff=0.4934
bk0: 9662a 895142i bk1: 9744a 898967i bk2: 11520a 877037i bk3: 11686a 874888i bk4: 11614a 890802i bk5: 10164a 904786i bk6: 9582a 882725i bk7: 9832a 887087i bk8: 12350a 885776i bk9: 11744a 887663i bk10: 10772a 892384i bk11: 10412a 908791i bk12: 10092a 887543i bk13: 10474a 883421i bk14: 12906a 873870i bk15: 12046a 885216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.69433
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104696 n_nop=802676 n_act=32291 n_pre=32275 n_req=118727 n_rd=169186 n_write=68268 bw_util=0.4299
n_activity=982077 dram_eff=0.4836
bk0: 9436a 920249i bk1: 9184a 924678i bk2: 11498a 885014i bk3: 11220a 887424i bk4: 11160a 894587i bk5: 10310a 914782i bk6: 9538a 907457i bk7: 9098a 914252i bk8: 12016a 887197i bk9: 11908a 887597i bk10: 10272a 904550i bk11: 9740a 924770i bk12: 10440a 896772i bk13: 9686a 906633i bk14: 12088a 875628i bk15: 11592a 888523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.65868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104696 n_nop=791970 n_act=34954 n_pre=34938 n_req=121417 n_rd=174566 n_write=68268 bw_util=0.4396
n_activity=983277 dram_eff=0.4939
bk0: 9822a 900653i bk1: 9380a 893641i bk2: 11472a 878206i bk3: 12054a 869134i bk4: 11002a 894157i bk5: 11124a 891704i bk6: 9766a 886123i bk7: 9300a 886918i bk8: 11666a 886390i bk9: 13058a 871792i bk10: 10524a 902306i bk11: 10554a 893113i bk12: 10206a 886478i bk13: 10182a 883251i bk14: 11654a 884874i bk15: 12802a 872691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.71065
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104696 n_nop=804392 n_act=31444 n_pre=31428 n_req=118716 n_rd=169168 n_write=68264 bw_util=0.4299
n_activity=981267 dram_eff=0.4839
bk0: 9366a 923889i bk1: 9244a 920777i bk2: 10914a 897658i bk3: 11956a 875472i bk4: 10204a 922390i bk5: 10596a 903231i bk6: 9388a 916503i bk7: 9616a 900526i bk8: 11916a 896228i bk9: 12504a 878872i bk10: 9728a 926803i bk11: 9998a 904876i bk12: 9462a 916027i bk13: 10774a 891497i bk14: 11770a 893940i bk15: 11732a 880413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.55243
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x831fdd00, atomic=0 1 entries : 0x7f03a10c33c0 :  mf: uid=11277882, sid08:w55, part=5, addr=0x831fdd00, load , size=128, unknown  status = IN_PARTITION_DRAM (846925), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104696 n_nop=793714 n_act=34081 n_pre=34065 n_req=121418 n_rd=174572 n_write=68264 bw_util=0.4396
n_activity=983026 dram_eff=0.4941
bk0: 9578a 895879i bk1: 9842a 896947i bk2: 11698a 876860i bk3: 11762a 874358i bk4: 11220a 901925i bk5: 10050a 907021i bk6: 9386a 889310i bk7: 10080a 880662i bk8: 12704a 882319i bk9: 12166a 879391i bk10: 10666a 893758i bk11: 10336a 901758i bk12: 9992a 892701i bk13: 10688a 877411i bk14: 13216a 876329i bk15: 11188a 891110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.6916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70096, Miss = 41370, Miss_rate = 0.590, Pending_hits = 2470, Reservation_fails = 519
L2_cache_bank[1]: Access = 80666, Miss = 43218, Miss_rate = 0.536, Pending_hits = 3602, Reservation_fails = 1272
L2_cache_bank[2]: Access = 80696, Miss = 44249, Miss_rate = 0.548, Pending_hits = 3336, Reservation_fails = 929
L2_cache_bank[3]: Access = 70066, Miss = 43051, Miss_rate = 0.614, Pending_hits = 2208, Reservation_fails = 1135
L2_cache_bank[4]: Access = 80696, Miss = 43224, Miss_rate = 0.536, Pending_hits = 3675, Reservation_fails = 1383
L2_cache_bank[5]: Access = 70066, Miss = 41369, Miss_rate = 0.590, Pending_hits = 2458, Reservation_fails = 511
L2_cache_bank[6]: Access = 70096, Miss = 43056, Miss_rate = 0.614, Pending_hits = 2218, Reservation_fails = 1180
L2_cache_bank[7]: Access = 80666, Miss = 44227, Miss_rate = 0.548, Pending_hits = 3392, Reservation_fails = 1068
L2_cache_bank[8]: Access = 70094, Miss = 41374, Miss_rate = 0.590, Pending_hits = 2408, Reservation_fails = 319
L2_cache_bank[9]: Access = 80666, Miss = 43210, Miss_rate = 0.536, Pending_hits = 3635, Reservation_fails = 1178
L2_cache_bank[10]: Access = 80666, Miss = 44230, Miss_rate = 0.548, Pending_hits = 3263, Reservation_fails = 950
L2_cache_bank[11]: Access = 70066, Miss = 43056, Miss_rate = 0.615, Pending_hits = 2245, Reservation_fails = 1167
L2_total_cache_accesses = 904540
L2_total_cache_misses = 515634
L2_total_cache_miss_rate = 0.5701
L2_total_cache_pending_hits = 34910
L2_total_cache_reservation_fails = 11611
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 353890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6085
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 106
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 576
L2_cache_data_port_util = 0.139
L2_cache_fill_port_util = 0.203

icnt_total_pkts_mem_to_simt=3703500
icnt_total_pkts_simt_to_mem=1723740
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2844
	minimum = 6
	maximum = 460
Network latency average = 21.0603
	minimum = 6
	maximum = 444
Slowest packet = 32830
Flit latency average = 16.7829
	minimum = 6
	maximum = 440
Slowest flit = 1148731
Fragmentation average = 0.0845059
	minimum = 0
	maximum = 423
Injected packet rate average = 0.0821552
	minimum = 0.0733351 (at node 6)
	maximum = 0.0952802 (at node 16)
Accepted packet rate average = 0.0821552
	minimum = 0.0733351 (at node 6)
	maximum = 0.0952802 (at node 16)
Injected flit rate average = 0.246465
	minimum = 0.141345 (at node 6)
	maximum = 0.39579 (at node 16)
Accepted flit rate average= 0.246465
	minimum = 0.16333 (at node 17)
	maximum = 0.333261 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2844 (1 samples)
	minimum = 6 (1 samples)
	maximum = 460 (1 samples)
Network latency average = 21.0603 (1 samples)
	minimum = 6 (1 samples)
	maximum = 444 (1 samples)
Flit latency average = 16.7829 (1 samples)
	minimum = 6 (1 samples)
	maximum = 440 (1 samples)
Fragmentation average = 0.0845059 (1 samples)
	minimum = 0 (1 samples)
	maximum = 423 (1 samples)
Injected packet rate average = 0.0821552 (1 samples)
	minimum = 0.0733351 (1 samples)
	maximum = 0.0952802 (1 samples)
Accepted packet rate average = 0.0821552 (1 samples)
	minimum = 0.0733351 (1 samples)
	maximum = 0.0952802 (1 samples)
Injected flit rate average = 0.246465 (1 samples)
	minimum = 0.141345 (1 samples)
	maximum = 0.39579 (1 samples)
Accepted flit rate average = 0.246465 (1 samples)
	minimum = 0.16333 (1 samples)
	maximum = 0.333261 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 17 sec (617 sec)
gpgpu_simulation_rate = 578456 (inst/sec)
gpgpu_simulation_rate = 1372 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 616569.937500 (ms) 

Copy u2 to host: 384.067993 (ms) 

1x Gold_laplace3d: 14.177000 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
