[{"DBLP title": "Technology Scaling in FPGAs: Trends in Applications and Architectures.", "DBLP authors": ["Lesley Shannon", "Veronica Cojocaru", "Cong Nguyen Dao", "Philip Heng Wai Leong"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.11", "OA papers": [{"PaperId": "https://openalex.org/W2124463612", "PaperTitle": "Technology Scaling in FPGAs: Trends in Applications and Architectures", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Simon Fraser University": 2.0, "University of Sydney": 2.0}, "Authors": ["Lesley Shannon", "Veronica Cojocaru", "Cong Nguyen Dao", "Philip H. W. Leong"]}]}, {"DBLP title": "Revisiting Serial Arithmetic: A Performance and Tradeoff Analysis for Parallel Applications on Modern FPGAs.", "DBLP authors": ["Aaron Landy", "Greg Stitt"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.53", "OA papers": [{"PaperId": "https://openalex.org/W2116462613", "PaperTitle": "Revisiting Serial Arithmetic: A Performance and Tradeoff Analysis for Parallel Applications on Modern FPGAs", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Aaron Landy", "Greg Stitt"]}]}, {"DBLP title": "Rapid Overlay Builder for Xilinx FPGAs.", "DBLP authors": ["Michael Xi Yue", "Dirk Koch", "Guy G. F. Lemieux"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.48", "OA papers": [{"PaperId": "https://openalex.org/W1485517334", "PaperTitle": "Rapid Overlay Builder for Xilinx FPGAs", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of British Columbia": 2.0, "University of Manchester": 1.0}, "Authors": ["Michael Xi Yue", "Dirk Koch", "Guy G.F. Lemieux"]}]}, {"DBLP title": "Adjustable-Cost Overlays for Runtime Compilation.", "DBLP authors": ["James Coole", "Greg Stitt"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.49", "OA papers": [{"PaperId": "https://openalex.org/W2105263017", "PaperTitle": "Adjustable-Cost Overlays for Runtime Compilation", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Florida": 2.0}, "Authors": ["James Coole", "Greg Stitt"]}]}, {"DBLP title": "Efficient Overlay Architecture Based on DSP Blocks.", "DBLP authors": ["Abhishek Kumar Jain", "Suhaib A. Fahmy", "Douglas L. Maskell"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.15", "OA papers": [{"PaperId": "https://openalex.org/W2107350738", "PaperTitle": "Efficient Overlay Architecture Based on DSP Blocks", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Abhishek Jain", "Suhaib A. Fahmy", "Douglas L. Maskell"]}]}, {"DBLP title": "Scalable 10Gbps TCP/IP Stack Architecture for Reconfigurable Hardware.", "DBLP authors": ["David Sidler", "Gustavo Alonso", "Michaela Blott", "Kimon Karras", "Kees A. Vissers", "Raymond Carley"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.12", "OA papers": [{"PaperId": "https://openalex.org/W1563299586", "PaperTitle": "Scalable 10Gbps TCP/IP Stack Architecture for Reconfigurable Hardware", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"ETH Zurich": 2.0, "Xilinx (Ireland)": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["David Sidler", "Gustavo Alonso", "Michaela Blott", "Kimon Karras", "Kees Vissers", "Raymond Carley"]}]}, {"DBLP title": "Enabling High Throughput and Virtualization for Traffic Classification on FPGA.", "DBLP authors": ["Yun Rock Qu", "Viktor K. Prasanna"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.20", "OA papers": [{"PaperId": "https://openalex.org/W2147233351", "PaperTitle": "Enabling High Throughput and Virtualization for Traffic Classification on FPGA", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Yun Qu", "Viktor K. Prasanna"]}]}, {"DBLP title": "A Scalable High-Bandwidth Architecture for Lossless Compression on FPGAs.", "DBLP authors": ["Jeremy Fowers", "Joo-Young Kim", "Doug Burger", "Scott Hauck"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.46", "OA papers": [{"PaperId": "https://openalex.org/W2147575032", "PaperTitle": "A Scalable High-Bandwidth Architecture for Lossless Compression on FPGAs", "Year": 2015, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Microsoft (United States)": 3.0, "University of Washington": 1.0}, "Authors": ["Jeremy Fowers", "Joo Sung Kim", "Doug Burger", "Scott Hauck"]}]}, {"DBLP title": "Enabling Fast and Accurate Emulation of Large-Scale Network on Chip Architectures on a Single FPGA.", "DBLP authors": ["Thiem Van Chu", "Shimpei Sato", "Kenji Kise"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.35", "OA papers": [{"PaperId": "https://openalex.org/W2155008271", "PaperTitle": "Enabling Fast and Accurate Emulation of Large-Scale Network on Chip Architectures on a Single FPGA", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tokyo Institute of Technology": 2.0, "Japan Advanced Institute of Science and Technology": 1.0}, "Authors": ["Thiem Van Chu", "Shimpei Sato", "Kenji Kise"]}]}, {"DBLP title": "Accelerating SpMV on FPGAs by Compressing Nonzero Values.", "DBLP authors": ["Paul Grigoras", "Pavel Burovskiy", "Eddie Hung", "Wayne Luk"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.30", "OA papers": [{"PaperId": "https://openalex.org/W1537260300", "PaperTitle": "Accelerating SpMV on FPGAs by Compressing Nonzero Values", "Year": 2015, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Paul Grigoras", "Pavel Burovskiy", "Eddie Hung", "Wayne Luk"]}]}, {"DBLP title": "Zedwulf: Power-Performance Tradeoffs of a 32-Node Zynq SoC Cluster.", "DBLP authors": ["Pradeep Moorthy", "Nachiket Kapre"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.37", "OA papers": [{"PaperId": "https://openalex.org/W2125746594", "PaperTitle": "Zedwulf: Power-Performance Tradeoffs of a 32-Node Zynq SoC Cluster", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Pradeep Moorthy", "Nachiket Kapre"]}]}, {"DBLP title": "Energy-Efficient Acceleration of OpenCV Saliency Computation Using Soft Vector Processors.", "DBLP authors": ["Gopalakrishna Hegde", "Nachiket Kapre"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.39", "OA papers": [{"PaperId": "https://openalex.org/W1505920636", "PaperTitle": "Energy-Efficient Acceleration of OpenCV Saliency Computation Using Soft Vector Processors", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Gopalakrishna Hegde", "Nachiket Kapre"]}]}, {"DBLP title": "Autotuning FPGA Design Parameters for Performance and Power.", "DBLP authors": ["Azamat Mametjanov", "Prasanna Balaprakash", "Chekuri Choudary", "Paul D. Hovland", "Stefan M. Wild", "Gerald Sabin"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.54", "OA papers": [{"PaperId": "https://openalex.org/W1575549995", "PaperTitle": "Autotuning FPGA Design Parameters for Performance and Power", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Argonne National Laboratory": 4.0, "RNET Technologies (United States)": 2.0}, "Authors": ["Azamat Mametjanov", "Prasanna Balaprakash", "Chekuri Choudary", "Paul D. Hovland", "Stefan M. Wild", "Gerald Sabin"]}]}, {"DBLP title": "FIR Filter Based on Stochastic Computing with Reconfigurable Digital Fabric.", "DBLP authors": ["Mohammed Alawad", "Mingjie Lin"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.32", "OA papers": [{"PaperId": "https://openalex.org/W1561183706", "PaperTitle": "FIR Filter Based on Stochastic Computing with Reconfigurable Digital Fabric", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Mohammed Alawad", "Mingjie Lin"]}]}, {"DBLP title": "Pipelined Genetic Propagation.", "DBLP authors": ["Liucheng Guo", "Ce Guo", "David B. Thomas", "Wayne Luk"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.64", "OA papers": [{"PaperId": "https://openalex.org/W1483823929", "PaperTitle": "Pipelined Genetic Propagation", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Liucheng Guo", "Ce Guo", "David Thomas", "Wayne Luk"]}]}, {"DBLP title": "FPGA Acceleration of Recurrent Neural Network Based Language Model.", "DBLP authors": ["Sicheng Li", "Chunpeng Wu", "Hai Li", "Boxun Li", "Yu Wang", "Qinru Qiu"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.50", "OA papers": [{"PaperId": "https://openalex.org/W1492347181", "PaperTitle": "FPGA Acceleration of Recurrent Neural Network Based Language Model", "Year": 2015, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"University of Pittsburgh": 3.0, "Tsinghua University": 2.0, "Syracuse University": 1.0}, "Authors": ["Sicheng Li", "Chunpeng Wu", "Hai Li", "Boxun Li", "Yu Wang", "Qinru Qiu"]}]}, {"DBLP title": "Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing.", "DBLP authors": ["Nachiket Kapre", "Bibin Chandrashekaran", "Harnhua Ng", "Kirvy Teo"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.36", "OA papers": [{"PaperId": "https://openalex.org/W2104705478", "PaperTitle": "Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Nanyang Technological University": 2.0, "Plunify Inc., Singapore, Singapore": 2.0}, "Authors": ["Nachiket Kapre", "Bibin Chandrashekaran", "Harnhua Ng", "Kirvy Teo"]}]}, {"DBLP title": "Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs.", "DBLP authors": ["Jeffrey B. Goeders", "Steven J. E. Wilton"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.25", "OA papers": [{"PaperId": "https://openalex.org/W1600324942", "PaperTitle": "Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Jeffrey Goeders", "Steve D. Wilton"]}]}, {"DBLP title": "High-Level Debugging and Verification for FPGA-Based Multicore Architectures.", "DBLP authors": ["Oriol Arcas-Abella", "Adri\u00e1n Cristal", "Osman S. Unsal"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.14", "OA papers": [{"PaperId": "https://openalex.org/W2127655941", "PaperTitle": "High-Level Debugging and Verification for FPGA-Based Multicore Architectures", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Barcelona Supercomputing Center": 1.0}, "Authors": ["Oriol Arcas Abella", "Adrian Cristal", "Osman Unsal"]}]}, {"DBLP title": "Estimating Soft Processor Soft Error Sensitivity through Fault Injection.", "DBLP authors": ["Nathan A. Harward", "Michael R. Gardiner", "Luke W. Hsiao", "Michael J. Wirthlin"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.61", "OA papers": [{"PaperId": "https://openalex.org/W1598941862", "PaperTitle": "Estimating Soft Processor Soft Error Sensitivity through Fault Injection", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Brigham Young University": 4.0}, "Authors": ["Nathan A. Harward", "Michael G. Gardiner", "Luke Hsiao", "Michael Wirthlin"]}]}, {"DBLP title": "Protecting against Cryptographic Trojans in FPGAs.", "DBLP authors": ["Pawel Swierczynski", "Marc Fyrbiak", "Christof Paar", "Christophe Huriaux", "Russell Tessier"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.55", "OA papers": [{"PaperId": "https://openalex.org/W1595874977", "PaperTitle": "Protecting against Cryptographic Trojans in FPGAs", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Ruhr University Bochum": 1.0}, "Authors": ["Pawel Swierczynski", "Marc Fyrbiak", "Christof Paar", "Christophe Huriaux", "Russell Tessier"]}]}, {"DBLP title": "Automatic High-Level Hardware Checkpoint Selection for Reconfigurable Systems.", "DBLP authors": ["Alban Bourge", "Olivier Muller", "Fr\u00e9d\u00e9ric Rousseau"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.8", "OA papers": [{"PaperId": "https://openalex.org/W1506090782", "PaperTitle": "Automatic High-Level Hardware Checkpoint Selection for Reconfigurable Systems", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["Alban Bourge", "Olivier Muller", "Frederic Rousseau"]}]}, {"DBLP title": "Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS.", "DBLP authors": ["Junyi Liu", "Samuel Bayliss", "George A. Constantinides"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.31", "OA papers": [{"PaperId": "https://openalex.org/W1508051931", "PaperTitle": "Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Junyi Liu", "Samuel Bayliss", "George A. Constantinides"]}]}, {"DBLP title": "An Efficient KNN Algorithm Implemented on FPGA Based Heterogeneous Computing System Using OpenCL.", "DBLP authors": ["Yuliang Pu", "Jun Peng", "Letian Huang", "John Chen"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.7", "OA papers": [{"PaperId": "https://openalex.org/W1518139028", "PaperTitle": "An Efficient KNN Algorithm Implemented on FPGA Based Heterogeneous Computing System Using OpenCL", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Electronic Science and Technology of China": 3.0, "Altera, China Univ. Program, Chengdu, China": 1.0}, "Authors": ["Pu Yuliang", "Jun Peng", "Letian Huang", "John J. Chen"]}]}, {"DBLP title": "Architectures and Precision Analysis for Modelling Atmospheric Variables with Chaotic Behaviour.", "DBLP authors": ["Francis P. Russell", "Peter D. D\u00fcben", "Xinyu Niu", "Wayne Luk", "Tim N. Palmer"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.52", "OA papers": [{"PaperId": "https://openalex.org/W1576107692", "PaperTitle": "Architectures and Precision Analysis for Modelling Atmospheric Variables with Chaotic Behaviour", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 3.0, "University of Oxford": 2.0}, "Authors": ["Francis Russell", "Peter D\u00fcben", "Xinyu Niu", "Wayne Luk", "Tim Palmer"]}]}, {"DBLP title": "Fast and Flexible Conversion of Geohash Codes to and from Latitude/Longitude Coordinates.", "DBLP authors": ["Roger Moussalli", "Mudhakar Srivatsa", "Sameh W. Asaad"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.18", "OA papers": [{"PaperId": "https://openalex.org/W2141851664", "PaperTitle": "Fast and Flexible Conversion of Geohash Codes to and from Latitude/Longitude Coordinates", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Roger Moussalli", "Mudhakar Srivatsa", "Sameh W. Asaad"]}]}, {"DBLP title": "SSketch: An Automated Framework for Streaming Sketch-Based Analysis of Big Data on FPGA.", "DBLP authors": ["Bita Darvish Rouhani", "Ebrahim M. Songhori", "Azalia Mirhoseini", "Farinaz Koushanfar"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.56", "OA papers": [{"PaperId": "https://openalex.org/W2128260507", "PaperTitle": "SSketch: An Automated Framework for Streaming Sketch-Based Analysis of Big Data on FPGA", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Rice University": 4.0}, "Authors": ["Bita Darvish Rouhani", "Ebrahim M. Songhori", "Azalia Mirhoseini", "Farinaz Koushanfar"]}]}, {"DBLP title": "An Open-Source Tool Flow for the Composition of Reconfigurable Hardware Thread Pool Architectures.", "DBLP authors": ["Jens Korinth", "David de la Chevallerie", "Andreas Koch"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.22", "OA papers": [{"PaperId": "https://openalex.org/W1557905688", "PaperTitle": "An Open-Source Tool Flow for the Composition of Reconfigurable Hardware Thread Pool Architectures", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Technical University of Darmstadt": 2.0, "Embedded Systems (United States)": 1.0}, "Authors": ["Jens Korinth", "David de la Chevallerie", "Andreas Koch"]}]}, {"DBLP title": "A Novel High-Throughput Acceleration Engine for Read Alignment.", "DBLP authors": ["Yu-Ting Chen", "Jason Cong", "Jie Lei", "Peng Wei"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.27", "OA papers": [{"PaperId": "https://openalex.org/W1573552135", "PaperTitle": "A Novel High-Throughput Acceleration Engine for Read Alignment", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Yuting Chen", "Jason Cong", "Jie Lei", "Peng Wei"]}]}, {"DBLP title": "A Parallel and Pipelined Architecture for Accelerating Fingerprint Computation in High Throughput Data Storages.", "DBLP authors": ["Dongyang Li", "Qing Yang", "Qingbo Wang", "Cyril Guyot", "Ashwin Narasimha", "Dejan Vucinic", "Zvonimir Bandic"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.43", "OA papers": [{"PaperId": "https://openalex.org/W1526227463", "PaperTitle": "A Parallel and Pipelined Architecture for Accelerating Fingerprint Computation in High Throughput Data Storages", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Rhode Island": 2.0, "Western Digital (United States)": 5.0}, "Authors": ["Dongyang Li", "Qing Yang", "Qingbo Wang", "Cyril Guyot", "Ashwin Narasimha", "Dejan Vucinic", "Zvonimir Z. Bandic"]}]}, {"DBLP title": "Modular SRAM-Based Binary Content-Addressable Memories.", "DBLP authors": ["Ameer M. S. Abdelhadi", "Guy G. F. Lemieux"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.69", "OA papers": [{"PaperId": "https://openalex.org/W2135300877", "PaperTitle": "Modular SRAM-Based Binary Content-Addressable Memories", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Ameer M. S. Abdelhadi", "Guy G.F. Lemieux"]}]}, {"DBLP title": "A Low-Latency, Low-Area Hardware Oblivious RAM Controller.", "DBLP authors": ["Christopher W. Fletcher", "Ling Ren", "Albert Kwon", "Marten van Dijk", "Emil Stefanov", "Dimitrios N. Serpanos", "Srinivas Devadas"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.58", "OA papers": [{"PaperId": "https://openalex.org/W1548777816", "PaperTitle": "A Low-Latency, Low-Area Hardware Oblivious RAM Controller", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Massachusetts Institute of Technology": 4.0, "University of Connecticut": 1.0, "Qatar University": 2.0}, "Authors": ["Christopher D.M. Fletcher", "Ling Ren", "Albert Kwon", "Marten van Dijk", "Emil Stefanov", "Dimitrios Serpanos", "Srinivas Devadas"]}]}, {"DBLP title": "Measuring the Accuracy of Minimum Width Transistor Area in Estimating FPGA Layout Area.", "DBLP authors": ["Farheen Fatima Khan", "Andy Ye"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.33", "OA papers": [{"PaperId": "https://openalex.org/W1590281904", "PaperTitle": "Measuring the Accuracy of Minimum Width Transistor Area in Estimating FPGA Layout Area", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Toronto Metropolitan University": 2.0}, "Authors": ["Farheen Khan", "Andy Ye"]}]}, {"DBLP title": "Offset Pipelined Scheduling: Conditional Branching for CGRAs.", "DBLP authors": ["Aaron Wood", "Scott Hauck"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.51", "OA papers": [{"PaperId": "https://openalex.org/W1521033031", "PaperTitle": "Offset Pipelined Scheduling: Conditional Branching for CGRAs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Washington": 2.0}, "Authors": ["Aaron R. Wood", "Scott Hauck"]}]}, {"DBLP title": "Optimizing Residue Number Reverse Converters through Bitwise Arithmetic on FPGAs.", "DBLP authors": ["Bangtian Liu", "Haohuan Fu", "Lin Gan", "Wenlai Zhao", "Guangwen Yang"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.38", "OA papers": [{"PaperId": "https://openalex.org/W1518854021", "PaperTitle": "Optimizing Residue Number Reverse Converters through Bitwise Arithmetic on FPGAs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Bangtian Liu", "Haohuan Fu", "Lin Gan", "Wenlai Zhao", "Guangwen Yang"]}]}, {"DBLP title": "A Reconfigurable Multiclass Support Vector Machine Architecture for Real-Time Embedded Systems Classification.", "DBLP authors": ["Jason Kane", "Robert Hernandez", "Qing Yang"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.24", "OA papers": [{"PaperId": "https://openalex.org/W1495781765", "PaperTitle": "A Reconfigurable Multiclass Support Vector Machine Architecture for Real-Time Embedded Systems Classification", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Rhode Island": 3.0}, "Authors": ["Jason Kane", "Robert Hernandez", "Qing Yang"]}]}, {"DBLP title": "Floorplanning for Partially-Reconfigurable FPGAs via Feasible Placements Detection.", "DBLP authors": ["Marco Rabozzi", "Antonio Miele", "Marco D. Santambrogio"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.16", "OA papers": [{"PaperId": "https://openalex.org/W1594617929", "PaperTitle": "Floorplanning for Partially-Reconfigurable FPGAs via Feasible Placements Detection", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Politecnico di Milano": 3.0}, "Authors": ["Marco Rabozzi", "Antonio Miele", "Marco D. Santambrogio"]}]}, {"DBLP title": "Designing Partial Bitstreams for Multiple Xilinx FPGA Partitions.", "DBLP authors": ["Victor M. Goncalves Martins", "Joao Gabriel Reis", "Hor\u00e1cio C. Neto", "Eduardo Augusto Bezerra"], "year": 2015, "doi": "https://doi.org/10.1109/FCCM.2015.10", "OA papers": [{"PaperId": "https://openalex.org/W1543949167", "PaperTitle": "Designing Partial Bitstreams for Multiple Xilinx FPGA Partitions", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidade Federal de Santa Catarina": 3.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0}, "Authors": ["Victor da Mota Martins", "Joao R. Reis", "Hor\u00e1cio C. Neto", "Eduardo Augusto Bezerra"]}]}]