
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>Appendix B: Cpu0 document and test &#8212; Tutorial: Creating an LLVM Backend for the Cpu0 Architecture</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="_static/haiku.css" />
    <link rel="stylesheet" type="text/css" href="_static/graphviz.css" />
    <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/doctools.js"></script>
    <link rel="author" title="About these documents" href="about.html" />
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Appendix C: The concept of GPU compiler" href="gpu.html" />
    <link rel="prev" title="Appendix A: Getting Started: Installing LLVM and the Cpu0 example code" href="install.html" /> 
  </head><body>
      <div class="header" role="banner"><h1 class="heading"><a href="index.html">
          <span>Tutorial: Creating an LLVM Backend for the Cpu0 Architecture</span></a></h1>
        <h2 class="heading"><span>Appendix B: Cpu0 document and test</span></h2>
      </div>
      <div class="topnav" role="navigation" aria-label="top navigation">
      
        <p>
        «&#160;&#160;<a href="install.html">Appendix A: Getting Started: Installing LLVM and the Cpu0 example code</a>
        &#160;&#160;::&#160;&#160;
        <a class="uplink" href="index.html">Contents</a>
        &#160;&#160;::&#160;&#160;
        <a href="gpu.html">Appendix C: The concept of GPU compiler</a>&#160;&#160;»
        </p>

      </div>
      <div class="content" role="main">
        
        
  <section id="appendix-b-cpu0-document-and-test">
<span id="sec-appendix-doc"></span><h1>Appendix B: Cpu0 document and test<a class="headerlink" href="#appendix-b-cpu0-document-and-test" title="Permalink to this headline">¶</a></h1>
<div class="contents local topic" id="contents">
<ul class="simple">
<li><p><a class="reference internal" href="#cpu0-document" id="id12">Cpu0 document</a></p>
<ul>
<li><p><a class="reference internal" href="#install-sphinx" id="id13">Install sphinx</a></p></li>
<li><p><a class="reference internal" href="#install-pip-and-update-sphinx-version" id="id14">Install pip and update Sphinx version</a></p></li>
<li><p><a class="reference internal" href="#generate-cpu0-document" id="id15">Generate Cpu0 document</a></p></li>
<li><p><a class="reference internal" href="#about-cpu0-document" id="id16">About Cpu0 document</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#cpu0-regression-test" id="id17">Cpu0 Regression Test</a></p></li>
</ul>
</div>
<section id="cpu0-document">
<h2><a class="toc-backref" href="#id12">Cpu0 document</a><a class="headerlink" href="#cpu0-document" title="Permalink to this headline">¶</a></h2>
<p>This section illustrates how to generate Cpu0 backend document.</p>
<section id="install-sphinx">
<h3><a class="toc-backref" href="#id13">Install sphinx</a><a class="headerlink" href="#install-sphinx" title="Permalink to this headline">¶</a></h3>
<p>LLVM and this book use Sphinx to generate html document. This book uses Sphinx
to generate pdf and epub format of document further.
Sphinx uses restructured text format here <a class="footnote-reference brackets" href="#rst-ref" id="id1">4</a> <a class="footnote-reference brackets" href="#rst-dir" id="id2">5</a> <a class="footnote-reference brackets" href="#rst" id="id3">6</a>.
The installation of Sphinx reference <a class="footnote-reference brackets" href="#sphinx-install" id="id4">1</a>.
About the code-block in this document, please reference <a class="footnote-reference brackets" href="#llvm-sphinx-quick" id="id5">7</a>
<a class="footnote-reference brackets" href="#sphinx-lexers" id="id6">8</a>.</p>
<p>On iMac you can install as follows,</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">brew install sphinx-doc</span>
<span class="go">echo &#39;export PATH=&quot;/opt/homebrew/opt/sphinx-doc/bin:$PATH&quot;&#39; &gt;&gt; ~/.zshrc</span>
<span class="gp">% </span><span class="nb">source</span> ~/.zshrc
</pre></div>
</div>
<p>On Linux install it as follows,</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">sudo easy_install sphinx</span>
</pre></div>
</div>
<p>Above installaton for making html document but not for pdf.
The following installation for making pdf/latex document.</p>
<p>On iMac, install MacTex.pkg from here <a class="footnote-reference brackets" href="#maxtex" id="id7">2</a> and restart computer.</p>
<p>On Linux, install texlive as follows,</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">sudo apt-get install texlive texlive-latex-extra</span>
</pre></div>
</div>
<p>or</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="go">sudo yum install texlive texlive-latex-extra</span>
</pre></div>
</div>
<p>On Fedora 17, the texlive-latex-extra is missing. We install the package which
include the pdflatex instead. For instance, we install pdfjam on Fedora 17 as
follows,</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">[root@localhost lbd]$ </span>yum list pdfjam
<span class="go">Loaded plugins: langpacks, presto, refresh-packagekit</span>
<span class="go">Installed Packages</span>
<span class="go">pdfjam.noarch                        2.08-3.fc17                         @fedora</span>
<span class="gp">[root@localhost lbd]$</span>
</pre></div>
</div>
<p>Do sudo apt-get update -y; sudo apt-get install -y latexmk; if latexmk error
in ‘make latexpdf’ <a class="footnote-reference brackets" href="#latexmk" id="id8">3</a>.</p>
<p>On Fedora 18, the error as follows,</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">[root@localhost lld]$ </span>make latexpdf
<span class="go">...</span>
<span class="go">LaTeX Error: File `titlesec.sty&#39; not found</span>
</pre></div>
</div>
<p>Install all texlive-* (full) as follows,</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">[root@localhost lld]$ </span>yum install texlive-*
</pre></div>
</div>
<p>After upgrade to iMac OS X 10.11.1, pdflatex link is missing, fix it by set in
.profile as follows,</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">114-37-153-62:lbd Jonathan$ </span>ls /usr/local/texlive/2012/bin/universal-darwin/pdflatex
<span class="go">/usr/local/texlive/2012/bin/universal-darwin/pdflatex</span>
<span class="gp">114-37-153-62:lbd Jonathan$ </span>cat ~/.profile
<span class="go">export PATH=$PATH:...:/usr/local/texlive/2012/bin/universal-darwin</span>
</pre></div>
</div>
</section>
<section id="install-pip-and-update-sphinx-version">
<h3><a class="toc-backref" href="#id14">Install pip and update Sphinx version</a><a class="headerlink" href="#install-pip-and-update-sphinx-version" title="Permalink to this headline">¶</a></h3>
<p>Install pip and upgrade Sphinx to newer version as follows,</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">114-43-186-160:Downloads Jonathan$ </span>curl -O https://bootstrap.pypa.io/get-pip.py
<span class="go">...</span>
<span class="gp">114-43-186-160:Downloads Jonathan$ </span>sudo python get-pip.py
<span class="go">...</span>
<span class="gp">114-43-186-160:Downloads Jonathan$ </span>sudo pip install Sphinx-1.4.4-py2.py3-none-any.whl
<span class="go">...</span>
</pre></div>
</div>
<p>After make this document, I encounter the following error.</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">114-43-186-160:test-lbt Jonathan$ </span>make html
<span class="go">Makefile:253: warning: overriding commands for target `clean&#39;</span>
<span class="go">Makefile:52: warning: ignoring old commands for target `clean&#39;</span>
<span class="go">sphinx-build -b html -d build/doctrees   source build/html</span>
<span class="go">Running Sphinx v1.4.4</span>
<span class="go">loading pickled environment... not yet created</span>

<span class="go">Exception occurred:</span>
<span class="go">  File &quot;/Library/Python/2.7/site-packages/sphinx/ext/intersphinx.py&quot;, line 148,</span>
<span class="go">  in _strip_basic_auth</span>
<span class="go">    url_parts = parse.urlsplit(url)</span>
<span class="go">AttributeError: &#39;Module_six_moves_urllib_parse&#39; object has no attribute &#39;urlsplit&#39;</span>
<span class="go">The full traceback has been saved in /var/folders/rf/</span>
<span class="go">8bgdgt9d6vgf5sn8h8_zycd00000gn/T/sphinx-err-HgctP4.log, if you want to report</span>
<span class="go">the issue to the developers.</span>
<span class="go">Please also report this if it was a user error, so that a better error message</span>
<span class="go">can be provided next time.</span>
<span class="go">A bug report can be filed in the tracker at &lt;https://github.com/sphinx-doc/sphinx/issues&gt;. Thanks!</span>
<span class="go">make: *** [html] Error 1</span>
</pre></div>
</div>
<p>After changed /Library/Python/2.7/site-packages/sphinx/ext/intersphinx.py
according <a class="reference external" href="https://github.com/sphinx-doc/sphinx/commit/7586297d6df6fbae4b860a604422d4eddc40b32e">https://github.com/sphinx-doc/sphinx/commit/7586297d6df6fbae4b860a604422d4eddc40b32e</a>
I fixed the problem.</p>
</section>
<section id="generate-cpu0-document">
<h3><a class="toc-backref" href="#id15">Generate Cpu0 document</a><a class="headerlink" href="#generate-cpu0-document" title="Permalink to this headline">¶</a></h3>
<p>Cpu0 example code is added chapter by chapter.
It can be configured to a specific chapter by change CH definition in
Cpu0SetChapter.h.
For example, the following definition configue it to chapter 2.</p>
<p class="rubric">lbdex/Cpu0/Cpu0SetChapter.h</p>
<div class="highlight-c++ notranslate"><div class="highlight"><pre><span></span><span class="cp">#define CH       CH2</span>
</pre></div>
</div>
<p>To make readers easily understanding the backend structure step by step, Cpu0
example code can be generated with chapter by chapter through commands as follws,</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">118-165-12-177:lbd Jonathan$ </span><span class="nb">pwd</span>
<span class="go">/home/Jonathan/test/lbd</span>
<span class="gp">118-165-12-177:lbd Jonathan$ </span>make genexample
<span class="go">...</span>
<span class="gp">118-165-12-177:lbd Jonathan$ </span>ls lbdex/chapters/
<span class="go">Chapter10_1  Chapter2    Chapter3_4  Chapter5_1  Chapter8_2</span>
<span class="go">Chapter11_1  Chapter3_1  Chapter3_5  Chapter6_1  Chapter9_1</span>
<span class="go">Chapter11_2  Chapter3_2  Chapter4_1  Chapter7_1  Chapter9_2</span>
<span class="go">Chapter12_1  Chapter3_3  Chapter4_2  Chapter8_1  Chapter9_3</span>
</pre></div>
</div>
<p>Beside chapters example code, above html and pdf of Cpu0 documents also include
files *.ll and *.s in lbd/lbdex/output.</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">JonathantekiiMac:lbd Jonathan$ </span>ls lbdex/output/
<span class="go">ch12_eh.cpu0.s                        ch12_thread_var.cpu0.pic.s      ch12_thread_var.ll</span>
<span class="go">ch12_eh.ll                    ch12_thread_var.cpu0.static.s   ch4_math.s</span>
</pre></div>
</div>
<p>Then, this book html/pdf can be generated by the following commands.</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">118-165-12-177:lbd Jonathan$ </span><span class="nb">pwd</span>
<span class="go">/home/Jonathan/test/lbd</span>
<span class="gp">118-165-12-177:lbd Jonathan$ </span>make html
<span class="go">...</span>
<span class="gp">118-165-12-177:lbd Jonathan$ </span>make latexpdf
<span class="go">...</span>
</pre></div>
</div>
</section>
<section id="about-cpu0-document">
<h3><a class="toc-backref" href="#id16">About Cpu0 document</a><a class="headerlink" href="#about-cpu0-document" title="Permalink to this headline">¶</a></h3>
<p>Since llvm have a new release version about every 6 months and every name of
file, function, class, variable, …, etc, may be changed, the Cpu0 document
maintains is an effort because it adds the code chapter by chapter.
In order to make the document as correct and easily maintain. I use the
“:start-after:” and “:end-before:” of restructured text format to keep the
document update to date.
For every new release, when the Cpu0 backend code is changed, the document will
reflect the changes in most of the contents of document.</p>
<p>In lbdex/Cpu0, the text begin from “//&#64;” and “#ifdef CH &gt; CHxx” are refered by
document files *.rst.</p>
<p>In lbdex/llvm/modify/llvm, the *.rst refer the code by copy them directly.
Most of references exist in llvmstructure.rst and elf.rst.</p>
<p>The example C/C++ code in lbdex/input come from my thinking and refer the
directory clang/test/CodeGen of clang source code release.</p>
</section>
</section>
<section id="cpu0-regression-test">
<h2><a class="toc-backref" href="#id17">Cpu0 Regression Test</a><a class="headerlink" href="#cpu0-regression-test" title="Permalink to this headline">¶</a></h2>
<p>The last chapter can verify Cpu0 backend’s generated code by Verilog simulator
for those code without global variable access.
The chapter lld in web <a class="reference external" href="https://github.com/Jonathan2251/lbt.git">https://github.com/Jonathan2251/lbt.git</a> includes
llvm ELF linker implementation and is capable of verifying those test items with
global variable access.
However, LLVM has its test cases (regression test) for each backend to
verify your backend compiler <a class="footnote-reference brackets" href="#test" id="id9">9</a> without implementing any simulator or real
hardware platform.
Cpu0 regression test items existed in lbdex.tar.gz example code. Untar it
to lbdex/, and:</p>
<p>For both iMac and Linux, copy lbdex/regression-test/Cpu0 to
~/llvm/test/llvm/test/CodeGen/Cpu0.</p>
<p>Then run as follows for both of single and all test cases on iMac.
The <strong>llvm-lit -a</strong> can display executing command.</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">1-160-130-77:Cpu0 Jonathan$ </span><span class="nb">pwd</span>
<span class="go">/Users/Jonathan/llvm/test/llvm/test/CodeGen/Cpu0</span>
<span class="gp">1-160-130-77:Cpu0 Jonathan$ </span>~/llvm/test/build/bin/llvm-lit seteq.ll
<span class="go">-- Testing: 1 tests, 1 threads --</span>
<span class="go">PASS: LLVM :: CodeGen/Cpu0/seteq.ll (1 of 1)</span>
<span class="go">Testing Time: 0.08s</span>
<span class="go">  Expected Passes    : 1</span>
<span class="gp">1-160-130-77:Cpu0 Jonathan$ </span>~/llvm/test/build/bin/llvm-lit .
<span class="go">...</span>
<span class="go">PASS: LLVM :: CodeGen/Cpu0/zeroreg.ll</span>
<span class="go">PASS: LLVM :: CodeGen/Cpu0/tailcall.ll</span>
<span class="go">...</span>
</pre></div>
</div>
<p>Run as follows for test on Linux.</p>
<div class="highlight-console notranslate"><div class="highlight"><pre><span></span><span class="gp">[Gamma@localhost Cpu0]$ </span><span class="nb">pwd</span>
<span class="go">/home/cschen/llvm/test/llvm/test/CodeGen/Cpu0</span>
<span class="gp">[Gamma@localhost Cpu0]$ </span>~/llvm/test/build/bin/llvm-lit seteq.ll
<span class="go">-- Testing: 1 tests, 1 threads --</span>
<span class="go">PASS: LLVM :: CodeGen/Cpu0/seteq.ll (1 of 1)</span>
<span class="go">Testing Time: 0.08s</span>
<span class="go">  Expected Passes    : 1</span>
<span class="gp">[Gamma@localhost Cpu0]$ </span>~/llvm/test/build/bin/llvm-lit .
<span class="go">...</span>
<span class="go">PASS: LLVM :: CodeGen/Cpu0/zeroreg.ll</span>
<span class="go">PASS: LLVM :: CodeGen/Cpu0/tailcall.ll</span>
<span class="go">...</span>
</pre></div>
</div>
<p>Listing the chapters of this book and the related regression test items as
follows,</p>
<table class="docutils align-default" id="id10">
<caption><span class="caption-number">Table 39 </span><span class="caption-text">Chapters</span><a class="headerlink" href="#id10" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 10%" />
<col style="width: 90%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>1</p></td>
<td><p>about</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>Cpu0 architecture and LLVM structure</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>Backend structure</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>Arithmetic and logic instructions</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>Generating object files</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>Global variables</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>Other data type</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>Control flow statements</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>Function call</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>ELF Support</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>Assembler</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>C++ support</p></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>Verify backend on verilog simulator</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id11">
<caption><span class="caption-number">Table 40 </span><span class="caption-text">Regression test items for Cpu0</span><a class="headerlink" href="#id11" title="Permalink to this table">¶</a></caption>
<colgroup>
<col style="width: 28%" />
<col style="width: 12%" />
<col style="width: 50%" />
<col style="width: 10%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>File</p></th>
<th class="head"><p>v:pass x:fail</p></th>
<th class="head"><p>test ir, -&gt; output asm</p></th>
<th class="head"><p>chapter</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>2008-06-05-Carry.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>2008-07-15-InternalConstant.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>2008-07-15-SmallSection.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>6</p></td>
</tr>
<tr class="row-odd"><td><p>2008-07-03-SRet.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>2008-07-29-icmp.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>2008-08-06-Alloca.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>2008-08-01-AsmInline.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>11</p></td>
</tr>
<tr class="row-odd"><td><p>2008-08-08-ctlz.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>2008-08-08-bswap.ll</p></td>
<td><p>v</p></td>
<td><p>bswap</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>2008-10-13-LegalizerBug.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>2010-11-09-Mul.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>2010-11-09-CountLeading.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>2008-11-10-xint_to_fp.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>addc.ll</p></td>
<td><p>v</p></td>
<td><p>64-bit add</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>addi.ll</p></td>
<td><p>v</p></td>
<td><p>32-bit add, sub</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>address-mode.ll</p></td>
<td><p>v</p></td>
<td><p>br, -&gt; BB0_2:</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>alloca.ll</p></td>
<td><p>v</p></td>
<td><p>alloca i8, i32 %size, dynamic allocation</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>analyzebranch.ll</p></td>
<td><p>v</p></td>
<td><p>br, -&gt; bne, beq</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>and1.ll</p></td>
<td><p>v</p></td>
<td><p>and</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>asm-large-immediate.ll</p></td>
<td><p>v</p></td>
<td><p>inline asm</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-even"><td><p>atomic-1.ll</p></td>
<td><p>v</p></td>
<td><p>atomic</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>atomic-2.ll</p></td>
<td><p>v</p></td>
<td><p>atomic</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-even"><td><p>atomics.ll</p></td>
<td><p>v</p></td>
<td><p>atomic</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>atomics-index.ll</p></td>
<td><p>v</p></td>
<td><p>atomic</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-even"><td><p>atomics-fence.ll</p></td>
<td><p>v</p></td>
<td><p>atomic</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>br-jmp.ll</p></td>
<td><p>v</p></td>
<td><p>br, -&gt; jmp</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>brockaddress.ll</p></td>
<td><p>v</p></td>
<td><p>blockaddress, -&gt; lui, ori</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>cmov.ll</p></td>
<td><p>v</p></td>
<td><p>select, -&gt; movn, movz</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>cprestore.ll</p></td>
<td><p>v</p></td>
<td><p>-&gt; .cprestore</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>div.ll</p></td>
<td><p>v</p></td>
<td><p>sdiv, -&gt; div, mflo</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>divrem.ll</p></td>
<td><p>v</p></td>
<td><p>sdiv, srem, udiv, urem, -&gt; div, divu</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>div_rem.ll</p></td>
<td><p>v</p></td>
<td><p>sdiv, srem, -&gt; div, mflo, mfhi</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>divu.ll</p></td>
<td><p>v</p></td>
<td><p>udiv, -&gt; divu, mflo</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>divu_reml.ll</p></td>
<td><p>v</p></td>
<td><p>udiv, urem -&gt; div, mflo, mfhi</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>double2int.ll</p></td>
<td><p>v</p></td>
<td><p>double to int, -&gt; %call16(__fixdfsi)</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>eh-dwraf-cfa.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>eh-return32.ll</p></td>
<td><p>v</p></td>
<td><p>Spill and reload all registers used for exception</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>eh.ll</p></td>
<td><p>v</p></td>
<td><p>c++ exception handling</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-even"><td><p>ex2.ll</p></td>
<td><p>v</p></td>
<td><p>c++ exception handling</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>fastcc.ll</p></td>
<td><p>v</p></td>
<td><p>No effect in fastcc but can pass</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>fneg.ll</p></td>
<td><p>v</p></td>
<td><p>verify Cpu0 don’t uses hard float instruction</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>fp-spill-reload.ll</p></td>
<td><p>v</p></td>
<td><p>-&gt; st $fp, ld $fp</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>frame-address.ll</p></td>
<td><p>v</p></td>
<td><p>addu $2, $zero, $fp</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>global-address.ll</p></td>
<td><p>v</p></td>
<td><p>global address, global variable</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>global-pointer.ll</p></td>
<td><p>v</p></td>
<td><p>global register load and retore, -&gt; .cpload, .cprestore</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>gprestore.ll</p></td>
<td><p>v</p></td>
<td><p>global register retore, -&gt; .cprestore</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>helloworld.ll</p></td>
<td><p>v</p></td>
<td><p>global register load and retore, -&gt; .cpload, .cprestore</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>hf16_1.ll</p></td>
<td><p>v</p></td>
<td><p>function call in PIC, -&gt; ld, jalr</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>i32k.ll</p></td>
<td><p>v</p></td>
<td><p>argument of constant int passing in register</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>i64arg.ll</p></td>
<td><p>v</p></td>
<td><p>argument of constant 64-bit passing in register</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>imm.ll</p></td>
<td><p>v</p></td>
<td><p>return constant 32-bit in register</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>indirectcall.ll</p></td>
<td><p>v</p></td>
<td><p>indirect function call</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>init-array.ll</p></td>
<td><p>v</p></td>
<td><p>check .init</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-odd"><td><p>inlineasm_constraint.ll</p></td>
<td><p>v</p></td>
<td><p>inline asm</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-even"><td><p>inlineasm-cnstrnt-reg.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>11</p></td>
</tr>
<tr class="row-odd"><td><p>inlineasmmemop.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>11</p></td>
</tr>
<tr class="row-even"><td><p>inlineasm-operand-code.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>11</p></td>
</tr>
<tr class="row-odd"><td><p>internalfunc.ll</p></td>
<td><p>v</p></td>
<td><p>internal function</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>jstat.ll</p></td>
<td><p>v</p></td>
<td><p>switch, -&gt; JTI</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>lb1.ll</p></td>
<td><p>v</p></td>
<td><p>load i8*, sext i8, -&gt; lb</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>lbu1.ll</p></td>
<td><p>v</p></td>
<td><p>load i8*, zext i8, -&gt; lbu</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>lh1.ll</p></td>
<td><p>v</p></td>
<td><p>load i16*, sext i16, -&gt; lh</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>lhu1.ll</p></td>
<td><p>v</p></td>
<td><p>load i16*, zext i16, -&gt; lhu</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>llcarry.ll</p></td>
<td><p>v</p></td>
<td><p>64-bit add sub</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>longbranch.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>machineverifier.ll</p></td>
<td><p>v</p></td>
<td><p>delay slot, (comment in machineverifier.ll)</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>mipslopat.ll</p></td>
<td><p>v</p></td>
<td><p>no check output (comment in mipslopat.ll)</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-odd"><td><p>misha.ll</p></td>
<td><p>v</p></td>
<td><p>miss alignment half word access</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>module-asm.ll</p></td>
<td><p>v</p></td>
<td><p>module asm</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-odd"><td><p>module-asm-cpu032II.ll</p></td>
<td><p>v</p></td>
<td><p>module asm</p></td>
<td><p>11</p></td>
</tr>
<tr class="row-even"><td><p>mul.ll</p></td>
<td><p>v</p></td>
<td><p>mul</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>mulll.ll</p></td>
<td><p>v</p></td>
<td><p>64-bit mul</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>mulull.ll</p></td>
<td><p>v</p></td>
<td><p>64-bit mul</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>not1.ll</p></td>
<td><p>v</p></td>
<td><p>not 1</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>null.ll</p></td>
<td><p>v</p></td>
<td><p>ret i32 0, -&gt; ret     $lr</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>o32_cc_byval.ll</p></td>
<td><p>v</p></td>
<td><p>by value</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>o32_cc_vararg.ll</p></td>
<td><p>v</p></td>
<td><p>variable argument</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>private.ll</p></td>
<td><p>v</p></td>
<td><p>private function call</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>rem.ll</p></td>
<td><p>v</p></td>
<td><p>srem, -&gt; div, mfhi</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>remat-immed-load.ll</p></td>
<td><p>v</p></td>
<td><p>immediate load</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>remul.ll</p></td>
<td><p>v</p></td>
<td><p>urem, -&gt; div, mfhi</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>return-vector-float4.ll</p></td>
<td><p>v</p></td>
<td><p>return vector, -&gt; lui lui …</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>return-vector.ll</p></td>
<td><p>v</p></td>
<td><p>return vector, -&gt; ld ld …, st st …</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>return_address.ll</p></td>
<td><p>v</p></td>
<td><p>llvm.returnaddress, -&gt; addu   $2, $zero, $lr</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>rotate.ll</p></td>
<td><p>v</p></td>
<td><p>rotl, rotr, -&gt; rolv, rol, rorv</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>sb1.ll</p></td>
<td><p>v</p></td>
<td><p>store i8, sb</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>select.ll</p></td>
<td><p>v</p></td>
<td><p>select, -&gt; movn, movz</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>seleq.ll</p></td>
<td><p>v</p></td>
<td><p>following for br with different condition</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>seleqk.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>selgek.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>selgt.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>selle.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>selltk.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>selne.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>selnek.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>seteq.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>seteqz.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>setge.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>setgek.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>setle.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>setlt.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>setltk.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>setne.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>setuge.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>setugt.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>setule.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>setult.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>setultk.ll</p></td>
<td><p>v</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>sext_inreg.ll</p></td>
<td><p>v</p></td>
<td><p>sext i1, -&gt; shl, sra</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>shift-parts.ll</p></td>
<td><p>v</p></td>
<td><p>64-bit shl, lshr, ashr, -&gt; call function</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>shl1.ll</p></td>
<td><p>v</p></td>
<td><p>shl, -&gt; shl</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>shl2.ll</p></td>
<td><p>v</p></td>
<td><p>shl, -&gt; shlv</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>shr1.ll</p></td>
<td><p>v</p></td>
<td><p>shr, -&gt; shr</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>shr2.ll</p></td>
<td><p>v</p></td>
<td><p>shr, -&gt; shrv</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>sitofp-selectcc-opt.ll</p></td>
<td><p>v</p></td>
<td><p>comment in sitofp-selectcc-opt.ll</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>small-section-reserve-gp.ll</p></td>
<td><p>v</p></td>
<td><p>Cpu0 option -cpu0-use-small-section=true</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>sra1.ll</p></td>
<td><p>v</p></td>
<td><p>ashr, -&gt; sra</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>sra2.ll</p></td>
<td><p>v</p></td>
<td><p>ashr, -&gt; srav</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>stacksave-restore.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>stacksize.ll</p></td>
<td><p>v</p></td>
<td><p>comment in stacksize.ll</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>stchar.ll</p></td>
<td><p>v</p></td>
<td><p>load and store i16, i8</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>stldst.ll</p></td>
<td><p>v</p></td>
<td><p>register sp spill</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-even"><td><p>sub1.ll</p></td>
<td><p>v</p></td>
<td><p>sub, -&gt; addiu</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>sub2.ll</p></td>
<td><p>v</p></td>
<td><p>sub, -&gt; sub</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>tailcall.ll</p></td>
<td><p>v</p></td>
<td><p>tail call</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>tls.ll</p></td>
<td><p>v</p></td>
<td><p>ir thread_local global is for c++ “__thread int b;”</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-even"><td><p>tls-alias.ll</p></td>
<td><p>v</p></td>
<td><p>thread_local global and thread local alias</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-odd"><td><p>tls-models.ll</p></td>
<td><p>v</p></td>
<td><p>ir external/internal thread_local global</p></td>
<td><p>12</p></td>
</tr>
<tr class="row-even"><td><p>uitofp.ll</p></td>
<td><p>v</p></td>
<td><p>integer2float, uitofp, -&gt; jsub __floatunsisf</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>uli.ll</p></td>
<td><p>v</p></td>
<td><p>unalignment init, -&gt; sb sb …</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>unalignedload.ll</p></td>
<td><p>v</p></td>
<td><p>unalignment init, -&gt; sb sb …</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-odd"><td><p>vector-setcc.ll</p></td>
<td><p>v</p></td>
<td></td>
<td><p>7</p></td>
</tr>
<tr class="row-even"><td><p>weak.ll</p></td>
<td><p>v</p></td>
<td><p>extern_weak function, -&gt; .weak</p></td>
<td><p>9</p></td>
</tr>
<tr class="row-odd"><td><p>xor1.ll</p></td>
<td><p>v</p></td>
<td><p>xor, -&gt; xor</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>zeroreg.ll</p></td>
<td><p>v</p></td>
<td><p>check register $zero</p></td>
<td><p>4</p></td>
</tr>
</tbody>
</table>
<p>These supported test cases are in lbdex/regression-test/Cpu0 which can be
gotten from <code class="docutils literal notranslate"><span class="pre">tar</span> <span class="pre">-xf</span> <span class="pre">lbdex.tar.gz</span></code>.</p>
<p>The regression test is useful in two major reasons. First, it provides
the llvm input, assembly output and the running command as well as options in
the the sample input file, so all the first glimpse of documentation needed for
both end user and programmer are well written in the same test input file.
Second, once programmers change their backend compiler especially for
optimization, the regression testing may fail for some side effect
or bugs from this new change. That is the name of “regression test”
stands for. The following file includes the assembly output pattern of two
subtargets for Cpu0 backend. Beside checking opcode, it is capable to check
register number. In this case, the destination register of “andi” must be the
first source register in the following instruction “xori” once it is specified
to T1 at the corresponding registers of these two assembly output.</p>
<p class="rubric">lbdex/regression-test/Cpu0/setule.ll</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>; RUN: llc  -march=cpu0 -mcpu=cpu032I  -relocation-model=pic -O3 %s -o - | FileCheck %s -check-prefix=cpu032I
; RUN: llc  -march=cpu0 -mcpu=cpu032II  -relocation-model=pic -O3 %s -o - | FileCheck %s -check-prefix=cpu032II

@j = global i32 5, align 4
@k = global i32 10, align 4
@l = global i32 20, align 4
@m = global i32 10, align 4
@r1 = common global i32 0, align 4
@r2 = common global i32 0, align 4
@r3 = common global i32 0, align 4

define void @test() nounwind {
entry:
  %0 = load i32, i32* @j, align 4
  %1 = load i32, i32* @k, align 4
  %cmp = icmp ule i32 %0, %1
  %conv = zext i1 %cmp to i32
  store i32 %conv, i32* @r1, align 4
; cpu032I:  cmp	$sw, ${{[0-9]+|t9}}, ${{[0-9]+|t9}}
; cpu032I:  andi	$[[T1:[0-9]+|t9]], $sw, 1
; cpu032I:  xori	${{[0-9]+|t9}}, $[[T1]], 1
; cpu032II:  sltu	$[[T0:[0-9]+|t9]], ${{[0-9]+|t9}}, ${{[0-9]+|t9}}
; cpu032II:  xori	${{[0-9]+|t9}}, $[[T0]], 1
  %2 = load i32, i32* @m, align 4
  %cmp1 = icmp ule i32 %2, %1
  %conv2 = zext i1 %cmp1 to i32
  store i32 %conv2, i32* @r2, align 4
  ret void
}
</pre></div>
</div>
<dl class="footnote brackets">
<dt class="label" id="sphinx-install"><span class="brackets"><a class="fn-backref" href="#id4">1</a></span></dt>
<dd><p><a class="reference external" href="http://docs.geoserver.org/latest/en/docguide/install.html">http://docs.geoserver.org/latest/en/docguide/install.html</a></p>
</dd>
<dt class="label" id="maxtex"><span class="brackets"><a class="fn-backref" href="#id7">2</a></span></dt>
<dd><p><a class="reference external" href="http://www.tug.org/mactex/">http://www.tug.org/mactex/</a></p>
</dd>
<dt class="label" id="latexmk"><span class="brackets"><a class="fn-backref" href="#id8">3</a></span></dt>
<dd><p><a class="reference external" href="https://zoomadmin.com/HowToInstall/UbuntuPackage/latexmk">https://zoomadmin.com/HowToInstall/UbuntuPackage/latexmk</a></p>
</dd>
<dt class="label" id="rst-ref"><span class="brackets"><a class="fn-backref" href="#id1">4</a></span></dt>
<dd><p><a class="reference external" href="http://docutils.sourceforge.net/docs/ref/rst/restructuredtext.html">http://docutils.sourceforge.net/docs/ref/rst/restructuredtext.html</a></p>
</dd>
<dt class="label" id="rst-dir"><span class="brackets"><a class="fn-backref" href="#id2">5</a></span></dt>
<dd><p><a class="reference external" href="http://docutils.sourceforge.net/docs/ref/rst/directives.html">http://docutils.sourceforge.net/docs/ref/rst/directives.html</a></p>
</dd>
<dt class="label" id="rst"><span class="brackets"><a class="fn-backref" href="#id3">6</a></span></dt>
<dd><p><a class="reference external" href="http://docutils.sourceforge.net/rst.html">http://docutils.sourceforge.net/rst.html</a></p>
</dd>
<dt class="label" id="llvm-sphinx-quick"><span class="brackets"><a class="fn-backref" href="#id5">7</a></span></dt>
<dd><p><a class="reference external" href="http://llvm.org/docs/SphinxQuickstartTemplate.html">http://llvm.org/docs/SphinxQuickstartTemplate.html</a></p>
</dd>
<dt class="label" id="sphinx-lexers"><span class="brackets"><a class="fn-backref" href="#id6">8</a></span></dt>
<dd><p><a class="reference external" href="http://pygments.org/docs/lexers/">http://pygments.org/docs/lexers/</a></p>
</dd>
<dt class="label" id="test"><span class="brackets"><a class="fn-backref" href="#id9">9</a></span></dt>
<dd><p><a class="reference external" href="http://llvm.org/docs/TestingGuide.html">http://llvm.org/docs/TestingGuide.html</a></p>
</dd>
</dl>
</section>
</section>


      </div>
      <div class="bottomnav" role="navigation" aria-label="bottom navigation">
      
        <p>
        «&#160;&#160;<a href="install.html">Appendix A: Getting Started: Installing LLVM and the Cpu0 example code</a>
        &#160;&#160;::&#160;&#160;
        <a class="uplink" href="index.html">Contents</a>
        &#160;&#160;::&#160;&#160;
        <a href="gpu.html">Appendix C: The concept of GPU compiler</a>&#160;&#160;»
        </p>

      </div>

    <div class="footer" role="contentinfo">
        &#169; Copyright 2016, Chen Chung-Shu.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 4.4.0.
    </div>
  </body>
</html>