Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Oct 25 18:50:30 2022
| Host         : DESKTOP-I5HHF0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MainDesign_wrapper_timing_summary_routed.rpt -pb MainDesign_wrapper_timing_summary_routed.pb -rpx MainDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MainDesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.318        0.000                      0                  208        0.103        0.000                      0                  208        2.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.318        0.000                      0                  208        0.103        0.000                      0                  208        2.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.076ns (25.511%)  route 3.142ns (74.489%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.721    10.145    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.675    13.439    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[0]/C
                         clock pessimism              0.488    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X109Y82        FDRE (Setup_fdre_C_R)       -0.429    13.463    MainDesign_i/ClockDivider_2/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.076ns (25.511%)  route 3.142ns (74.489%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.721    10.145    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.675    13.439    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                         clock pessimism              0.488    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X109Y82        FDRE (Setup_fdre_C_R)       -0.429    13.463    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.076ns (25.511%)  route 3.142ns (74.489%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.721    10.145    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.675    13.439    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[2]/C
                         clock pessimism              0.488    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X109Y82        FDRE (Setup_fdre_C_R)       -0.429    13.463    MainDesign_i/ClockDivider_2/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.076ns (25.511%)  route 3.142ns (74.489%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.721    10.145    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.675    13.439    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[3]/C
                         clock pessimism              0.488    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X109Y82        FDRE (Setup_fdre_C_R)       -0.429    13.463    MainDesign_i/ClockDivider_2/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.076ns (25.811%)  route 3.093ns (74.189%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.672    10.096    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y83        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.676    13.440    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y83        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[4]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X109Y83        FDRE (Setup_fdre_C_R)       -0.429    13.440    MainDesign_i/ClockDivider_2/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.076ns (25.811%)  route 3.093ns (74.189%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.672    10.096    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y83        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.676    13.440    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y83        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[5]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X109Y83        FDRE (Setup_fdre_C_R)       -0.429    13.440    MainDesign_i/ClockDivider_2/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.076ns (25.811%)  route 3.093ns (74.189%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.672    10.096    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y83        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.676    13.440    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y83        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[6]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X109Y83        FDRE (Setup_fdre_C_R)       -0.429    13.440    MainDesign_i/ClockDivider_2/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.076ns (25.811%)  route 3.093ns (74.189%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.672    10.096    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y83        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.676    13.440    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y83        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[7]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X109Y83        FDRE (Setup_fdre_C_R)       -0.429    13.440    MainDesign_i/ClockDivider_2/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.076ns (26.265%)  route 3.021ns (73.735%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.600    10.024    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y86        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.678    13.442    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y86        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[16]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X109Y86        FDRE (Setup_fdre_C_R)       -0.429    13.442    MainDesign_i/ClockDivider_2/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_2/inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.076ns (26.265%)  route 3.021ns (73.735%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.854     5.928    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y82        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.384 r  MainDesign_i/ClockDivider_2/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.829     7.213    MainDesign_i/ClockDivider_2/inst/counter_reg[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.124     7.337 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_7/O
                         net (fo=1, routed)           0.428     7.765    MainDesign_i/ClockDivider_2/inst/counter[0]_i_7_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.889 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.426     8.315    MainDesign_i/ClockDivider_2/inst/counter[0]_i_6_n_0
    SLICE_X108Y84        LUT6 (Prop_lut6_I2_O)        0.124     8.439 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.455     8.894    MainDesign_i/ClockDivider_2/inst/counter[0]_i_5_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.018 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.282     9.300    MainDesign_i/ClockDivider_2/inst/counter[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.124     9.424 r  MainDesign_i/ClockDivider_2/inst/counter[0]_i_1/O
                         net (fo=26, routed)          0.600    10.024    MainDesign_i/ClockDivider_2/inst/clear
    SLICE_X109Y86        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.678    13.442    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X109Y86        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/counter_reg[17]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X109Y86        FDRE (Setup_fdre_C_R)       -0.429    13.442    MainDesign_i/ClockDivider_2/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  3.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.876%)  route 0.169ns (30.124%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y99        FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    MainDesign_i/ClockDivider_0/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  MainDesign_i/ClockDivider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.077    MainDesign_i/ClockDivider_0/inst/counter[0]_i_6_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.284 r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.284    MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1_n_7
    SLICE_X111Y100       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y100       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    MainDesign_i/ClockDivider_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.455%)  route 0.169ns (29.545%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y99        FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    MainDesign_i/ClockDivider_0/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  MainDesign_i/ClockDivider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.077    MainDesign_i/ClockDivider_0/inst/counter[0]_i_6_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.295 r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.295    MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1_n_5
    SLICE_X111Y100       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y100       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[6]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    MainDesign_i/ClockDivider_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y99        FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    MainDesign_i/ClockDivider_0/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  MainDesign_i/ClockDivider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.077    MainDesign_i/ClockDivider_0/inst/counter[0]_i_6_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.320 r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.320    MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1_n_6
    SLICE_X111Y100       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y100       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[5]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    MainDesign_i/ClockDivider_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y99        FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    MainDesign_i/ClockDivider_0/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  MainDesign_i/ClockDivider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.077    MainDesign_i/ClockDivider_0/inst/counter[0]_i_6_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.320 r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.320    MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X111Y100       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y100       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[7]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.181    MainDesign_i/ClockDivider_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.431ns (71.834%)  route 0.169ns (28.166%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y99        FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    MainDesign_i/ClockDivider_0/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  MainDesign_i/ClockDivider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.077    MainDesign_i/ClockDivider_0/inst/counter[0]_i_6_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.269    MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.323 r  MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.323    MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1_n_7
    SLICE_X111Y101       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y101       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[8]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    MainDesign_i/ClockDivider_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.442ns (72.341%)  route 0.169ns (27.659%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y99        FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    MainDesign_i/ClockDivider_0/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  MainDesign_i/ClockDivider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.077    MainDesign_i/ClockDivider_0/inst/counter[0]_i_6_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.269    MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.334 r  MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.334    MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1_n_5
    SLICE_X111Y101       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y101       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[10]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    MainDesign_i/ClockDivider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.467ns (73.428%)  route 0.169ns (26.572%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y99        FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    MainDesign_i/ClockDivider_0/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  MainDesign_i/ClockDivider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.077    MainDesign_i/ClockDivider_0/inst/counter[0]_i_6_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.269    MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.359 r  MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.359    MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X111Y101       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y101       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[11]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    MainDesign_i/ClockDivider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.467ns (73.428%)  route 0.169ns (26.572%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y99        FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    MainDesign_i/ClockDivider_0/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  MainDesign_i/ClockDivider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.077    MainDesign_i/ClockDivider_0/inst/counter[0]_i_6_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.269    MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.359 r  MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.359    MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1_n_6
    SLICE_X111Y101       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y101       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[9]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.181    MainDesign_i/ClockDivider_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.470ns (73.553%)  route 0.169ns (26.447%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.637     1.723    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y99        FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  MainDesign_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.168     2.032    MainDesign_i/ClockDivider_0/inst/counter_reg[0]
    SLICE_X111Y99        LUT1 (Prop_lut1_I0_O)        0.045     2.077 r  MainDesign_i/ClockDivider_0/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.077    MainDesign_i/ClockDivider_0/inst/counter[0]_i_6_n_0
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.229 r  MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.230    MainDesign_i/ClockDivider_0/inst/counter_reg[0]_i_2_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.269 r  MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.269    MainDesign_i/ClockDivider_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.308 r  MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.308    MainDesign_i/ClockDivider_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.362 r  MainDesign_i/ClockDivider_0/inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.362    MainDesign_i/ClockDivider_0/inst/counter_reg[12]_i_1_n_7
    SLICE_X111Y102       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.995     2.337    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X111Y102       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/counter_reg[12]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.105     2.181    MainDesign_i/ClockDivider_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MainDesign_i/ClockDivider_1/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.633     1.719    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X113Y87        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 f  MainDesign_i/ClockDivider_1/inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.130     1.990    MainDesign_i/ClockDivider_1/inst/counter_reg[26]
    SLICE_X112Y86        LUT6 (Prop_lut6_I0_O)        0.045     2.035 r  MainDesign_i/ClockDivider_1/inst/CLK_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.035    MainDesign_i/ClockDivider_1/inst/CLK_OUT_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.903     2.245    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y86        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg/C
                         clock pessimism             -0.512     1.733    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.120     1.853    MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IN_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y99   MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y102  MainDesign_i/ClockDivider_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y102  MainDesign_i/ClockDivider_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y102  MainDesign_i/ClockDivider_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y102  MainDesign_i/ClockDivider_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y103  MainDesign_i/ClockDivider_0/inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y103  MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X113Y103  MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y99   MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y99   MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y102  MainDesign_i/ClockDivider_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X111Y102  MainDesign_i/ClockDivider_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y103  MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y103  MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y99   MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y99   MainDesign_i/ClockDivider_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y101  MainDesign_i/ClockDivider_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y102  MainDesign_i/ClockDivider_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y102  MainDesign_i/ClockDivider_0/inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 4.037ns (70.700%)  route 1.673ns (29.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.057     6.131    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X113Y103       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           1.673     8.260    LD3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.841 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000    11.841    LD3
    M14                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_2/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 4.075ns (69.066%)  route 1.825ns (30.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.858     5.932    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X108Y86        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518     6.450 r  MainDesign_i/ClockDivider_2/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           1.825     8.275    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557    11.832 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000    11.832    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_3/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 4.028ns (70.821%)  route 1.660ns (29.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         2.056     6.130    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X111Y107       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  MainDesign_i/ClockDivider_3/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           1.660     8.245    LD2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.818 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000    11.818    LD2
    N16                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.721ns  (logic 4.048ns (70.755%)  route 1.673ns (29.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.860     5.934    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y86        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518     6.452 r  MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           1.673     8.125    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.654 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    11.654    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.395ns (80.958%)  route 0.328ns (19.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.632     1.718    MainDesign_i/ClockDivider_1/inst/CLK_IN
    SLICE_X112Y86        FDRE                                         r  MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  MainDesign_i/ClockDivider_1/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           0.328     2.210    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.441 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_2/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.422ns (78.419%)  route 0.391ns (21.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.631     1.717    MainDesign_i/ClockDivider_2/inst/CLK_IN
    SLICE_X108Y86        FDRE                                         r  MainDesign_i/ClockDivider_2/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  MainDesign_i/ClockDivider_2/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           0.391     2.273    LD1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.530 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     3.530    LD1
    P14                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_3/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.414ns (81.228%)  route 0.327ns (18.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.717     1.804    MainDesign_i/ClockDivider_3/inst/CLK_IN
    SLICE_X111Y107       FDRE                                         r  MainDesign_i/ClockDivider_3/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  MainDesign_i/ClockDivider_3/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           0.327     2.271    LD2_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.544 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     3.544    LD2
    N16                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.422ns (81.259%)  route 0.328ns (18.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IN_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IN_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.718     1.805    MainDesign_i/ClockDivider_0/inst/CLK_IN
    SLICE_X113Y103       FDRE                                         r  MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  MainDesign_i/ClockDivider_0/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           0.328     2.274    LD3_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.555 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     3.555    LD3
    M14                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------





