{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 16:34:59 2018 " "Info: Processing started: Fri Dec 07 16:34:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bit5_unit_trans -c bit5_unit_trans " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bit5_unit_trans -c bit5_unit_trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../f_adder_4/f_adder_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../f_adder_4/f_adder_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_adder_4-arch_f_4 " "Info: Found design unit 1: f_adder_4-arch_f_4" {  } { { "../f_adder_4/f_adder_4.vhd" "" { Text "F:/study/数字电路/实验/lab2/f_adder_4/f_adder_4.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 f_adder_4 " "Info: Found entity 1: f_adder_4" {  } { { "../f_adder_4/f_adder_4.vhd" "" { Text "F:/study/数字电路/实验/lab2/f_adder_4/f_adder_4.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../full_adder/f_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../full_adder/f_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_adder-arch_f " "Info: Found design unit 1: f_adder-arch_f" {  } { { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 f_adder " "Info: Found entity 1: f_adder" {  } { { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../unit_trans/unit_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../unit_trans/unit_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unit_trans-arch_u " "Info: Found design unit 1: unit_trans-arch_u" {  } { { "../unit_trans/unit_trans.vhd" "" { Text "F:/study/数字电路/实验/lab2/unit_trans/unit_trans.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 unit_trans " "Info: Found entity 1: unit_trans" {  } { { "../unit_trans/unit_trans.vhd" "" { Text "F:/study/数字电路/实验/lab2/unit_trans/unit_trans.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit5_unit_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit5_unit_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit5_unit_trans-arch_b5 " "Info: Found design unit 1: bit5_unit_trans-arch_b5" {  } { { "bit5_unit_trans.vhd" "" { Text "F:/study/数字电路/实验/lab2/bit5_unit_trans/bit5_unit_trans.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit5_unit_trans " "Info: Found entity 1: bit5_unit_trans" {  } { { "bit5_unit_trans.vhd" "" { Text "F:/study/数字电路/实验/lab2/bit5_unit_trans/bit5_unit_trans.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_logic bit5_unit_trans.vhd(34) " "Error (10515): VHDL type mismatch error at bit5_unit_trans.vhd(34): std_logic type does not match string literal" {  } { { "bit5_unit_trans.vhd" "" { Text "F:/study/数字电路/实验/lab2/bit5_unit_trans/bit5_unit_trans.vhd" 34 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Error: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 07 16:35:00 2018 " "Error: Processing ended: Fri Dec 07 16:35:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
