// Seed: 1839031442
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      id_2, id_2, ~id_1
  );
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    id_11 = 1 - -1 * -1,
    output wor id_7,
    input tri1 id_8,
    input tri1 id_9
);
  assign id_4 = id_9 + 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign id_6 = id_9;
  wire id_12;
endmodule
