# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:54 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs_valid

.latch        n30 Memory[0][0]  2
.latch        n35 Memory[0][1]  2
.latch        n40 Memory[0][2]  2
.latch        n45 Memory[0][3]  2
.latch        n50 Memory[1][0]  2
.latch        n55 Memory[1][1]  2
.latch        n60 Memory[1][2]  2
.latch        n65 Memory[1][3]  2
.latch        n70 Memory[2][0]  2
.latch        n75 Memory[2][1]  2
.latch        n80 Memory[2][2]  2
.latch        n85 Memory[2][3]  2
.latch        n90 Memory[3][0]  2
.latch        n95 Memory[3][1]  2
.latch       n100 Memory[3][2]  2
.latch       n105 Memory[3][3]  2
.latch       n110 control.valid_reg[0]  2
.latch       n115 control.valid_reg[1]  2
.latch       n120 control.valid_reg[2]  2
.latch       n125 control.valid_reg[3]  2

.names outs_ready control.valid_reg[3] ins_ready
01 0
.names Memory[0][0] ins_ready new_n76
10 1
.names ins[0] ins_ready new_n77
11 1
.names new_n76 new_n77 n30
00 0
.names Memory[0][1] ins_ready new_n79
10 1
.names ins[1] ins_ready new_n80_1
11 1
.names new_n79 new_n80_1 n35
00 0
.names Memory[0][2] ins_ready new_n82
10 1
.names ins[2] ins_ready new_n83
11 1
.names new_n82 new_n83 n40
00 0
.names Memory[0][3] ins_ready new_n85_1
10 1
.names ins[3] ins_ready new_n86
11 1
.names new_n85_1 new_n86 n45
00 0
.names Memory[1][0] ins_ready new_n88
10 1
.names Memory[0][0] ins_ready new_n89
11 1
.names new_n88 new_n89 n50
00 0
.names Memory[1][1] ins_ready new_n91
10 1
.names Memory[0][1] ins_ready new_n92
11 1
.names new_n91 new_n92 n55
00 0
.names Memory[1][2] ins_ready new_n94
10 1
.names Memory[0][2] ins_ready new_n95_1
11 1
.names new_n94 new_n95_1 n60
00 0
.names Memory[1][3] ins_ready new_n97
10 1
.names Memory[0][3] ins_ready new_n98
11 1
.names new_n97 new_n98 n65
00 0
.names Memory[2][0] ins_ready new_n100_1
10 1
.names Memory[1][0] ins_ready new_n101
11 1
.names new_n100_1 new_n101 n70
00 0
.names Memory[2][1] ins_ready new_n103
10 1
.names Memory[1][1] ins_ready new_n104
11 1
.names new_n103 new_n104 n75
00 0
.names Memory[2][2] ins_ready new_n106
10 1
.names Memory[1][2] ins_ready new_n107
11 1
.names new_n106 new_n107 n80
00 0
.names Memory[2][3] ins_ready new_n109
10 1
.names Memory[1][3] ins_ready new_n110_1
11 1
.names new_n109 new_n110_1 n85
00 0
.names Memory[3][0] ins_ready new_n112
10 1
.names Memory[2][0] ins_ready new_n113
11 1
.names new_n112 new_n113 n90
00 0
.names Memory[3][1] ins_ready new_n115_1
10 1
.names Memory[2][1] ins_ready new_n116
11 1
.names new_n115_1 new_n116 n95
00 0
.names Memory[3][2] ins_ready new_n118
10 1
.names Memory[2][2] ins_ready new_n119
11 1
.names new_n118 new_n119 n100
00 0
.names Memory[3][3] ins_ready new_n121
10 1
.names Memory[2][3] ins_ready new_n122
11 1
.names new_n121 new_n122 n105
00 0
.names control.valid_reg[0] ins_ready new_n124
10 1
.names ins_valid ins_ready new_n125_1
11 1
.names new_n124 new_n125_1 new_n126
00 1
.names rst new_n126 n110
00 1
.names control.valid_reg[1] ins_ready new_n128
10 1
.names control.valid_reg[0] ins_ready new_n129
11 1
.names new_n128 new_n129 new_n130
00 1
.names rst new_n130 n115
00 1
.names control.valid_reg[2] ins_ready new_n132
10 1
.names control.valid_reg[1] ins_ready new_n133
11 1
.names new_n132 new_n133 new_n134
00 1
.names rst new_n134 n120
00 1
.names control.valid_reg[2] ins_ready new_n136
01 1
.names rst new_n136 n125
00 1
.names Memory[3][0] outs[0]
1 1
.names Memory[3][1] outs[1]
1 1
.names Memory[3][2] outs[2]
1 1
.names Memory[3][3] outs[3]
1 1
.names control.valid_reg[3] outs_valid
1 1
.end
