Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ep_g3x8_avmm256_tb/ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip --family="Arria 10" --part=10AT115S2F45E2SG
Warning: DUT_pcie_tb_ip.DUT_pcie_tb.no_connect: Interface has no signals
Info: DUT_pcie_tb_ip: "Transforming system: DUT_pcie_tb_ip"
Info: DUT_pcie_tb_ip: Running transform generation_view_transform
Info: DUT_pcie_tb_ip: Running transform generation_view_transform took 0.000s
Info: DUT_pcie_tb: Running transform generation_view_transform
Info: DUT_pcie_tb: Running transform generation_view_transform took 0.000s
Info: DUT_pcie_tb_ip: Running transform interconnect_transform_chooser
Info: DUT_pcie_tb_ip: Running transform interconnect_transform_chooser took 0.008s
Info: DUT_pcie_tb_ip: "Naming system components in system: DUT_pcie_tb_ip"
Info: DUT_pcie_tb_ip: "Processing generation queue"
Info: DUT_pcie_tb_ip: "Generating: DUT_pcie_tb_ip"
Info: DUT_pcie_tb_ip: "Generating: altpcie_a10_tbed_hwtcl"
Info: DUT_pcie_tb_ip: Done "DUT_pcie_tb_ip" with 2 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
