# Reading pref.tcl
# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:19:03 on May 10,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 10:19:03 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:20:16 on May 10,2022
# vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 10:20:16 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:20:26 on May 10,2022
# vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 10:20:26 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd
vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd
vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:20:27 on May 10,2022
# vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd 
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:20:27 on May 10,2022
# vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# ** Warning: (vcom-6) -- Waiting for lock by "Asus@LAPTOP-SQMASGQ8, pid = 31272
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# ". Lockfile is "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/simulation/modelsim/rtl_work/_lock".
# -- Loading entity Dec2_4En
# Start time: 10:20:27 on May 10,2022
# vcom -reportprogress 300 -work work C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/7Pratica/1Parte/Dec2_4En_Tb.vhd 
# End time: 10:20:27 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 10:20:27 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 10:20:28 on May 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vsim work.dec2_4en_tb(stimulus)
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 10:20:57 on May 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en_tb/s_enable
add wave -position end  sim:/dec2_4en_tb/s_inputs
add wave -position end  sim:/dec2_4en_tb/s_outputs
RUN 
# invalid command name "RUN"
run
run 1000000
# End time: 10:23:42 on May 10,2022, Elapsed time: 0:02:45
# Errors: 0, Warnings: 0
