#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Mar 30 11:14:47 2023
# Process ID: 2971
# Current directory: /home/nakashim/proj-arm64/fpga/VU440-step4000
# Command line: vivado -stack 10000 VU440_64st.xpr
# Log file: /home/nakashim/proj-arm64/fpga/VU440-step4000/vivado.log
# Journal file: /home/nakashim/proj-arm64/fpga/VU440-step4000/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project VU440_64st.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fpga_bram64' generated file not found '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/ip/fpga_bram64/fpga_bram64.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fpga_bram64' generated file not found '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/ip/fpga_bram64/fpga_bram64.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fpga_bram64' generated file not found '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/ip/fpga_bram64/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fpga_bram64' generated file not found '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/ip/fpga_bram64/sim/fpga_bram64.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fpga_bram64' generated file not found '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/ip/fpga_bram64/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fpga_bram64' generated file not found '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/ip/fpga_bram64/misc/blk_mem_gen_v8_4.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fpga_bram64' generated file not found '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/ip/fpga_bram64/doc/blk_mem_gen_v8_4_changelog.txt'. Please regenerate to continue.
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/synth_1/vivado.pb' contains 27028 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 27029' and re-open the project.
update_compile_order -fileset sources_1
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
reset_target all [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1731] Type mismatch between connected pins: /C2C_SLAVE_TOP_0/POWER_DOWN(undef) and /aurora_64b66b_0/power_down(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RESET_CTRL_0/PERI_RESET_N(rst) and /C2C_MASTER_TOP_0/M_AXI_RESET_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RESET_CTRL_0/PERI_RESET_N(rst) and /C2C_MASTER_TOP_0/AURORA_RESET_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RESET_CTRL_0/PERI_RESET_N(rst) and /C2C_SLAVE_TOP_0/S_AXI_RESET_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /RESET_CTRL_0/PERI_RESET_N(rst) and /C2C_SLAVE_TOP_0/AURORA_RESET_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /C2C_MASTER_TOP_0/POWER_DOWN(undef) and /aurora_64b66b_1/power_down(rst)
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_78m_buff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_150m_buff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RESET_CTRL_0 .
INFO: [Device 21-403] Loading part xcvu440-flga2892-2-e
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
WARNING: [IP_Flow 19-5160] IP 'design_1_xlconstant_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HEARTBEAT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block emax6_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block C2C_SLAVE_TOP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block C2C_MASTER_TOP_0 .
Exporting to file /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 12925.551 ; gain = 0.000 ; free physical = 113687 ; free virtual = 129444
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/questa} {ies=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/ies} {xcelium=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 30 11:16:05 2023] Launched synth_1...
Run output will be captured here: /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/synth_1/runme.log
[Thu Mar 30 11:16:05 2023] Launched impl_1...
Run output will be captured here: /home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/impl_1/runme.log
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/home/nakashim/proj-arm64/fpga/VU440-step4000/VU440_64st.runs/synth_1/vivado.pb' contains 27026 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 27027' and re-open the project.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 22:39:12 2023...
