<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_2" LaunchPart="xc7z015clg485-2" LaunchTime="1711725092">
  <File Type="ROUTE-PWR" Name="UART_RAM_TFT_power_routed.rpt"/>
  <File Type="PA-TCL" Name="UART_RAM_TFT.tcl"/>
  <File Type="BITSTR-BMM" Name="UART_RAM_TFT_bd.bmm"/>
  <File Type="ROUTE-PWR-SUM" Name="UART_RAM_TFT_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="UART_RAM_TFT_reports.tcl"/>
  <File Type="OPT-DCP" Name="UART_RAM_TFT_opt.dcp"/>
  <File Type="OPT-DRC" Name="UART_RAM_TFT_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="UART_RAM_TFT.hwdef"/>
  <File Type="PWROPT-DCP" Name="UART_RAM_TFT_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="UART_RAM_TFT_placed.dcp"/>
  <File Type="PLACE-IO" Name="UART_RAM_TFT_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="UART_RAM_TFT_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="UART_RAM_TFT_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="UART_RAM_TFT_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="UART_RAM_TFT_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="UART_RAM_TFT.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="UART_RAM_TFT_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="UART_RAM_TFT.bin"/>
  <File Type="PHYSOPT-DCP" Name="UART_RAM_TFT_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="UART_RAM_TFT.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="UART_RAM_TFT_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="UART_RAM_TFT_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="UART_RAM_TFT_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="UART_RAM_TFT_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="UART_RAM_TFT_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="UART_RAM_TFT_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="UART_RAM_TFT.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="UART_RAM_TFT_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="UART_RAM_TFT.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="UART_RAM_TFT_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="UART_RAM_TFT_methodology_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="UART_RAM_TFT.sysdef"/>
  <File Type="ROUTE-PWR-RPX" Name="UART_RAM_TFT_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="UART_RAM_TFT_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="UART_RAM_TFT_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="UART_RAM_TFT_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="UART_RAM_TFT_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="UART_RAM_TFT_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="UART_RAM_TFT_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="UART_RAM_TFT_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="UART_RAM_TFT_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="UART_RAM_TFT_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="UART_RAM_TFT_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="UART_RAM_TFT_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="UART_RAM_TFT.bit"/>
  <File Type="BITSTR-RBT" Name="UART_RAM_TFT.rbt"/>
  <File Type="BITSTR-NKY" Name="UART_RAM_TFT.nky"/>
  <File Type="BG-DRC" Name="UART_RAM_TFT.drc"/>
  <File Type="RDI-RDI" Name="UART_RAM_TFT.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/MMCM_1/MMCM.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/vga_parameter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/VGA_CTRL.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/img_rx_wr.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/uart_byte_rx.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/UART_RAM_TFT.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/TEST_Picture.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="UART_RAM_TFT"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/tft.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/tft.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="RAM"/>
</GenRun>
