vendor_name = ModelSim
source_file = 1, C:/Users/Logicos/Desktop/VHDL/half_adder/half_adder.vhd
source_file = 1, C:/Users/Logicos/Desktop/VHDL/full_adder/full_adder.vhd
source_file = 1, C:/Users/Logicos/Desktop/VHDL/full_adder/db/full_adder.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = full_adder
instance = comp, \Sum~output\, Sum~output, full_adder, 1
instance = comp, \Cout~output\, Cout~output, full_adder, 1
instance = comp, \Cin~input\, Cin~input, full_adder, 1
instance = comp, \A~input\, A~input, full_adder, 1
instance = comp, \B~input\, B~input, full_adder, 1
instance = comp, \HA2|Sum~0\, HA2|Sum~0, full_adder, 1
instance = comp, \Cout~0\, Cout~0, full_adder, 1
