{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463460348192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463460368214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 04:45:48 2016 " "Processing started: Tue May 17 04:45:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463460368214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460368214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460368214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1463460368796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file Debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.sv" "" { Text "/home/jfj/DCLab/Lab3/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE2_115.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jfjplayer/synthesis/jfjplayer.v 1 1 " "Found 1 design units, including 1 entities, in source file jfjplayer/synthesis/jfjplayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 jfjplayer " "Found entity 1: jfjplayer" {  } { { "jfjplayer/synthesis/jfjplayer.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/jfjplayer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jfjplayer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jfjplayer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "jfjplayer/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jfjplayer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jfjplayer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "jfjplayer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jfjplayer_altpll_0_dffpipe_l2c " "Found entity 1: jfjplayer_altpll_0_dffpipe_l2c" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378683 ""} { "Info" "ISGN_ENTITY_NAME" "2 jfjplayer_altpll_0_stdsync_sv6 " "Found entity 2: jfjplayer_altpll_0_stdsync_sv6" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378683 ""} { "Info" "ISGN_ENTITY_NAME" "3 jfjplayer_altpll_0_altpll_kpa2 " "Found entity 3: jfjplayer_altpll_0_altpll_kpa2" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378683 ""} { "Info" "ISGN_ENTITY_NAME" "4 jfjplayer_altpll_0 " "Found entity 4: jfjplayer_altpll_0" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenHexSpeed.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenHexSpeed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenHexSpeed " "Found entity 1: SevenHexSpeed" {  } { { "SevenHexSpeed.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexSpeed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenHexAlphabet.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenHexAlphabet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenHexAlphabet " "Found entity 1: SevenHexAlphabet" {  } { { "SevenHexAlphabet.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexAlphabet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE AudioRecorder.sv(5) " "Verilog HDL Declaration information at AudioRecorder.sv(5): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "AudioRecorder.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioRecorder.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463460378684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioRecorder.sv 1 1 " "Found 1 design units, including 1 entities, in source file AudioRecorder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudioRecorder " "Found entity 1: AudioRecorder" {  } { { "AudioRecorder.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioRecorder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE AudioPlayer.sv(5) " "Verilog HDL Declaration information at AudioPlayer.sv(5): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "AudioPlayer.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioPlayer.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463460378685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioPlayer.sv 1 1 " "Found 1 design units, including 1 entities, in source file AudioPlayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPlayer " "Found entity 1: AudioPlayer" {  } { { "AudioPlayer.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioPlayer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenHexTime.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenHexTime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenHexTime " "Found entity 1: SevenHexTime" {  } { { "SevenHexTime.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2cSender.sv 1 1 " "Found 1 design units, including 1 entities, in source file I2cSender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2cSender " "Found entity 1: I2cSender" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2cInitialize.sv 1 1 " "Found 1 design units, including 1 entities, in source file I2cInitialize.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2cInitialize " "Found entity 1: I2cInitialize" {  } { { "I2cInitialize.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cInitialize.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460378687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460378687 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "I2cSender I2cSender.sv(12) " "Verilog HDL Parameter Declaration warning at I2cSender.sv(12): Parameter Declaration in module \"I2cSender\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1463460378688 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "I2cSender I2cSender.sv(13) " "Verilog HDL Parameter Declaration warning at I2cSender.sv(13): Parameter Declaration in module \"I2cSender\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1463460378688 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "I2cSender I2cSender.sv(14) " "Verilog HDL Parameter Declaration warning at I2cSender.sv(14): Parameter Declaration in module \"I2cSender\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1463460378688 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "I2cSender I2cSender.sv(15) " "Verilog HDL Parameter Declaration warning at I2cSender.sv(15): Parameter Declaration in module \"I2cSender\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1463460378688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463460378744 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE2_115.sv(9) " "Output port \"LEDR\" at DE2_115.sv(9) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115.sv(38) " "Output port \"VGA_B\" at DE2_115.sv(38) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115.sv(41) " "Output port \"VGA_G\" at DE2_115.sv(41) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115.sv(43) " "Output port \"VGA_R\" at DE2_115.sv(43) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115.sv(68) " "Output port \"ENET0_TX_DATA\" at DE2_115.sv(68) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115.sv(84) " "Output port \"ENET1_TX_DATA\" at DE2_115.sv(84) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115.sv(94) " "Output port \"OTG_ADDR\" at DE2_115.sv(94) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115.sv(101) " "Output port \"DRAM_ADDR\" at DE2_115.sv(101) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115.sv(102) " "Output port \"DRAM_BA\" at DE2_115.sv(102) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115.sv(108) " "Output port \"DRAM_DQM\" at DE2_115.sv(108) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115.sv(118) " "Output port \"FL_ADDR\" at DE2_115.sv(118) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_TX_D_P DE2_115.sv(135) " "Output port \"HSMC_TX_D_P\" at DE2_115.sv(135) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115.sv(7) " "Output port \"SMA_CLKOUT\" at DE2_115.sv(7) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115.sv(20) " "Output port \"LCD_BLON\" at DE2_115.sv(20) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115.sv(22) " "Output port \"LCD_EN\" at DE2_115.sv(22) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115.sv(23) " "Output port \"LCD_ON\" at DE2_115.sv(23) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115.sv(24) " "Output port \"LCD_RS\" at DE2_115.sv(24) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115.sv(25) " "Output port \"LCD_RW\" at DE2_115.sv(25) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115.sv(26) " "Output port \"UART_CTS\" at DE2_115.sv(26) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115.sv(29) " "Output port \"UART_TXD\" at DE2_115.sv(29) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115.sv(34) " "Output port \"SD_CLK\" at DE2_115.sv(34) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE2_115.sv(39) " "Output port \"VGA_BLANK_N\" at DE2_115.sv(39) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE2_115.sv(40) " "Output port \"VGA_CLK\" at DE2_115.sv(40) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115.sv(42) " "Output port \"VGA_HS\" at DE2_115.sv(42) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115.sv(44) " "Output port \"VGA_SYNC_N\" at DE2_115.sv(44) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115.sv(45) " "Output port \"VGA_VS\" at DE2_115.sv(45) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115.sv(52) " "Output port \"EEP_I2C_SCLK\" at DE2_115.sv(52) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115.sv(56) " "Output port \"ENET0_GTX_CLK\" at DE2_115.sv(56) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115.sv(58) " "Output port \"ENET0_MDC\" at DE2_115.sv(58) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115.sv(60) " "Output port \"ENET0_RST_N\" at DE2_115.sv(60) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115.sv(69) " "Output port \"ENET0_TX_EN\" at DE2_115.sv(69) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115.sv(70) " "Output port \"ENET0_TX_ER\" at DE2_115.sv(70) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115.sv(72) " "Output port \"ENET1_GTX_CLK\" at DE2_115.sv(72) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115.sv(74) " "Output port \"ENET1_MDC\" at DE2_115.sv(74) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115.sv(76) " "Output port \"ENET1_RST_N\" at DE2_115.sv(76) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378752 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115.sv(85) " "Output port \"ENET1_TX_EN\" at DE2_115.sv(85) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115.sv(86) " "Output port \"ENET1_TX_ER\" at DE2_115.sv(86) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115.sv(91) " "Output port \"TD_RESET_N\" at DE2_115.sv(91) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115.sv(95) " "Output port \"OTG_CS_N\" at DE2_115.sv(95) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_115.sv(96) " "Output port \"OTG_WR_N\" at DE2_115.sv(96) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115.sv(97) " "Output port \"OTG_RD_N\" at DE2_115.sv(97) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115.sv(99) " "Output port \"OTG_RST_N\" at DE2_115.sv(99) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115.sv(103) " "Output port \"DRAM_CAS_N\" at DE2_115.sv(103) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115.sv(104) " "Output port \"DRAM_CKE\" at DE2_115.sv(104) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115.sv(105) " "Output port \"DRAM_CLK\" at DE2_115.sv(105) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115.sv(106) " "Output port \"DRAM_CS_N\" at DE2_115.sv(106) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115.sv(109) " "Output port \"DRAM_RAS_N\" at DE2_115.sv(109) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115.sv(110) " "Output port \"DRAM_WE_N\" at DE2_115.sv(110) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115.sv(119) " "Output port \"FL_CE_N\" at DE2_115.sv(119) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115.sv(121) " "Output port \"FL_OE_N\" at DE2_115.sv(121) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115.sv(122) " "Output port \"FL_RST_N\" at DE2_115.sv(122) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115.sv(124) " "Output port \"FL_WE_N\" at DE2_115.sv(124) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115.sv(125) " "Output port \"FL_WP_N\" at DE2_115.sv(125) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 DE2_115.sv(130) " "Output port \"HSMC_CLKOUT_P1\" at DE2_115.sv(130) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 130 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 DE2_115.sv(131) " "Output port \"HSMC_CLKOUT_P2\" at DE2_115.sv(131) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2_115.sv(132) " "Output port \"HSMC_CLKOUT0\" at DE2_115.sv(132) has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378753 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jfjplayer jfjplayer:player " "Elaborating entity \"jfjplayer\" for hierarchy \"jfjplayer:player\"" {  } { { "DE2_115.sv" "player" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jfjplayer_altpll_0 jfjplayer:player\|jfjplayer_altpll_0:altpll_0 " "Elaborating entity \"jfjplayer_altpll_0\" for hierarchy \"jfjplayer:player\|jfjplayer_altpll_0:altpll_0\"" {  } { { "jfjplayer/synthesis/jfjplayer.v" "altpll_0" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/jfjplayer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jfjplayer_altpll_0_stdsync_sv6 jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"jfjplayer_altpll_0_stdsync_sv6\" for hierarchy \"jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "stdsync2" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jfjplayer_altpll_0_dffpipe_l2c jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_stdsync_sv6:stdsync2\|jfjplayer_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"jfjplayer_altpll_0_dffpipe_l2c\" for hierarchy \"jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_stdsync_sv6:stdsync2\|jfjplayer_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "dffpipe3" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jfjplayer_altpll_0_altpll_kpa2 jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1 " "Elaborating entity \"jfjplayer_altpll_0_altpll_kpa2\" for hierarchy \"jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\"" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "sd1" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller jfjplayer:player\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"jfjplayer:player\|altera_reset_controller:rst_controller\"" {  } { { "jfjplayer/synthesis/jfjplayer.v" "rst_controller" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/jfjplayer.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jfjplayer:player\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jfjplayer:player\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "jfjplayer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jfjplayer:player\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jfjplayer:player\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "jfjplayer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:deb0 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:deb0\"" {  } { { "DE2_115.sv" "deb0" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Debounce.sv(23) " "Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3)" {  } { { "Debounce.sv" "" { Text "/home/jfj/DCLab/Lab3/Debounce.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378790 "|DE2_115|Debounce:deb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Debounce.sv(25) " "Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "Debounce.sv" "" { Text "/home/jfj/DCLab/Lab3/Debounce.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378790 "|DE2_115|Debounce:deb0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top_module " "Elaborating entity \"top\" for hierarchy \"top:top_module\"" {  } { { "DE2_115.sv" "top_module" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378791 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "play_sram_dq_w top.sv(65) " "Verilog HDL warning at top.sv(65): object play_sram_dq_w used but never assigned" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1463460378792 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top.sv(216) " "Verilog HDL assignment warning at top.sv(216): truncated value with size 32 to match size of target (3)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378793 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top.sv(224) " "Verilog HDL assignment warning at top.sv(224): truncated value with size 32 to match size of target (3)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378793 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(238) " "Verilog HDL assignment warning at top.sv(238): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378794 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(269) " "Verilog HDL assignment warning at top.sv(269): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378794 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(274) " "Verilog HDL assignment warning at top.sv(274): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378794 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(278) " "Verilog HDL assignment warning at top.sv(278): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378794 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(282) " "Verilog HDL assignment warning at top.sv(282): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378794 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(286) " "Verilog HDL assignment warning at top.sv(286): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378794 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(306) " "Verilog HDL assignment warning at top.sv(306): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378795 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(310) " "Verilog HDL assignment warning at top.sv(310): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378795 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(314) " "Verilog HDL assignment warning at top.sv(314): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378795 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(318) " "Verilog HDL assignment warning at top.sv(318): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378795 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "play_sram_dq_w 0 top.sv(65) " "Net \"play_sram_dq_w\" at top.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1463460378798 "|DE2_115|top:top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LR\[8..2\] top.sv(31) " "Output port \"LR\[8..2\]\" at top.sv(31) has no driver" {  } { { "top.sv" "" { Text "/home/jfj/DCLab/Lab3/top.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463460378798 "|DE2_115|top:top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2cInitialize top:top_module\|I2cInitialize:i2cinit " "Elaborating entity \"I2cInitialize\" for hierarchy \"top:top_module\|I2cInitialize:i2cinit\"" {  } { { "top.sv" "i2cinit" { Text "/home/jfj/DCLab/Lab3/top.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2cInitialize.sv(73) " "Verilog HDL assignment warning at I2cInitialize.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "I2cInitialize.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cInitialize.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378810 "|DE2_115|top:top_module|I2cInitialize:i2cinit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2cInitialize.sv(83) " "Verilog HDL assignment warning at I2cInitialize.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "I2cInitialize.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cInitialize.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378810 "|DE2_115|top:top_module|I2cInitialize:i2cinit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2cSender top:top_module\|I2cInitialize:i2cinit\|I2cSender:i2c_sender " "Elaborating entity \"I2cSender\" for hierarchy \"top:top_module\|I2cInitialize:i2cinit\|I2cSender:i2c_sender\"" {  } { { "I2cInitialize.sv" "i2c_sender" { Text "/home/jfj/DCLab/Lab3/I2cInitialize.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(49) " "Verilog HDL assignment warning at I2cSender.sv(49): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378811 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(52) " "Verilog HDL assignment warning at I2cSender.sv(52): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378811 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(56) " "Verilog HDL assignment warning at I2cSender.sv(56): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378811 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(67) " "Verilog HDL assignment warning at I2cSender.sv(67): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378811 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(70) " "Verilog HDL assignment warning at I2cSender.sv(70): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378811 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 I2cSender.sv(78) " "Verilog HDL assignment warning at I2cSender.sv(78): truncated value with size 32 to match size of target (3)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378812 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(88) " "Verilog HDL assignment warning at I2cSender.sv(88): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378812 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(91) " "Verilog HDL assignment warning at I2cSender.sv(91): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378812 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(101) " "Verilog HDL assignment warning at I2cSender.sv(101): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378812 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(113) " "Verilog HDL assignment warning at I2cSender.sv(113): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378812 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cSender.sv(116) " "Verilog HDL assignment warning at I2cSender.sv(116): truncated value with size 32 to match size of target (2)" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378812 "|DE2_115|top:top_module|I2cInitialize:i2cinit|I2cSender:i2c_sender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioRecorder top:top_module\|AudioRecorder:audi_recorder " "Elaborating entity \"AudioRecorder\" for hierarchy \"top:top_module\|AudioRecorder:audi_recorder\"" {  } { { "top.sv" "audi_recorder" { Text "/home/jfj/DCLab/Lab3/top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AudioRecorder.sv(84) " "Verilog HDL assignment warning at AudioRecorder.sv(84): truncated value with size 32 to match size of target (5)" {  } { { "AudioRecorder.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioRecorder.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378813 "|DE2_115|top:top_module|AudioRecorder:audi_recorder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 AudioRecorder.sv(124) " "Verilog HDL assignment warning at AudioRecorder.sv(124): truncated value with size 32 to match size of target (20)" {  } { { "AudioRecorder.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioRecorder.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378813 "|DE2_115|top:top_module|AudioRecorder:audi_recorder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AudioRecorder.sv(60) " "Verilog HDL Case Statement warning at AudioRecorder.sv(60): incomplete case statement has no default case item" {  } { { "AudioRecorder.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioRecorder.sv" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1463460378813 "|DE2_115|top:top_module|AudioRecorder:audi_recorder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudioRecorder.sv(60) " "Verilog HDL Case Statement information at AudioRecorder.sv(60): all case item expressions in this case statement are onehot" {  } { { "AudioRecorder.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioRecorder.sv" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1463460378813 "|DE2_115|top:top_module|AudioRecorder:audi_recorder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPlayer top:top_module\|AudioPlayer:audi_player " "Elaborating entity \"AudioPlayer\" for hierarchy \"top:top_module\|AudioPlayer:audi_player\"" {  } { { "top.sv" "audi_player" { Text "/home/jfj/DCLab/Lab3/top.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AudioPlayer.sv(78) " "Verilog HDL assignment warning at AudioPlayer.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "AudioPlayer.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioPlayer.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378814 "|DE2_115|top:top_module|AudioPlayer:audi_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 AudioPlayer.sv(105) " "Verilog HDL assignment warning at AudioPlayer.sv(105): truncated value with size 32 to match size of target (21)" {  } { { "AudioPlayer.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioPlayer.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378814 "|DE2_115|top:top_module|AudioPlayer:audi_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AudioPlayer.sv(148) " "Verilog HDL assignment warning at AudioPlayer.sv(148): truncated value with size 32 to match size of target (5)" {  } { { "AudioPlayer.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioPlayer.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378815 "|DE2_115|top:top_module|AudioPlayer:audi_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AudioPlayer.sv(166) " "Verilog HDL assignment warning at AudioPlayer.sv(166): truncated value with size 32 to match size of target (4)" {  } { { "AudioPlayer.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioPlayer.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378815 "|DE2_115|top:top_module|AudioPlayer:audi_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AudioPlayer.sv(171) " "Verilog HDL assignment warning at AudioPlayer.sv(171): truncated value with size 32 to match size of target (5)" {  } { { "AudioPlayer.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioPlayer.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378815 "|DE2_115|top:top_module|AudioPlayer:audi_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AudioPlayer.sv(188) " "Verilog HDL assignment warning at AudioPlayer.sv(188): truncated value with size 32 to match size of target (4)" {  } { { "AudioPlayer.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioPlayer.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378816 "|DE2_115|top:top_module|AudioPlayer:audi_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AudioPlayer.sv(202) " "Verilog HDL assignment warning at AudioPlayer.sv(202): truncated value with size 32 to match size of target (5)" {  } { { "AudioPlayer.sv" "" { Text "/home/jfj/DCLab/Lab3/AudioPlayer.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378816 "|DE2_115|top:top_module|AudioPlayer:audi_player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenHexAlphabet SevenHexAlphabet:seven_alpha " "Elaborating entity \"SevenHexAlphabet\" for hierarchy \"SevenHexAlphabet:seven_alpha\"" {  } { { "DE2_115.sv" "seven_alpha" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenHexTime SevenHexTime:seven_dec_time " "Elaborating entity \"SevenHexTime\" for hierarchy \"SevenHexTime:seven_dec_time\"" {  } { { "DE2_115.sv" "seven_dec_time" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenHexTime.sv(29) " "Verilog HDL assignment warning at SevenHexTime.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "SevenHexTime.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378835 "|DE2_115|SevenHexTime:seven_dec_time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenHexTime.sv(30) " "Verilog HDL assignment warning at SevenHexTime.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "SevenHexTime.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463460378835 "|DE2_115|SevenHexTime:seven_dec_time"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SevenHexTime.sv(33) " "Verilog HDL Case Statement warning at SevenHexTime.sv(33): incomplete case statement has no default case item" {  } { { "SevenHexTime.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1463460378835 "|DE2_115|SevenHexTime:seven_dec_time"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SevenHexTime.sv(45) " "Verilog HDL Case Statement warning at SevenHexTime.sv(45): incomplete case statement has no default case item" {  } { { "SevenHexTime.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1463460378835 "|DE2_115|SevenHexTime:seven_dec_time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenHexSpeed SevenHexSpeed:seven_dec_speed " "Elaborating entity \"SevenHexSpeed\" for hierarchy \"SevenHexSpeed:seven_dec_speed\"" {  } { { "DE2_115.sv" "seven_dec_speed" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460378835 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenHexTime:seven_dec_time\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenHexTime:seven_dec_time\|Mod0\"" {  } { { "SevenHexTime.sv" "Mod0" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SevenHexTime:seven_dec_time\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SevenHexTime:seven_dec_time\|Div0\"" {  } { { "SevenHexTime.sv" "Div0" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460381355 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1463460381355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenHexTime:seven_dec_time\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SevenHexTime:seven_dec_time\|lpm_divide:Mod0\"" {  } { { "SevenHexTime.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460381658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenHexTime:seven_dec_time\|lpm_divide:Mod0 " "Instantiated megafunction \"SevenHexTime:seven_dec_time\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463460381658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463460381658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463460381658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463460381658 ""}  } { { "SevenHexTime.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463460381658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "/home/jfj/DCLab/Lab3/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460381689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460381689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/jfj/DCLab/Lab3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460381691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460381691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "/home/jfj/DCLab/Lab3/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460381695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460381695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/jfj/DCLab/Lab3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460381723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460381723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/jfj/DCLab/Lab3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460381755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460381755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenHexTime:seven_dec_time\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SevenHexTime:seven_dec_time\|lpm_divide:Div0\"" {  } { { "SevenHexTime.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460381760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenHexTime:seven_dec_time\|lpm_divide:Div0 " "Instantiated megafunction \"SevenHexTime:seven_dec_time\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463460381760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463460381760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463460381760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463460381760 ""}  } { { "SevenHexTime.sv" "" { Text "/home/jfj/DCLab/Lab3/SevenHexTime.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463460381760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "/home/jfj/DCLab/Lab3/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463460381787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460381787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1463460384418 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1463460384435 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1463460384435 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 145 -1 0 } } { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 23 -1 0 } } { "I2cSender.sv" "" { Text "/home/jfj/DCLab/Lab3/I2cSender.sv" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1463460384440 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1463460384440 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463460384646 "|DE2_115|HSMC_TX_D_P[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1463460384646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1463460385775 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[0\] AUD_DACLRCK " "Output pin \"LEDG\[0\]\" driven by bidirectional pin \"AUD_DACLRCK\" cannot be tri-stated" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 8 -1 0 } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 50 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1463460387632 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDG\[1\] AUD_DACLRCK " "Output pin \"LEDG\[1\]\" driven by bidirectional pin \"AUD_DACLRCK\" cannot be tri-stated" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 8 -1 0 } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 50 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1463460387632 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1463460390748 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jfj/DCLab/Lab3/output_files/DE2_115.map.smsg " "Generated suppressed messages file /home/jfj/DCLab/Lab3/output_files/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460390788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1463460391283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463460391283 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "82 " "Design contains 82 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_MDIO " "No output dependent on input pin \"ENET0_MDIO\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_MDIO " "No output dependent on input pin \"ENET1_MDIO\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|HSMC_RX_D_P[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1463460391418 "|DE2_115|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1463460391418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1138 " "Implemented 1138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1463460391419 ""} { "Info" "ICUT_CUT_TM_OPINS" "248 " "Implemented 248 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1463460391419 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "141 " "Implemented 141 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1463460391419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "657 " "Implemented 657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1463460391419 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1463460391419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1463460391419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 492 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 492 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1251 " "Peak virtual memory: 1251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463460391433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 04:46:31 2016 " "Processing ended: Tue May 17 04:46:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463460391433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463460391433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463460391433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463460391433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1463460395809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463460415831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 04:46:35 2016 " "Processing started: Tue May 17 04:46:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463460415831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1463460415831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1463460415831 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1463460415869 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1463460415871 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1463460415871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1463460416087 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463460416149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463460416644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463460416644 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|wire_pll7_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 1097 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1463460416840 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|wire_pll7_clk\[1\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 1098 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1463460416840 ""}  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 1097 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1463460416840 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463460417270 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463460417342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463460417342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463460417342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463460417342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463460417342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463460417342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463460417342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463460417342 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463460417342 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463460417342 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 2645 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463460417347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 2647 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463460417347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 2649 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463460417347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 2651 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463460417347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 2653 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463460417347 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1463460417347 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1463460417350 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115/DE2_115.sdc " "Reading SDC File: 'DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463460420812 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{player\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{player\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{player\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{player\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{player\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{player\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463460420817 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{player\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{player\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{player\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{player\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{player\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{player\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463460420817 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1463460420817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1463460420817 ""}
{ "Info" "ISTA_SDC_FOUND" "jfjplayer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jfjplayer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463460420818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1463460420825 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1463460420825 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463460420825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463460420825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.000     AUD_BCLK " "  83.000     AUD_BCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463460420825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463460420825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463460420825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463460420825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333 player\|altpll_0\|sd1\|pll7\|clk\[0\] " "  83.333 player\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463460420825 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "10000.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " "10000.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463460420825 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1463460420825 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463460420933 ""}  } { { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 2629 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463460420933 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463460420933 ""}  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 1097 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463460420933 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463460420933 ""}  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 1097 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463460420933 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463460421733 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463460421737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463460421737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463460421741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463460421745 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463460421748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463460421748 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463460421749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463460421841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1463460421843 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463460421843 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|pll7 compensate_clock 0 " "PLL \"jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 151 -1 0 } } { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 271 0 0 } } { "jfjplayer/synthesis/jfjplayer.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/jfjplayer.v" 28 0 0 } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 148 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1463460422105 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|pll7 clk\[0\] AUD_XCK~output " "PLL \"jfjplayer:player\|jfjplayer_altpll_0:altpll_0\|jfjplayer_altpll_0_altpll_kpa2:sd1\|pll7\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 151 -1 0 } } { "jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/submodules/jfjplayer_altpll_0.v" 271 0 0 } } { "jfjplayer/synthesis/jfjplayer.v" "" { Text "/home/jfj/DCLab/Lab3/jfjplayer/synthesis/jfjplayer.v" 28 0 0 } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 148 0 0 } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 51 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1463460422105 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1463460422407 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1463460422407 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463460422408 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1463460422420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463460426262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463460426465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463460426507 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463460428906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463460428906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463460429578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y49 X10_Y60 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60" {  } { { "loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60"} { { 12 { 0 ""} 0 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1463460433796 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463460433796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1463460435451 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463460435451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463460435454 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1463460435502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463460435567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463460435995 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463460436056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463460436454 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463460437181 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1463460437978 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "124 " "Following 124 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 459 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 460 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 461 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 462 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 464 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 478 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 227 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 229 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 230 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 231 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 232 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 233 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 235 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 236 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 238 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 239 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 242 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 260 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 261 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 262 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 263 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 264 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 265 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 266 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 267 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 268 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 269 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 270 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 271 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 272 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 273 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 274 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 275 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 276 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 277 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 278 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 279 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 280 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 281 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 282 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 283 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 284 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 285 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 286 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 287 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 288 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 289 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 290 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 291 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 355 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 356 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 357 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 358 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 359 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 360 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 361 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 381 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 382 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 395 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[0] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[1] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[2] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[3] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 437 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 438 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 439 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 440 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 441 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 442 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 443 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jfj/altera/15.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jfj/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115.sv" "" { Text "/home/jfj/DCLab/Lab3/DE2_115.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jfj/DCLab/Lab3/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1463460438056 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1463460438056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jfj/DCLab/Lab3/output_files/DE2_115.fit.smsg " "Generated suppressed messages file /home/jfj/DCLab/Lab3/output_files/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463460438360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 45 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1668 " "Peak virtual memory: 1668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463460438914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 04:47:18 2016 " "Processing ended: Tue May 17 04:47:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463460438914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463460438914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463460438914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463460438914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1463460444744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463460464765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 04:47:24 2016 " "Processing started: Tue May 17 04:47:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463460464765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1463460464765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1463460464765 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1463460467169 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1463460467272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1023 " "Peak virtual memory: 1023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463460468265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 04:47:48 2016 " "Processing ended: Tue May 17 04:47:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463460468265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463460468265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463460468265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1463460468265 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1463460468417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1463460472452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463460492466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 04:47:52 2016 " "Processing started: Tue May 17 04:47:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463460492466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460492466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c DE2_115 " "Command: quartus_sta lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460492466 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1463460492579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460492681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460492773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460492773 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115/DE2_115.sdc " "Reading SDC File: 'DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460492957 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{player\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{player\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{player\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{player\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{player\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{player\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463460492961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{player\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{player\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{player\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{player\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{player\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{player\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463460492961 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460492961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460492961 ""}
{ "Info" "ISTA_SDC_FOUND" "jfjplayer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jfjplayer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460492962 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493213 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1463460493215 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1463460493225 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1463460493250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.600 " "Worst-case setup slack is -4.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.600            -412.803 AUD_BCLK  " "   -4.600            -412.803 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -4.064 CLOCK_50  " "   -0.459              -4.064 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.347               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   13.347               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 CLOCK_50  " "    0.280               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.403               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 AUD_BCLK  " "    0.440               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.162 " "Worst-case recovery slack is 14.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.162               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   14.162               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.473 " "Worst-case removal slack is 4.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.473               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.473               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.749 " "Worst-case minimum pulse width slack is 9.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.749               0.000 CLOCK_50  " "    9.749               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.210               0.000 AUD_BCLK  " "   41.210               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.710               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.710               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493256 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1463460493316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493921 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1463460493932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.092 " "Worst-case setup slack is -4.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.092            -372.824 AUD_BCLK  " "   -4.092            -372.824 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383              -2.864 CLOCK_50  " "   -0.383              -2.864 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.986               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   13.986               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 CLOCK_50  " "    0.320               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.355               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 AUD_BCLK  " "    0.387               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.772 " "Worst-case recovery slack is 14.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.772               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   14.772               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.934 " "Worst-case removal slack is 3.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.934               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    3.934               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.776 " "Worst-case minimum pulse width slack is 9.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.776               0.000 CLOCK_50  " "    9.776               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.234               0.000 AUD_BCLK  " "   41.234               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.710               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.710               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460493943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460493943 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1463460494013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1463460494102 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.685 " "Worst-case setup slack is -1.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685            -132.256 AUD_BCLK  " "   -1.685            -132.256 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -3.577 CLOCK_50  " "   -0.289              -3.577 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.493               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   16.493               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.182               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 AUD_BCLK  " "    0.199               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.867 " "Worst-case recovery slack is 16.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.867               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   16.867               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.273 " "Worst-case removal slack is 2.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.273               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.273               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.412 " "Worst-case minimum pulse width slack is 9.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.412               0.000 CLOCK_50  " "    9.412               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.807               0.000 AUD_BCLK  " "   40.807               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.780               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.780               0.000 player\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463460494131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494825 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1166 " "Peak virtual memory: 1166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463460494951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 04:48:14 2016 " "Processing ended: Tue May 17 04:48:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463460494951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463460494951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463460494951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460494951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463460499371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463460519391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 04:48:19 2016 " "Processing started: Tue May 17 04:48:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463460519391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1463460519391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c DE2_115 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1463460519391 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_7_1200mv_85c_slow.vho /home/jfj/DCLab/Lab3/simulation/modelsim/ simulation " "Generated file DE2_115_7_1200mv_85c_slow.vho in folder \"/home/jfj/DCLab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463460519966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_7_1200mv_0c_slow.vho /home/jfj/DCLab/Lab3/simulation/modelsim/ simulation " "Generated file DE2_115_7_1200mv_0c_slow.vho in folder \"/home/jfj/DCLab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463460520053 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_min_1200mv_0c_fast.vho /home/jfj/DCLab/Lab3/simulation/modelsim/ simulation " "Generated file DE2_115_min_1200mv_0c_fast.vho in folder \"/home/jfj/DCLab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463460520139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115.vho /home/jfj/DCLab/Lab3/simulation/modelsim/ simulation " "Generated file DE2_115.vho in folder \"/home/jfj/DCLab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463460520231 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_7_1200mv_85c_vhd_slow.sdo /home/jfj/DCLab/Lab3/simulation/modelsim/ simulation " "Generated file DE2_115_7_1200mv_85c_vhd_slow.sdo in folder \"/home/jfj/DCLab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463460520328 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_7_1200mv_0c_vhd_slow.sdo /home/jfj/DCLab/Lab3/simulation/modelsim/ simulation " "Generated file DE2_115_7_1200mv_0c_vhd_slow.sdo in folder \"/home/jfj/DCLab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463460520405 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_min_1200mv_0c_vhd_fast.sdo /home/jfj/DCLab/Lab3/simulation/modelsim/ simulation " "Generated file DE2_115_min_1200mv_0c_vhd_fast.sdo in folder \"/home/jfj/DCLab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463460520476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_115_vhd.sdo /home/jfj/DCLab/Lab3/simulation/modelsim/ simulation " "Generated file DE2_115_vhd.sdo in folder \"/home/jfj/DCLab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1463460520549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1285 " "Peak virtual memory: 1285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463460520632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 04:48:40 2016 " "Processing ended: Tue May 17 04:48:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463460520632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463460520632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463460520632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1463460520632 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 540 s " "Quartus Prime Full Compilation was successful. 0 errors, 540 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1463460520844 ""}
