// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/18/2024 17:12:50"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module \3156lab3  (
	Branch,
	clk,
	resetBar,
	Zero,
	MemWrite,
	RegWrite,
	ALUResult,
	ControlSignals,
	FA,
	FB,
	Instruction,
	PC,
	ReadData1,
	ReadData2,
	WriteData);
output 	Branch;
input 	clk;
input 	resetBar;
output 	Zero;
output 	MemWrite;
output 	RegWrite;
output 	[7:0] ALUResult;
output 	[7:0] ControlSignals;
output 	[1:0] FA;
output 	[1:0] FB;
output 	[31:0] Instruction;
output 	[7:0] PC;
output 	[7:0] ReadData1;
output 	[7:0] ReadData2;
output 	[7:0] WriteData;

// Design Ports Information
// Branch	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Zero	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWrite	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[7]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[4]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[3]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ControlSignals[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ControlSignals[6]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ControlSignals[5]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ControlSignals[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ControlSignals[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ControlSignals[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ControlSignals[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ControlSignals[0]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FA[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FA[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FB[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FB[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[31]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[30]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[29]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[28]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[27]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[26]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[25]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[24]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[23]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[22]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[21]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[20]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[19]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[18]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[17]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[16]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[15]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[14]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[13]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[10]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[8]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[6]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[7]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[5]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[4]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[7]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[5]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[4]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[2]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetBar	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|ForwardingUnit0|int_caseA~2_combout ;
wire \inst|IdExPipeReg|loop1:29:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:18:ff|int_q~q ;
wire \inst|ForwardingUnit0|int_caseC~1_combout ;
wire \inst|IdExPipeReg|loop1:12:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:10:ff|int_q~q ;
wire \inst|ForwardingUnit0|int_caseA~6_combout ;
wire \inst|IdExPipeReg|loop1:35:ff|int_q~q ;
wire \inst|MuxA|o_O~2_combout ;
wire \inst|IdExPipeReg|loop1:34:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:33:ff|int_q~q ;
wire \inst|MuxA|o_O[0]~4_combout ;
wire \inst|IdExPipeReg|loop1:37:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:20:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:30:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:17:ff|int_q~q ;
wire \inst|ALUc0|mux|mux|o_O[7]~1_combout ;
wire \inst|MuxB|o_O[6]~11_combout ;
wire \inst|ALUc0|mux|mux|o_O[6]~4_combout ;
wire \inst|MuxB|o_O[5]~12_combout ;
wire \inst|MuxB|o_O[4]~13_combout ;
wire \inst|ALUc0|mux|mux|o_O[0]~18_combout ;
wire \inst|ALUc0|mux|mux|o_O[0]~19_combout ;
wire \inst|RegisterFile0|loop1:5:Reg|ff7|int_q~q ;
wire \inst|RegisterFile0|loop1:4:Reg|ff6|int_q~q ;
wire \inst|RegisterFile0|loop1:7:Reg|ff6|int_q~q ;
wire \inst|RegisterFile0|loop1:5:Reg|ff5|int_q~q ;
wire \inst|RegisterFile0|loop1:7:Reg|ff4|int_q~q ;
wire \inst|RegisterFile0|loop1:4:Reg|ff3|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[3]~20_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[3]~21_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[2]~27_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[0]~37_combout ;
wire \inst|HazardDetectionUnit0|o_IfIdWrite~4_combout ;
wire \inst|AddrAdder4|loop1:5:FA|int_CarryOut3~combout ;
wire \inst|ByteComparator0|o_equal~2_combout ;
wire \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0_combout ;
wire \inst|IfIdPipeReg|loop1:35:ff|int_q~q ;
wire \inst|ExMemPipeReg|loop1:14:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:46:ff|int_q~q ;
wire \inst|ControlSigMux|o_O~4_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff6|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:4:Reg|ff6|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:5:Reg|ff5|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff4|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:5:Reg|ff7|int_q~feeder_combout ;
wire \inst|IdExPipeReg|loop1:10:ff|int_q~feeder_combout ;
wire \inst|IdExPipeReg|loop1:12:ff|int_q~feeder_combout ;
wire \inst|IdExPipeReg|loop1:30:ff|int_q~feeder_combout ;
wire \inst|ExMemPipeReg|loop1:14:ff|int_q~feeder_combout ;
wire \Branch~output_o ;
wire \Zero~output_o ;
wire \MemWrite~output_o ;
wire \RegWrite~output_o ;
wire \ALUResult[7]~output_o ;
wire \ALUResult[6]~output_o ;
wire \ALUResult[5]~output_o ;
wire \ALUResult[4]~output_o ;
wire \ALUResult[3]~output_o ;
wire \ALUResult[2]~output_o ;
wire \ALUResult[1]~output_o ;
wire \ALUResult[0]~output_o ;
wire \ControlSignals[7]~output_o ;
wire \ControlSignals[6]~output_o ;
wire \ControlSignals[5]~output_o ;
wire \ControlSignals[4]~output_o ;
wire \ControlSignals[3]~output_o ;
wire \ControlSignals[2]~output_o ;
wire \ControlSignals[1]~output_o ;
wire \ControlSignals[0]~output_o ;
wire \FA[1]~output_o ;
wire \FA[0]~output_o ;
wire \FB[1]~output_o ;
wire \FB[0]~output_o ;
wire \Instruction[31]~output_o ;
wire \Instruction[30]~output_o ;
wire \Instruction[29]~output_o ;
wire \Instruction[28]~output_o ;
wire \Instruction[27]~output_o ;
wire \Instruction[26]~output_o ;
wire \Instruction[25]~output_o ;
wire \Instruction[24]~output_o ;
wire \Instruction[23]~output_o ;
wire \Instruction[22]~output_o ;
wire \Instruction[21]~output_o ;
wire \Instruction[20]~output_o ;
wire \Instruction[19]~output_o ;
wire \Instruction[18]~output_o ;
wire \Instruction[17]~output_o ;
wire \Instruction[16]~output_o ;
wire \Instruction[15]~output_o ;
wire \Instruction[14]~output_o ;
wire \Instruction[13]~output_o ;
wire \Instruction[12]~output_o ;
wire \Instruction[11]~output_o ;
wire \Instruction[10]~output_o ;
wire \Instruction[9]~output_o ;
wire \Instruction[8]~output_o ;
wire \Instruction[7]~output_o ;
wire \Instruction[6]~output_o ;
wire \Instruction[5]~output_o ;
wire \Instruction[4]~output_o ;
wire \Instruction[3]~output_o ;
wire \Instruction[2]~output_o ;
wire \Instruction[1]~output_o ;
wire \Instruction[0]~output_o ;
wire \PC[7]~output_o ;
wire \PC[6]~output_o ;
wire \PC[5]~output_o ;
wire \PC[4]~output_o ;
wire \PC[3]~output_o ;
wire \PC[2]~output_o ;
wire \PC[1]~output_o ;
wire \PC[0]~output_o ;
wire \ReadData1[7]~output_o ;
wire \ReadData1[6]~output_o ;
wire \ReadData1[5]~output_o ;
wire \ReadData1[4]~output_o ;
wire \ReadData1[3]~output_o ;
wire \ReadData1[2]~output_o ;
wire \ReadData1[1]~output_o ;
wire \ReadData1[0]~output_o ;
wire \ReadData2[7]~output_o ;
wire \ReadData2[6]~output_o ;
wire \ReadData2[5]~output_o ;
wire \ReadData2[4]~output_o ;
wire \ReadData2[3]~output_o ;
wire \ReadData2[2]~output_o ;
wire \ReadData2[1]~output_o ;
wire \ReadData2[0]~output_o ;
wire \WriteData[7]~output_o ;
wire \WriteData[6]~output_o ;
wire \WriteData[5]~output_o ;
wire \WriteData[4]~output_o ;
wire \WriteData[3]~output_o ;
wire \WriteData[2]~output_o ;
wire \WriteData[1]~output_o ;
wire \WriteData[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \resetBar~input_o ;
wire \resetBar~inputclkctrl_outclk ;
wire \inst|IfIdPipeReg|loop1:33:ff|int_q~q ;
wire \inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0_combout ;
wire \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1_combout ;
wire \inst|AddrAdder4|loop1:6:FA|int_CarryOut1~combout ;
wire \inst|IfIdPipeReg|loop1:38:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:7:ff|int_q~q ;
wire \inst|AddrAdder4|loop1:7:FA|int_CarryOut1~combout ;
wire \inst|IfIdPipeReg|loop1:39:ff|int_q~q ;
wire \inst|BranchAddrAdder|loop1:7:FA|o_Sum~0_combout ;
wire \inst|IfIdPipeReg|loop1:28:ff|int_q~feeder_combout ;
wire \inst|IfIdPipeReg|loop1:28:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:26:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:30:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:29:ff|int_q~q ;
wire \inst|control|ALUOp[0]~0_combout ;
wire \inst|control|IFFlush~combout ;
wire \inst|PCInputMux|o_O[7]~0_combout ;
wire \inst|PC|loop1:7:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:6:ff|int_q~q ;
wire \inst|AddrAdder4|loop1:5:FA|int_CarryOut1~combout ;
wire \inst|IfIdPipeReg|loop1:37:ff|int_q~q ;
wire \inst|AddrAdder4|loop1:4:FA|int_CarryOut1~combout ;
wire \inst|IfIdPipeReg|loop1:36:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:4:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:34:ff|int_q~0_combout ;
wire \inst|IfIdPipeReg|loop1:34:ff|int_q~q ;
wire \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0_combout ;
wire \inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0_combout ;
wire \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1_combout ;
wire \inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0_combout ;
wire \inst|BranchAddrAdder|loop1:6:FA|o_Sum~0_combout ;
wire \inst|PCInputMux|o_O[6]~1_combout ;
wire \inst|PC|loop1:6:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:5:ff|int_q~q ;
wire \inst|BranchAddrAdder|loop1:5:FA|o_Sum~combout ;
wire \inst|PCInputMux|o_O[5]~2_combout ;
wire \inst|PC|loop1:5:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:23:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:0:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:15:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:18:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:49:ff|int_q~q ;
wire \inst|ControlSigMux|o_O~1_combout ;
wire \inst|IdExPipeReg|loop1:39:ff|int_q~q ;
wire \inst|ALUc0|mux|mux|o_O[7]~2_combout ;
wire \inst|IfIdPipeReg|loop1:13:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:2:ff|int_q~q ;
wire \inst|DstRegMux|o_O[2]~3_combout ;
wire \inst|ExMemPipeReg|loop1:2:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:12:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:1:ff|int_q~q ;
wire \inst|DstRegMux|o_O[1]~4_combout ;
wire \inst|ExMemPipeReg|loop1:1:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:22:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:11:ff|int_q~feeder_combout ;
wire \inst|IdExPipeReg|loop1:11:ff|int_q~q ;
wire \inst|ForwardingUnit0|int_caseA~5_combout ;
wire \inst|IfIdPipeReg|loop1:11:ff|int_q~feeder_combout ;
wire \inst|IfIdPipeReg|loop1:11:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:0:ff|int_q~q ;
wire \inst|DstRegMux|o_O[0]~2_combout ;
wire \inst|ExMemPipeReg|loop1:0:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:50:ff|int_q~q ;
wire \inst|ControlSigMux|o_O~3_combout ;
wire \inst|IdExPipeReg|loop1:48:ff|int_q~q ;
wire \inst|ExMemPipeReg|loop1:16:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:15:ff|int_q~feeder_combout ;
wire \inst|IfIdPipeReg|loop1:15:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:4:ff|int_q~feeder_combout ;
wire \inst|IdExPipeReg|loop1:4:ff|int_q~q ;
wire \inst|DstRegMux|o_O[4]~0_combout ;
wire \inst|ExMemPipeReg|loop1:4:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:25:ff|int_q~feeder_combout ;
wire \inst|IfIdPipeReg|loop1:25:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:14:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:24:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:13:ff|int_q~q ;
wire \inst|ForwardingUnit0|int_caseA~3_combout ;
wire \inst|ForwardingUnit0|int_caseA~4_combout ;
wire \inst|ForwardingUnit0|int_caseA~combout ;
wire \inst|IdExPipeReg|loop1:38:ff|int_q~q ;
wire \inst|MuxA|o_O[7]~9_combout ;
wire \inst|MuxA|o_O[7]~10_combout ;
wire \inst|MemWbPipeReg|loop1:1:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:14:ff|int_q~feeder_combout ;
wire \inst|IfIdPipeReg|loop1:14:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:3:ff|int_q~q ;
wire \inst|DstRegMux|o_O[3]~1_combout ;
wire \inst|ExMemPipeReg|loop1:3:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:3:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:0:ff|int_q~q ;
wire \inst|ForwardingUnit0|int_caseC~0_combout ;
wire \inst|MemWbPipeReg|loop1:22:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:4:ff|int_q~q ;
wire \inst|ForwardingUnit0|int_caseD~0_combout ;
wire \inst|ForwardingUnit0|int_caseD~1_combout ;
wire \inst|IfIdPipeReg|loop1:16:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:5:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:18:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:7:ff|int_q~q ;
wire \inst|ForwardingUnit0|int_caseB~4_combout ;
wire \inst|ForwardingUnit0|int_caseB~5_combout ;
wire \inst|IfIdPipeReg|loop1:20:ff|int_q~feeder_combout ;
wire \inst|IfIdPipeReg|loop1:20:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:9:ff|int_q~q ;
wire \inst|ForwardingUnit0|int_caseB~2_combout ;
wire \inst|ForwardingUnit0|int_caseB~3_combout ;
wire \inst|MuxB|o_O[6]~0_combout ;
wire \inst|ForwardingUnit0|int_caseB~combout ;
wire \inst|MuxB|o_O[7]~9_combout ;
wire \inst|MuxB|o_O[7]~10_combout ;
wire \inst|ALUc0|mux|mux|o_O[0]~16_combout ;
wire \inst|ControlSigMux|o_O~0_combout ;
wire \inst|IdExPipeReg|loop1:43:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:2:ff|int_q~q ;
wire \inst|ForwardingUnit0|int_caseC~3_combout ;
wire \inst|ForwardingUnit0|int_caseC~2_combout ;
wire \inst|ForwardingUnit0|int_caseC~combout ;
wire \inst|RegisterFile0|loop1~7_combout ;
wire \inst|RegisterFile0|loop1:3:Reg|ff0|int_q~q ;
wire \inst|RegisterFile0|loop1~4_combout ;
wire \inst|RegisterFile0|loop1:2:Reg|ff0|int_q~q ;
wire \inst|RegisterFile0|loop1~6_combout ;
wire \inst|RegisterFile0|loop1:0:Reg|ff0|int_q~q ;
wire \inst|RegisterFile0|loop1:1:Reg|ff0|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1~5_combout ;
wire \inst|RegisterFile0|loop1:1:Reg|ff0|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[0]~37_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[0]~38_combout ;
wire \inst|IfIdPipeReg|loop1:21:ff|int_q~q ;
wire \inst|RegisterFile0|loop1~0_combout ;
wire \inst|RegisterFile0|loop1:5:Reg|ff0|int_q~q ;
wire \inst|RegisterFile0|loop1~1_combout ;
wire \inst|RegisterFile0|loop1:6:Reg|ff0|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[0]~35_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[0]~36_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[0]~39_combout ;
wire \inst|IdExPipeReg|loop1:31:ff|int_q~q ;
wire \inst|MuxA|o_O[0]~5_combout ;
wire \inst|ALUc0|adder|loop1:0:FA|int_CarryOut3~combout ;
wire \inst|ControlSigMux|o_O~2_combout ;
wire \inst|IdExPipeReg|loop1:45:ff|int_q~q ;
wire \inst|ExMemPipeReg|loop1:15:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:21:ff|int_q~feeder_combout ;
wire \inst|MemWbPipeReg|loop1:21:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:7:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:16:ff|int_q~q ;
wire \inst|ALUc0|mux|mux|o_O[1]~0_combout ;
wire \inst|MemWbPipeReg|loop1:8:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:9:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:10:ff|int_q~feeder_combout ;
wire \inst|MemWbPipeReg|loop1:10:ff|int_q~q ;
wire \inst|WBMux|o_O[5]~1_combout ;
wire \inst|RegisterFile0|loop1:2:Reg|ff5|int_q~q ;
wire \inst|RegisterFile0|loop1:0:Reg|ff5|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[5]~12_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[5]~13_combout ;
wire \inst|RegisterFile0|loop1~3_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff5|int_q~q ;
wire \inst|RegisterFile0|loop1:6:Reg|ff5|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[5]~10_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[5]~11_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[5]~14_combout ;
wire \inst|IdExPipeReg|loop1:36:ff|int_q~q ;
wire \inst|MuxA|o_O~0_combout ;
wire \inst|ALUc0|mux|mux|o_O[5]~6_combout ;
wire \inst|IfIdPipeReg|loop1:17:ff|int_q~q ;
wire \inst|RegisterFile0|loop1:4:Reg|ff5|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1~2_combout ;
wire \inst|RegisterFile0|loop1:4:Reg|ff5|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[5]~10_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[5]~11_combout ;
wire \inst|RegisterFile0|loop1:3:Reg|ff5|int_q~q ;
wire \inst|RegisterFile0|loop1:1:Reg|ff5|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:1:Reg|ff5|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[5]~12_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[5]~13_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[5]~14_combout ;
wire \inst|IdExPipeReg|loop1:28:ff|int_q~q ;
wire \inst|MuxB|o_O[5]~2_combout ;
wire \inst|ALUc0|adder|loop1~1_combout ;
wire \inst|ALUc0|adder|loop1:5:FA|o_Sum~0_combout ;
wire \inst|ALUc0|mux|mux|o_O[5]~7_combout ;
wire \inst|ExMemPipeReg|loop1:10:ff|int_q~q ;
wire \inst|MuxB|o_O[6]~1_combout ;
wire \inst|ALUc0|adder|loop1~0_combout ;
wire \inst|RegisterFile0|loop1:0:Reg|ff4|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[4]~17_combout ;
wire \inst|RegisterFile0|loop1:3:Reg|ff4|int_q~q ;
wire \inst|RegisterFile0|loop1:2:Reg|ff4|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[4]~18_combout ;
wire \inst|RegisterFile0|loop1:5:Reg|ff4|int_q~q ;
wire \inst|RegisterFile0|loop1:6:Reg|ff4|int_q~q ;
wire \inst|RegisterFile0|loop1:4:Reg|ff4|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[4]~15_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[4]~16_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[4]~19_combout ;
wire \inst|IdExPipeReg|loop1:27:ff|int_q~feeder_combout ;
wire \inst|IdExPipeReg|loop1:27:ff|int_q~q ;
wire \inst|MuxB|o_O[4]~3_combout ;
wire \inst|ALUc0|adder|loop1~2_combout ;
wire \inst|MuxB|o_O[3]~4_combout ;
wire \inst|ALUc0|adder|loop1~3_combout ;
wire \inst|MuxA|o_O~3_combout ;
wire \inst|ALUc0|adder|loop1:0:FA|int_CarryOut2~combout ;
wire \inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0_combout ;
wire \inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0_combout ;
wire \inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0_combout ;
wire \inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0_combout ;
wire \inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0_combout ;
wire \inst|ALUc0|adder|loop1:6:FA|o_Sum~0_combout ;
wire \inst|ALUc0|mux|mux|o_O[6]~5_combout ;
wire \inst|ExMemPipeReg|loop1:11:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:17:ff|int_q~feeder_combout ;
wire \inst|MemWbPipeReg|loop1:17:ff|int_q~q ;
wire \inst|WBMux|o_O[4]~2_combout ;
wire \inst|MuxA|o_O~1_combout ;
wire \inst|ALUc0|adder|loop1:4:FA|o_Sum~0_combout ;
wire \inst|ALUc0|mux|mux|o_O[4]~8_combout ;
wire \inst|ALUc0|mux|mux|o_O[4]~9_combout ;
wire \inst|ExMemPipeReg|loop1:9:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:16:ff|int_q~feeder_combout ;
wire \inst|MemWbPipeReg|loop1:16:ff|int_q~q ;
wire \inst|WBMux|o_O[3]~3_combout ;
wire \inst|RegisterFile0|loop1:3:Reg|ff3|int_q~q ;
wire \inst|RegisterFile0|loop1:2:Reg|ff3|int_q~q ;
wire \inst|RegisterFile0|loop1:0:Reg|ff3|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[3]~22_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[3]~23_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[3]~24_combout ;
wire \inst|IdExPipeReg|loop1:26:ff|int_q~q ;
wire \inst|MuxB|o_O[3]~14_combout ;
wire \inst|ALUc0|mux|mux|o_O[3]~10_combout ;
wire \inst|ALUc0|adder|loop1:3:FA|o_Sum~0_combout ;
wire \inst|ALUc0|mux|mux|o_O[3]~11_combout ;
wire \inst|ExMemPipeReg|loop1:8:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:15:ff|int_q~feeder_combout ;
wire \inst|MemWbPipeReg|loop1:15:ff|int_q~q ;
wire \inst|WBMux|o_O[2]~4_combout ;
wire \inst|RegisterFile0|loop1:2:Reg|ff2|int_q~q ;
wire \inst|RegisterFile0|loop1:3:Reg|ff2|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:3:Reg|ff2|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[2]~28_combout ;
wire \inst|RegisterFile0|loop1:5:Reg|ff2|int_q~q ;
wire \inst|RegisterFile0|loop1:6:Reg|ff2|int_q~q ;
wire \inst|RegisterFile0|loop1:4:Reg|ff2|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[2]~25_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[2]~26_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[2]~29_combout ;
wire \inst|IdExPipeReg|loop1:25:ff|int_q~q ;
wire \inst|MuxB|o_O[2]~5_combout ;
wire \inst|ALUc0|adder|loop1~4_combout ;
wire \inst|ALUc0|adder|loop1:2:FA|o_Sum~0_combout ;
wire \inst|MuxB|o_O[2]~15_combout ;
wire \inst|ALUc0|mux|mux|o_O[2]~12_combout ;
wire \inst|ALUc0|mux|mux|o_O[2]~13_combout ;
wire \inst|ExMemPipeReg|loop1:7:ff|int_q~feeder_combout ;
wire \inst|ExMemPipeReg|loop1:7:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:14:ff|int_q~feeder_combout ;
wire \inst|MemWbPipeReg|loop1:14:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:6:ff|int_q~q ;
wire \inst|WBMux|o_O[1]~6_combout ;
wire \inst|MuxB|o_O[1]~8_combout ;
wire \inst|RegisterFile0|loop1:6:Reg|ff1|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:6:Reg|ff1|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[1]~30_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff1|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff1|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[1]~31_combout ;
wire \inst|RegisterFile0|loop1:3:Reg|ff1|int_q~q ;
wire \inst|RegisterFile0|loop1:2:Reg|ff1|int_q~q ;
wire \inst|RegisterFile0|loop1:0:Reg|ff1|int_q~q ;
wire \inst|RegisterFile0|loop1:1:Reg|ff1|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:1:Reg|ff1|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[1]~32_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[1]~33_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[1]~34_combout ;
wire \inst|IdExPipeReg|loop1:24:ff|int_q~q ;
wire \inst|ALUc0|adder|loop1~5_combout ;
wire \inst|RegisterFile0|loop1:5:Reg|ff1|int_q~q ;
wire \inst|RegisterFile0|loop1:4:Reg|ff1|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:4:Reg|ff1|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[1]~30_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[1]~31_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[1]~32_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[1]~33_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[1]~34_combout ;
wire \inst|IdExPipeReg|loop1:32:ff|int_q~q ;
wire \inst|MuxA|o_O[1]~6_combout ;
wire \inst|MuxA|o_O[1]~7_combout ;
wire \inst|ALUc0|adder|loop1:1:FA|o_Sum~combout ;
wire \inst|ALUc0|mux|mux|o_O[1]~14_combout ;
wire \inst|ALUc0|mux|mux|o_O[1]~15_combout ;
wire \inst|ExMemPipeReg|loop1:6:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:13:ff|int_q~feeder_combout ;
wire \inst|MemWbPipeReg|loop1:13:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:5:ff|int_q~q ;
wire \inst|WBMux|o_O[0]~5_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff0|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff0|int_q~q ;
wire \inst|RegisterFile0|loop1:4:Reg|ff0|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:4:Reg|ff0|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[0]~35_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[0]~36_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[0]~38_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[0]~39_combout ;
wire \inst|IdExPipeReg|loop1:23:ff|int_q~feeder_combout ;
wire \inst|IdExPipeReg|loop1:23:ff|int_q~q ;
wire \inst|MuxB|o_O[0]~6_combout ;
wire \inst|MuxB|o_O[0]~7_combout ;
wire \inst|ALUc0|mux|mux|o_O[0]~17_combout ;
wire \inst|ALUc0|mux|mux|o_O[0]~20_combout ;
wire \inst|ExMemPipeReg|loop1:5:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:19:ff|int_q~feeder_combout ;
wire \inst|MemWbPipeReg|loop1:19:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:11:ff|int_q~q ;
wire \inst|WBMux|o_O[6]~0_combout ;
wire \inst|MuxA|o_O~8_combout ;
wire \inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0_combout ;
wire \inst|ALUc0|adder|loop1:7:FA|o_Sum~combout ;
wire \inst|ALUc0|mux|mux|o_O[7]~3_combout ;
wire \inst|ExMemPipeReg|loop1:12:ff|int_q~q ;
wire \inst|MemWbPipeReg|loop1:12:ff|int_q~feeder_combout ;
wire \inst|MemWbPipeReg|loop1:12:ff|int_q~q ;
wire \inst|WBMux|o_O[7]~7_combout ;
wire \inst|RegisterFile0|loop1:2:Reg|ff7|int_q~q ;
wire \inst|RegisterFile0|loop1:3:Reg|ff7|int_q~q ;
wire \inst|RegisterFile0|loop1:1:Reg|ff7|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[7]~2_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[7]~3_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff7|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff7|int_q~q ;
wire \inst|RegisterFile0|loop1:6:Reg|ff7|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[7]~0_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[7]~1_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[7]~4_combout ;
wire \inst|RegisterFile0|loop1:5:Reg|ff6|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:5:Reg|ff6|int_q~q ;
wire \inst|RegisterFile0|loop1:6:Reg|ff6|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[6]~5_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[6]~6_combout ;
wire \inst|RegisterFile0|loop1:2:Reg|ff6|int_q~q ;
wire \inst|RegisterFile0|loop1:3:Reg|ff6|int_q~q ;
wire \inst|RegisterFile0|loop1:1:Reg|ff6|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:1:Reg|ff6|int_q~q ;
wire \inst|RegisterFile0|loop1:0:Reg|ff6|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[6]~7_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[6]~8_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[6]~9_combout ;
wire \inst|RegisterFile0|loop1:0:Reg|ff7|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[7]~2_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[7]~3_combout ;
wire \inst|RegisterFile0|loop1:4:Reg|ff7|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:4:Reg|ff7|int_q~q ;
wire \inst|RegisterFile0|mux2|mux|o_O[7]~0_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[7]~1_combout ;
wire \inst|RegisterFile0|mux2|mux|o_O[7]~4_combout ;
wire \inst|ByteComparator0|o_equal~0_combout ;
wire \inst|ByteComparator0|o_equal~3_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[4]~15_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[4]~16_combout ;
wire \inst|RegisterFile0|loop1:1:Reg|ff4|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[4]~17_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[4]~18_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[4]~19_combout ;
wire \inst|ByteComparator0|o_equal~1_combout ;
wire \inst|ByteComparator0|o_equal~4_combout ;
wire \inst|BranchAddrAdder|loop1:4:FA|o_Sum~0_combout ;
wire \inst|PCInputMux|o_O[4]~3_combout ;
wire \inst|PC|loop1:4:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:3:ff|int_q~q ;
wire \inst|BranchAddrAdder|loop1:3:FA|o_Sum~combout ;
wire \inst|AddrAdder4|loop1:3:FA|int_CarryOut1~combout ;
wire \inst|PCInputMux|o_O[3]~4_combout ;
wire \inst|PC|loop1:3:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:2:ff|int_q~q ;
wire \inst|BranchAddrAdder|loop1:2:FA|o_Sum~0_combout ;
wire \inst|PCInputMux|o_O[2]~5_combout ;
wire \inst|PC|loop1:2:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:1:ff|int_q~q ;
wire \inst|BranchAddrAdder|loop1:1:FA|o_Sum~0_combout ;
wire \inst|PC|loop1:1:ff|int_q~0_combout ;
wire \inst|PC|loop1:1:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:19:ff|int_q~q ;
wire \inst|IdExPipeReg|loop1:8:ff|int_q~q ;
wire \inst|HazardDetectionUnit0|o_IfIdWrite~0_combout ;
wire \inst|IdExPipeReg|loop1:6:ff|int_q~q ;
wire \inst|HazardDetectionUnit0|o_IfIdWrite~1_combout ;
wire \inst|HazardDetectionUnit0|o_IfIdWrite~2_combout ;
wire \inst|HazardDetectionUnit0|o_IfIdWrite~3_combout ;
wire \inst|HazardDetectionUnit0|o_IfIdWrite~5_combout ;
wire \inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ;
wire \inst|IfIdPipeReg|loop1:32:ff|int_q~q ;
wire \inst|BranchAddrAdder|loop1:0:FA|o_Sum~combout ;
wire \inst|PC|loop1:0:ff|int_q~q ;
wire \inst|IfIdPipeReg|loop1:27:ff|int_q~q ;
wire \inst|control|ALUOp[0]~1_combout ;
wire \inst|ALUc0|adder|loop1:0:FA|o_Sum~combout ;
wire \inst|ALUc0|o_Zero~0_combout ;
wire \inst|ALUc0|o_Zero~combout ;
wire \inst|IfIdPipeReg|loop1:31:ff|int_q~feeder_combout ;
wire \inst|IfIdPipeReg|loop1:31:ff|int_q~q ;
wire \inst|control|MemWrite~0_combout ;
wire \inst|control|MemWrite~1_combout ;
wire \inst|control|RegWrite~0_combout ;
wire \inst|control|Jump~0_combout ;
wire \inst|control|MemRead~0_combout ;
wire \inst|ForwardingUnit0|o_FowardA[1]~0_combout ;
wire \inst|ForwardingUnit0|o_FowardA[0]~1_combout ;
wire \inst|ForwardingUnit0|int_caseD~2_combout ;
wire \inst|ForwardingUnit0|int_caseD~3_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[6]~7_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[6]~8_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[6]~5_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[6]~6_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[6]~9_combout ;
wire \inst|RegisterFile0|loop1:1:Reg|ff3|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[3]~22_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[3]~23_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff3|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff3|int_q~q ;
wire \inst|RegisterFile0|loop1:5:Reg|ff3|int_q~q ;
wire \inst|RegisterFile0|loop1:6:Reg|ff3|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[3]~20_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[3]~21_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[3]~24_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff2|int_q~feeder_combout ;
wire \inst|RegisterFile0|loop1:7:Reg|ff2|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[2]~25_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[2]~26_combout ;
wire \inst|RegisterFile0|loop1:1:Reg|ff2|int_q~q ;
wire \inst|RegisterFile0|loop1:0:Reg|ff2|int_q~q ;
wire \inst|RegisterFile0|mux1|mux|o_O[2]~27_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[2]~28_combout ;
wire \inst|RegisterFile0|mux1|mux|o_O[2]~29_combout ;
wire [7:0] \inst|MuxA|A0 ;
wire [31:0] \inst|InstructionMem0|altsyncram_component|auto_generated|q_a ;
wire [1:0] \inst|control|ALUOp ;
wire [2:0] \inst|ALUControl0|Control ;
wire [1:0] \inst|ForwardingUnit0|o_FowardB ;
wire [7:0] \inst|DataRam0|altsyncram_component|auto_generated|q_a ;

wire [17:0] \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [17:0] \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [18] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [19] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [20] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [21] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [22] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [23] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [24] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [25] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [26] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [27] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [28] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [10];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [29] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [11];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [30] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [12];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [31] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [13];

assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [0] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [1] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [2] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [3] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [4] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [5] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [6] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [7] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [8] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [9] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [10] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [11] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [12] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [13] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [14] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [15] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [16] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [17] = \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \inst|DataRam0|altsyncram_component|auto_generated|q_a [0] = \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|DataRam0|altsyncram_component|auto_generated|q_a [1] = \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|DataRam0|altsyncram_component|auto_generated|q_a [2] = \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|DataRam0|altsyncram_component|auto_generated|q_a [3] = \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|DataRam0|altsyncram_component|auto_generated|q_a [4] = \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|DataRam0|altsyncram_component|auto_generated|q_a [5] = \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|DataRam0|altsyncram_component|auto_generated|q_a [6] = \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|DataRam0|altsyncram_component|auto_generated|q_a [7] = \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst|ExMemPipeReg|loop1:14:ff|int_q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|ExMemPipeReg|loop1:12:ff|int_q~q ,\inst|ExMemPipeReg|loop1:11:ff|int_q~q ,\inst|ExMemPipeReg|loop1:10:ff|int_q~q ,\inst|ExMemPipeReg|loop1:9:ff|int_q~q ,\inst|ExMemPipeReg|loop1:8:ff|int_q~q ,
\inst|ExMemPipeReg|loop1:7:ff|int_q~q ,\inst|ExMemPipeReg|loop1:6:ff|int_q~q ,\inst|ExMemPipeReg|loop1:5:ff|int_q~q }),
	.portaaddr({\inst|ExMemPipeReg|loop1:12:ff|int_q~q ,\inst|ExMemPipeReg|loop1:11:ff|int_q~q ,\inst|ExMemPipeReg|loop1:10:ff|int_q~q ,\inst|ExMemPipeReg|loop1:9:ff|int_q~q ,\inst|ExMemPipeReg|loop1:8:ff|int_q~q ,\inst|ExMemPipeReg|loop1:7:ff|int_q~q ,
\inst|ExMemPipeReg|loop1:6:ff|int_q~q ,\inst|ExMemPipeReg|loop1:5:ff|int_q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "LPM_RAM_DQ.mif";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapathPipeline:inst|DataRam:DataRam0|altsyncram:altsyncram_component|altsyncram_cth1:auto_generated|ALTSYNCRAM";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|DataRam0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80055;
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N16
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseA~2 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseA~2_combout  = (\inst|ExMemPipeReg|loop1:2:ff|int_q~q ) # ((\inst|ExMemPipeReg|loop1:4:ff|int_q~q ) # ((\inst|ExMemPipeReg|loop1:1:ff|int_q~q ) # (\inst|ExMemPipeReg|loop1:3:ff|int_q~q )))

	.dataa(\inst|ExMemPipeReg|loop1:2:ff|int_q~q ),
	.datab(\inst|ExMemPipeReg|loop1:4:ff|int_q~q ),
	.datac(\inst|ExMemPipeReg|loop1:1:ff|int_q~q ),
	.datad(\inst|ExMemPipeReg|loop1:3:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseA~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseA~2 .lut_mask = 16'hFFFE;
defparam \inst|ForwardingUnit0|int_caseA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N9
dffeas \inst|IdExPipeReg|loop1:29:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux2|mux|o_O[6]~9_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:29:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:29:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:29:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y63_N23
dffeas \inst|MemWbPipeReg|loop1:18:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DataRam0|altsyncram_component|auto_generated|q_a [5]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:18:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:18:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:18:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N24
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseC~1 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseC~1_combout  = (\inst|MemWbPipeReg|loop1:3:ff|int_q~q  & (\inst|IdExPipeReg|loop1:13:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:4:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:14:ff|int_q~q )))) # 
// (!\inst|MemWbPipeReg|loop1:3:ff|int_q~q  & (!\inst|IdExPipeReg|loop1:13:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:4:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:14:ff|int_q~q ))))

	.dataa(\inst|MemWbPipeReg|loop1:3:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:4:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:13:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:14:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseC~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseC~1 .lut_mask = 16'h8421;
defparam \inst|ForwardingUnit0|int_caseC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y64_N27
dffeas \inst|IdExPipeReg|loop1:12:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IdExPipeReg|loop1:12:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:12:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:12:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:12:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y64_N11
dffeas \inst|IdExPipeReg|loop1:10:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IdExPipeReg|loop1:10:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:10:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:10:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:10:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N22
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseA~6 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseA~6_combout  = (\inst|ForwardingUnit0|int_caseA~5_combout  & (\inst|IdExPipeReg|loop1:10:ff|int_q~q  $ (!\inst|ExMemPipeReg|loop1:0:ff|int_q~q )))

	.dataa(\inst|IdExPipeReg|loop1:10:ff|int_q~q ),
	.datab(gnd),
	.datac(\inst|ExMemPipeReg|loop1:0:ff|int_q~q ),
	.datad(\inst|ForwardingUnit0|int_caseA~5_combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseA~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseA~6 .lut_mask = 16'hA500;
defparam \inst|ForwardingUnit0|int_caseA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N1
dffeas \inst|IdExPipeReg|loop1:35:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux1|mux|o_O[4]~19_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:35:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:35:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:35:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N2
cycloneive_lcell_comb \inst|MuxA|o_O~2 (
// Equation(s):
// \inst|MuxA|o_O~2_combout  = (\inst|ForwardingUnit0|int_caseA~combout  & (\inst|ExMemPipeReg|loop1:8:ff|int_q~q  & ((!\inst|ForwardingUnit0|int_caseC~combout )))) # (!\inst|ForwardingUnit0|int_caseA~combout  & (((\inst|WBMux|o_O[3]~3_combout  & 
// \inst|ForwardingUnit0|int_caseC~combout ))))

	.dataa(\inst|ExMemPipeReg|loop1:8:ff|int_q~q ),
	.datab(\inst|WBMux|o_O[3]~3_combout ),
	.datac(\inst|ForwardingUnit0|int_caseA~combout ),
	.datad(\inst|ForwardingUnit0|int_caseC~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O~2 .lut_mask = 16'h0CA0;
defparam \inst|MuxA|o_O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N11
dffeas \inst|IdExPipeReg|loop1:34:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux1|mux|o_O[3]~24_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:34:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:34:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:34:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y65_N31
dffeas \inst|IdExPipeReg|loop1:33:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux1|mux|o_O[2]~29_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:33:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:33:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:33:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N28
cycloneive_lcell_comb \inst|MuxA|o_O[0]~4 (
// Equation(s):
// \inst|MuxA|o_O[0]~4_combout  = (\inst|ForwardingUnit0|int_caseA~6_combout  & ((\inst|ForwardingUnit0|int_caseA~4_combout  & ((\inst|ExMemPipeReg|loop1:5:ff|int_q~q ))) # (!\inst|ForwardingUnit0|int_caseA~4_combout  & (\inst|WBMux|o_O[0]~5_combout )))) # 
// (!\inst|ForwardingUnit0|int_caseA~6_combout  & (\inst|WBMux|o_O[0]~5_combout ))

	.dataa(\inst|WBMux|o_O[0]~5_combout ),
	.datab(\inst|ExMemPipeReg|loop1:5:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseA~6_combout ),
	.datad(\inst|ForwardingUnit0|int_caseA~4_combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O[0]~4 .lut_mask = 16'hCAAA;
defparam \inst|MuxA|o_O[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N29
dffeas \inst|IdExPipeReg|loop1:37:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux1|mux|o_O[6]~9_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:37:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:37:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:37:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N20
cycloneive_lcell_comb \inst|MuxA|A0[6] (
// Equation(s):
// \inst|MuxA|A0 [6] = (\inst|IdExPipeReg|loop1:37:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseC~combout  $ (!\inst|ForwardingUnit0|int_caseA~combout )))

	.dataa(\inst|ForwardingUnit0|int_caseC~combout ),
	.datab(gnd),
	.datac(\inst|ForwardingUnit0|int_caseA~combout ),
	.datad(\inst|IdExPipeReg|loop1:37:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|MuxA|A0 [6]),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|A0[6] .lut_mask = 16'hA500;
defparam \inst|MuxA|A0[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N11
dffeas \inst|MemWbPipeReg|loop1:20:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DataRam0|altsyncram_component|auto_generated|q_a [7]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:20:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:20:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:20:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y63_N29
dffeas \inst|IdExPipeReg|loop1:30:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IdExPipeReg|loop1:30:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:30:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:30:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:30:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y65_N7
dffeas \inst|IdExPipeReg|loop1:17:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:2:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:17:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:17:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:17:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N4
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[7]~1 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[7]~1_combout  = (\inst|ALUc0|mux|mux|o_O[1]~0_combout  & ((\inst|MuxB|o_O[7]~10_combout ) # (\inst|MuxA|o_O[7]~10_combout )))

	.dataa(\inst|ALUc0|mux|mux|o_O[1]~0_combout ),
	.datab(gnd),
	.datac(\inst|MuxB|o_O[7]~10_combout ),
	.datad(\inst|MuxA|o_O[7]~10_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[7]~1 .lut_mask = 16'hAAA0;
defparam \inst|ALUc0|mux|mux|o_O[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N8
cycloneive_lcell_comb \inst|MuxB|o_O[6]~11 (
// Equation(s):
// \inst|MuxB|o_O[6]~11_combout  = (\inst|MuxB|o_O[6]~1_combout ) # ((\inst|IdExPipeReg|loop1:29:ff|int_q~q  & !\inst|MuxB|o_O[6]~0_combout ))

	.dataa(\inst|IdExPipeReg|loop1:29:ff|int_q~q ),
	.datab(\inst|MuxB|o_O[6]~0_combout ),
	.datac(gnd),
	.datad(\inst|MuxB|o_O[6]~1_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[6]~11 .lut_mask = 16'hFF22;
defparam \inst|MuxB|o_O[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N6
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[6]~4 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[6]~4_combout  = (\inst|ALUc0|mux|mux|o_O[1]~0_combout  & ((\inst|MuxB|o_O[6]~11_combout ) # ((\inst|MuxA|o_O~8_combout ) # (\inst|MuxA|A0 [6]))))

	.dataa(\inst|MuxB|o_O[6]~11_combout ),
	.datab(\inst|ALUc0|mux|mux|o_O[1]~0_combout ),
	.datac(\inst|MuxA|o_O~8_combout ),
	.datad(\inst|MuxA|A0 [6]),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[6]~4 .lut_mask = 16'hCCC8;
defparam \inst|ALUc0|mux|mux|o_O[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N2
cycloneive_lcell_comb \inst|MuxB|o_O[5]~12 (
// Equation(s):
// \inst|MuxB|o_O[5]~12_combout  = (\inst|MuxB|o_O[5]~2_combout ) # ((\inst|IdExPipeReg|loop1:28:ff|int_q~q  & !\inst|MuxB|o_O[6]~0_combout ))

	.dataa(gnd),
	.datab(\inst|IdExPipeReg|loop1:28:ff|int_q~q ),
	.datac(\inst|MuxB|o_O[5]~2_combout ),
	.datad(\inst|MuxB|o_O[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[5]~12 .lut_mask = 16'hF0FC;
defparam \inst|MuxB|o_O[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N28
cycloneive_lcell_comb \inst|MuxB|o_O[4]~13 (
// Equation(s):
// \inst|MuxB|o_O[4]~13_combout  = (\inst|MuxB|o_O[4]~3_combout ) # ((!\inst|MuxB|o_O[6]~0_combout  & \inst|IdExPipeReg|loop1:27:ff|int_q~q ))

	.dataa(\inst|MuxB|o_O[6]~0_combout ),
	.datab(\inst|IdExPipeReg|loop1:27:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|MuxB|o_O[4]~3_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[4]~13 .lut_mask = 16'hFF44;
defparam \inst|MuxB|o_O[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N22
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[0]~18 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[0]~18_combout  = (\inst|IdExPipeReg|loop1:15:ff|int_q~q  & (\inst|IdExPipeReg|loop1:18:ff|int_q~q  & ((\inst|IdExPipeReg|loop1:43:ff|int_q~q ) # (\inst|IdExPipeReg|loop1:16:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:43:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:15:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:18:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:16:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[0]~18 .lut_mask = 16'hC080;
defparam \inst|ALUc0|mux|mux|o_O[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N10
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[0]~19 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[0]~19_combout  = (!\inst|IdExPipeReg|loop1:17:ff|int_q~q  & (\inst|ALUc0|mux|mux|o_O[0]~18_combout  & \inst|IdExPipeReg|loop1:39:ff|int_q~q ))

	.dataa(\inst|IdExPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|ALUc0|mux|mux|o_O[0]~18_combout ),
	.datac(gnd),
	.datad(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[0]~19 .lut_mask = 16'h4400;
defparam \inst|ALUc0|mux|mux|o_O[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y63_N7
dffeas \inst|RegisterFile0|loop1:5:Reg|ff7|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:5:Reg|ff7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:5:Reg|ff7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff7|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:5:Reg|ff7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y62_N7
dffeas \inst|RegisterFile0|loop1:4:Reg|ff6|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:4:Reg|ff6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:4:Reg|ff6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff6|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:4:Reg|ff6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y63_N1
dffeas \inst|RegisterFile0|loop1:7:Reg|ff6|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:7:Reg|ff6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:7:Reg|ff6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff6|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:7:Reg|ff6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y63_N31
dffeas \inst|RegisterFile0|loop1:5:Reg|ff5|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:5:Reg|ff5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:5:Reg|ff5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff5|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:5:Reg|ff5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y63_N31
dffeas \inst|RegisterFile0|loop1:7:Reg|ff4|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:7:Reg|ff4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:7:Reg|ff4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff4|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:7:Reg|ff4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y62_N1
dffeas \inst|RegisterFile0|loop1:4:Reg|ff3|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[3]~3_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:4:Reg|ff3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff3|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:4:Reg|ff3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N0
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[3]~20 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[3]~20_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:6:Reg|ff3|int_q~q )) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|loop1:4:Reg|ff3|int_q~q )))))

	.dataa(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:6:Reg|ff3|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:4:Reg|ff3|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~20 .lut_mask = 16'hEE50;
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N2
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[3]~21 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[3]~21_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[3]~20_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff3|int_q~q )) # (!\inst|RegisterFile0|mux2|mux|o_O[3]~20_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff3|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[3]~20_combout ))))

	.dataa(\inst|RegisterFile0|loop1:7:Reg|ff3|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:5:Reg|ff3|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[3]~20_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~21 .lut_mask = 16'hAFC0;
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N22
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[2]~27 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[2]~27_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|loop1:1:Reg|ff2|int_q~q ) # ((\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & 
// (((\inst|RegisterFile0|loop1:0:Reg|ff2|int_q~q  & !\inst|IfIdPipeReg|loop1:17:ff|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:1:Reg|ff2|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:0:Reg|ff2|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~27 .lut_mask = 16'hCCB8;
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N0
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[0]~37 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[0]~37_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:16:ff|int_q~q )) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:1:Reg|ff0|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (\inst|RegisterFile0|loop1:0:Reg|ff0|int_q~q ))))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:0:Reg|ff0|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:1:Reg|ff0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~37 .lut_mask = 16'hDC98;
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N12
cycloneive_lcell_comb \inst|HazardDetectionUnit0|o_IfIdWrite~4 (
// Equation(s):
// \inst|HazardDetectionUnit0|o_IfIdWrite~4_combout  = (\inst|IdExPipeReg|loop1:7:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|IdExPipeReg|loop1:6:ff|int_q~q  $ (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # 
// (!\inst|IdExPipeReg|loop1:7:ff|int_q~q  & (!\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|IdExPipeReg|loop1:6:ff|int_q~q  $ (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:7:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:6:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|HazardDetectionUnit0|o_IfIdWrite~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~4 .lut_mask = 16'h8421;
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N6
cycloneive_lcell_comb \inst|AddrAdder4|loop1:5:FA|int_CarryOut3 (
// Equation(s):
// \inst|AddrAdder4|loop1:5:FA|int_CarryOut3~combout  = (\inst|PC|loop1:5:ff|int_q~q  & (\inst|PC|loop1:4:ff|int_q~q  & (\inst|PC|loop1:3:ff|int_q~q  & \inst|PC|loop1:2:ff|int_q~q )))

	.dataa(\inst|PC|loop1:5:ff|int_q~q ),
	.datab(\inst|PC|loop1:4:ff|int_q~q ),
	.datac(\inst|PC|loop1:3:ff|int_q~q ),
	.datad(\inst|PC|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|AddrAdder4|loop1:5:FA|int_CarryOut3~combout ),
	.cout());
// synopsys translate_off
defparam \inst|AddrAdder4|loop1:5:FA|int_CarryOut3 .lut_mask = 16'h8000;
defparam \inst|AddrAdder4|loop1:5:FA|int_CarryOut3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N22
cycloneive_lcell_comb \inst|ByteComparator0|o_equal~2 (
// Equation(s):
// \inst|ByteComparator0|o_equal~2_combout  = (\inst|RegisterFile0|mux2|mux|o_O[3]~24_combout  & ((\inst|RegisterFile0|mux2|mux|o_O[2]~29_combout  $ (\inst|RegisterFile0|mux1|mux|o_O[2]~29_combout )) # (!\inst|RegisterFile0|mux1|mux|o_O[3]~24_combout ))) # 
// (!\inst|RegisterFile0|mux2|mux|o_O[3]~24_combout  & ((\inst|RegisterFile0|mux1|mux|o_O[3]~24_combout ) # (\inst|RegisterFile0|mux2|mux|o_O[2]~29_combout  $ (\inst|RegisterFile0|mux1|mux|o_O[2]~29_combout ))))

	.dataa(\inst|RegisterFile0|mux2|mux|o_O[3]~24_combout ),
	.datab(\inst|RegisterFile0|mux2|mux|o_O[2]~29_combout ),
	.datac(\inst|RegisterFile0|mux1|mux|o_O[2]~29_combout ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[3]~24_combout ),
	.cin(gnd),
	.combout(\inst|ByteComparator0|o_equal~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ByteComparator0|o_equal~2 .lut_mask = 16'h7DBE;
defparam \inst|ByteComparator0|o_equal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N12
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0_combout  = (\inst|IfIdPipeReg|loop1:4:ff|int_q~q  & \inst|IfIdPipeReg|loop1:36:ff|int_q~q )

	.dataa(\inst|IfIdPipeReg|loop1:4:ff|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IfIdPipeReg|loop1:36:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0 .lut_mask = 16'hAA00;
defparam \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N15
dffeas \inst|IfIdPipeReg|loop1:35:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|AddrAdder4|loop1:3:FA|int_CarryOut1~combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:35:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:35:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:35:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y63_N17
dffeas \inst|ExMemPipeReg|loop1:14:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ExMemPipeReg|loop1:14:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:14:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:14:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:14:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y65_N7
dffeas \inst|IdExPipeReg|loop1:46:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ControlSigMux|o_O~4_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:46:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:46:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:46:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N6
cycloneive_lcell_comb \inst|ControlSigMux|o_O~4 (
// Equation(s):
// \inst|ControlSigMux|o_O~4_combout  = (\inst|control|MemWrite~1_combout  & (\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout  & ((!\inst|IdExPipeReg|loop1:49:ff|int_q~q ) # (!\inst|IdExPipeReg|loop1:50:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:50:ff|int_q~q ),
	.datab(\inst|control|MemWrite~1_combout ),
	.datac(\inst|IdExPipeReg|loop1:49:ff|int_q~q ),
	.datad(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.cin(gnd),
	.combout(\inst|ControlSigMux|o_O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ControlSigMux|o_O~4 .lut_mask = 16'h4C00;
defparam \inst|ControlSigMux|o_O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N0
cycloneive_lcell_comb \inst|RegisterFile0|loop1:7:Reg|ff6|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:7:Reg|ff6|int_q~feeder_combout  = \inst|WBMux|o_O[6]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WBMux|o_O[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:7:Reg|ff6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegisterFile0|loop1:7:Reg|ff6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N6
cycloneive_lcell_comb \inst|RegisterFile0|loop1:4:Reg|ff6|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:4:Reg|ff6|int_q~feeder_combout  = \inst|WBMux|o_O[6]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:4:Reg|ff6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:4:Reg|ff6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N30
cycloneive_lcell_comb \inst|RegisterFile0|loop1:5:Reg|ff5|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:5:Reg|ff5|int_q~feeder_combout  = \inst|WBMux|o_O[5]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WBMux|o_O[5]~1_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:5:Reg|ff5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegisterFile0|loop1:5:Reg|ff5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N30
cycloneive_lcell_comb \inst|RegisterFile0|loop1:7:Reg|ff4|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:7:Reg|ff4|int_q~feeder_combout  = \inst|WBMux|o_O[4]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[4]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:7:Reg|ff4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:7:Reg|ff4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y63_N6
cycloneive_lcell_comb \inst|RegisterFile0|loop1:5:Reg|ff7|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:5:Reg|ff7|int_q~feeder_combout  = \inst|WBMux|o_O[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WBMux|o_O[7]~7_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:5:Reg|ff7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegisterFile0|loop1:5:Reg|ff7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N10
cycloneive_lcell_comb \inst|IdExPipeReg|loop1:10:ff|int_q~feeder (
// Equation(s):
// \inst|IdExPipeReg|loop1:10:ff|int_q~feeder_combout  = \inst|IfIdPipeReg|loop1:21:ff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|IdExPipeReg|loop1:10:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:10:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IdExPipeReg|loop1:10:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N26
cycloneive_lcell_comb \inst|IdExPipeReg|loop1:12:ff|int_q~feeder (
// Equation(s):
// \inst|IdExPipeReg|loop1:12:ff|int_q~feeder_combout  = \inst|IfIdPipeReg|loop1:23:ff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|IdExPipeReg|loop1:12:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:12:ff|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|IdExPipeReg|loop1:12:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N28
cycloneive_lcell_comb \inst|IdExPipeReg|loop1:30:ff|int_q~feeder (
// Equation(s):
// \inst|IdExPipeReg|loop1:30:ff|int_q~feeder_combout  = \inst|RegisterFile0|mux2|mux|o_O[7]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[7]~4_combout ),
	.cin(gnd),
	.combout(\inst|IdExPipeReg|loop1:30:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:30:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IdExPipeReg|loop1:30:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N16
cycloneive_lcell_comb \inst|ExMemPipeReg|loop1:14:ff|int_q~feeder (
// Equation(s):
// \inst|ExMemPipeReg|loop1:14:ff|int_q~feeder_combout  = \inst|IdExPipeReg|loop1:46:ff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IdExPipeReg|loop1:46:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ExMemPipeReg|loop1:14:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:14:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|ExMemPipeReg|loop1:14:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \Branch~output (
	.i(\inst|control|ALUOp[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Branch~output_o ),
	.obar());
// synopsys translate_off
defparam \Branch~output .bus_hold = "false";
defparam \Branch~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \Zero~output (
	.i(!\inst|ALUc0|o_Zero~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Zero~output_o ),
	.obar());
// synopsys translate_off
defparam \Zero~output .bus_hold = "false";
defparam \Zero~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \MemWrite~output (
	.i(\inst|control|MemWrite~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \RegWrite~output (
	.i(\inst|control|RegWrite~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWrite~output .bus_hold = "false";
defparam \RegWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \ALUResult[7]~output (
	.i(\inst|ALUc0|mux|mux|o_O[7]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[7]~output .bus_hold = "false";
defparam \ALUResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \ALUResult[6]~output (
	.i(\inst|ALUc0|mux|mux|o_O[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[6]~output .bus_hold = "false";
defparam \ALUResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \ALUResult[5]~output (
	.i(\inst|ALUc0|mux|mux|o_O[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[5]~output .bus_hold = "false";
defparam \ALUResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \ALUResult[4]~output (
	.i(\inst|ALUc0|mux|mux|o_O[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[4]~output .bus_hold = "false";
defparam \ALUResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ALUResult[3]~output (
	.i(\inst|ALUc0|mux|mux|o_O[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[3]~output .bus_hold = "false";
defparam \ALUResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \ALUResult[2]~output (
	.i(\inst|ALUc0|mux|mux|o_O[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[2]~output .bus_hold = "false";
defparam \ALUResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \ALUResult[1]~output (
	.i(\inst|ALUc0|mux|mux|o_O[1]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[1]~output .bus_hold = "false";
defparam \ALUResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \ALUResult[0]~output (
	.i(\inst|ALUc0|mux|mux|o_O[0]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[0]~output .bus_hold = "false";
defparam \ALUResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \ControlSignals[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ControlSignals[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ControlSignals[7]~output .bus_hold = "false";
defparam \ControlSignals[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \ControlSignals[6]~output (
	.i(!\inst|control|ALUOp [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ControlSignals[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ControlSignals[6]~output .bus_hold = "false";
defparam \ControlSignals[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \ControlSignals[5]~output (
	.i(\inst|control|Jump~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ControlSignals[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ControlSignals[5]~output .bus_hold = "false";
defparam \ControlSignals[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \ControlSignals[4]~output (
	.i(\inst|control|MemRead~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ControlSignals[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ControlSignals[4]~output .bus_hold = "false";
defparam \ControlSignals[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \ControlSignals[3]~output (
	.i(\inst|control|MemRead~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ControlSignals[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ControlSignals[3]~output .bus_hold = "false";
defparam \ControlSignals[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \ControlSignals[2]~output (
	.i(!\inst|control|ALUOp [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ControlSignals[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ControlSignals[2]~output .bus_hold = "false";
defparam \ControlSignals[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \ControlSignals[1]~output (
	.i(\inst|control|ALUOp[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ControlSignals[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ControlSignals[1]~output .bus_hold = "false";
defparam \ControlSignals[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \ControlSignals[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ControlSignals[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ControlSignals[0]~output .bus_hold = "false";
defparam \ControlSignals[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \FA[1]~output (
	.i(\inst|ForwardingUnit0|o_FowardA[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FA[1]~output .bus_hold = "false";
defparam \FA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \FA[0]~output (
	.i(\inst|ForwardingUnit0|o_FowardA[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FA[0]~output .bus_hold = "false";
defparam \FA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \FB[1]~output (
	.i(\inst|ForwardingUnit0|o_FowardB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FB[1]~output .bus_hold = "false";
defparam \FB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \FB[0]~output (
	.i(\inst|ForwardingUnit0|o_FowardB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FB[0]~output .bus_hold = "false";
defparam \FB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \Instruction[31]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[31]~output .bus_hold = "false";
defparam \Instruction[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Instruction[30]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[30]~output .bus_hold = "false";
defparam \Instruction[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \Instruction[29]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[29]~output .bus_hold = "false";
defparam \Instruction[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \Instruction[28]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[28]~output .bus_hold = "false";
defparam \Instruction[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \Instruction[27]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[27]~output .bus_hold = "false";
defparam \Instruction[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \Instruction[26]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[26]~output .bus_hold = "false";
defparam \Instruction[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \Instruction[25]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[25]~output .bus_hold = "false";
defparam \Instruction[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \Instruction[24]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[24]~output .bus_hold = "false";
defparam \Instruction[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \Instruction[23]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[23]~output .bus_hold = "false";
defparam \Instruction[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Instruction[22]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[22]~output .bus_hold = "false";
defparam \Instruction[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \Instruction[21]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[21]~output .bus_hold = "false";
defparam \Instruction[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \Instruction[20]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[20]~output .bus_hold = "false";
defparam \Instruction[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \Instruction[19]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[19]~output .bus_hold = "false";
defparam \Instruction[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \Instruction[18]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[18]~output .bus_hold = "false";
defparam \Instruction[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \Instruction[17]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[17]~output .bus_hold = "false";
defparam \Instruction[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Instruction[16]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[16]~output .bus_hold = "false";
defparam \Instruction[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \Instruction[15]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[15]~output .bus_hold = "false";
defparam \Instruction[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Instruction[14]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[14]~output .bus_hold = "false";
defparam \Instruction[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Instruction[13]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[13]~output .bus_hold = "false";
defparam \Instruction[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Instruction[12]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[12]~output .bus_hold = "false";
defparam \Instruction[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \Instruction[11]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[11]~output .bus_hold = "false";
defparam \Instruction[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \Instruction[10]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[10]~output .bus_hold = "false";
defparam \Instruction[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \Instruction[9]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[9]~output .bus_hold = "false";
defparam \Instruction[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \Instruction[8]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[8]~output .bus_hold = "false";
defparam \Instruction[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \Instruction[7]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[7]~output .bus_hold = "false";
defparam \Instruction[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \Instruction[6]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[6]~output .bus_hold = "false";
defparam \Instruction[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \Instruction[5]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[5]~output .bus_hold = "false";
defparam \Instruction[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Instruction[4]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[4]~output .bus_hold = "false";
defparam \Instruction[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Instruction[3]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[3]~output .bus_hold = "false";
defparam \Instruction[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \Instruction[2]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[2]~output .bus_hold = "false";
defparam \Instruction[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \Instruction[1]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[1]~output .bus_hold = "false";
defparam \Instruction[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \Instruction[0]~output (
	.i(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Instruction[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Instruction[0]~output .bus_hold = "false";
defparam \Instruction[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \PC[7]~output (
	.i(\inst|PC|loop1:7:ff|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \PC[6]~output (
	.i(\inst|PC|loop1:6:ff|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \PC[5]~output (
	.i(\inst|PC|loop1:5:ff|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \PC[4]~output (
	.i(\inst|PC|loop1:4:ff|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \PC[3]~output (
	.i(\inst|PC|loop1:3:ff|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \PC[2]~output (
	.i(\inst|PC|loop1:2:ff|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \PC[1]~output (
	.i(\inst|PC|loop1:1:ff|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \PC[0]~output (
	.i(\inst|PC|loop1:0:ff|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \ReadData1[7]~output (
	.i(\inst|RegisterFile0|mux1|mux|o_O[7]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[7]~output .bus_hold = "false";
defparam \ReadData1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \ReadData1[6]~output (
	.i(\inst|RegisterFile0|mux1|mux|o_O[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[6]~output .bus_hold = "false";
defparam \ReadData1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \ReadData1[5]~output (
	.i(\inst|RegisterFile0|mux1|mux|o_O[5]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[5]~output .bus_hold = "false";
defparam \ReadData1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \ReadData1[4]~output (
	.i(\inst|RegisterFile0|mux1|mux|o_O[4]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[4]~output .bus_hold = "false";
defparam \ReadData1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ReadData1[3]~output (
	.i(\inst|RegisterFile0|mux1|mux|o_O[3]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[3]~output .bus_hold = "false";
defparam \ReadData1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \ReadData1[2]~output (
	.i(\inst|RegisterFile0|mux1|mux|o_O[2]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[2]~output .bus_hold = "false";
defparam \ReadData1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \ReadData1[1]~output (
	.i(\inst|RegisterFile0|mux1|mux|o_O[1]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[1]~output .bus_hold = "false";
defparam \ReadData1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \ReadData1[0]~output (
	.i(\inst|RegisterFile0|mux1|mux|o_O[0]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[0]~output .bus_hold = "false";
defparam \ReadData1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \ReadData2[7]~output (
	.i(\inst|RegisterFile0|mux2|mux|o_O[7]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[7]~output .bus_hold = "false";
defparam \ReadData2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ReadData2[6]~output (
	.i(\inst|RegisterFile0|mux2|mux|o_O[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[6]~output .bus_hold = "false";
defparam \ReadData2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \ReadData2[5]~output (
	.i(\inst|RegisterFile0|mux2|mux|o_O[5]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[5]~output .bus_hold = "false";
defparam \ReadData2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \ReadData2[4]~output (
	.i(\inst|RegisterFile0|mux2|mux|o_O[4]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[4]~output .bus_hold = "false";
defparam \ReadData2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \ReadData2[3]~output (
	.i(\inst|RegisterFile0|mux2|mux|o_O[3]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[3]~output .bus_hold = "false";
defparam \ReadData2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \ReadData2[2]~output (
	.i(\inst|RegisterFile0|mux2|mux|o_O[2]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[2]~output .bus_hold = "false";
defparam \ReadData2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \ReadData2[1]~output (
	.i(\inst|RegisterFile0|mux2|mux|o_O[1]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[1]~output .bus_hold = "false";
defparam \ReadData2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \ReadData2[0]~output (
	.i(\inst|RegisterFile0|mux2|mux|o_O[0]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[0]~output .bus_hold = "false";
defparam \ReadData2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \WriteData[7]~output (
	.i(\inst|WBMux|o_O[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \WriteData[6]~output (
	.i(\inst|WBMux|o_O[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \WriteData[5]~output (
	.i(\inst|WBMux|o_O[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \WriteData[4]~output (
	.i(\inst|WBMux|o_O[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \WriteData[3]~output (
	.i(\inst|WBMux|o_O[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \WriteData[2]~output (
	.i(\inst|WBMux|o_O[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \WriteData[1]~output (
	.i(\inst|WBMux|o_O[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \WriteData[0]~output (
	.i(\inst|WBMux|o_O[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N18
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \resetBar~input (
	.i(resetBar),
	.ibar(gnd),
	.o(\resetBar~input_o ));
// synopsys translate_off
defparam \resetBar~input .bus_hold = "false";
defparam \resetBar~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \resetBar~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\resetBar~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetBar~inputclkctrl_outclk ));
// synopsys translate_off
defparam \resetBar~inputclkctrl .clock_type = "global clock";
defparam \resetBar~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X50_Y65_N3
dffeas \inst|IfIdPipeReg|loop1:33:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|PC|loop1:1:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:33:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:33:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:33:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N16
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0_combout  = (\inst|IfIdPipeReg|loop1:33:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:1:ff|int_q~q ) # ((\inst|IfIdPipeReg|loop1:0:ff|int_q~q  & \inst|IfIdPipeReg|loop1:32:ff|int_q~q )))) # 
// (!\inst|IfIdPipeReg|loop1:33:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:0:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:1:ff|int_q~q  & \inst|IfIdPipeReg|loop1:32:ff|int_q~q )))

	.dataa(\inst|IfIdPipeReg|loop1:0:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:33:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:1:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:32:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0 .lut_mask = 16'hE8C0;
defparam \inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N2
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1_combout  = (\inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0_combout  & ((\inst|IfIdPipeReg|loop1:34:ff|int_q~q ) # (\inst|IfIdPipeReg|loop1:2:ff|int_q~q )))

	.dataa(\inst|IfIdPipeReg|loop1:34:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:2:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1 .lut_mask = 16'hEE00;
defparam \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N18
cycloneive_lcell_comb \inst|AddrAdder4|loop1:6:FA|int_CarryOut1 (
// Equation(s):
// \inst|AddrAdder4|loop1:6:FA|int_CarryOut1~combout  = \inst|AddrAdder4|loop1:5:FA|int_CarryOut3~combout  $ (\inst|PC|loop1:6:ff|int_q~q )

	.dataa(\inst|AddrAdder4|loop1:5:FA|int_CarryOut3~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|PC|loop1:6:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|AddrAdder4|loop1:6:FA|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|AddrAdder4|loop1:6:FA|int_CarryOut1 .lut_mask = 16'h55AA;
defparam \inst|AddrAdder4|loop1:6:FA|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y65_N19
dffeas \inst|IfIdPipeReg|loop1:38:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|AddrAdder4|loop1:6:FA|int_CarryOut1~combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:38:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:38:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:38:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\inst|PC|loop1:7:ff|int_q~q ,\inst|PC|loop1:6:ff|int_q~q ,\inst|PC|loop1:5:ff|int_q~q ,\inst|PC|loop1:4:ff|int_q~q ,\inst|PC|loop1:3:ff|int_q~q ,\inst|PC|loop1:2:ff|int_q~q ,\inst|PC|loop1:1:ff|int_q~q ,\inst|PC|loop1:0:ff|int_q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "LPM_ROM.mif";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapathPipeline:inst|InstructionMem:InstructionMem0|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|ALTSYNCRAM";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFA00000000000002FFFF000000000000010003000000000000030820000000000000030001000000000000020000;
// synopsys translate_on

// Location: FF_X48_Y65_N13
dffeas \inst|IfIdPipeReg|loop1:7:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [7]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:7:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:7:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:7:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N0
cycloneive_lcell_comb \inst|AddrAdder4|loop1:7:FA|int_CarryOut1 (
// Equation(s):
// \inst|AddrAdder4|loop1:7:FA|int_CarryOut1~combout  = \inst|PC|loop1:7:ff|int_q~q  $ (((\inst|AddrAdder4|loop1:5:FA|int_CarryOut3~combout  & \inst|PC|loop1:6:ff|int_q~q )))

	.dataa(\inst|AddrAdder4|loop1:5:FA|int_CarryOut3~combout ),
	.datab(\inst|PC|loop1:6:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|PC|loop1:7:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|AddrAdder4|loop1:7:FA|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|AddrAdder4|loop1:7:FA|int_CarryOut1 .lut_mask = 16'h7788;
defparam \inst|AddrAdder4|loop1:7:FA|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y65_N31
dffeas \inst|IfIdPipeReg|loop1:39:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|AddrAdder4|loop1:7:FA|int_CarryOut1~combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:39:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:39:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:39:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N30
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:7:FA|o_Sum~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:7:FA|o_Sum~0_combout  = \inst|IfIdPipeReg|loop1:39:ff|int_q~q  $ (((\inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0_combout  & ((\inst|IfIdPipeReg|loop1:6:ff|int_q~q ) # (\inst|IfIdPipeReg|loop1:38:ff|int_q~q ))) # 
// (!\inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0_combout  & (\inst|IfIdPipeReg|loop1:6:ff|int_q~q  & \inst|IfIdPipeReg|loop1:38:ff|int_q~q ))))

	.dataa(\inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0_combout ),
	.datab(\inst|IfIdPipeReg|loop1:6:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:39:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:38:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:7:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:7:FA|o_Sum~0 .lut_mask = 16'h1E78;
defparam \inst|BranchAddrAdder|loop1:7:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\inst|PC|loop1:7:ff|int_q~q ,\inst|PC|loop1:6:ff|int_q~q ,\inst|PC|loop1:5:ff|int_q~q ,\inst|PC|loop1:4:ff|int_q~q ,\inst|PC|loop1:3:ff|int_q~q ,\inst|PC|loop1:2:ff|int_q~q ,\inst|PC|loop1:1:ff|int_q~q ,\inst|PC|loop1:0:ff|int_q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .init_file = "LPM_ROM.mif";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "datapathPipeline:inst|InstructionMem:InstructionMem0|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|ALTSYNCRAM";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 18;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 18;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|InstructionMem0|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000408000000000000000408000000000000002B00000000000000000010000000000000002300000000000000002300;
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N26
cycloneive_lcell_comb \inst|IfIdPipeReg|loop1:28:ff|int_q~feeder (
// Equation(s):
// \inst|IfIdPipeReg|loop1:28:ff|int_q~feeder_combout  = \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst|IfIdPipeReg|loop1:28:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:28:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IfIdPipeReg|loop1:28:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y65_N27
dffeas \inst|IfIdPipeReg|loop1:28:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IfIdPipeReg|loop1:28:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:28:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:28:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:28:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y65_N1
dffeas \inst|IfIdPipeReg|loop1:26:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [26]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:26:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:26:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:26:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y65_N13
dffeas \inst|IfIdPipeReg|loop1:30:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [30]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:30:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:30:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:30:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y65_N25
dffeas \inst|IfIdPipeReg|loop1:29:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [29]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:29:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:29:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:29:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N12
cycloneive_lcell_comb \inst|control|ALUOp[0]~0 (
// Equation(s):
// \inst|control|ALUOp[0]~0_combout  = (!\inst|IfIdPipeReg|loop1:31:ff|int_q~q  & (!\inst|IfIdPipeReg|loop1:26:ff|int_q~q  & (!\inst|IfIdPipeReg|loop1:30:ff|int_q~q  & !\inst|IfIdPipeReg|loop1:29:ff|int_q~q )))

	.dataa(\inst|IfIdPipeReg|loop1:31:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:26:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:30:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:29:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|control|ALUOp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|control|ALUOp[0]~0 .lut_mask = 16'h0001;
defparam \inst|control|ALUOp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N2
cycloneive_lcell_comb \inst|control|IFFlush (
// Equation(s):
// \inst|control|IFFlush~combout  = (!\inst|IfIdPipeReg|loop1:27:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:28:ff|int_q~q  & (\inst|control|ALUOp[0]~0_combout  & \inst|ByteComparator0|o_equal~4_combout )))

	.dataa(\inst|IfIdPipeReg|loop1:27:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:28:ff|int_q~q ),
	.datac(\inst|control|ALUOp[0]~0_combout ),
	.datad(\inst|ByteComparator0|o_equal~4_combout ),
	.cin(gnd),
	.combout(\inst|control|IFFlush~combout ),
	.cout());
// synopsys translate_off
defparam \inst|control|IFFlush .lut_mask = 16'h4000;
defparam \inst|control|IFFlush .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N10
cycloneive_lcell_comb \inst|PCInputMux|o_O[7]~0 (
// Equation(s):
// \inst|PCInputMux|o_O[7]~0_combout  = (\inst|control|IFFlush~combout  & ((\inst|IfIdPipeReg|loop1:7:ff|int_q~q  $ (\inst|BranchAddrAdder|loop1:7:FA|o_Sum~0_combout )))) # (!\inst|control|IFFlush~combout  & (\inst|AddrAdder4|loop1:7:FA|int_CarryOut1~combout 
// ))

	.dataa(\inst|AddrAdder4|loop1:7:FA|int_CarryOut1~combout ),
	.datab(\inst|IfIdPipeReg|loop1:7:ff|int_q~q ),
	.datac(\inst|BranchAddrAdder|loop1:7:FA|o_Sum~0_combout ),
	.datad(\inst|control|IFFlush~combout ),
	.cin(gnd),
	.combout(\inst|PCInputMux|o_O[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCInputMux|o_O[7]~0 .lut_mask = 16'h3CAA;
defparam \inst|PCInputMux|o_O[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y65_N11
dffeas \inst|PC|loop1:7:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|PCInputMux|o_O[7]~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|loop1:7:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|loop1:7:ff|int_q .is_wysiwyg = "true";
defparam \inst|PC|loop1:7:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y65_N29
dffeas \inst|IfIdPipeReg|loop1:6:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [6]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:6:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:6:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:6:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N14
cycloneive_lcell_comb \inst|AddrAdder4|loop1:5:FA|int_CarryOut1 (
// Equation(s):
// \inst|AddrAdder4|loop1:5:FA|int_CarryOut1~combout  = \inst|PC|loop1:5:ff|int_q~q  $ (((\inst|PC|loop1:4:ff|int_q~q  & (\inst|PC|loop1:3:ff|int_q~q  & \inst|PC|loop1:2:ff|int_q~q ))))

	.dataa(\inst|PC|loop1:5:ff|int_q~q ),
	.datab(\inst|PC|loop1:4:ff|int_q~q ),
	.datac(\inst|PC|loop1:3:ff|int_q~q ),
	.datad(\inst|PC|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|AddrAdder4|loop1:5:FA|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|AddrAdder4|loop1:5:FA|int_CarryOut1 .lut_mask = 16'h6AAA;
defparam \inst|AddrAdder4|loop1:5:FA|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y65_N15
dffeas \inst|IfIdPipeReg|loop1:37:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|AddrAdder4|loop1:5:FA|int_CarryOut1~combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:37:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:37:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:37:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N26
cycloneive_lcell_comb \inst|AddrAdder4|loop1:4:FA|int_CarryOut1 (
// Equation(s):
// \inst|AddrAdder4|loop1:4:FA|int_CarryOut1~combout  = \inst|PC|loop1:4:ff|int_q~q  $ (((\inst|PC|loop1:3:ff|int_q~q  & \inst|PC|loop1:2:ff|int_q~q )))

	.dataa(gnd),
	.datab(\inst|PC|loop1:4:ff|int_q~q ),
	.datac(\inst|PC|loop1:3:ff|int_q~q ),
	.datad(\inst|PC|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|AddrAdder4|loop1:4:FA|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|AddrAdder4|loop1:4:FA|int_CarryOut1 .lut_mask = 16'h3CCC;
defparam \inst|AddrAdder4|loop1:4:FA|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y65_N1
dffeas \inst|IfIdPipeReg|loop1:36:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|AddrAdder4|loop1:4:FA|int_CarryOut1~combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:36:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:36:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:36:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y65_N23
dffeas \inst|IfIdPipeReg|loop1:4:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:4:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:4:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:4:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N10
cycloneive_lcell_comb \inst|IfIdPipeReg|loop1:34:ff|int_q~0 (
// Equation(s):
// \inst|IfIdPipeReg|loop1:34:ff|int_q~0_combout  = !\inst|PC|loop1:2:ff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|PC|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|IfIdPipeReg|loop1:34:ff|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:34:ff|int_q~0 .lut_mask = 16'h00FF;
defparam \inst|IfIdPipeReg|loop1:34:ff|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N11
dffeas \inst|IfIdPipeReg|loop1:34:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IfIdPipeReg|loop1:34:ff|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:34:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:34:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:34:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N28
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0_combout  = (\inst|IfIdPipeReg|loop1:2:ff|int_q~q  & \inst|IfIdPipeReg|loop1:34:ff|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|IfIdPipeReg|loop1:2:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:34:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0 .lut_mask = 16'hF000;
defparam \inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N30
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0_combout  = (\inst|IfIdPipeReg|loop1:35:ff|int_q~q  & ((\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1_combout ) # ((\inst|IfIdPipeReg|loop1:3:ff|int_q~q ) # 
// (\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0_combout )))) # (!\inst|IfIdPipeReg|loop1:35:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:3:ff|int_q~q  & ((\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1_combout ) # 
// (\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:35:ff|int_q~q ),
	.datab(\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1_combout ),
	.datac(\inst|IfIdPipeReg|loop1:3:ff|int_q~q ),
	.datad(\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0 .lut_mask = 16'hFAE8;
defparam \inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N20
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1_combout  = (\inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0_combout  & ((\inst|IfIdPipeReg|loop1:36:ff|int_q~q ) # (\inst|IfIdPipeReg|loop1:4:ff|int_q~q )))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:36:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:4:ff|int_q~q ),
	.datad(\inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1 .lut_mask = 16'hFC00;
defparam \inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N8
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0_combout  = (\inst|IfIdPipeReg|loop1:37:ff|int_q~q  & ((\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0_combout ) # ((\inst|IfIdPipeReg|loop1:5:ff|int_q~q ) # 
// (\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1_combout )))) # (!\inst|IfIdPipeReg|loop1:37:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:5:ff|int_q~q  & ((\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0_combout ) # 
// (\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1_combout ))))

	.dataa(\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0_combout ),
	.datab(\inst|IfIdPipeReg|loop1:37:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:5:ff|int_q~q ),
	.datad(\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1_combout ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0 .lut_mask = 16'hFCE8;
defparam \inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N28
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:6:FA|o_Sum~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:6:FA|o_Sum~0_combout  = \inst|IfIdPipeReg|loop1:38:ff|int_q~q  $ (\inst|IfIdPipeReg|loop1:6:ff|int_q~q  $ (\inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:38:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:6:ff|int_q~q ),
	.datad(\inst|BranchAddrAdder|loop1:5:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:6:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:6:FA|o_Sum~0 .lut_mask = 16'hC33C;
defparam \inst|BranchAddrAdder|loop1:6:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N16
cycloneive_lcell_comb \inst|PCInputMux|o_O[6]~1 (
// Equation(s):
// \inst|PCInputMux|o_O[6]~1_combout  = (\inst|control|IFFlush~combout  & (((\inst|BranchAddrAdder|loop1:6:FA|o_Sum~0_combout )))) # (!\inst|control|IFFlush~combout  & (\inst|AddrAdder4|loop1:5:FA|int_CarryOut3~combout  $ (((\inst|PC|loop1:6:ff|int_q~q )))))

	.dataa(\inst|AddrAdder4|loop1:5:FA|int_CarryOut3~combout ),
	.datab(\inst|BranchAddrAdder|loop1:6:FA|o_Sum~0_combout ),
	.datac(\inst|PC|loop1:6:ff|int_q~q ),
	.datad(\inst|control|IFFlush~combout ),
	.cin(gnd),
	.combout(\inst|PCInputMux|o_O[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCInputMux|o_O[6]~1 .lut_mask = 16'hCC5A;
defparam \inst|PCInputMux|o_O[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y65_N17
dffeas \inst|PC|loop1:6:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|PCInputMux|o_O[6]~1_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|loop1:6:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|loop1:6:ff|int_q .is_wysiwyg = "true";
defparam \inst|PC|loop1:6:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y65_N9
dffeas \inst|IfIdPipeReg|loop1:5:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [5]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:5:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:5:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:5:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N4
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:5:FA|o_Sum (
// Equation(s):
// \inst|BranchAddrAdder|loop1:5:FA|o_Sum~combout  = \inst|IfIdPipeReg|loop1:5:ff|int_q~q  $ (\inst|IfIdPipeReg|loop1:37:ff|int_q~q  $ (((\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0_combout ) # (\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1_combout ))))

	.dataa(\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~0_combout ),
	.datab(\inst|IfIdPipeReg|loop1:5:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:37:ff|int_q~q ),
	.datad(\inst|BranchAddrAdder|loop1:4:FA|o_CarryOut~1_combout ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:5:FA|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:5:FA|o_Sum .lut_mask = 16'hC396;
defparam \inst|BranchAddrAdder|loop1:5:FA|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N2
cycloneive_lcell_comb \inst|PCInputMux|o_O[5]~2 (
// Equation(s):
// \inst|PCInputMux|o_O[5]~2_combout  = (\inst|control|ALUOp[0]~1_combout  & ((\inst|ByteComparator0|o_equal~4_combout  & ((\inst|BranchAddrAdder|loop1:5:FA|o_Sum~combout ))) # (!\inst|ByteComparator0|o_equal~4_combout  & 
// (\inst|AddrAdder4|loop1:5:FA|int_CarryOut1~combout )))) # (!\inst|control|ALUOp[0]~1_combout  & (\inst|AddrAdder4|loop1:5:FA|int_CarryOut1~combout ))

	.dataa(\inst|AddrAdder4|loop1:5:FA|int_CarryOut1~combout ),
	.datab(\inst|control|ALUOp[0]~1_combout ),
	.datac(\inst|ByteComparator0|o_equal~4_combout ),
	.datad(\inst|BranchAddrAdder|loop1:5:FA|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst|PCInputMux|o_O[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCInputMux|o_O[5]~2 .lut_mask = 16'hEA2A;
defparam \inst|PCInputMux|o_O[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y65_N3
dffeas \inst|PC|loop1:5:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|PCInputMux|o_O[5]~2_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|loop1:5:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|loop1:5:ff|int_q .is_wysiwyg = "true";
defparam \inst|PC|loop1:5:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y62_N27
dffeas \inst|IfIdPipeReg|loop1:23:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [23]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:23:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:23:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y65_N13
dffeas \inst|IfIdPipeReg|loop1:0:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [0]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:0:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:0:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:0:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y65_N19
dffeas \inst|IdExPipeReg|loop1:15:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:0:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:15:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:15:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:15:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y65_N23
dffeas \inst|IdExPipeReg|loop1:18:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:3:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:18:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:18:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:18:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N18
cycloneive_lcell_comb \inst|control|ALUOp[1] (
// Equation(s):
// \inst|control|ALUOp [1] = (\inst|IfIdPipeReg|loop1:28:ff|int_q~q ) # ((\inst|IfIdPipeReg|loop1:27:ff|int_q~q ) # (!\inst|control|ALUOp[0]~0_combout ))

	.dataa(\inst|IfIdPipeReg|loop1:28:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:27:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|control|ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|control|ALUOp [1]),
	.cout());
// synopsys translate_off
defparam \inst|control|ALUOp[1] .lut_mask = 16'hEEFF;
defparam \inst|control|ALUOp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N21
dffeas \inst|IdExPipeReg|loop1:49:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ByteComparator0|o_equal~4_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:49:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:49:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:49:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N20
cycloneive_lcell_comb \inst|ControlSigMux|o_O~1 (
// Equation(s):
// \inst|ControlSigMux|o_O~1_combout  = (!\inst|control|ALUOp [1] & (\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout  & ((!\inst|IdExPipeReg|loop1:49:ff|int_q~q ) # (!\inst|IdExPipeReg|loop1:50:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:50:ff|int_q~q ),
	.datab(\inst|control|ALUOp [1]),
	.datac(\inst|IdExPipeReg|loop1:49:ff|int_q~q ),
	.datad(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.cin(gnd),
	.combout(\inst|ControlSigMux|o_O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ControlSigMux|o_O~1 .lut_mask = 16'h1300;
defparam \inst|ControlSigMux|o_O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y65_N21
dffeas \inst|IdExPipeReg|loop1:39:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ControlSigMux|o_O~1_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:39:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:39:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N12
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[7]~2 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[7]~2_combout  = ((!\inst|IdExPipeReg|loop1:17:ff|int_q~q  & ((!\inst|IdExPipeReg|loop1:18:ff|int_q~q ) # (!\inst|IdExPipeReg|loop1:15:ff|int_q~q )))) # (!\inst|IdExPipeReg|loop1:39:ff|int_q~q )

	.dataa(\inst|IdExPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:15:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:18:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[7]~2 .lut_mask = 16'h15FF;
defparam \inst|ALUc0|mux|mux|o_O[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y64_N27
dffeas \inst|IfIdPipeReg|loop1:13:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [13]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:13:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:13:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:13:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y64_N9
dffeas \inst|IdExPipeReg|loop1:2:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:13:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:2:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:2:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:2:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N24
cycloneive_lcell_comb \inst|DstRegMux|o_O[2]~3 (
// Equation(s):
// \inst|DstRegMux|o_O[2]~3_combout  = (\inst|IdExPipeReg|loop1:39:ff|int_q~q  & (\inst|IdExPipeReg|loop1:7:ff|int_q~q )) # (!\inst|IdExPipeReg|loop1:39:ff|int_q~q  & ((\inst|IdExPipeReg|loop1:2:ff|int_q~q )))

	.dataa(\inst|IdExPipeReg|loop1:7:ff|int_q~q ),
	.datab(gnd),
	.datac(\inst|IdExPipeReg|loop1:2:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|DstRegMux|o_O[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|DstRegMux|o_O[2]~3 .lut_mask = 16'hAAF0;
defparam \inst|DstRegMux|o_O[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y64_N25
dffeas \inst|ExMemPipeReg|loop1:2:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|DstRegMux|o_O[2]~3_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:2:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:2:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:2:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y64_N21
dffeas \inst|IfIdPipeReg|loop1:12:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [12]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:12:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:12:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:12:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y64_N31
dffeas \inst|IdExPipeReg|loop1:1:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:12:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:1:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:1:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:1:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N14
cycloneive_lcell_comb \inst|DstRegMux|o_O[1]~4 (
// Equation(s):
// \inst|DstRegMux|o_O[1]~4_combout  = (\inst|IdExPipeReg|loop1:39:ff|int_q~q  & (\inst|IdExPipeReg|loop1:6:ff|int_q~q )) # (!\inst|IdExPipeReg|loop1:39:ff|int_q~q  & ((\inst|IdExPipeReg|loop1:1:ff|int_q~q )))

	.dataa(\inst|IdExPipeReg|loop1:6:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:1:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|DstRegMux|o_O[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|DstRegMux|o_O[1]~4 .lut_mask = 16'hACAC;
defparam \inst|DstRegMux|o_O[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y64_N15
dffeas \inst|ExMemPipeReg|loop1:1:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|DstRegMux|o_O[1]~4_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:1:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:1:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:1:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y62_N19
dffeas \inst|IfIdPipeReg|loop1:22:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [22]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:22:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:22:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N16
cycloneive_lcell_comb \inst|IdExPipeReg|loop1:11:ff|int_q~feeder (
// Equation(s):
// \inst|IdExPipeReg|loop1:11:ff|int_q~feeder_combout  = \inst|IfIdPipeReg|loop1:22:ff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|IdExPipeReg|loop1:11:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:11:ff|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|IdExPipeReg|loop1:11:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y64_N17
dffeas \inst|IdExPipeReg|loop1:11:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IdExPipeReg|loop1:11:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:11:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:11:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:11:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N20
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseA~5 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseA~5_combout  = (\inst|IdExPipeReg|loop1:12:ff|int_q~q  & (\inst|ExMemPipeReg|loop1:2:ff|int_q~q  & (\inst|ExMemPipeReg|loop1:1:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:11:ff|int_q~q )))) # 
// (!\inst|IdExPipeReg|loop1:12:ff|int_q~q  & (!\inst|ExMemPipeReg|loop1:2:ff|int_q~q  & (\inst|ExMemPipeReg|loop1:1:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:11:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:12:ff|int_q~q ),
	.datab(\inst|ExMemPipeReg|loop1:2:ff|int_q~q ),
	.datac(\inst|ExMemPipeReg|loop1:1:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:11:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseA~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseA~5 .lut_mask = 16'h9009;
defparam \inst|ForwardingUnit0|int_caseA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N22
cycloneive_lcell_comb \inst|IfIdPipeReg|loop1:11:ff|int_q~feeder (
// Equation(s):
// \inst|IfIdPipeReg|loop1:11:ff|int_q~feeder_combout  = \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst|IfIdPipeReg|loop1:11:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:11:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IfIdPipeReg|loop1:11:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N23
dffeas \inst|IfIdPipeReg|loop1:11:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IfIdPipeReg|loop1:11:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:11:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:11:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:11:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y64_N17
dffeas \inst|IdExPipeReg|loop1:0:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:11:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:0:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:0:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:0:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N16
cycloneive_lcell_comb \inst|DstRegMux|o_O[0]~2 (
// Equation(s):
// \inst|DstRegMux|o_O[0]~2_combout  = (\inst|IdExPipeReg|loop1:39:ff|int_q~q  & (\inst|IdExPipeReg|loop1:5:ff|int_q~q )) # (!\inst|IdExPipeReg|loop1:39:ff|int_q~q  & ((\inst|IdExPipeReg|loop1:0:ff|int_q~q )))

	.dataa(\inst|IdExPipeReg|loop1:5:ff|int_q~q ),
	.datab(gnd),
	.datac(\inst|IdExPipeReg|loop1:0:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|DstRegMux|o_O[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|DstRegMux|o_O[0]~2 .lut_mask = 16'hAAF0;
defparam \inst|DstRegMux|o_O[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y64_N15
dffeas \inst|ExMemPipeReg|loop1:0:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DstRegMux|o_O[0]~2_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:0:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:0:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:0:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y65_N11
dffeas \inst|IdExPipeReg|loop1:50:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|control|ALUOp[0]~1_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:50:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:50:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:50:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N14
cycloneive_lcell_comb \inst|ControlSigMux|o_O~3 (
// Equation(s):
// \inst|ControlSigMux|o_O~3_combout  = (\inst|control|RegWrite~0_combout  & (\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout  & ((!\inst|IdExPipeReg|loop1:50:ff|int_q~q ) # (!\inst|IdExPipeReg|loop1:49:ff|int_q~q ))))

	.dataa(\inst|control|RegWrite~0_combout ),
	.datab(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.datac(\inst|IdExPipeReg|loop1:49:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:50:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ControlSigMux|o_O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ControlSigMux|o_O~3 .lut_mask = 16'h0888;
defparam \inst|ControlSigMux|o_O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y65_N15
dffeas \inst|IdExPipeReg|loop1:48:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ControlSigMux|o_O~3_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:48:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:48:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:48:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y64_N9
dffeas \inst|ExMemPipeReg|loop1:16:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IdExPipeReg|loop1:48:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:16:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:16:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:16:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N18
cycloneive_lcell_comb \inst|IfIdPipeReg|loop1:15:ff|int_q~feeder (
// Equation(s):
// \inst|IfIdPipeReg|loop1:15:ff|int_q~feeder_combout  = \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst|IfIdPipeReg|loop1:15:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:15:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IfIdPipeReg|loop1:15:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N19
dffeas \inst|IfIdPipeReg|loop1:15:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IfIdPipeReg|loop1:15:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:15:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:15:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:15:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N20
cycloneive_lcell_comb \inst|IdExPipeReg|loop1:4:ff|int_q~feeder (
// Equation(s):
// \inst|IdExPipeReg|loop1:4:ff|int_q~feeder_combout  = \inst|IfIdPipeReg|loop1:15:ff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IfIdPipeReg|loop1:15:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|IdExPipeReg|loop1:4:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:4:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IdExPipeReg|loop1:4:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N21
dffeas \inst|IdExPipeReg|loop1:4:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IdExPipeReg|loop1:4:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:4:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:4:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:4:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N4
cycloneive_lcell_comb \inst|DstRegMux|o_O[4]~0 (
// Equation(s):
// \inst|DstRegMux|o_O[4]~0_combout  = (\inst|IdExPipeReg|loop1:39:ff|int_q~q  & (\inst|IdExPipeReg|loop1:9:ff|int_q~q )) # (!\inst|IdExPipeReg|loop1:39:ff|int_q~q  & ((\inst|IdExPipeReg|loop1:4:ff|int_q~q )))

	.dataa(\inst|IdExPipeReg|loop1:9:ff|int_q~q ),
	.datab(gnd),
	.datac(\inst|IdExPipeReg|loop1:4:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|DstRegMux|o_O[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|DstRegMux|o_O[4]~0 .lut_mask = 16'hAAF0;
defparam \inst|DstRegMux|o_O[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N5
dffeas \inst|ExMemPipeReg|loop1:4:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|DstRegMux|o_O[4]~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:4:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:4:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:4:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N26
cycloneive_lcell_comb \inst|IfIdPipeReg|loop1:25:ff|int_q~feeder (
// Equation(s):
// \inst|IfIdPipeReg|loop1:25:ff|int_q~feeder_combout  = \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst|IfIdPipeReg|loop1:25:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:25:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IfIdPipeReg|loop1:25:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N27
dffeas \inst|IfIdPipeReg|loop1:25:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IfIdPipeReg|loop1:25:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:25:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:25:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:25:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y64_N29
dffeas \inst|IdExPipeReg|loop1:14:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:25:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:14:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:14:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:14:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y64_N1
dffeas \inst|IfIdPipeReg|loop1:24:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [24]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:24:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:24:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:24:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y64_N25
dffeas \inst|IdExPipeReg|loop1:13:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:24:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:13:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:13:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:13:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N28
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseA~3 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseA~3_combout  = (\inst|ExMemPipeReg|loop1:3:ff|int_q~q  & (\inst|IdExPipeReg|loop1:13:ff|int_q~q  & (\inst|ExMemPipeReg|loop1:4:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:14:ff|int_q~q )))) # 
// (!\inst|ExMemPipeReg|loop1:3:ff|int_q~q  & (!\inst|IdExPipeReg|loop1:13:ff|int_q~q  & (\inst|ExMemPipeReg|loop1:4:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:14:ff|int_q~q ))))

	.dataa(\inst|ExMemPipeReg|loop1:3:ff|int_q~q ),
	.datab(\inst|ExMemPipeReg|loop1:4:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:14:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:13:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseA~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseA~3 .lut_mask = 16'h8241;
defparam \inst|ForwardingUnit0|int_caseA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N8
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseA~4 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseA~4_combout  = (\inst|ExMemPipeReg|loop1:16:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseA~3_combout  & ((\inst|ForwardingUnit0|int_caseA~2_combout ) # (\inst|ExMemPipeReg|loop1:0:ff|int_q~q ))))

	.dataa(\inst|ForwardingUnit0|int_caseA~2_combout ),
	.datab(\inst|ExMemPipeReg|loop1:0:ff|int_q~q ),
	.datac(\inst|ExMemPipeReg|loop1:16:ff|int_q~q ),
	.datad(\inst|ForwardingUnit0|int_caseA~3_combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseA~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseA~4 .lut_mask = 16'hE000;
defparam \inst|ForwardingUnit0|int_caseA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N14
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseA (
// Equation(s):
// \inst|ForwardingUnit0|int_caseA~combout  = (\inst|ForwardingUnit0|int_caseA~5_combout  & (\inst|ForwardingUnit0|int_caseA~4_combout  & (\inst|IdExPipeReg|loop1:10:ff|int_q~q  $ (!\inst|ExMemPipeReg|loop1:0:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:10:ff|int_q~q ),
	.datab(\inst|ForwardingUnit0|int_caseA~5_combout ),
	.datac(\inst|ExMemPipeReg|loop1:0:ff|int_q~q ),
	.datad(\inst|ForwardingUnit0|int_caseA~4_combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseA~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseA .lut_mask = 16'h8400;
defparam \inst|ForwardingUnit0|int_caseA .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N15
dffeas \inst|IdExPipeReg|loop1:38:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux1|mux|o_O[7]~4_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:38:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:38:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:38:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N24
cycloneive_lcell_comb \inst|MuxA|o_O[7]~9 (
// Equation(s):
// \inst|MuxA|o_O[7]~9_combout  = (\inst|ForwardingUnit0|int_caseC~combout  & (\inst|WBMux|o_O[7]~7_combout  & (!\inst|ForwardingUnit0|int_caseA~combout ))) # (!\inst|ForwardingUnit0|int_caseC~combout  & (((\inst|ForwardingUnit0|int_caseA~combout  & 
// \inst|ExMemPipeReg|loop1:12:ff|int_q~q ))))

	.dataa(\inst|ForwardingUnit0|int_caseC~combout ),
	.datab(\inst|WBMux|o_O[7]~7_combout ),
	.datac(\inst|ForwardingUnit0|int_caseA~combout ),
	.datad(\inst|ExMemPipeReg|loop1:12:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O[7]~9 .lut_mask = 16'h5808;
defparam \inst|MuxA|o_O[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N18
cycloneive_lcell_comb \inst|MuxA|o_O[7]~10 (
// Equation(s):
// \inst|MuxA|o_O[7]~10_combout  = (\inst|MuxA|o_O[7]~9_combout ) # ((\inst|IdExPipeReg|loop1:38:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseC~combout  $ (!\inst|ForwardingUnit0|int_caseA~combout ))))

	.dataa(\inst|ForwardingUnit0|int_caseC~combout ),
	.datab(\inst|ForwardingUnit0|int_caseA~combout ),
	.datac(\inst|IdExPipeReg|loop1:38:ff|int_q~q ),
	.datad(\inst|MuxA|o_O[7]~9_combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O[7]~10 .lut_mask = 16'hFF90;
defparam \inst|MuxA|o_O[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y64_N17
dffeas \inst|MemWbPipeReg|loop1:1:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:1:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:1:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:1:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N8
cycloneive_lcell_comb \inst|IfIdPipeReg|loop1:14:ff|int_q~feeder (
// Equation(s):
// \inst|IfIdPipeReg|loop1:14:ff|int_q~feeder_combout  = \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst|IfIdPipeReg|loop1:14:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:14:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IfIdPipeReg|loop1:14:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N9
dffeas \inst|IfIdPipeReg|loop1:14:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IfIdPipeReg|loop1:14:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:14:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:14:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:14:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y65_N11
dffeas \inst|IdExPipeReg|loop1:3:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:14:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:3:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:3:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:3:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N14
cycloneive_lcell_comb \inst|DstRegMux|o_O[3]~1 (
// Equation(s):
// \inst|DstRegMux|o_O[3]~1_combout  = (\inst|IdExPipeReg|loop1:39:ff|int_q~q  & (\inst|IdExPipeReg|loop1:8:ff|int_q~q )) # (!\inst|IdExPipeReg|loop1:39:ff|int_q~q  & ((\inst|IdExPipeReg|loop1:3:ff|int_q~q )))

	.dataa(gnd),
	.datab(\inst|IdExPipeReg|loop1:8:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:3:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|DstRegMux|o_O[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|DstRegMux|o_O[3]~1 .lut_mask = 16'hCCF0;
defparam \inst|DstRegMux|o_O[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N15
dffeas \inst|ExMemPipeReg|loop1:3:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|DstRegMux|o_O[3]~1_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:3:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:3:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:3:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y64_N19
dffeas \inst|MemWbPipeReg|loop1:3:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:3:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:3:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:3:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:3:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y64_N23
dffeas \inst|MemWbPipeReg|loop1:0:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:0:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:0:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:0:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N18
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseC~0 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseC~0_combout  = (\inst|MemWbPipeReg|loop1:4:ff|int_q~q ) # ((\inst|MemWbPipeReg|loop1:1:ff|int_q~q ) # ((\inst|MemWbPipeReg|loop1:3:ff|int_q~q ) # (\inst|MemWbPipeReg|loop1:0:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:4:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:3:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseC~0 .lut_mask = 16'hFFFE;
defparam \inst|ForwardingUnit0|int_caseC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y64_N31
dffeas \inst|MemWbPipeReg|loop1:22:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:16:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:22:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:22:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y64_N7
dffeas \inst|MemWbPipeReg|loop1:4:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:4:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:4:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:4:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:4:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N8
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseD~0 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseD~0_combout  = (\inst|IdExPipeReg|loop1:9:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:4:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:3:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:8:ff|int_q~q )))) # (!\inst|IdExPipeReg|loop1:9:ff|int_q~q  
// & (!\inst|MemWbPipeReg|loop1:4:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:3:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:8:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:9:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:3:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:8:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:4:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseD~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseD~0 .lut_mask = 16'h8241;
defparam \inst|ForwardingUnit0|int_caseD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N30
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseD~1 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseD~1_combout  = (\inst|MemWbPipeReg|loop1:22:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseD~0_combout  & ((\inst|MemWbPipeReg|loop1:2:ff|int_q~q ) # (\inst|ForwardingUnit0|int_caseC~0_combout ))))

	.dataa(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.datab(\inst|ForwardingUnit0|int_caseC~0_combout ),
	.datac(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.datad(\inst|ForwardingUnit0|int_caseD~0_combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseD~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseD~1 .lut_mask = 16'hE000;
defparam \inst|ForwardingUnit0|int_caseD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y62_N3
dffeas \inst|IfIdPipeReg|loop1:16:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [16]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:16:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:16:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y64_N27
dffeas \inst|IdExPipeReg|loop1:5:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:5:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:5:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:5:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y64_N13
dffeas \inst|IfIdPipeReg|loop1:18:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [18]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:18:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:18:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y64_N11
dffeas \inst|IdExPipeReg|loop1:7:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:7:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:7:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:7:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N10
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseB~4 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseB~4_combout  = (\inst|IdExPipeReg|loop1:6:ff|int_q~q  & (\inst|ExMemPipeReg|loop1:1:ff|int_q~q  & (\inst|IdExPipeReg|loop1:7:ff|int_q~q  $ (!\inst|ExMemPipeReg|loop1:2:ff|int_q~q )))) # (!\inst|IdExPipeReg|loop1:6:ff|int_q~q  
// & (!\inst|ExMemPipeReg|loop1:1:ff|int_q~q  & (\inst|IdExPipeReg|loop1:7:ff|int_q~q  $ (!\inst|ExMemPipeReg|loop1:2:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:6:ff|int_q~q ),
	.datab(\inst|ExMemPipeReg|loop1:1:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:7:ff|int_q~q ),
	.datad(\inst|ExMemPipeReg|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseB~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseB~4 .lut_mask = 16'h9009;
defparam \inst|ForwardingUnit0|int_caseB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N26
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseB~5 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseB~5_combout  = (\inst|ForwardingUnit0|int_caseB~4_combout  & (\inst|ExMemPipeReg|loop1:0:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:5:ff|int_q~q )))

	.dataa(\inst|ExMemPipeReg|loop1:0:ff|int_q~q ),
	.datab(gnd),
	.datac(\inst|IdExPipeReg|loop1:5:ff|int_q~q ),
	.datad(\inst|ForwardingUnit0|int_caseB~4_combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseB~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseB~5 .lut_mask = 16'hA500;
defparam \inst|ForwardingUnit0|int_caseB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N10
cycloneive_lcell_comb \inst|IfIdPipeReg|loop1:20:ff|int_q~feeder (
// Equation(s):
// \inst|IfIdPipeReg|loop1:20:ff|int_q~feeder_combout  = \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\inst|IfIdPipeReg|loop1:20:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:20:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IfIdPipeReg|loop1:20:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y64_N11
dffeas \inst|IfIdPipeReg|loop1:20:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IfIdPipeReg|loop1:20:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:20:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:20:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:20:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y64_N7
dffeas \inst|IdExPipeReg|loop1:9:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:20:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:9:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:9:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:9:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N6
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseB~2 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseB~2_combout  = (\inst|ExMemPipeReg|loop1:3:ff|int_q~q  & (\inst|IdExPipeReg|loop1:8:ff|int_q~q  & (\inst|ExMemPipeReg|loop1:4:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:9:ff|int_q~q )))) # (!\inst|ExMemPipeReg|loop1:3:ff|int_q~q 
//  & (!\inst|IdExPipeReg|loop1:8:ff|int_q~q  & (\inst|ExMemPipeReg|loop1:4:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:9:ff|int_q~q ))))

	.dataa(\inst|ExMemPipeReg|loop1:3:ff|int_q~q ),
	.datab(\inst|ExMemPipeReg|loop1:4:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:9:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:8:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseB~2 .lut_mask = 16'h8241;
defparam \inst|ForwardingUnit0|int_caseB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N0
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseB~3 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseB~3_combout  = (\inst|ExMemPipeReg|loop1:16:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseB~2_combout  & ((\inst|ForwardingUnit0|int_caseA~2_combout ) # (\inst|ExMemPipeReg|loop1:0:ff|int_q~q ))))

	.dataa(\inst|ForwardingUnit0|int_caseA~2_combout ),
	.datab(\inst|ExMemPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseB~2_combout ),
	.datad(\inst|ExMemPipeReg|loop1:0:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseB~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseB~3 .lut_mask = 16'hC080;
defparam \inst|ForwardingUnit0|int_caseB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N12
cycloneive_lcell_comb \inst|MuxB|o_O[6]~0 (
// Equation(s):
// \inst|MuxB|o_O[6]~0_combout  = (\inst|ForwardingUnit0|int_caseD~3_combout  & (\inst|ForwardingUnit0|int_caseD~1_combout  $ (((\inst|ForwardingUnit0|int_caseB~5_combout  & \inst|ForwardingUnit0|int_caseB~3_combout ))))) # 
// (!\inst|ForwardingUnit0|int_caseD~3_combout  & (((\inst|ForwardingUnit0|int_caseB~5_combout  & \inst|ForwardingUnit0|int_caseB~3_combout ))))

	.dataa(\inst|ForwardingUnit0|int_caseD~3_combout ),
	.datab(\inst|ForwardingUnit0|int_caseD~1_combout ),
	.datac(\inst|ForwardingUnit0|int_caseB~5_combout ),
	.datad(\inst|ForwardingUnit0|int_caseB~3_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[6]~0 .lut_mask = 16'h7888;
defparam \inst|MuxB|o_O[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N22
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseB (
// Equation(s):
// \inst|ForwardingUnit0|int_caseB~combout  = (\inst|ForwardingUnit0|int_caseB~3_combout  & (\inst|ForwardingUnit0|int_caseB~4_combout  & (\inst|IdExPipeReg|loop1:5:ff|int_q~q  $ (!\inst|ExMemPipeReg|loop1:0:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:5:ff|int_q~q ),
	.datab(\inst|ExMemPipeReg|loop1:0:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseB~3_combout ),
	.datad(\inst|ForwardingUnit0|int_caseB~4_combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseB~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseB .lut_mask = 16'h9000;
defparam \inst|ForwardingUnit0|int_caseB .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N12
cycloneive_lcell_comb \inst|MuxB|o_O[7]~9 (
// Equation(s):
// \inst|MuxB|o_O[7]~9_combout  = (\inst|MuxB|o_O[6]~0_combout  & ((\inst|ForwardingUnit0|int_caseB~combout  & (\inst|ExMemPipeReg|loop1:12:ff|int_q~q )) # (!\inst|ForwardingUnit0|int_caseB~combout  & ((\inst|WBMux|o_O[7]~7_combout )))))

	.dataa(\inst|ExMemPipeReg|loop1:12:ff|int_q~q ),
	.datab(\inst|WBMux|o_O[7]~7_combout ),
	.datac(\inst|MuxB|o_O[6]~0_combout ),
	.datad(\inst|ForwardingUnit0|int_caseB~combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[7]~9 .lut_mask = 16'hA0C0;
defparam \inst|MuxB|o_O[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N30
cycloneive_lcell_comb \inst|MuxB|o_O[7]~10 (
// Equation(s):
// \inst|MuxB|o_O[7]~10_combout  = (\inst|MuxB|o_O[7]~9_combout ) # ((\inst|IdExPipeReg|loop1:30:ff|int_q~q  & !\inst|MuxB|o_O[6]~0_combout ))

	.dataa(\inst|IdExPipeReg|loop1:30:ff|int_q~q ),
	.datab(\inst|MuxB|o_O[6]~0_combout ),
	.datac(gnd),
	.datad(\inst|MuxB|o_O[7]~9_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[7]~10 .lut_mask = 16'hFF22;
defparam \inst|MuxB|o_O[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N0
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[0]~16 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[0]~16_combout  = \inst|ALUControl0|Control [2] $ (\inst|MuxB|o_O[7]~10_combout  $ (!\inst|MuxA|o_O[7]~10_combout ))

	.dataa(\inst|ALUControl0|Control [2]),
	.datab(\inst|MuxB|o_O[7]~10_combout ),
	.datac(gnd),
	.datad(\inst|MuxA|o_O[7]~10_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[0]~16 .lut_mask = 16'h6699;
defparam \inst|ALUc0|mux|mux|o_O[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N16
cycloneive_lcell_comb \inst|ControlSigMux|o_O~0 (
// Equation(s):
// \inst|ControlSigMux|o_O~0_combout  = (\inst|control|ALUOp[0]~1_combout  & (\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout  & ((!\inst|IdExPipeReg|loop1:49:ff|int_q~q ) # (!\inst|IdExPipeReg|loop1:50:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:50:ff|int_q~q ),
	.datab(\inst|control|ALUOp[0]~1_combout ),
	.datac(\inst|IdExPipeReg|loop1:49:ff|int_q~q ),
	.datad(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.cin(gnd),
	.combout(\inst|ControlSigMux|o_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ControlSigMux|o_O~0 .lut_mask = 16'h4C00;
defparam \inst|ControlSigMux|o_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y65_N17
dffeas \inst|IdExPipeReg|loop1:43:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ControlSigMux|o_O~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:43:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:43:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:43:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y64_N21
dffeas \inst|MemWbPipeReg|loop1:2:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:2:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:2:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:2:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N0
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseC~3 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseC~3_combout  = (\inst|IdExPipeReg|loop1:12:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:2:ff|int_q~q  & (\inst|IdExPipeReg|loop1:11:ff|int_q~q  $ (!\inst|MemWbPipeReg|loop1:1:ff|int_q~q )))) # 
// (!\inst|IdExPipeReg|loop1:12:ff|int_q~q  & (!\inst|MemWbPipeReg|loop1:2:ff|int_q~q  & (\inst|IdExPipeReg|loop1:11:ff|int_q~q  $ (!\inst|MemWbPipeReg|loop1:1:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:12:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:11:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseC~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseC~3 .lut_mask = 16'h8421;
defparam \inst|ForwardingUnit0|int_caseC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N20
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseC~2 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseC~2_combout  = (\inst|ForwardingUnit0|int_caseC~1_combout  & (\inst|MemWbPipeReg|loop1:22:ff|int_q~q  & ((\inst|ForwardingUnit0|int_caseC~0_combout ) # (\inst|MemWbPipeReg|loop1:2:ff|int_q~q ))))

	.dataa(\inst|ForwardingUnit0|int_caseC~1_combout ),
	.datab(\inst|ForwardingUnit0|int_caseC~0_combout ),
	.datac(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseC~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseC~2 .lut_mask = 16'hA800;
defparam \inst|ForwardingUnit0|int_caseC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N8
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseC (
// Equation(s):
// \inst|ForwardingUnit0|int_caseC~combout  = (\inst|ForwardingUnit0|int_caseC~3_combout  & (\inst|ForwardingUnit0|int_caseC~2_combout  & (\inst|IdExPipeReg|loop1:10:ff|int_q~q  $ (!\inst|MemWbPipeReg|loop1:0:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:10:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseC~3_combout ),
	.datad(\inst|ForwardingUnit0|int_caseC~2_combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseC~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseC .lut_mask = 16'h9000;
defparam \inst|ForwardingUnit0|int_caseC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N16
cycloneive_lcell_comb \inst|RegisterFile0|loop1~7 (
// Equation(s):
// \inst|RegisterFile0|loop1~7_combout  = (\inst|MemWbPipeReg|loop1:1:ff|int_q~q  & (!\inst|MemWbPipeReg|loop1:2:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:0:ff|int_q~q  & \inst|MemWbPipeReg|loop1:22:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1~7 .lut_mask = 16'h2000;
defparam \inst|RegisterFile0|loop1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N25
dffeas \inst|RegisterFile0|loop1:3:Reg|ff0|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[0]~5_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:3:Reg|ff0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:3:Reg|ff0|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:3:Reg|ff0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N6
cycloneive_lcell_comb \inst|RegisterFile0|loop1~4 (
// Equation(s):
// \inst|RegisterFile0|loop1~4_combout  = (!\inst|MemWbPipeReg|loop1:0:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:22:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:1:ff|int_q~q  & !\inst|MemWbPipeReg|loop1:2:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1~4 .lut_mask = 16'h0040;
defparam \inst|RegisterFile0|loop1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N25
dffeas \inst|RegisterFile0|loop1:2:Reg|ff0|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[0]~5_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:2:Reg|ff0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:2:Reg|ff0|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:2:Reg|ff0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y62_N14
cycloneive_lcell_comb \inst|RegisterFile0|loop1~6 (
// Equation(s):
// \inst|RegisterFile0|loop1~6_combout  = (!\inst|MemWbPipeReg|loop1:0:ff|int_q~q  & (!\inst|MemWbPipeReg|loop1:1:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:22:ff|int_q~q  & !\inst|MemWbPipeReg|loop1:2:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1~6 .lut_mask = 16'h0010;
defparam \inst|RegisterFile0|loop1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y62_N1
dffeas \inst|RegisterFile0|loop1:0:Reg|ff0|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[0]~5_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:0:Reg|ff0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:0:Reg|ff0|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:0:Reg|ff0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N30
cycloneive_lcell_comb \inst|RegisterFile0|loop1:1:Reg|ff0|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:1:Reg|ff0|int_q~feeder_combout  = \inst|WBMux|o_O[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:1:Reg|ff0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:1:Reg|ff0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y62_N28
cycloneive_lcell_comb \inst|RegisterFile0|loop1~5 (
// Equation(s):
// \inst|RegisterFile0|loop1~5_combout  = (\inst|MemWbPipeReg|loop1:0:ff|int_q~q  & (!\inst|MemWbPipeReg|loop1:1:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:22:ff|int_q~q  & !\inst|MemWbPipeReg|loop1:2:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1~5 .lut_mask = 16'h0020;
defparam \inst|RegisterFile0|loop1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y62_N31
dffeas \inst|RegisterFile0|loop1:1:Reg|ff0|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:1:Reg|ff0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:1:Reg|ff0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff0|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:1:Reg|ff0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N18
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[0]~37 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[0]~37_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:22:ff|int_q~q ) # (\inst|RegisterFile0|loop1:1:Reg|ff0|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:0:Reg|ff0|int_q~q  & (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))

	.dataa(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:0:Reg|ff0|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:1:Reg|ff0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~37 .lut_mask = 16'hAEA4;
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N24
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[0]~38 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[0]~38_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[0]~37_combout  & (\inst|RegisterFile0|loop1:3:Reg|ff0|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[0]~37_combout  & 
// ((\inst|RegisterFile0|loop1:2:Reg|ff0|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[0]~37_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:3:Reg|ff0|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:2:Reg|ff0|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[0]~37_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~38 .lut_mask = 16'hDDA0;
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y62_N9
dffeas \inst|IfIdPipeReg|loop1:21:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [21]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:21:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:21:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N14
cycloneive_lcell_comb \inst|RegisterFile0|loop1~0 (
// Equation(s):
// \inst|RegisterFile0|loop1~0_combout  = (\inst|MemWbPipeReg|loop1:0:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:2:ff|int_q~q  & (!\inst|MemWbPipeReg|loop1:1:ff|int_q~q  & \inst|MemWbPipeReg|loop1:22:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1~0 .lut_mask = 16'h0800;
defparam \inst|RegisterFile0|loop1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y62_N11
dffeas \inst|RegisterFile0|loop1:5:Reg|ff0|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[0]~5_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:5:Reg|ff0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff0|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:5:Reg|ff0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y62_N24
cycloneive_lcell_comb \inst|RegisterFile0|loop1~1 (
// Equation(s):
// \inst|RegisterFile0|loop1~1_combout  = (!\inst|MemWbPipeReg|loop1:0:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:1:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:22:ff|int_q~q  & \inst|MemWbPipeReg|loop1:2:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1~1 .lut_mask = 16'h4000;
defparam \inst|RegisterFile0|loop1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y62_N25
dffeas \inst|RegisterFile0|loop1:6:Reg|ff0|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[0]~5_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:6:Reg|ff0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:6:Reg|ff0|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:6:Reg|ff0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N24
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[0]~35 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[0]~35_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:6:Reg|ff0|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (\inst|RegisterFile0|loop1:4:Reg|ff0|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:4:Reg|ff0|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:6:Reg|ff0|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~35 .lut_mask = 16'hFC22;
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N10
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[0]~36 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[0]~36_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[0]~35_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff0|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[0]~35_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff0|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[0]~35_combout ))))

	.dataa(\inst|RegisterFile0|loop1:7:Reg|ff0|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:5:Reg|ff0|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[0]~35_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~36 .lut_mask = 16'hBBC0;
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N26
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[0]~39 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[0]~39_combout  = (\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[0]~36_combout ))) # (!\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|RegisterFile0|mux1|mux|o_O[0]~38_combout ))

	.dataa(gnd),
	.datab(\inst|RegisterFile0|mux1|mux|o_O[0]~38_combout ),
	.datac(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[0]~36_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~39 .lut_mask = 16'hFC0C;
defparam \inst|RegisterFile0|mux1|mux|o_O[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y65_N3
dffeas \inst|IdExPipeReg|loop1:31:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|RegisterFile0|mux1|mux|o_O[0]~39_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:31:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:31:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:31:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N2
cycloneive_lcell_comb \inst|MuxA|o_O[0]~5 (
// Equation(s):
// \inst|MuxA|o_O[0]~5_combout  = (\inst|MuxA|o_O[0]~4_combout  & ((\inst|IdExPipeReg|loop1:31:ff|int_q~q ) # (\inst|ForwardingUnit0|int_caseC~combout  $ (\inst|ForwardingUnit0|int_caseA~combout )))) # (!\inst|MuxA|o_O[0]~4_combout  & 
// (\inst|IdExPipeReg|loop1:31:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseC~combout  $ (!\inst|ForwardingUnit0|int_caseA~combout ))))

	.dataa(\inst|MuxA|o_O[0]~4_combout ),
	.datab(\inst|ForwardingUnit0|int_caseC~combout ),
	.datac(\inst|IdExPipeReg|loop1:31:ff|int_q~q ),
	.datad(\inst|ForwardingUnit0|int_caseA~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O[0]~5 .lut_mask = 16'hE2B8;
defparam \inst|MuxA|o_O[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N18
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:0:FA|int_CarryOut3 (
// Equation(s):
// \inst|ALUc0|adder|loop1:0:FA|int_CarryOut3~combout  = (\inst|MuxA|o_O[0]~5_combout  & ((\inst|IdExPipeReg|loop1:43:ff|int_q~q ) # ((\inst|IdExPipeReg|loop1:16:ff|int_q~q  & \inst|IdExPipeReg|loop1:39:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:16:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:43:ff|int_q~q ),
	.datad(\inst|MuxA|o_O[0]~5_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:0:FA|int_CarryOut3~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:0:FA|int_CarryOut3 .lut_mask = 16'hF800;
defparam \inst|ALUc0|adder|loop1:0:FA|int_CarryOut3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N8
cycloneive_lcell_comb \inst|ControlSigMux|o_O~2 (
// Equation(s):
// \inst|ControlSigMux|o_O~2_combout  = (\inst|control|MemRead~0_combout  & (\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout  & ((!\inst|IdExPipeReg|loop1:50:ff|int_q~q ) # (!\inst|IdExPipeReg|loop1:49:ff|int_q~q ))))

	.dataa(\inst|control|MemRead~0_combout ),
	.datab(\inst|IdExPipeReg|loop1:49:ff|int_q~q ),
	.datac(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.datad(\inst|IdExPipeReg|loop1:50:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ControlSigMux|o_O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ControlSigMux|o_O~2 .lut_mask = 16'h20A0;
defparam \inst|ControlSigMux|o_O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y65_N9
dffeas \inst|IdExPipeReg|loop1:45:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ControlSigMux|o_O~2_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:45:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:45:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:45:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y65_N19
dffeas \inst|ExMemPipeReg|loop1:15:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IdExPipeReg|loop1:45:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:15:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:15:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:15:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N24
cycloneive_lcell_comb \inst|MemWbPipeReg|loop1:21:ff|int_q~feeder (
// Equation(s):
// \inst|MemWbPipeReg|loop1:21:ff|int_q~feeder_combout  = \inst|ExMemPipeReg|loop1:15:ff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|ExMemPipeReg|loop1:15:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|MemWbPipeReg|loop1:21:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:21:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MemWbPipeReg|loop1:21:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N25
dffeas \inst|MemWbPipeReg|loop1:21:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|MemWbPipeReg|loop1:21:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:21:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:21:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:21:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y63_N3
dffeas \inst|MemWbPipeReg|loop1:7:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:7:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:7:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:7:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:7:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N18
cycloneive_lcell_comb \inst|MuxA|A0[3] (
// Equation(s):
// \inst|MuxA|A0 [3] = (\inst|IdExPipeReg|loop1:34:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseC~combout  $ (!\inst|ForwardingUnit0|int_caseA~combout )))

	.dataa(\inst|IdExPipeReg|loop1:34:ff|int_q~q ),
	.datab(\inst|ForwardingUnit0|int_caseC~combout ),
	.datac(gnd),
	.datad(\inst|ForwardingUnit0|int_caseA~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|A0 [3]),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|A0[3] .lut_mask = 16'h8822;
defparam \inst|MuxA|A0[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y65_N1
dffeas \inst|IdExPipeReg|loop1:16:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:1:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:16:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:16:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:16:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N0
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[1]~0 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[1]~0_combout  = (\inst|IdExPipeReg|loop1:17:ff|int_q~q  & (!\inst|IdExPipeReg|loop1:43:ff|int_q~q  & (!\inst|IdExPipeReg|loop1:16:ff|int_q~q  & \inst|IdExPipeReg|loop1:39:ff|int_q~q )))

	.dataa(\inst|IdExPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:43:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:16:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[1]~0 .lut_mask = 16'h0200;
defparam \inst|ALUc0|mux|mux|o_O[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N15
dffeas \inst|MemWbPipeReg|loop1:8:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:8:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:8:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:8:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:8:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y63_N27
dffeas \inst|MemWbPipeReg|loop1:9:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:9:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:9:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:9:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:9:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N4
cycloneive_lcell_comb \inst|MemWbPipeReg|loop1:10:ff|int_q~feeder (
// Equation(s):
// \inst|MemWbPipeReg|loop1:10:ff|int_q~feeder_combout  = \inst|ExMemPipeReg|loop1:10:ff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ExMemPipeReg|loop1:10:ff|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|MemWbPipeReg|loop1:10:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:10:ff|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|MemWbPipeReg|loop1:10:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N5
dffeas \inst|MemWbPipeReg|loop1:10:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|MemWbPipeReg|loop1:10:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:10:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:10:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:10:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N10
cycloneive_lcell_comb \inst|WBMux|o_O[5]~1 (
// Equation(s):
// \inst|WBMux|o_O[5]~1_combout  = (\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:18:ff|int_q~q )) # (!\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & ((\inst|MemWbPipeReg|loop1:10:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:18:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:10:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|MemWbPipeReg|loop1:21:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|WBMux|o_O[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WBMux|o_O[5]~1 .lut_mask = 16'hAACC;
defparam \inst|WBMux|o_O[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N9
dffeas \inst|RegisterFile0|loop1:2:Reg|ff5|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[5]~1_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:2:Reg|ff5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:2:Reg|ff5|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:2:Reg|ff5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y62_N21
dffeas \inst|RegisterFile0|loop1:0:Reg|ff5|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[5]~1_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:0:Reg|ff5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:0:Reg|ff5|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:0:Reg|ff5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N20
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[5]~12 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[5]~12_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|loop1:1:Reg|ff5|int_q~q ) # ((\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & 
// (((\inst|RegisterFile0|loop1:0:Reg|ff5|int_q~q  & !\inst|IfIdPipeReg|loop1:22:ff|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:1:Reg|ff5|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:0:Reg|ff5|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~12 .lut_mask = 16'hCCB8;
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N8
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[5]~13 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[5]~13_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[5]~12_combout  & (\inst|RegisterFile0|loop1:3:Reg|ff5|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[5]~12_combout  & 
// ((\inst|RegisterFile0|loop1:2:Reg|ff5|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[5]~12_combout ))))

	.dataa(\inst|RegisterFile0|loop1:3:Reg|ff5|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:2:Reg|ff5|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[5]~12_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~13 .lut_mask = 16'hBBC0;
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y63_N16
cycloneive_lcell_comb \inst|RegisterFile0|loop1~3 (
// Equation(s):
// \inst|RegisterFile0|loop1~3_combout  = (\inst|MemWbPipeReg|loop1:2:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:0:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:1:ff|int_q~q  & \inst|MemWbPipeReg|loop1:22:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1~3 .lut_mask = 16'h8000;
defparam \inst|RegisterFile0|loop1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y65_N29
dffeas \inst|RegisterFile0|loop1:7:Reg|ff5|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[5]~1_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:7:Reg|ff5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff5|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:7:Reg|ff5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y62_N21
dffeas \inst|RegisterFile0|loop1:6:Reg|ff5|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[5]~1_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:6:Reg|ff5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:6:Reg|ff5|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:6:Reg|ff5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N26
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[5]~10 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[5]~10_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:6:Reg|ff5|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (\inst|RegisterFile0|loop1:4:Reg|ff5|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:4:Reg|ff5|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:6:Reg|ff5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~10 .lut_mask = 16'hF2C2;
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N30
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[5]~11 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[5]~11_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[5]~10_combout  & ((\inst|RegisterFile0|loop1:7:Reg|ff5|int_q~q ))) # (!\inst|RegisterFile0|mux1|mux|o_O[5]~10_combout  & 
// (\inst|RegisterFile0|loop1:5:Reg|ff5|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[5]~10_combout ))))

	.dataa(\inst|RegisterFile0|loop1:5:Reg|ff5|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:7:Reg|ff5|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[5]~10_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~11 .lut_mask = 16'hCFA0;
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N2
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[5]~14 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[5]~14_combout  = (\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[5]~11_combout ))) # (!\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|RegisterFile0|mux1|mux|o_O[5]~13_combout ))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux1|mux|o_O[5]~13_combout ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[5]~11_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~14 .lut_mask = 16'hFC30;
defparam \inst|RegisterFile0|mux1|mux|o_O[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N3
dffeas \inst|IdExPipeReg|loop1:36:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux1|mux|o_O[5]~14_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:36:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:36:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:36:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N30
cycloneive_lcell_comb \inst|MuxA|A0[5] (
// Equation(s):
// \inst|MuxA|A0 [5] = (\inst|IdExPipeReg|loop1:36:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseA~combout  $ (!\inst|ForwardingUnit0|int_caseC~combout )))

	.dataa(gnd),
	.datab(\inst|IdExPipeReg|loop1:36:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseA~combout ),
	.datad(\inst|ForwardingUnit0|int_caseC~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|A0 [5]),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|A0[5] .lut_mask = 16'hC00C;
defparam \inst|MuxA|A0[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N24
cycloneive_lcell_comb \inst|MuxA|o_O~0 (
// Equation(s):
// \inst|MuxA|o_O~0_combout  = (\inst|ForwardingUnit0|int_caseA~combout  & (((\inst|ExMemPipeReg|loop1:10:ff|int_q~q  & !\inst|ForwardingUnit0|int_caseC~combout )))) # (!\inst|ForwardingUnit0|int_caseA~combout  & (\inst|WBMux|o_O[5]~1_combout  & 
// ((\inst|ForwardingUnit0|int_caseC~combout ))))

	.dataa(\inst|WBMux|o_O[5]~1_combout ),
	.datab(\inst|ExMemPipeReg|loop1:10:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseA~combout ),
	.datad(\inst|ForwardingUnit0|int_caseC~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O~0 .lut_mask = 16'h0AC0;
defparam \inst|MuxA|o_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N26
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[5]~6 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[5]~6_combout  = (\inst|ALUc0|mux|mux|o_O[1]~0_combout  & ((\inst|MuxB|o_O[5]~12_combout ) # ((\inst|MuxA|A0 [5]) # (\inst|MuxA|o_O~0_combout ))))

	.dataa(\inst|MuxB|o_O[5]~12_combout ),
	.datab(\inst|ALUc0|mux|mux|o_O[1]~0_combout ),
	.datac(\inst|MuxA|A0 [5]),
	.datad(\inst|MuxA|o_O~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[5]~6 .lut_mask = 16'hCCC8;
defparam \inst|ALUc0|mux|mux|o_O[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y62_N17
dffeas \inst|IfIdPipeReg|loop1:17:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [17]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:17:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:17:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N12
cycloneive_lcell_comb \inst|RegisterFile0|loop1:4:Reg|ff5|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:4:Reg|ff5|int_q~feeder_combout  = \inst|WBMux|o_O[5]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WBMux|o_O[5]~1_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:4:Reg|ff5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegisterFile0|loop1:4:Reg|ff5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y62_N22
cycloneive_lcell_comb \inst|RegisterFile0|loop1~2 (
// Equation(s):
// \inst|RegisterFile0|loop1~2_combout  = (!\inst|MemWbPipeReg|loop1:0:ff|int_q~q  & (!\inst|MemWbPipeReg|loop1:1:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:22:ff|int_q~q  & \inst|MemWbPipeReg|loop1:2:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:22:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1~2 .lut_mask = 16'h1000;
defparam \inst|RegisterFile0|loop1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y62_N13
dffeas \inst|RegisterFile0|loop1:4:Reg|ff5|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:4:Reg|ff5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:4:Reg|ff5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff5|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:4:Reg|ff5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N20
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[5]~10 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[5]~10_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:17:ff|int_q~q )) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:6:Reg|ff5|int_q~q )) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|loop1:4:Reg|ff5|int_q~q )))))

	.dataa(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:6:Reg|ff5|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:4:Reg|ff5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~10 .lut_mask = 16'hD9C8;
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N28
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[5]~11 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[5]~11_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[5]~10_combout  & ((\inst|RegisterFile0|loop1:7:Reg|ff5|int_q~q ))) # (!\inst|RegisterFile0|mux2|mux|o_O[5]~10_combout  & 
// (\inst|RegisterFile0|loop1:5:Reg|ff5|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[5]~10_combout ))))

	.dataa(\inst|RegisterFile0|loop1:5:Reg|ff5|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:7:Reg|ff5|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[5]~10_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~11 .lut_mask = 16'hF388;
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N23
dffeas \inst|RegisterFile0|loop1:3:Reg|ff5|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[5]~1_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:3:Reg|ff5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:3:Reg|ff5|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:3:Reg|ff5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N26
cycloneive_lcell_comb \inst|RegisterFile0|loop1:1:Reg|ff5|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:1:Reg|ff5|int_q~feeder_combout  = \inst|WBMux|o_O[5]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[5]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:1:Reg|ff5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff5|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:1:Reg|ff5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y62_N27
dffeas \inst|RegisterFile0|loop1:1:Reg|ff5|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:1:Reg|ff5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:1:Reg|ff5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff5|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:1:Reg|ff5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N14
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[5]~12 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[5]~12_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:16:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:1:Reg|ff5|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (\inst|RegisterFile0|loop1:0:Reg|ff5|int_q~q ))))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:0:Reg|ff5|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:1:Reg|ff5|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~12 .lut_mask = 16'hFA44;
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N22
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[5]~13 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[5]~13_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[5]~12_combout  & ((\inst|RegisterFile0|loop1:3:Reg|ff5|int_q~q ))) # (!\inst|RegisterFile0|mux2|mux|o_O[5]~12_combout  & 
// (\inst|RegisterFile0|loop1:2:Reg|ff5|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[5]~12_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:2:Reg|ff5|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:3:Reg|ff5|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[5]~12_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~13 .lut_mask = 16'hF588;
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N20
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[5]~14 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[5]~14_combout  = (\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[5]~11_combout )) # (!\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[5]~13_combout )))

	.dataa(gnd),
	.datab(\inst|RegisterFile0|mux2|mux|o_O[5]~11_combout ),
	.datac(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[5]~13_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~14 .lut_mask = 16'hCFC0;
defparam \inst|RegisterFile0|mux2|mux|o_O[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y65_N21
dffeas \inst|IdExPipeReg|loop1:28:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux2|mux|o_O[5]~14_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:28:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:28:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:28:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N8
cycloneive_lcell_comb \inst|MuxB|o_O[5]~2 (
// Equation(s):
// \inst|MuxB|o_O[5]~2_combout  = (\inst|MuxB|o_O[6]~0_combout  & ((\inst|ForwardingUnit0|int_caseB~combout  & ((\inst|ExMemPipeReg|loop1:10:ff|int_q~q ))) # (!\inst|ForwardingUnit0|int_caseB~combout  & (\inst|WBMux|o_O[5]~1_combout ))))

	.dataa(\inst|WBMux|o_O[5]~1_combout ),
	.datab(\inst|ExMemPipeReg|loop1:10:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseB~combout ),
	.datad(\inst|MuxB|o_O[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[5]~2 .lut_mask = 16'hCA00;
defparam \inst|MuxB|o_O[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N20
cycloneive_lcell_comb \inst|ALUc0|adder|loop1~1 (
// Equation(s):
// \inst|ALUc0|adder|loop1~1_combout  = \inst|ALUControl0|Control [2] $ (((\inst|MuxB|o_O[5]~2_combout ) # ((!\inst|MuxB|o_O[6]~0_combout  & \inst|IdExPipeReg|loop1:28:ff|int_q~q ))))

	.dataa(\inst|ALUControl0|Control [2]),
	.datab(\inst|MuxB|o_O[6]~0_combout ),
	.datac(\inst|IdExPipeReg|loop1:28:ff|int_q~q ),
	.datad(\inst|MuxB|o_O[5]~2_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1~1 .lut_mask = 16'h559A;
defparam \inst|ALUc0|adder|loop1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N10
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:5:FA|o_Sum~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:5:FA|o_Sum~0_combout  = \inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0_combout  $ (\inst|ALUc0|adder|loop1~1_combout  $ (((\inst|MuxA|o_O~0_combout ) # (\inst|MuxA|A0 [5]))))

	.dataa(\inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0_combout ),
	.datab(\inst|MuxA|o_O~0_combout ),
	.datac(\inst|MuxA|A0 [5]),
	.datad(\inst|ALUc0|adder|loop1~1_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:5:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:5:FA|o_Sum~0 .lut_mask = 16'hA956;
defparam \inst|ALUc0|adder|loop1:5:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N14
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[5]~7 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[5]~7_combout  = (\inst|ALUc0|mux|mux|o_O[5]~6_combout ) # ((\inst|ALUc0|mux|mux|o_O[7]~2_combout  & \inst|ALUc0|adder|loop1:5:FA|o_Sum~0_combout ))

	.dataa(gnd),
	.datab(\inst|ALUc0|mux|mux|o_O[7]~2_combout ),
	.datac(\inst|ALUc0|mux|mux|o_O[5]~6_combout ),
	.datad(\inst|ALUc0|adder|loop1:5:FA|o_Sum~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[5]~7 .lut_mask = 16'hFCF0;
defparam \inst|ALUc0|mux|mux|o_O[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N15
dffeas \inst|ExMemPipeReg|loop1:10:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ALUc0|mux|mux|o_O[5]~7_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:10:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:10:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:10:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N6
cycloneive_lcell_comb \inst|ALUControl0|Control[2] (
// Equation(s):
// \inst|ALUControl0|Control [2] = (\inst|IdExPipeReg|loop1:43:ff|int_q~q ) # ((\inst|IdExPipeReg|loop1:39:ff|int_q~q  & \inst|IdExPipeReg|loop1:16:ff|int_q~q ))

	.dataa(\inst|IdExPipeReg|loop1:39:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:16:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|IdExPipeReg|loop1:43:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ALUControl0|Control [2]),
	.cout());
// synopsys translate_off
defparam \inst|ALUControl0|Control[2] .lut_mask = 16'hFF88;
defparam \inst|ALUControl0|Control[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N28
cycloneive_lcell_comb \inst|MuxB|o_O[6]~1 (
// Equation(s):
// \inst|MuxB|o_O[6]~1_combout  = (\inst|MuxB|o_O[6]~0_combout  & ((\inst|ForwardingUnit0|int_caseB~combout  & ((\inst|ExMemPipeReg|loop1:11:ff|int_q~q ))) # (!\inst|ForwardingUnit0|int_caseB~combout  & (\inst|WBMux|o_O[6]~0_combout ))))

	.dataa(\inst|WBMux|o_O[6]~0_combout ),
	.datab(\inst|ExMemPipeReg|loop1:11:ff|int_q~q ),
	.datac(\inst|MuxB|o_O[6]~0_combout ),
	.datad(\inst|ForwardingUnit0|int_caseB~combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[6]~1 .lut_mask = 16'hC0A0;
defparam \inst|MuxB|o_O[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N2
cycloneive_lcell_comb \inst|ALUc0|adder|loop1~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1~0_combout  = \inst|ALUControl0|Control [2] $ (((\inst|MuxB|o_O[6]~1_combout ) # ((\inst|IdExPipeReg|loop1:29:ff|int_q~q  & !\inst|MuxB|o_O[6]~0_combout ))))

	.dataa(\inst|IdExPipeReg|loop1:29:ff|int_q~q ),
	.datab(\inst|ALUControl0|Control [2]),
	.datac(\inst|MuxB|o_O[6]~0_combout ),
	.datad(\inst|MuxB|o_O[6]~1_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1~0 .lut_mask = 16'h33C6;
defparam \inst|ALUc0|adder|loop1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y62_N7
dffeas \inst|RegisterFile0|loop1:0:Reg|ff4|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[4]~2_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:0:Reg|ff4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:0:Reg|ff4|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:0:Reg|ff4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N6
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[4]~17 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[4]~17_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:16:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:1:Reg|ff4|int_q~q )) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|loop1:0:Reg|ff4|int_q~q )))))

	.dataa(\inst|RegisterFile0|loop1:1:Reg|ff4|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:0:Reg|ff4|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~17 .lut_mask = 16'hEE30;
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N27
dffeas \inst|RegisterFile0|loop1:3:Reg|ff4|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[4]~2_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:3:Reg|ff4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:3:Reg|ff4|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:3:Reg|ff4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y62_N17
dffeas \inst|RegisterFile0|loop1:2:Reg|ff4|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[4]~2_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:2:Reg|ff4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:2:Reg|ff4|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:2:Reg|ff4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N26
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[4]~18 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[4]~18_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[4]~17_combout  & (\inst|RegisterFile0|loop1:3:Reg|ff4|int_q~q )) # (!\inst|RegisterFile0|mux2|mux|o_O[4]~17_combout  & 
// ((\inst|RegisterFile0|loop1:2:Reg|ff4|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[4]~17_combout ))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|RegisterFile0|mux2|mux|o_O[4]~17_combout ),
	.datac(\inst|RegisterFile0|loop1:3:Reg|ff4|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:2:Reg|ff4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~18 .lut_mask = 16'hE6C4;
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y62_N5
dffeas \inst|RegisterFile0|loop1:5:Reg|ff4|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[4]~2_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:5:Reg|ff4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff4|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:5:Reg|ff4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y62_N9
dffeas \inst|RegisterFile0|loop1:6:Reg|ff4|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[4]~2_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:6:Reg|ff4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:6:Reg|ff4|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:6:Reg|ff4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y62_N15
dffeas \inst|RegisterFile0|loop1:4:Reg|ff4|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[4]~2_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:4:Reg|ff4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff4|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:4:Reg|ff4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N14
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[4]~15 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[4]~15_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:6:Reg|ff4|int_q~q )) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|loop1:4:Reg|ff4|int_q~q )))))

	.dataa(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:6:Reg|ff4|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:4:Reg|ff4|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~15 .lut_mask = 16'hEE50;
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N18
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[4]~16 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[4]~16_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[4]~15_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff4|int_q~q )) # (!\inst|RegisterFile0|mux2|mux|o_O[4]~15_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff4|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[4]~15_combout ))))

	.dataa(\inst|RegisterFile0|loop1:7:Reg|ff4|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:5:Reg|ff4|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[4]~15_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~16 .lut_mask = 16'hAFC0;
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N8
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[4]~19 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[4]~19_combout  = (\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[4]~16_combout ))) # (!\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[4]~18_combout ))

	.dataa(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[4]~18_combout ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[4]~16_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~19 .lut_mask = 16'hFA50;
defparam \inst|RegisterFile0|mux2|mux|o_O[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N14
cycloneive_lcell_comb \inst|IdExPipeReg|loop1:27:ff|int_q~feeder (
// Equation(s):
// \inst|IdExPipeReg|loop1:27:ff|int_q~feeder_combout  = \inst|RegisterFile0|mux2|mux|o_O[4]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[4]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|IdExPipeReg|loop1:27:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:27:ff|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|IdExPipeReg|loop1:27:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y63_N15
dffeas \inst|IdExPipeReg|loop1:27:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IdExPipeReg|loop1:27:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:27:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:27:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:27:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N6
cycloneive_lcell_comb \inst|MuxB|o_O[4]~3 (
// Equation(s):
// \inst|MuxB|o_O[4]~3_combout  = (\inst|MuxB|o_O[6]~0_combout  & ((\inst|ForwardingUnit0|int_caseB~combout  & (\inst|ExMemPipeReg|loop1:9:ff|int_q~q )) # (!\inst|ForwardingUnit0|int_caseB~combout  & ((\inst|WBMux|o_O[4]~2_combout )))))

	.dataa(\inst|ExMemPipeReg|loop1:9:ff|int_q~q ),
	.datab(\inst|WBMux|o_O[4]~2_combout ),
	.datac(\inst|ForwardingUnit0|int_caseB~combout ),
	.datad(\inst|MuxB|o_O[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[4]~3 .lut_mask = 16'hAC00;
defparam \inst|MuxB|o_O[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N4
cycloneive_lcell_comb \inst|ALUc0|adder|loop1~2 (
// Equation(s):
// \inst|ALUc0|adder|loop1~2_combout  = \inst|ALUControl0|Control [2] $ (((\inst|MuxB|o_O[4]~3_combout ) # ((!\inst|MuxB|o_O[6]~0_combout  & \inst|IdExPipeReg|loop1:27:ff|int_q~q ))))

	.dataa(\inst|MuxB|o_O[6]~0_combout ),
	.datab(\inst|IdExPipeReg|loop1:27:ff|int_q~q ),
	.datac(\inst|ALUControl0|Control [2]),
	.datad(\inst|MuxB|o_O[4]~3_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1~2 .lut_mask = 16'h0FB4;
defparam \inst|ALUc0|adder|loop1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N18
cycloneive_lcell_comb \inst|MuxB|o_O[3]~4 (
// Equation(s):
// \inst|MuxB|o_O[3]~4_combout  = (\inst|MuxB|o_O[6]~0_combout  & ((\inst|ForwardingUnit0|int_caseB~combout  & ((\inst|ExMemPipeReg|loop1:8:ff|int_q~q ))) # (!\inst|ForwardingUnit0|int_caseB~combout  & (\inst|WBMux|o_O[3]~3_combout ))))

	.dataa(\inst|WBMux|o_O[3]~3_combout ),
	.datab(\inst|ExMemPipeReg|loop1:8:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseB~combout ),
	.datad(\inst|MuxB|o_O[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[3]~4 .lut_mask = 16'hCA00;
defparam \inst|MuxB|o_O[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N24
cycloneive_lcell_comb \inst|ALUc0|adder|loop1~3 (
// Equation(s):
// \inst|ALUc0|adder|loop1~3_combout  = \inst|ALUControl0|Control [2] $ (((\inst|MuxB|o_O[3]~4_combout ) # ((!\inst|MuxB|o_O[6]~0_combout  & \inst|IdExPipeReg|loop1:26:ff|int_q~q ))))

	.dataa(\inst|MuxB|o_O[6]~0_combout ),
	.datab(\inst|IdExPipeReg|loop1:26:ff|int_q~q ),
	.datac(\inst|ALUControl0|Control [2]),
	.datad(\inst|MuxB|o_O[3]~4_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1~3 .lut_mask = 16'h0FB4;
defparam \inst|ALUc0|adder|loop1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N22
cycloneive_lcell_comb \inst|MuxA|o_O~3 (
// Equation(s):
// \inst|MuxA|o_O~3_combout  = (\inst|ForwardingUnit0|int_caseC~combout  & (\inst|WBMux|o_O[2]~4_combout  & ((!\inst|ForwardingUnit0|int_caseA~combout )))) # (!\inst|ForwardingUnit0|int_caseC~combout  & (((\inst|ExMemPipeReg|loop1:7:ff|int_q~q  & 
// \inst|ForwardingUnit0|int_caseA~combout ))))

	.dataa(\inst|WBMux|o_O[2]~4_combout ),
	.datab(\inst|ExMemPipeReg|loop1:7:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseC~combout ),
	.datad(\inst|ForwardingUnit0|int_caseA~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O~3 .lut_mask = 16'h0CA0;
defparam \inst|MuxA|o_O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N30
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:0:FA|int_CarryOut2 (
// Equation(s):
// \inst|ALUc0|adder|loop1:0:FA|int_CarryOut2~combout  = (\inst|ALUControl0|Control [2] & ((\inst|MuxB|o_O[0]~7_combout ) # (\inst|MuxA|o_O[0]~5_combout ))) # (!\inst|ALUControl0|Control [2] & ((!\inst|MuxA|o_O[0]~5_combout ) # (!\inst|MuxB|o_O[0]~7_combout 
// )))

	.dataa(gnd),
	.datab(\inst|ALUControl0|Control [2]),
	.datac(\inst|MuxB|o_O[0]~7_combout ),
	.datad(\inst|MuxA|o_O[0]~5_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:0:FA|int_CarryOut2~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:0:FA|int_CarryOut2 .lut_mask = 16'hCFF3;
defparam \inst|ALUc0|adder|loop1:0:FA|int_CarryOut2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N20
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0_combout  = (\inst|MuxA|o_O[1]~7_combout  & ((\inst|ALUc0|adder|loop1~5_combout ) # ((\inst|ALUc0|adder|loop1:0:FA|int_CarryOut3~combout ) # (!\inst|ALUc0|adder|loop1:0:FA|int_CarryOut2~combout )))) # 
// (!\inst|MuxA|o_O[1]~7_combout  & (\inst|ALUc0|adder|loop1~5_combout  & ((\inst|ALUc0|adder|loop1:0:FA|int_CarryOut3~combout ) # (!\inst|ALUc0|adder|loop1:0:FA|int_CarryOut2~combout ))))

	.dataa(\inst|MuxA|o_O[1]~7_combout ),
	.datab(\inst|ALUc0|adder|loop1~5_combout ),
	.datac(\inst|ALUc0|adder|loop1:0:FA|int_CarryOut2~combout ),
	.datad(\inst|ALUc0|adder|loop1:0:FA|int_CarryOut3~combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0 .lut_mask = 16'hEE8E;
defparam \inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N6
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0_combout  = (\inst|ALUc0|adder|loop1~4_combout  & ((\inst|MuxA|A0 [2]) # ((\inst|MuxA|o_O~3_combout ) # (\inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0_combout )))) # (!\inst|ALUc0|adder|loop1~4_combout  & 
// (\inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0_combout  & ((\inst|MuxA|A0 [2]) # (\inst|MuxA|o_O~3_combout ))))

	.dataa(\inst|MuxA|A0 [2]),
	.datab(\inst|ALUc0|adder|loop1~4_combout ),
	.datac(\inst|MuxA|o_O~3_combout ),
	.datad(\inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0 .lut_mask = 16'hFEC8;
defparam \inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N16
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0_combout  = (\inst|ALUc0|adder|loop1~3_combout  & ((\inst|MuxA|o_O~2_combout ) # ((\inst|MuxA|A0 [3]) # (\inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0_combout )))) # (!\inst|ALUc0|adder|loop1~3_combout  & 
// (\inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0_combout  & ((\inst|MuxA|o_O~2_combout ) # (\inst|MuxA|A0 [3]))))

	.dataa(\inst|MuxA|o_O~2_combout ),
	.datab(\inst|MuxA|A0 [3]),
	.datac(\inst|ALUc0|adder|loop1~3_combout ),
	.datad(\inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0 .lut_mask = 16'hFEE0;
defparam \inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N14
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0_combout  = (\inst|ALUc0|adder|loop1~2_combout  & ((\inst|MuxA|A0 [4]) # ((\inst|MuxA|o_O~1_combout ) # (\inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0_combout )))) # (!\inst|ALUc0|adder|loop1~2_combout  & 
// (\inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0_combout  & ((\inst|MuxA|A0 [4]) # (\inst|MuxA|o_O~1_combout ))))

	.dataa(\inst|MuxA|A0 [4]),
	.datab(\inst|MuxA|o_O~1_combout ),
	.datac(\inst|ALUc0|adder|loop1~2_combout ),
	.datad(\inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0 .lut_mask = 16'hFEE0;
defparam \inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N6
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0_combout  = (\inst|ALUc0|adder|loop1~1_combout  & ((\inst|MuxA|o_O~0_combout ) # ((\inst|MuxA|A0 [5]) # (\inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0_combout )))) # (!\inst|ALUc0|adder|loop1~1_combout  & 
// (\inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0_combout  & ((\inst|MuxA|o_O~0_combout ) # (\inst|MuxA|A0 [5]))))

	.dataa(\inst|MuxA|o_O~0_combout ),
	.datab(\inst|ALUc0|adder|loop1~1_combout ),
	.datac(\inst|MuxA|A0 [5]),
	.datad(\inst|ALUc0|adder|loop1:4:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0 .lut_mask = 16'hFEC8;
defparam \inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N16
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:6:FA|o_Sum~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:6:FA|o_Sum~0_combout  = \inst|ALUc0|adder|loop1~0_combout  $ (\inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0_combout  $ (((\inst|MuxA|A0 [6]) # (\inst|MuxA|o_O~8_combout ))))

	.dataa(\inst|MuxA|A0 [6]),
	.datab(\inst|MuxA|o_O~8_combout ),
	.datac(\inst|ALUc0|adder|loop1~0_combout ),
	.datad(\inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:6:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:6:FA|o_Sum~0 .lut_mask = 16'hE11E;
defparam \inst|ALUc0|adder|loop1:6:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N8
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[6]~5 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[6]~5_combout  = (\inst|ALUc0|mux|mux|o_O[6]~4_combout ) # ((\inst|ALUc0|mux|mux|o_O[7]~2_combout  & \inst|ALUc0|adder|loop1:6:FA|o_Sum~0_combout ))

	.dataa(\inst|ALUc0|mux|mux|o_O[6]~4_combout ),
	.datab(gnd),
	.datac(\inst|ALUc0|mux|mux|o_O[7]~2_combout ),
	.datad(\inst|ALUc0|adder|loop1:6:FA|o_Sum~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[6]~5 .lut_mask = 16'hFAAA;
defparam \inst|ALUc0|mux|mux|o_O[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N9
dffeas \inst|ExMemPipeReg|loop1:11:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ALUc0|mux|mux|o_O[6]~5_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:11:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:11:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:11:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N0
cycloneive_lcell_comb \inst|MemWbPipeReg|loop1:17:ff|int_q~feeder (
// Equation(s):
// \inst|MemWbPipeReg|loop1:17:ff|int_q~feeder_combout  = \inst|DataRam0|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|DataRam0|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|MemWbPipeReg|loop1:17:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:17:ff|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|MemWbPipeReg|loop1:17:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N1
dffeas \inst|MemWbPipeReg|loop1:17:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|MemWbPipeReg|loop1:17:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:17:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:17:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:17:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N26
cycloneive_lcell_comb \inst|WBMux|o_O[4]~2 (
// Equation(s):
// \inst|WBMux|o_O[4]~2_combout  = (\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & ((\inst|MemWbPipeReg|loop1:17:ff|int_q~q ))) # (!\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:9:ff|int_q~q ))

	.dataa(gnd),
	.datab(\inst|MemWbPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:9:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|WBMux|o_O[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WBMux|o_O[4]~2 .lut_mask = 16'hFC30;
defparam \inst|WBMux|o_O[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N18
cycloneive_lcell_comb \inst|MuxA|o_O~1 (
// Equation(s):
// \inst|MuxA|o_O~1_combout  = (\inst|ForwardingUnit0|int_caseC~combout  & (((!\inst|ForwardingUnit0|int_caseA~combout  & \inst|WBMux|o_O[4]~2_combout )))) # (!\inst|ForwardingUnit0|int_caseC~combout  & (\inst|ExMemPipeReg|loop1:9:ff|int_q~q  & 
// (\inst|ForwardingUnit0|int_caseA~combout )))

	.dataa(\inst|ForwardingUnit0|int_caseC~combout ),
	.datab(\inst|ExMemPipeReg|loop1:9:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseA~combout ),
	.datad(\inst|WBMux|o_O[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O~1 .lut_mask = 16'h4A40;
defparam \inst|MuxA|o_O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N12
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:4:FA|o_Sum~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:4:FA|o_Sum~0_combout  = \inst|ALUc0|adder|loop1~2_combout  $ (\inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0_combout  $ (((\inst|MuxA|A0 [4]) # (\inst|MuxA|o_O~1_combout ))))

	.dataa(\inst|MuxA|A0 [4]),
	.datab(\inst|MuxA|o_O~1_combout ),
	.datac(\inst|ALUc0|adder|loop1~2_combout ),
	.datad(\inst|ALUc0|adder|loop1:3:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:4:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:4:FA|o_Sum~0 .lut_mask = 16'hE11E;
defparam \inst|ALUc0|adder|loop1:4:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N6
cycloneive_lcell_comb \inst|MuxA|A0[4] (
// Equation(s):
// \inst|MuxA|A0 [4] = (\inst|IdExPipeReg|loop1:35:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseA~combout  $ (!\inst|ForwardingUnit0|int_caseC~combout )))

	.dataa(\inst|IdExPipeReg|loop1:35:ff|int_q~q ),
	.datab(\inst|ForwardingUnit0|int_caseA~combout ),
	.datac(gnd),
	.datad(\inst|ForwardingUnit0|int_caseC~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|A0 [4]),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|A0[4] .lut_mask = 16'h8822;
defparam \inst|MuxA|A0[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N20
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[4]~8 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[4]~8_combout  = (\inst|ALUc0|mux|mux|o_O[1]~0_combout  & ((\inst|MuxB|o_O[4]~13_combout ) # ((\inst|MuxA|o_O~1_combout ) # (\inst|MuxA|A0 [4]))))

	.dataa(\inst|MuxB|o_O[4]~13_combout ),
	.datab(\inst|ALUc0|mux|mux|o_O[1]~0_combout ),
	.datac(\inst|MuxA|o_O~1_combout ),
	.datad(\inst|MuxA|A0 [4]),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[4]~8 .lut_mask = 16'hCCC8;
defparam \inst|ALUc0|mux|mux|o_O[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N16
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[4]~9 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[4]~9_combout  = (\inst|ALUc0|mux|mux|o_O[4]~8_combout ) # ((\inst|ALUc0|mux|mux|o_O[7]~2_combout  & \inst|ALUc0|adder|loop1:4:FA|o_Sum~0_combout ))

	.dataa(\inst|ALUc0|mux|mux|o_O[7]~2_combout ),
	.datab(gnd),
	.datac(\inst|ALUc0|adder|loop1:4:FA|o_Sum~0_combout ),
	.datad(\inst|ALUc0|mux|mux|o_O[4]~8_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[4]~9 .lut_mask = 16'hFFA0;
defparam \inst|ALUc0|mux|mux|o_O[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N17
dffeas \inst|ExMemPipeReg|loop1:9:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ALUc0|mux|mux|o_O[4]~9_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:9:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:9:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:9:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N12
cycloneive_lcell_comb \inst|MemWbPipeReg|loop1:16:ff|int_q~feeder (
// Equation(s):
// \inst|MemWbPipeReg|loop1:16:ff|int_q~feeder_combout  = \inst|DataRam0|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|DataRam0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst|MemWbPipeReg|loop1:16:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:16:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MemWbPipeReg|loop1:16:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N13
dffeas \inst|MemWbPipeReg|loop1:16:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|MemWbPipeReg|loop1:16:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:16:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:16:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:16:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N14
cycloneive_lcell_comb \inst|WBMux|o_O[3]~3 (
// Equation(s):
// \inst|WBMux|o_O[3]~3_combout  = (\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & ((\inst|MemWbPipeReg|loop1:16:ff|int_q~q ))) # (!\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:8:ff|int_q~q ))

	.dataa(gnd),
	.datab(\inst|MemWbPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:8:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:16:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|WBMux|o_O[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WBMux|o_O[3]~3 .lut_mask = 16'hFC30;
defparam \inst|WBMux|o_O[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N15
dffeas \inst|RegisterFile0|loop1:3:Reg|ff3|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[3]~3_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:3:Reg|ff3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:3:Reg|ff3|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:3:Reg|ff3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y62_N13
dffeas \inst|RegisterFile0|loop1:2:Reg|ff3|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[3]~3_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:2:Reg|ff3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:2:Reg|ff3|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:2:Reg|ff3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y62_N29
dffeas \inst|RegisterFile0|loop1:0:Reg|ff3|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[3]~3_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:0:Reg|ff3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:0:Reg|ff3|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:0:Reg|ff3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N28
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[3]~22 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[3]~22_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|loop1:1:Reg|ff3|int_q~q ) # ((\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & 
// (((\inst|RegisterFile0|loop1:0:Reg|ff3|int_q~q  & !\inst|IfIdPipeReg|loop1:17:ff|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:1:Reg|ff3|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:0:Reg|ff3|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~22 .lut_mask = 16'hCCB8;
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N12
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[3]~23 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[3]~23_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[3]~22_combout  & (\inst|RegisterFile0|loop1:3:Reg|ff3|int_q~q )) # (!\inst|RegisterFile0|mux2|mux|o_O[3]~22_combout  & 
// ((\inst|RegisterFile0|loop1:2:Reg|ff3|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[3]~22_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:3:Reg|ff3|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:2:Reg|ff3|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[3]~22_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~23 .lut_mask = 16'hDDA0;
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N12
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[3]~24 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[3]~24_combout  = (\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[3]~21_combout )) # (!\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[3]~23_combout )))

	.dataa(\inst|RegisterFile0|mux2|mux|o_O[3]~21_combout ),
	.datab(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[3]~23_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~24 .lut_mask = 16'hBB88;
defparam \inst|RegisterFile0|mux2|mux|o_O[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N13
dffeas \inst|IdExPipeReg|loop1:26:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux2|mux|o_O[3]~24_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:26:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:26:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:26:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N26
cycloneive_lcell_comb \inst|MuxB|o_O[3]~14 (
// Equation(s):
// \inst|MuxB|o_O[3]~14_combout  = (\inst|MuxB|o_O[3]~4_combout ) # ((!\inst|MuxB|o_O[6]~0_combout  & \inst|IdExPipeReg|loop1:26:ff|int_q~q ))

	.dataa(\inst|MuxB|o_O[6]~0_combout ),
	.datab(\inst|IdExPipeReg|loop1:26:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|MuxB|o_O[3]~4_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[3]~14 .lut_mask = 16'hFF44;
defparam \inst|MuxB|o_O[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N22
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[3]~10 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[3]~10_combout  = (\inst|ALUc0|mux|mux|o_O[1]~0_combout  & ((\inst|MuxA|o_O~2_combout ) # ((\inst|MuxA|A0 [3]) # (\inst|MuxB|o_O[3]~14_combout ))))

	.dataa(\inst|MuxA|o_O~2_combout ),
	.datab(\inst|MuxA|A0 [3]),
	.datac(\inst|ALUc0|mux|mux|o_O[1]~0_combout ),
	.datad(\inst|MuxB|o_O[3]~14_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[3]~10 .lut_mask = 16'hF0E0;
defparam \inst|ALUc0|mux|mux|o_O[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N28
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:3:FA|o_Sum~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:3:FA|o_Sum~0_combout  = \inst|ALUc0|adder|loop1~3_combout  $ (\inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0_combout  $ (((\inst|MuxA|o_O~2_combout ) # (\inst|MuxA|A0 [3]))))

	.dataa(\inst|MuxA|o_O~2_combout ),
	.datab(\inst|MuxA|A0 [3]),
	.datac(\inst|ALUc0|adder|loop1~3_combout ),
	.datad(\inst|ALUc0|adder|loop1:2:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:3:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:3:FA|o_Sum~0 .lut_mask = 16'hE11E;
defparam \inst|ALUc0|adder|loop1:3:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N18
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[3]~11 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[3]~11_combout  = (\inst|ALUc0|mux|mux|o_O[3]~10_combout ) # ((\inst|ALUc0|mux|mux|o_O[7]~2_combout  & \inst|ALUc0|adder|loop1:3:FA|o_Sum~0_combout ))

	.dataa(\inst|ALUc0|mux|mux|o_O[7]~2_combout ),
	.datab(gnd),
	.datac(\inst|ALUc0|mux|mux|o_O[3]~10_combout ),
	.datad(\inst|ALUc0|adder|loop1:3:FA|o_Sum~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[3]~11 .lut_mask = 16'hFAF0;
defparam \inst|ALUc0|mux|mux|o_O[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N19
dffeas \inst|ExMemPipeReg|loop1:8:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ALUc0|mux|mux|o_O[3]~11_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:8:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:8:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:8:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N28
cycloneive_lcell_comb \inst|MemWbPipeReg|loop1:15:ff|int_q~feeder (
// Equation(s):
// \inst|MemWbPipeReg|loop1:15:ff|int_q~feeder_combout  = \inst|DataRam0|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|DataRam0|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst|MemWbPipeReg|loop1:15:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:15:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MemWbPipeReg|loop1:15:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N29
dffeas \inst|MemWbPipeReg|loop1:15:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|MemWbPipeReg|loop1:15:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:15:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:15:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:15:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N2
cycloneive_lcell_comb \inst|WBMux|o_O[2]~4 (
// Equation(s):
// \inst|WBMux|o_O[2]~4_combout  = (\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & ((\inst|MemWbPipeReg|loop1:15:ff|int_q~q ))) # (!\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:7:ff|int_q~q ))

	.dataa(gnd),
	.datab(\inst|MemWbPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:7:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:15:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|WBMux|o_O[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WBMux|o_O[2]~4 .lut_mask = 16'hFC30;
defparam \inst|WBMux|o_O[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N29
dffeas \inst|RegisterFile0|loop1:2:Reg|ff2|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[2]~4_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:2:Reg|ff2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:2:Reg|ff2|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:2:Reg|ff2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N18
cycloneive_lcell_comb \inst|RegisterFile0|loop1:3:Reg|ff2|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:3:Reg|ff2|int_q~feeder_combout  = \inst|WBMux|o_O[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:3:Reg|ff2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:3:Reg|ff2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:3:Reg|ff2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N19
dffeas \inst|RegisterFile0|loop1:3:Reg|ff2|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:3:Reg|ff2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:3:Reg|ff2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:3:Reg|ff2|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:3:Reg|ff2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N16
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[2]~28 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[2]~28_combout  = (\inst|RegisterFile0|mux2|mux|o_O[2]~27_combout  & (((\inst|RegisterFile0|loop1:3:Reg|ff2|int_q~q ) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # (!\inst|RegisterFile0|mux2|mux|o_O[2]~27_combout  & 
// (\inst|RegisterFile0|loop1:2:Reg|ff2|int_q~q  & (\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))

	.dataa(\inst|RegisterFile0|mux2|mux|o_O[2]~27_combout ),
	.datab(\inst|RegisterFile0|loop1:2:Reg|ff2|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:3:Reg|ff2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~28 .lut_mask = 16'hEA4A;
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N27
dffeas \inst|RegisterFile0|loop1:5:Reg|ff2|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[2]~4_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:5:Reg|ff2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff2|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:5:Reg|ff2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y62_N17
dffeas \inst|RegisterFile0|loop1:6:Reg|ff2|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[2]~4_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:6:Reg|ff2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:6:Reg|ff2|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:6:Reg|ff2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y62_N3
dffeas \inst|RegisterFile0|loop1:4:Reg|ff2|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[2]~4_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:4:Reg|ff2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff2|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:4:Reg|ff2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N2
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[2]~25 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[2]~25_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:6:Reg|ff2|int_q~q )) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|loop1:4:Reg|ff2|int_q~q )))))

	.dataa(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:6:Reg|ff2|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:4:Reg|ff2|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~25 .lut_mask = 16'hEE50;
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N24
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[2]~26 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[2]~26_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[2]~25_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff2|int_q~q )) # (!\inst|RegisterFile0|mux2|mux|o_O[2]~25_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff2|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[2]~25_combout ))))

	.dataa(\inst|RegisterFile0|loop1:7:Reg|ff2|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:5:Reg|ff2|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[2]~25_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~26 .lut_mask = 16'hBBC0;
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N4
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[2]~29 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[2]~29_combout  = (\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[2]~26_combout ))) # (!\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[2]~28_combout ))

	.dataa(gnd),
	.datab(\inst|RegisterFile0|mux2|mux|o_O[2]~28_combout ),
	.datac(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[2]~26_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~29 .lut_mask = 16'hFC0C;
defparam \inst|RegisterFile0|mux2|mux|o_O[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N5
dffeas \inst|IdExPipeReg|loop1:25:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux2|mux|o_O[2]~29_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:25:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:25:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:25:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N10
cycloneive_lcell_comb \inst|MuxB|o_O[2]~5 (
// Equation(s):
// \inst|MuxB|o_O[2]~5_combout  = (\inst|MuxB|o_O[6]~0_combout  & ((\inst|ForwardingUnit0|int_caseB~combout  & ((\inst|ExMemPipeReg|loop1:7:ff|int_q~q ))) # (!\inst|ForwardingUnit0|int_caseB~combout  & (\inst|WBMux|o_O[2]~4_combout ))))

	.dataa(\inst|WBMux|o_O[2]~4_combout ),
	.datab(\inst|ExMemPipeReg|loop1:7:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseB~combout ),
	.datad(\inst|MuxB|o_O[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[2]~5 .lut_mask = 16'hCA00;
defparam \inst|MuxB|o_O[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N0
cycloneive_lcell_comb \inst|ALUc0|adder|loop1~4 (
// Equation(s):
// \inst|ALUc0|adder|loop1~4_combout  = \inst|ALUControl0|Control [2] $ (((\inst|MuxB|o_O[2]~5_combout ) # ((!\inst|MuxB|o_O[6]~0_combout  & \inst|IdExPipeReg|loop1:25:ff|int_q~q ))))

	.dataa(\inst|MuxB|o_O[6]~0_combout ),
	.datab(\inst|IdExPipeReg|loop1:25:ff|int_q~q ),
	.datac(\inst|ALUControl0|Control [2]),
	.datad(\inst|MuxB|o_O[2]~5_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1~4 .lut_mask = 16'h0FB4;
defparam \inst|ALUc0|adder|loop1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N0
cycloneive_lcell_comb \inst|MuxA|A0[2] (
// Equation(s):
// \inst|MuxA|A0 [2] = (\inst|IdExPipeReg|loop1:33:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseC~combout  $ (!\inst|ForwardingUnit0|int_caseA~combout )))

	.dataa(\inst|IdExPipeReg|loop1:33:ff|int_q~q ),
	.datab(\inst|ForwardingUnit0|int_caseC~combout ),
	.datac(gnd),
	.datad(\inst|ForwardingUnit0|int_caseA~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|A0 [2]),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|A0[2] .lut_mask = 16'h8822;
defparam \inst|MuxA|A0[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N4
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:2:FA|o_Sum~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:2:FA|o_Sum~0_combout  = \inst|ALUc0|adder|loop1~4_combout  $ (\inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0_combout  $ (((\inst|MuxA|o_O~3_combout ) # (\inst|MuxA|A0 [2]))))

	.dataa(\inst|MuxA|o_O~3_combout ),
	.datab(\inst|ALUc0|adder|loop1~4_combout ),
	.datac(\inst|MuxA|A0 [2]),
	.datad(\inst|ALUc0|adder|loop1:1:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:2:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:2:FA|o_Sum~0 .lut_mask = 16'hC936;
defparam \inst|ALUc0|adder|loop1:2:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N20
cycloneive_lcell_comb \inst|MuxB|o_O[2]~15 (
// Equation(s):
// \inst|MuxB|o_O[2]~15_combout  = (\inst|MuxB|o_O[2]~5_combout ) # ((!\inst|MuxB|o_O[6]~0_combout  & \inst|IdExPipeReg|loop1:25:ff|int_q~q ))

	.dataa(\inst|MuxB|o_O[6]~0_combout ),
	.datab(\inst|IdExPipeReg|loop1:25:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|MuxB|o_O[2]~5_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[2]~15 .lut_mask = 16'hFF44;
defparam \inst|MuxB|o_O[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N12
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[2]~12 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[2]~12_combout  = (\inst|ALUc0|mux|mux|o_O[1]~0_combout  & ((\inst|MuxA|o_O~3_combout ) # ((\inst|MuxA|A0 [2]) # (\inst|MuxB|o_O[2]~15_combout ))))

	.dataa(\inst|MuxA|o_O~3_combout ),
	.datab(\inst|ALUc0|mux|mux|o_O[1]~0_combout ),
	.datac(\inst|MuxA|A0 [2]),
	.datad(\inst|MuxB|o_O[2]~15_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[2]~12 .lut_mask = 16'hCCC8;
defparam \inst|ALUc0|mux|mux|o_O[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N6
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[2]~13 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[2]~13_combout  = (\inst|ALUc0|mux|mux|o_O[2]~12_combout ) # ((\inst|ALUc0|mux|mux|o_O[7]~2_combout  & \inst|ALUc0|adder|loop1:2:FA|o_Sum~0_combout ))

	.dataa(\inst|ALUc0|mux|mux|o_O[7]~2_combout ),
	.datab(gnd),
	.datac(\inst|ALUc0|adder|loop1:2:FA|o_Sum~0_combout ),
	.datad(\inst|ALUc0|mux|mux|o_O[2]~12_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[2]~13 .lut_mask = 16'hFFA0;
defparam \inst|ALUc0|mux|mux|o_O[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N8
cycloneive_lcell_comb \inst|ExMemPipeReg|loop1:7:ff|int_q~feeder (
// Equation(s):
// \inst|ExMemPipeReg|loop1:7:ff|int_q~feeder_combout  = \inst|ALUc0|mux|mux|o_O[2]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|ALUc0|mux|mux|o_O[2]~13_combout ),
	.cin(gnd),
	.combout(\inst|ExMemPipeReg|loop1:7:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:7:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|ExMemPipeReg|loop1:7:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N9
dffeas \inst|ExMemPipeReg|loop1:7:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ExMemPipeReg|loop1:7:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:7:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:7:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:7:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N20
cycloneive_lcell_comb \inst|MemWbPipeReg|loop1:14:ff|int_q~feeder (
// Equation(s):
// \inst|MemWbPipeReg|loop1:14:ff|int_q~feeder_combout  = \inst|DataRam0|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|DataRam0|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst|MemWbPipeReg|loop1:14:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:14:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MemWbPipeReg|loop1:14:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N21
dffeas \inst|MemWbPipeReg|loop1:14:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|MemWbPipeReg|loop1:14:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:14:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:14:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:14:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y63_N19
dffeas \inst|MemWbPipeReg|loop1:6:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:6:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:6:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:6:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:6:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N18
cycloneive_lcell_comb \inst|WBMux|o_O[1]~6 (
// Equation(s):
// \inst|WBMux|o_O[1]~6_combout  = (\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:14:ff|int_q~q )) # (!\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & ((\inst|MemWbPipeReg|loop1:6:ff|int_q~q )))

	.dataa(gnd),
	.datab(\inst|MemWbPipeReg|loop1:14:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:6:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:21:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|WBMux|o_O[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WBMux|o_O[1]~6 .lut_mask = 16'hCCF0;
defparam \inst|WBMux|o_O[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N24
cycloneive_lcell_comb \inst|MuxB|o_O[1]~8 (
// Equation(s):
// \inst|MuxB|o_O[1]~8_combout  = (\inst|ForwardingUnit0|int_caseB~3_combout  & ((\inst|ForwardingUnit0|int_caseB~5_combout  & (\inst|ExMemPipeReg|loop1:6:ff|int_q~q )) # (!\inst|ForwardingUnit0|int_caseB~5_combout  & ((\inst|WBMux|o_O[1]~6_combout ))))) # 
// (!\inst|ForwardingUnit0|int_caseB~3_combout  & (((\inst|WBMux|o_O[1]~6_combout ))))

	.dataa(\inst|ExMemPipeReg|loop1:6:ff|int_q~q ),
	.datab(\inst|ForwardingUnit0|int_caseB~3_combout ),
	.datac(\inst|WBMux|o_O[1]~6_combout ),
	.datad(\inst|ForwardingUnit0|int_caseB~5_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[1]~8 .lut_mask = 16'hB8F0;
defparam \inst|MuxB|o_O[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N28
cycloneive_lcell_comb \inst|RegisterFile0|loop1:6:Reg|ff1|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:6:Reg|ff1|int_q~feeder_combout  = \inst|WBMux|o_O[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:6:Reg|ff1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:6:Reg|ff1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:6:Reg|ff1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y62_N29
dffeas \inst|RegisterFile0|loop1:6:Reg|ff1|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:6:Reg|ff1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:6:Reg|ff1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:6:Reg|ff1|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:6:Reg|ff1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N2
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[1]~30 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[1]~30_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:16:ff|int_q~q ) # (\inst|RegisterFile0|loop1:6:Reg|ff1|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:4:Reg|ff1|int_q~q  & (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q )))

	.dataa(\inst|RegisterFile0|loop1:4:Reg|ff1|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:6:Reg|ff1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~30 .lut_mask = 16'hCEC2;
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N2
cycloneive_lcell_comb \inst|RegisterFile0|loop1:7:Reg|ff1|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:7:Reg|ff1|int_q~feeder_combout  = \inst|WBMux|o_O[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:7:Reg|ff1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:7:Reg|ff1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y65_N3
dffeas \inst|RegisterFile0|loop1:7:Reg|ff1|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:7:Reg|ff1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:7:Reg|ff1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff1|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:7:Reg|ff1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N8
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[1]~31 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[1]~31_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[1]~30_combout  & ((\inst|RegisterFile0|loop1:7:Reg|ff1|int_q~q ))) # (!\inst|RegisterFile0|mux2|mux|o_O[1]~30_combout  & 
// (\inst|RegisterFile0|loop1:5:Reg|ff1|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[1]~30_combout ))))

	.dataa(\inst|RegisterFile0|loop1:5:Reg|ff1|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[1]~30_combout ),
	.datad(\inst|RegisterFile0|loop1:7:Reg|ff1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~31 .lut_mask = 16'hF838;
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N11
dffeas \inst|RegisterFile0|loop1:3:Reg|ff1|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[1]~6_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:3:Reg|ff1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:3:Reg|ff1|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:3:Reg|ff1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y62_N5
dffeas \inst|RegisterFile0|loop1:2:Reg|ff1|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[1]~6_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:2:Reg|ff1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:2:Reg|ff1|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:2:Reg|ff1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y62_N25
dffeas \inst|RegisterFile0|loop1:0:Reg|ff1|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[1]~6_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:0:Reg|ff1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:0:Reg|ff1|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:0:Reg|ff1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N22
cycloneive_lcell_comb \inst|RegisterFile0|loop1:1:Reg|ff1|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:1:Reg|ff1|int_q~feeder_combout  = \inst|WBMux|o_O[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:1:Reg|ff1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:1:Reg|ff1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y62_N23
dffeas \inst|RegisterFile0|loop1:1:Reg|ff1|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:1:Reg|ff1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:1:Reg|ff1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff1|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:1:Reg|ff1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N24
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[1]~32 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[1]~32_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:16:ff|int_q~q )) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:1:Reg|ff1|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (\inst|RegisterFile0|loop1:0:Reg|ff1|int_q~q ))))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:0:Reg|ff1|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:1:Reg|ff1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~32 .lut_mask = 16'hDC98;
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N4
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[1]~33 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[1]~33_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[1]~32_combout  & (\inst|RegisterFile0|loop1:3:Reg|ff1|int_q~q )) # (!\inst|RegisterFile0|mux2|mux|o_O[1]~32_combout  & 
// ((\inst|RegisterFile0|loop1:2:Reg|ff1|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[1]~32_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:3:Reg|ff1|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:2:Reg|ff1|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[1]~32_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~33 .lut_mask = 16'hDDA0;
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N30
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[1]~34 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[1]~34_combout  = (\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[1]~31_combout )) # (!\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[1]~33_combout )))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[1]~31_combout ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[1]~33_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~34 .lut_mask = 16'hF3C0;
defparam \inst|RegisterFile0|mux2|mux|o_O[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y65_N5
dffeas \inst|IdExPipeReg|loop1:24:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|RegisterFile0|mux2|mux|o_O[1]~34_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:24:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:24:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:24:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N4
cycloneive_lcell_comb \inst|ALUc0|adder|loop1~5 (
// Equation(s):
// \inst|ALUc0|adder|loop1~5_combout  = \inst|ALUControl0|Control [2] $ (((\inst|MuxB|o_O[6]~0_combout  & (\inst|MuxB|o_O[1]~8_combout )) # (!\inst|MuxB|o_O[6]~0_combout  & ((\inst|IdExPipeReg|loop1:24:ff|int_q~q )))))

	.dataa(\inst|ALUControl0|Control [2]),
	.datab(\inst|MuxB|o_O[1]~8_combout ),
	.datac(\inst|IdExPipeReg|loop1:24:ff|int_q~q ),
	.datad(\inst|MuxB|o_O[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1~5 .lut_mask = 16'h665A;
defparam \inst|ALUc0|adder|loop1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y62_N17
dffeas \inst|RegisterFile0|loop1:5:Reg|ff1|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[1]~6_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:5:Reg|ff1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff1|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:5:Reg|ff1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N18
cycloneive_lcell_comb \inst|RegisterFile0|loop1:4:Reg|ff1|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:4:Reg|ff1|int_q~feeder_combout  = \inst|WBMux|o_O[1]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:4:Reg|ff1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:4:Reg|ff1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y62_N19
dffeas \inst|RegisterFile0|loop1:4:Reg|ff1|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:4:Reg|ff1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:4:Reg|ff1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff1|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:4:Reg|ff1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N28
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[1]~30 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[1]~30_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:21:ff|int_q~q ) # (\inst|RegisterFile0|loop1:6:Reg|ff1|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:4:Reg|ff1|int_q~q  & (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q )))

	.dataa(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:4:Reg|ff1|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:6:Reg|ff1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~30 .lut_mask = 16'hAEA4;
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N16
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[1]~31 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[1]~31_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[1]~30_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff1|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[1]~30_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff1|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[1]~30_combout ))))

	.dataa(\inst|RegisterFile0|loop1:7:Reg|ff1|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:5:Reg|ff1|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[1]~30_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~31 .lut_mask = 16'hBBC0;
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N10
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[1]~32 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[1]~32_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:21:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:1:Reg|ff1|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (\inst|RegisterFile0|loop1:0:Reg|ff1|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:0:Reg|ff1|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:1:Reg|ff1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~32 .lut_mask = 16'hF2C2;
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N10
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[1]~33 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[1]~33_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[1]~32_combout  & ((\inst|RegisterFile0|loop1:3:Reg|ff1|int_q~q ))) # (!\inst|RegisterFile0|mux1|mux|o_O[1]~32_combout  & 
// (\inst|RegisterFile0|loop1:2:Reg|ff1|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[1]~32_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:2:Reg|ff1|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:3:Reg|ff1|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[1]~32_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~33 .lut_mask = 16'hF588;
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N6
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[1]~34 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[1]~34_combout  = (\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|RegisterFile0|mux1|mux|o_O[1]~31_combout )) # (!\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[1]~33_combout )))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux1|mux|o_O[1]~31_combout ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[1]~33_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~34 .lut_mask = 16'hF3C0;
defparam \inst|RegisterFile0|mux1|mux|o_O[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y65_N7
dffeas \inst|IdExPipeReg|loop1:32:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|mux1|mux|o_O[1]~34_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:32:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:32:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:32:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N24
cycloneive_lcell_comb \inst|MuxA|o_O[1]~6 (
// Equation(s):
// \inst|MuxA|o_O[1]~6_combout  = (\inst|ForwardingUnit0|int_caseC~combout  & (\inst|WBMux|o_O[1]~6_combout  & ((!\inst|ForwardingUnit0|int_caseA~combout )))) # (!\inst|ForwardingUnit0|int_caseC~combout  & (((\inst|ExMemPipeReg|loop1:6:ff|int_q~q  & 
// \inst|ForwardingUnit0|int_caseA~combout ))))

	.dataa(\inst|WBMux|o_O[1]~6_combout ),
	.datab(\inst|ExMemPipeReg|loop1:6:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseC~combout ),
	.datad(\inst|ForwardingUnit0|int_caseA~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O[1]~6 .lut_mask = 16'h0CA0;
defparam \inst|MuxA|o_O[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N10
cycloneive_lcell_comb \inst|MuxA|o_O[1]~7 (
// Equation(s):
// \inst|MuxA|o_O[1]~7_combout  = (\inst|MuxA|o_O[1]~6_combout ) # ((\inst|IdExPipeReg|loop1:32:ff|int_q~q  & (\inst|ForwardingUnit0|int_caseA~combout  $ (!\inst|ForwardingUnit0|int_caseC~combout ))))

	.dataa(\inst|ForwardingUnit0|int_caseA~combout ),
	.datab(\inst|IdExPipeReg|loop1:32:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseC~combout ),
	.datad(\inst|MuxA|o_O[1]~6_combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O[1]~7 .lut_mask = 16'hFF84;
defparam \inst|MuxA|o_O[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N14
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:1:FA|o_Sum (
// Equation(s):
// \inst|ALUc0|adder|loop1:1:FA|o_Sum~combout  = \inst|ALUc0|adder|loop1~5_combout  $ (\inst|MuxA|o_O[1]~7_combout  $ (((\inst|ALUc0|adder|loop1:0:FA|int_CarryOut3~combout ) # (!\inst|ALUc0|adder|loop1:0:FA|int_CarryOut2~combout ))))

	.dataa(\inst|ALUc0|adder|loop1:0:FA|int_CarryOut2~combout ),
	.datab(\inst|ALUc0|adder|loop1:0:FA|int_CarryOut3~combout ),
	.datac(\inst|ALUc0|adder|loop1~5_combout ),
	.datad(\inst|MuxA|o_O[1]~7_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:1:FA|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:1:FA|o_Sum .lut_mask = 16'hD22D;
defparam \inst|ALUc0|adder|loop1:1:FA|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N16
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[1]~14 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[1]~14_combout  = (\inst|MuxA|o_O[1]~7_combout ) # ((\inst|MuxB|o_O[6]~0_combout  & ((\inst|MuxB|o_O[1]~8_combout ))) # (!\inst|MuxB|o_O[6]~0_combout  & (\inst|IdExPipeReg|loop1:24:ff|int_q~q )))

	.dataa(\inst|MuxB|o_O[6]~0_combout ),
	.datab(\inst|IdExPipeReg|loop1:24:ff|int_q~q ),
	.datac(\inst|MuxB|o_O[1]~8_combout ),
	.datad(\inst|MuxA|o_O[1]~7_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[1]~14 .lut_mask = 16'hFFE4;
defparam \inst|ALUc0|mux|mux|o_O[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y65_N26
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[1]~15 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[1]~15_combout  = (\inst|ALUc0|mux|mux|o_O[7]~2_combout  & ((\inst|ALUc0|adder|loop1:1:FA|o_Sum~combout ) # ((\inst|ALUc0|mux|mux|o_O[1]~0_combout  & \inst|ALUc0|mux|mux|o_O[1]~14_combout )))) # 
// (!\inst|ALUc0|mux|mux|o_O[7]~2_combout  & (((\inst|ALUc0|mux|mux|o_O[1]~0_combout  & \inst|ALUc0|mux|mux|o_O[1]~14_combout ))))

	.dataa(\inst|ALUc0|mux|mux|o_O[7]~2_combout ),
	.datab(\inst|ALUc0|adder|loop1:1:FA|o_Sum~combout ),
	.datac(\inst|ALUc0|mux|mux|o_O[1]~0_combout ),
	.datad(\inst|ALUc0|mux|mux|o_O[1]~14_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[1]~15 .lut_mask = 16'hF888;
defparam \inst|ALUc0|mux|mux|o_O[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y65_N27
dffeas \inst|ExMemPipeReg|loop1:6:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ALUc0|mux|mux|o_O[1]~15_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:6:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:6:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:6:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N16
cycloneive_lcell_comb \inst|MemWbPipeReg|loop1:13:ff|int_q~feeder (
// Equation(s):
// \inst|MemWbPipeReg|loop1:13:ff|int_q~feeder_combout  = \inst|DataRam0|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|DataRam0|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst|MemWbPipeReg|loop1:13:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:13:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MemWbPipeReg|loop1:13:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N17
dffeas \inst|MemWbPipeReg|loop1:13:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|MemWbPipeReg|loop1:13:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:13:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:13:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:13:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y63_N7
dffeas \inst|MemWbPipeReg|loop1:5:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:5:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:5:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:5:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:5:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N6
cycloneive_lcell_comb \inst|WBMux|o_O[0]~5 (
// Equation(s):
// \inst|WBMux|o_O[0]~5_combout  = (\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:13:ff|int_q~q )) # (!\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & ((\inst|MemWbPipeReg|loop1:5:ff|int_q~q )))

	.dataa(gnd),
	.datab(\inst|MemWbPipeReg|loop1:13:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:5:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:21:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|WBMux|o_O[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WBMux|o_O[0]~5 .lut_mask = 16'hCCF0;
defparam \inst|WBMux|o_O[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N20
cycloneive_lcell_comb \inst|RegisterFile0|loop1:7:Reg|ff0|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:7:Reg|ff0|int_q~feeder_combout  = \inst|WBMux|o_O[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:7:Reg|ff0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:7:Reg|ff0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y63_N21
dffeas \inst|RegisterFile0|loop1:7:Reg|ff0|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:7:Reg|ff0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:7:Reg|ff0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff0|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:7:Reg|ff0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N24
cycloneive_lcell_comb \inst|RegisterFile0|loop1:4:Reg|ff0|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:4:Reg|ff0|int_q~feeder_combout  = \inst|WBMux|o_O[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:4:Reg|ff0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:4:Reg|ff0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y62_N25
dffeas \inst|RegisterFile0|loop1:4:Reg|ff0|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:4:Reg|ff0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:4:Reg|ff0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff0|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:4:Reg|ff0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N30
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[0]~35 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[0]~35_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:6:Reg|ff0|int_q~q )) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|loop1:4:Reg|ff0|int_q~q )))))

	.dataa(\inst|RegisterFile0|loop1:6:Reg|ff0|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:4:Reg|ff0|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~35 .lut_mask = 16'hFA0C;
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N26
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[0]~36 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[0]~36_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[0]~35_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff0|int_q~q )) # (!\inst|RegisterFile0|mux2|mux|o_O[0]~35_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff0|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[0]~35_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:7:Reg|ff0|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:5:Reg|ff0|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[0]~35_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~36 .lut_mask = 16'hDDA0;
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N24
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[0]~38 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[0]~38_combout  = (\inst|RegisterFile0|mux2|mux|o_O[0]~37_combout  & (((\inst|RegisterFile0|loop1:3:Reg|ff0|int_q~q )) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q ))) # (!\inst|RegisterFile0|mux2|mux|o_O[0]~37_combout  & 
// (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|loop1:2:Reg|ff0|int_q~q ))))

	.dataa(\inst|RegisterFile0|mux2|mux|o_O[0]~37_combout ),
	.datab(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:3:Reg|ff0|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:2:Reg|ff0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~38 .lut_mask = 16'hE6A2;
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N30
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[0]~39 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[0]~39_combout  = (\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[0]~36_combout )) # (!\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[0]~38_combout )))

	.dataa(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[0]~36_combout ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[0]~38_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~39 .lut_mask = 16'hF5A0;
defparam \inst|RegisterFile0|mux2|mux|o_O[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N14
cycloneive_lcell_comb \inst|IdExPipeReg|loop1:23:ff|int_q~feeder (
// Equation(s):
// \inst|IdExPipeReg|loop1:23:ff|int_q~feeder_combout  = \inst|RegisterFile0|mux2|mux|o_O[0]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[0]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|IdExPipeReg|loop1:23:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:23:ff|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|IdExPipeReg|loop1:23:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y65_N15
dffeas \inst|IdExPipeReg|loop1:23:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IdExPipeReg|loop1:23:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:23:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:23:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:23:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N26
cycloneive_lcell_comb \inst|MuxB|o_O[0]~6 (
// Equation(s):
// \inst|MuxB|o_O[0]~6_combout  = (\inst|ForwardingUnit0|int_caseB~3_combout  & ((\inst|ForwardingUnit0|int_caseB~5_combout  & ((\inst|ExMemPipeReg|loop1:5:ff|int_q~q ))) # (!\inst|ForwardingUnit0|int_caseB~5_combout  & (\inst|WBMux|o_O[0]~5_combout )))) # 
// (!\inst|ForwardingUnit0|int_caseB~3_combout  & (\inst|WBMux|o_O[0]~5_combout ))

	.dataa(\inst|WBMux|o_O[0]~5_combout ),
	.datab(\inst|ExMemPipeReg|loop1:5:ff|int_q~q ),
	.datac(\inst|ForwardingUnit0|int_caseB~3_combout ),
	.datad(\inst|ForwardingUnit0|int_caseB~5_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[0]~6 .lut_mask = 16'hCAAA;
defparam \inst|MuxB|o_O[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y65_N4
cycloneive_lcell_comb \inst|MuxB|o_O[0]~7 (
// Equation(s):
// \inst|MuxB|o_O[0]~7_combout  = (\inst|MuxB|o_O[6]~0_combout  & ((\inst|MuxB|o_O[0]~6_combout ))) # (!\inst|MuxB|o_O[6]~0_combout  & (\inst|IdExPipeReg|loop1:23:ff|int_q~q ))

	.dataa(gnd),
	.datab(\inst|IdExPipeReg|loop1:23:ff|int_q~q ),
	.datac(\inst|MuxB|o_O[0]~6_combout ),
	.datad(\inst|MuxB|o_O[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|MuxB|o_O[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxB|o_O[0]~7 .lut_mask = 16'hF0CC;
defparam \inst|MuxB|o_O[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N4
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[0]~17 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[0]~17_combout  = (\inst|ALUc0|mux|mux|o_O[1]~0_combout  & ((\inst|MuxB|o_O[0]~7_combout ) # ((\inst|MuxA|o_O[0]~5_combout )))) # (!\inst|ALUc0|mux|mux|o_O[1]~0_combout  & (\inst|ALUc0|mux|mux|o_O[7]~2_combout  & 
// (\inst|MuxB|o_O[0]~7_combout  $ (\inst|MuxA|o_O[0]~5_combout ))))

	.dataa(\inst|ALUc0|mux|mux|o_O[1]~0_combout ),
	.datab(\inst|MuxB|o_O[0]~7_combout ),
	.datac(\inst|ALUc0|mux|mux|o_O[7]~2_combout ),
	.datad(\inst|MuxA|o_O[0]~5_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[0]~17 .lut_mask = 16'hBAC8;
defparam \inst|ALUc0|mux|mux|o_O[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N22
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[0]~20 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[0]~20_combout  = (\inst|ALUc0|mux|mux|o_O[0]~17_combout ) # ((\inst|ALUc0|mux|mux|o_O[0]~19_combout  & (\inst|ALUc0|mux|mux|o_O[0]~16_combout  $ (!\inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0_combout ))))

	.dataa(\inst|ALUc0|mux|mux|o_O[0]~19_combout ),
	.datab(\inst|ALUc0|mux|mux|o_O[0]~16_combout ),
	.datac(\inst|ALUc0|mux|mux|o_O[0]~17_combout ),
	.datad(\inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[0]~20 .lut_mask = 16'hF8F2;
defparam \inst|ALUc0|mux|mux|o_O[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N1
dffeas \inst|ExMemPipeReg|loop1:5:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ALUc0|mux|mux|o_O[0]~20_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:5:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:5:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:5:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N4
cycloneive_lcell_comb \inst|MemWbPipeReg|loop1:19:ff|int_q~feeder (
// Equation(s):
// \inst|MemWbPipeReg|loop1:19:ff|int_q~feeder_combout  = \inst|DataRam0|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|DataRam0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst|MemWbPipeReg|loop1:19:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:19:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MemWbPipeReg|loop1:19:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y63_N5
dffeas \inst|MemWbPipeReg|loop1:19:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|MemWbPipeReg|loop1:19:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:19:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:19:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:19:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y63_N1
dffeas \inst|MemWbPipeReg|loop1:11:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ExMemPipeReg|loop1:11:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:11:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:11:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:11:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y63_N0
cycloneive_lcell_comb \inst|WBMux|o_O[6]~0 (
// Equation(s):
// \inst|WBMux|o_O[6]~0_combout  = (\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:19:ff|int_q~q )) # (!\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & ((\inst|MemWbPipeReg|loop1:11:ff|int_q~q )))

	.dataa(gnd),
	.datab(\inst|MemWbPipeReg|loop1:19:ff|int_q~q ),
	.datac(\inst|MemWbPipeReg|loop1:11:ff|int_q~q ),
	.datad(\inst|MemWbPipeReg|loop1:21:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|WBMux|o_O[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WBMux|o_O[6]~0 .lut_mask = 16'hCCF0;
defparam \inst|WBMux|o_O[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N22
cycloneive_lcell_comb \inst|MuxA|o_O~8 (
// Equation(s):
// \inst|MuxA|o_O~8_combout  = (\inst|ForwardingUnit0|int_caseA~combout  & (\inst|ExMemPipeReg|loop1:11:ff|int_q~q  & ((!\inst|ForwardingUnit0|int_caseC~combout )))) # (!\inst|ForwardingUnit0|int_caseA~combout  & (((\inst|WBMux|o_O[6]~0_combout  & 
// \inst|ForwardingUnit0|int_caseC~combout ))))

	.dataa(\inst|ExMemPipeReg|loop1:11:ff|int_q~q ),
	.datab(\inst|ForwardingUnit0|int_caseA~combout ),
	.datac(\inst|WBMux|o_O[6]~0_combout ),
	.datad(\inst|ForwardingUnit0|int_caseC~combout ),
	.cin(gnd),
	.combout(\inst|MuxA|o_O~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MuxA|o_O~8 .lut_mask = 16'h3088;
defparam \inst|MuxA|o_O~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N2
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0 (
// Equation(s):
// \inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0_combout  = (\inst|ALUc0|adder|loop1~0_combout  & ((\inst|MuxA|A0 [6]) # ((\inst|MuxA|o_O~8_combout ) # (\inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0_combout )))) # (!\inst|ALUc0|adder|loop1~0_combout  & 
// (\inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0_combout  & ((\inst|MuxA|A0 [6]) # (\inst|MuxA|o_O~8_combout ))))

	.dataa(\inst|MuxA|A0 [6]),
	.datab(\inst|MuxA|o_O~8_combout ),
	.datac(\inst|ALUc0|adder|loop1~0_combout ),
	.datad(\inst|ALUc0|adder|loop1:5:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0 .lut_mask = 16'hFEE0;
defparam \inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N12
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:7:FA|o_Sum (
// Equation(s):
// \inst|ALUc0|adder|loop1:7:FA|o_Sum~combout  = \inst|ALUControl0|Control [2] $ (\inst|MuxA|o_O[7]~10_combout  $ (\inst|MuxB|o_O[7]~10_combout  $ (\inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0_combout )))

	.dataa(\inst|ALUControl0|Control [2]),
	.datab(\inst|MuxA|o_O[7]~10_combout ),
	.datac(\inst|MuxB|o_O[7]~10_combout ),
	.datad(\inst|ALUc0|adder|loop1:6:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:7:FA|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:7:FA|o_Sum .lut_mask = 16'h6996;
defparam \inst|ALUc0|adder|loop1:7:FA|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y65_N28
cycloneive_lcell_comb \inst|ALUc0|mux|mux|o_O[7]~3 (
// Equation(s):
// \inst|ALUc0|mux|mux|o_O[7]~3_combout  = (\inst|ALUc0|mux|mux|o_O[7]~1_combout ) # ((\inst|ALUc0|mux|mux|o_O[7]~2_combout  & \inst|ALUc0|adder|loop1:7:FA|o_Sum~combout ))

	.dataa(\inst|ALUc0|mux|mux|o_O[7]~1_combout ),
	.datab(gnd),
	.datac(\inst|ALUc0|mux|mux|o_O[7]~2_combout ),
	.datad(\inst|ALUc0|adder|loop1:7:FA|o_Sum~combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|mux|mux|o_O[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|mux|mux|o_O[7]~3 .lut_mask = 16'hFAAA;
defparam \inst|ALUc0|mux|mux|o_O[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y65_N29
dffeas \inst|ExMemPipeReg|loop1:12:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ALUc0|mux|mux|o_O[7]~3_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ExMemPipeReg|loop1:12:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ExMemPipeReg|loop1:12:ff|int_q .is_wysiwyg = "true";
defparam \inst|ExMemPipeReg|loop1:12:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N8
cycloneive_lcell_comb \inst|MemWbPipeReg|loop1:12:ff|int_q~feeder (
// Equation(s):
// \inst|MemWbPipeReg|loop1:12:ff|int_q~feeder_combout  = \inst|ExMemPipeReg|loop1:12:ff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|ExMemPipeReg|loop1:12:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|MemWbPipeReg|loop1:12:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:12:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MemWbPipeReg|loop1:12:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N9
dffeas \inst|MemWbPipeReg|loop1:12:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|MemWbPipeReg|loop1:12:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MemWbPipeReg|loop1:12:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MemWbPipeReg|loop1:12:ff|int_q .is_wysiwyg = "true";
defparam \inst|MemWbPipeReg|loop1:12:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N22
cycloneive_lcell_comb \inst|WBMux|o_O[7]~7 (
// Equation(s):
// \inst|WBMux|o_O[7]~7_combout  = (\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:20:ff|int_q~q )) # (!\inst|MemWbPipeReg|loop1:21:ff|int_q~q  & ((\inst|MemWbPipeReg|loop1:12:ff|int_q~q )))

	.dataa(\inst|MemWbPipeReg|loop1:20:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:12:ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|MemWbPipeReg|loop1:21:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|WBMux|o_O[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WBMux|o_O[7]~7 .lut_mask = 16'hAACC;
defparam \inst|WBMux|o_O[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N1
dffeas \inst|RegisterFile0|loop1:2:Reg|ff7|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[7]~7_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:2:Reg|ff7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:2:Reg|ff7|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:2:Reg|ff7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y62_N3
dffeas \inst|RegisterFile0|loop1:3:Reg|ff7|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[7]~7_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:3:Reg|ff7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:3:Reg|ff7|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:3:Reg|ff7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y62_N15
dffeas \inst|RegisterFile0|loop1:1:Reg|ff7|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[7]~7_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:1:Reg|ff7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff7|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:1:Reg|ff7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N14
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[7]~2 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[7]~2_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|loop1:1:Reg|ff7|int_q~q ) # (\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:0:Reg|ff7|int_q~q  & ((!\inst|IfIdPipeReg|loop1:22:ff|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:0:Reg|ff7|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:1:Reg|ff7|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~2 .lut_mask = 16'hCCE2;
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N2
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[7]~3 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[7]~3_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[7]~2_combout  & ((\inst|RegisterFile0|loop1:3:Reg|ff7|int_q~q ))) # (!\inst|RegisterFile0|mux1|mux|o_O[7]~2_combout  & 
// (\inst|RegisterFile0|loop1:2:Reg|ff7|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[7]~2_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:2:Reg|ff7|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:3:Reg|ff7|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[7]~2_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~3 .lut_mask = 16'hF588;
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N22
cycloneive_lcell_comb \inst|RegisterFile0|loop1:7:Reg|ff7|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:7:Reg|ff7|int_q~feeder_combout  = \inst|WBMux|o_O[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WBMux|o_O[7]~7_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:7:Reg|ff7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegisterFile0|loop1:7:Reg|ff7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y63_N23
dffeas \inst|RegisterFile0|loop1:7:Reg|ff7|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:7:Reg|ff7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:7:Reg|ff7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff7|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:7:Reg|ff7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y62_N5
dffeas \inst|RegisterFile0|loop1:6:Reg|ff7|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[7]~7_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:6:Reg|ff7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:6:Reg|ff7|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:6:Reg|ff7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N4
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[7]~0 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[7]~0_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:6:Reg|ff7|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (\inst|RegisterFile0|loop1:4:Reg|ff7|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:4:Reg|ff7|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:6:Reg|ff7|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~0 .lut_mask = 16'hFC22;
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y63_N8
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[7]~1 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[7]~1_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[7]~0_combout  & ((\inst|RegisterFile0|loop1:7:Reg|ff7|int_q~q ))) # (!\inst|RegisterFile0|mux1|mux|o_O[7]~0_combout  & 
// (\inst|RegisterFile0|loop1:5:Reg|ff7|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[7]~0_combout ))))

	.dataa(\inst|RegisterFile0|loop1:5:Reg|ff7|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:7:Reg|ff7|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[7]~0_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~1 .lut_mask = 16'hF388;
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N14
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[7]~4 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[7]~4_combout  = (\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[7]~1_combout ))) # (!\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|RegisterFile0|mux1|mux|o_O[7]~3_combout ))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux1|mux|o_O[7]~3_combout ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[7]~1_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~4 .lut_mask = 16'hFC30;
defparam \inst|RegisterFile0|mux1|mux|o_O[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y63_N14
cycloneive_lcell_comb \inst|RegisterFile0|loop1:5:Reg|ff6|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:5:Reg|ff6|int_q~feeder_combout  = \inst|WBMux|o_O[6]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WBMux|o_O[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:5:Reg|ff6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegisterFile0|loop1:5:Reg|ff6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y63_N15
dffeas \inst|RegisterFile0|loop1:5:Reg|ff6|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:5:Reg|ff6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:5:Reg|ff6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff6|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:5:Reg|ff6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y62_N1
dffeas \inst|RegisterFile0|loop1:6:Reg|ff6|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[6]~0_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:6:Reg|ff6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:6:Reg|ff6|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:6:Reg|ff6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N20
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[6]~5 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[6]~5_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:6:Reg|ff6|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (\inst|RegisterFile0|loop1:4:Reg|ff6|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:4:Reg|ff6|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:6:Reg|ff6|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~5 .lut_mask = 16'hFC0A;
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y63_N18
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[6]~6 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[6]~6_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[6]~5_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff6|int_q~q )) # (!\inst|RegisterFile0|mux2|mux|o_O[6]~5_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff6|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[6]~5_combout ))))

	.dataa(\inst|RegisterFile0|loop1:7:Reg|ff6|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:5:Reg|ff6|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[6]~5_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~6 .lut_mask = 16'hBBC0;
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y62_N21
dffeas \inst|RegisterFile0|loop1:2:Reg|ff6|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[6]~0_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:2:Reg|ff6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:2:Reg|ff6|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:2:Reg|ff6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y62_N31
dffeas \inst|RegisterFile0|loop1:3:Reg|ff6|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[6]~0_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:3:Reg|ff6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:3:Reg|ff6|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:3:Reg|ff6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N18
cycloneive_lcell_comb \inst|RegisterFile0|loop1:1:Reg|ff6|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:1:Reg|ff6|int_q~feeder_combout  = \inst|WBMux|o_O[6]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|WBMux|o_O[6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:1:Reg|ff6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegisterFile0|loop1:1:Reg|ff6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y62_N19
dffeas \inst|RegisterFile0|loop1:1:Reg|ff6|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:1:Reg|ff6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:1:Reg|ff6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff6|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:1:Reg|ff6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y62_N13
dffeas \inst|RegisterFile0|loop1:0:Reg|ff6|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[6]~0_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:0:Reg|ff6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:0:Reg|ff6|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:0:Reg|ff6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N12
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[6]~7 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[6]~7_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:16:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:1:Reg|ff6|int_q~q )) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|loop1:0:Reg|ff6|int_q~q )))))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:1:Reg|ff6|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:0:Reg|ff6|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~7 .lut_mask = 16'hEE50;
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N30
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[6]~8 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[6]~8_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[6]~7_combout  & ((\inst|RegisterFile0|loop1:3:Reg|ff6|int_q~q ))) # (!\inst|RegisterFile0|mux2|mux|o_O[6]~7_combout  & 
// (\inst|RegisterFile0|loop1:2:Reg|ff6|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[6]~7_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:2:Reg|ff6|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:3:Reg|ff6|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[6]~7_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~8 .lut_mask = 16'hF588;
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N8
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[6]~9 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[6]~9_combout  = (\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[6]~6_combout )) # (!\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[6]~8_combout )))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[6]~6_combout ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[6]~8_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~9 .lut_mask = 16'hF3C0;
defparam \inst|RegisterFile0|mux2|mux|o_O[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y62_N5
dffeas \inst|RegisterFile0|loop1:0:Reg|ff7|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[7]~7_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:0:Reg|ff7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:0:Reg|ff7|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:0:Reg|ff7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N4
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[7]~2 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[7]~2_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:16:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:1:Reg|ff7|int_q~q )) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|loop1:0:Reg|ff7|int_q~q )))))

	.dataa(\inst|RegisterFile0|loop1:1:Reg|ff7|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:0:Reg|ff7|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~2 .lut_mask = 16'hEE30;
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N0
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[7]~3 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[7]~3_combout  = (\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[7]~2_combout  & ((\inst|RegisterFile0|loop1:3:Reg|ff7|int_q~q ))) # (!\inst|RegisterFile0|mux2|mux|o_O[7]~2_combout  & 
// (\inst|RegisterFile0|loop1:2:Reg|ff7|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[7]~2_combout ))

	.dataa(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.datab(\inst|RegisterFile0|mux2|mux|o_O[7]~2_combout ),
	.datac(\inst|RegisterFile0|loop1:2:Reg|ff7|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:3:Reg|ff7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~3 .lut_mask = 16'hEC64;
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N8
cycloneive_lcell_comb \inst|RegisterFile0|loop1:4:Reg|ff7|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:4:Reg|ff7|int_q~feeder_combout  = \inst|WBMux|o_O[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WBMux|o_O[7]~7_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:4:Reg|ff7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegisterFile0|loop1:4:Reg|ff7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y62_N9
dffeas \inst|RegisterFile0|loop1:4:Reg|ff7|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:4:Reg|ff7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:4:Reg|ff7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:4:Reg|ff7|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:4:Reg|ff7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N22
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[7]~0 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[7]~0_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:17:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:6:Reg|ff7|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:17:ff|int_q~q  & (\inst|RegisterFile0|loop1:4:Reg|ff7|int_q~q ))))

	.dataa(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:4:Reg|ff7|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:6:Reg|ff7|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~0 .lut_mask = 16'hFA44;
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N6
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[7]~1 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[7]~1_combout  = (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[7]~0_combout  & ((\inst|RegisterFile0|loop1:7:Reg|ff7|int_q~q ))) # (!\inst|RegisterFile0|mux2|mux|o_O[7]~0_combout  & 
// (\inst|RegisterFile0|loop1:5:Reg|ff7|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:16:ff|int_q~q  & (((\inst|RegisterFile0|mux2|mux|o_O[7]~0_combout ))))

	.dataa(\inst|RegisterFile0|loop1:5:Reg|ff7|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:7:Reg|ff7|int_q~q ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[7]~0_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~1 .lut_mask = 16'hF388;
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N16
cycloneive_lcell_comb \inst|RegisterFile0|mux2|mux|o_O[7]~4 (
// Equation(s):
// \inst|RegisterFile0|mux2|mux|o_O[7]~4_combout  = (\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & ((\inst|RegisterFile0|mux2|mux|o_O[7]~1_combout ))) # (!\inst|IfIdPipeReg|loop1:18:ff|int_q~q  & (\inst|RegisterFile0|mux2|mux|o_O[7]~3_combout ))

	.dataa(\inst|IfIdPipeReg|loop1:18:ff|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[7]~3_combout ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[7]~1_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux2|mux|o_O[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~4 .lut_mask = 16'hFA50;
defparam \inst|RegisterFile0|mux2|mux|o_O[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N18
cycloneive_lcell_comb \inst|ByteComparator0|o_equal~0 (
// Equation(s):
// \inst|ByteComparator0|o_equal~0_combout  = (\inst|RegisterFile0|mux1|mux|o_O[6]~9_combout  & ((\inst|RegisterFile0|mux1|mux|o_O[7]~4_combout  $ (\inst|RegisterFile0|mux2|mux|o_O[7]~4_combout )) # (!\inst|RegisterFile0|mux2|mux|o_O[6]~9_combout ))) # 
// (!\inst|RegisterFile0|mux1|mux|o_O[6]~9_combout  & ((\inst|RegisterFile0|mux2|mux|o_O[6]~9_combout ) # (\inst|RegisterFile0|mux1|mux|o_O[7]~4_combout  $ (\inst|RegisterFile0|mux2|mux|o_O[7]~4_combout ))))

	.dataa(\inst|RegisterFile0|mux1|mux|o_O[6]~9_combout ),
	.datab(\inst|RegisterFile0|mux1|mux|o_O[7]~4_combout ),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[6]~9_combout ),
	.datad(\inst|RegisterFile0|mux2|mux|o_O[7]~4_combout ),
	.cin(gnd),
	.combout(\inst|ByteComparator0|o_equal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ByteComparator0|o_equal~0 .lut_mask = 16'h7BDE;
defparam \inst|ByteComparator0|o_equal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N0
cycloneive_lcell_comb \inst|ByteComparator0|o_equal~3 (
// Equation(s):
// \inst|ByteComparator0|o_equal~3_combout  = (\inst|RegisterFile0|mux2|mux|o_O[1]~34_combout  & ((\inst|RegisterFile0|mux2|mux|o_O[0]~39_combout  $ (\inst|RegisterFile0|mux1|mux|o_O[0]~39_combout )) # (!\inst|RegisterFile0|mux1|mux|o_O[1]~34_combout ))) # 
// (!\inst|RegisterFile0|mux2|mux|o_O[1]~34_combout  & ((\inst|RegisterFile0|mux1|mux|o_O[1]~34_combout ) # (\inst|RegisterFile0|mux2|mux|o_O[0]~39_combout  $ (\inst|RegisterFile0|mux1|mux|o_O[0]~39_combout ))))

	.dataa(\inst|RegisterFile0|mux2|mux|o_O[1]~34_combout ),
	.datab(\inst|RegisterFile0|mux1|mux|o_O[1]~34_combout ),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[0]~39_combout ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[0]~39_combout ),
	.cin(gnd),
	.combout(\inst|ByteComparator0|o_equal~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ByteComparator0|o_equal~3 .lut_mask = 16'h6FF6;
defparam \inst|ByteComparator0|o_equal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N8
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[4]~15 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[4]~15_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:6:Reg|ff4|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (\inst|RegisterFile0|loop1:4:Reg|ff4|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:4:Reg|ff4|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:6:Reg|ff4|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~15 .lut_mask = 16'hFC22;
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y62_N4
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[4]~16 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[4]~16_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[4]~15_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff4|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[4]~15_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff4|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[4]~15_combout ))))

	.dataa(\inst|RegisterFile0|loop1:7:Reg|ff4|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:5:Reg|ff4|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[4]~15_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~16 .lut_mask = 16'hBBC0;
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y62_N11
dffeas \inst|RegisterFile0|loop1:1:Reg|ff4|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[4]~2_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:1:Reg|ff4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff4|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:1:Reg|ff4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N10
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[4]~17 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[4]~17_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|loop1:1:Reg|ff4|int_q~q ) # (\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:0:Reg|ff4|int_q~q  & ((!\inst|IfIdPipeReg|loop1:22:ff|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:0:Reg|ff4|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:1:Reg|ff4|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~17 .lut_mask = 16'hCCE2;
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N16
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[4]~18 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[4]~18_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[4]~17_combout  & (\inst|RegisterFile0|loop1:3:Reg|ff4|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[4]~17_combout  & 
// ((\inst|RegisterFile0|loop1:2:Reg|ff4|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[4]~17_combout ))))

	.dataa(\inst|RegisterFile0|loop1:3:Reg|ff4|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:2:Reg|ff4|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[4]~17_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~18 .lut_mask = 16'hBBC0;
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N0
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[4]~19 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[4]~19_combout  = (\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|RegisterFile0|mux1|mux|o_O[4]~16_combout )) # (!\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[4]~18_combout )))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux1|mux|o_O[4]~16_combout ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[4]~18_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~19 .lut_mask = 16'hF3C0;
defparam \inst|RegisterFile0|mux1|mux|o_O[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N24
cycloneive_lcell_comb \inst|ByteComparator0|o_equal~1 (
// Equation(s):
// \inst|ByteComparator0|o_equal~1_combout  = (\inst|RegisterFile0|mux2|mux|o_O[5]~14_combout  & ((\inst|RegisterFile0|mux1|mux|o_O[4]~19_combout  $ (\inst|RegisterFile0|mux2|mux|o_O[4]~19_combout )) # (!\inst|RegisterFile0|mux1|mux|o_O[5]~14_combout ))) # 
// (!\inst|RegisterFile0|mux2|mux|o_O[5]~14_combout  & ((\inst|RegisterFile0|mux1|mux|o_O[5]~14_combout ) # (\inst|RegisterFile0|mux1|mux|o_O[4]~19_combout  $ (\inst|RegisterFile0|mux2|mux|o_O[4]~19_combout ))))

	.dataa(\inst|RegisterFile0|mux2|mux|o_O[5]~14_combout ),
	.datab(\inst|RegisterFile0|mux1|mux|o_O[4]~19_combout ),
	.datac(\inst|RegisterFile0|mux2|mux|o_O[4]~19_combout ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[5]~14_combout ),
	.cin(gnd),
	.combout(\inst|ByteComparator0|o_equal~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ByteComparator0|o_equal~1 .lut_mask = 16'h7DBE;
defparam \inst|ByteComparator0|o_equal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N20
cycloneive_lcell_comb \inst|ByteComparator0|o_equal~4 (
// Equation(s):
// \inst|ByteComparator0|o_equal~4_combout  = (!\inst|ByteComparator0|o_equal~2_combout  & (!\inst|ByteComparator0|o_equal~0_combout  & (!\inst|ByteComparator0|o_equal~3_combout  & !\inst|ByteComparator0|o_equal~1_combout )))

	.dataa(\inst|ByteComparator0|o_equal~2_combout ),
	.datab(\inst|ByteComparator0|o_equal~0_combout ),
	.datac(\inst|ByteComparator0|o_equal~3_combout ),
	.datad(\inst|ByteComparator0|o_equal~1_combout ),
	.cin(gnd),
	.combout(\inst|ByteComparator0|o_equal~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ByteComparator0|o_equal~4 .lut_mask = 16'h0001;
defparam \inst|ByteComparator0|o_equal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N22
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:4:FA|o_Sum~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:4:FA|o_Sum~0_combout  = \inst|IfIdPipeReg|loop1:36:ff|int_q~q  $ (\inst|IfIdPipeReg|loop1:4:ff|int_q~q  $ (\inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0_combout ))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:36:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:4:ff|int_q~q ),
	.datad(\inst|BranchAddrAdder|loop1:3:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:4:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:4:FA|o_Sum~0 .lut_mask = 16'hC33C;
defparam \inst|BranchAddrAdder|loop1:4:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N22
cycloneive_lcell_comb \inst|PCInputMux|o_O[4]~3 (
// Equation(s):
// \inst|PCInputMux|o_O[4]~3_combout  = (\inst|control|ALUOp[0]~1_combout  & ((\inst|ByteComparator0|o_equal~4_combout  & ((\inst|BranchAddrAdder|loop1:4:FA|o_Sum~0_combout ))) # (!\inst|ByteComparator0|o_equal~4_combout  & 
// (\inst|AddrAdder4|loop1:4:FA|int_CarryOut1~combout )))) # (!\inst|control|ALUOp[0]~1_combout  & (\inst|AddrAdder4|loop1:4:FA|int_CarryOut1~combout ))

	.dataa(\inst|AddrAdder4|loop1:4:FA|int_CarryOut1~combout ),
	.datab(\inst|control|ALUOp[0]~1_combout ),
	.datac(\inst|ByteComparator0|o_equal~4_combout ),
	.datad(\inst|BranchAddrAdder|loop1:4:FA|o_Sum~0_combout ),
	.cin(gnd),
	.combout(\inst|PCInputMux|o_O[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCInputMux|o_O[4]~3 .lut_mask = 16'hEA2A;
defparam \inst|PCInputMux|o_O[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y65_N23
dffeas \inst|PC|loop1:4:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|PCInputMux|o_O[4]~3_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|loop1:4:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|loop1:4:ff|int_q .is_wysiwyg = "true";
defparam \inst|PC|loop1:4:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y65_N31
dffeas \inst|IfIdPipeReg|loop1:3:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [3]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:3:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:3:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:3:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N4
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:3:FA|o_Sum (
// Equation(s):
// \inst|BranchAddrAdder|loop1:3:FA|o_Sum~combout  = \inst|IfIdPipeReg|loop1:35:ff|int_q~q  $ (\inst|IfIdPipeReg|loop1:3:ff|int_q~q  $ (((\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1_combout ) # (\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:35:ff|int_q~q ),
	.datab(\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~1_combout ),
	.datac(\inst|IfIdPipeReg|loop1:3:ff|int_q~q ),
	.datad(\inst|BranchAddrAdder|loop1:2:FA|o_CarryOut~0_combout ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:3:FA|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:3:FA|o_Sum .lut_mask = 16'hA596;
defparam \inst|BranchAddrAdder|loop1:3:FA|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N14
cycloneive_lcell_comb \inst|AddrAdder4|loop1:3:FA|int_CarryOut1 (
// Equation(s):
// \inst|AddrAdder4|loop1:3:FA|int_CarryOut1~combout  = \inst|PC|loop1:3:ff|int_q~q  $ (\inst|PC|loop1:2:ff|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|PC|loop1:3:ff|int_q~q ),
	.datad(\inst|PC|loop1:2:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|AddrAdder4|loop1:3:FA|int_CarryOut1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|AddrAdder4|loop1:3:FA|int_CarryOut1 .lut_mask = 16'h0FF0;
defparam \inst|AddrAdder4|loop1:3:FA|int_CarryOut1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N0
cycloneive_lcell_comb \inst|PCInputMux|o_O[3]~4 (
// Equation(s):
// \inst|PCInputMux|o_O[3]~4_combout  = (\inst|control|ALUOp[0]~1_combout  & ((\inst|ByteComparator0|o_equal~4_combout  & (\inst|BranchAddrAdder|loop1:3:FA|o_Sum~combout )) # (!\inst|ByteComparator0|o_equal~4_combout  & 
// ((\inst|AddrAdder4|loop1:3:FA|int_CarryOut1~combout ))))) # (!\inst|control|ALUOp[0]~1_combout  & (((\inst|AddrAdder4|loop1:3:FA|int_CarryOut1~combout ))))

	.dataa(\inst|control|ALUOp[0]~1_combout ),
	.datab(\inst|BranchAddrAdder|loop1:3:FA|o_Sum~combout ),
	.datac(\inst|AddrAdder4|loop1:3:FA|int_CarryOut1~combout ),
	.datad(\inst|ByteComparator0|o_equal~4_combout ),
	.cin(gnd),
	.combout(\inst|PCInputMux|o_O[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCInputMux|o_O[3]~4 .lut_mask = 16'hD8F0;
defparam \inst|PCInputMux|o_O[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N1
dffeas \inst|PC|loop1:3:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|PCInputMux|o_O[3]~4_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|loop1:3:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|loop1:3:ff|int_q .is_wysiwyg = "true";
defparam \inst|PC|loop1:3:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y65_N7
dffeas \inst|IfIdPipeReg|loop1:2:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [2]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:2:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:2:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:2:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N20
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:2:FA|o_Sum~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:2:FA|o_Sum~0_combout  = \inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0_combout  $ (\inst|IfIdPipeReg|loop1:2:ff|int_q~q  $ (\inst|IfIdPipeReg|loop1:34:ff|int_q~q ))

	.dataa(gnd),
	.datab(\inst|BranchAddrAdder|loop1:1:FA|o_CarryOut~0_combout ),
	.datac(\inst|IfIdPipeReg|loop1:2:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:34:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:2:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:2:FA|o_Sum~0 .lut_mask = 16'hC33C;
defparam \inst|BranchAddrAdder|loop1:2:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N24
cycloneive_lcell_comb \inst|PCInputMux|o_O[2]~5 (
// Equation(s):
// \inst|PCInputMux|o_O[2]~5_combout  = (\inst|control|ALUOp[0]~1_combout  & ((\inst|ByteComparator0|o_equal~4_combout  & (\inst|BranchAddrAdder|loop1:2:FA|o_Sum~0_combout )) # (!\inst|ByteComparator0|o_equal~4_combout  & ((!\inst|PC|loop1:2:ff|int_q~q ))))) 
// # (!\inst|control|ALUOp[0]~1_combout  & (((!\inst|PC|loop1:2:ff|int_q~q ))))

	.dataa(\inst|control|ALUOp[0]~1_combout ),
	.datab(\inst|BranchAddrAdder|loop1:2:FA|o_Sum~0_combout ),
	.datac(\inst|PC|loop1:2:ff|int_q~q ),
	.datad(\inst|ByteComparator0|o_equal~4_combout ),
	.cin(gnd),
	.combout(\inst|PCInputMux|o_O[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCInputMux|o_O[2]~5 .lut_mask = 16'h8D0F;
defparam \inst|PCInputMux|o_O[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N25
dffeas \inst|PC|loop1:2:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|PCInputMux|o_O[2]~5_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|loop1:2:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|loop1:2:ff|int_q .is_wysiwyg = "true";
defparam \inst|PC|loop1:2:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y65_N17
dffeas \inst|IfIdPipeReg|loop1:1:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [1]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:1:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:1:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:1:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N22
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:1:FA|o_Sum~0 (
// Equation(s):
// \inst|BranchAddrAdder|loop1:1:FA|o_Sum~0_combout  = \inst|IfIdPipeReg|loop1:1:ff|int_q~q  $ (\inst|IfIdPipeReg|loop1:33:ff|int_q~q  $ (((\inst|IfIdPipeReg|loop1:0:ff|int_q~q  & \inst|IfIdPipeReg|loop1:32:ff|int_q~q ))))

	.dataa(\inst|IfIdPipeReg|loop1:0:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:32:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:1:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:33:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:1:FA|o_Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:1:FA|o_Sum~0 .lut_mask = 16'h8778;
defparam \inst|BranchAddrAdder|loop1:1:FA|o_Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N6
cycloneive_lcell_comb \inst|PC|loop1:1:ff|int_q~0 (
// Equation(s):
// \inst|PC|loop1:1:ff|int_q~0_combout  = (\inst|control|ALUOp[0]~1_combout  & (\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout  & \inst|ByteComparator0|o_equal~4_combout ))

	.dataa(\inst|control|ALUOp[0]~1_combout ),
	.datab(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.datac(gnd),
	.datad(\inst|ByteComparator0|o_equal~4_combout ),
	.cin(gnd),
	.combout(\inst|PC|loop1:1:ff|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PC|loop1:1:ff|int_q~0 .lut_mask = 16'h8800;
defparam \inst|PC|loop1:1:ff|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N23
dffeas \inst|PC|loop1:1:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|BranchAddrAdder|loop1:1:FA|o_Sum~0_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC|loop1:1:ff|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|loop1:1:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|loop1:1:ff|int_q .is_wysiwyg = "true";
defparam \inst|PC|loop1:1:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y64_N31
dffeas \inst|IfIdPipeReg|loop1:19:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [19]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:19:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:19:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:19:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y64_N9
dffeas \inst|IdExPipeReg|loop1:8:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:19:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:8:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:8:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:8:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N0
cycloneive_lcell_comb \inst|HazardDetectionUnit0|o_IfIdWrite~0 (
// Equation(s):
// \inst|HazardDetectionUnit0|o_IfIdWrite~0_combout  = (\inst|IfIdPipeReg|loop1:25:ff|int_q~q  & (\inst|IdExPipeReg|loop1:9:ff|int_q~q  & (\inst|IdExPipeReg|loop1:8:ff|int_q~q  $ (!\inst|IfIdPipeReg|loop1:24:ff|int_q~q )))) # 
// (!\inst|IfIdPipeReg|loop1:25:ff|int_q~q  & (!\inst|IdExPipeReg|loop1:9:ff|int_q~q  & (\inst|IdExPipeReg|loop1:8:ff|int_q~q  $ (!\inst|IfIdPipeReg|loop1:24:ff|int_q~q ))))

	.dataa(\inst|IfIdPipeReg|loop1:25:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:8:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:24:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:9:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|HazardDetectionUnit0|o_IfIdWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~0 .lut_mask = 16'h8241;
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y64_N5
dffeas \inst|IdExPipeReg|loop1:6:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IfIdPipeReg|loop1:17:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IdExPipeReg|loop1:6:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IdExPipeReg|loop1:6:ff|int_q .is_wysiwyg = "true";
defparam \inst|IdExPipeReg|loop1:6:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N2
cycloneive_lcell_comb \inst|HazardDetectionUnit0|o_IfIdWrite~1 (
// Equation(s):
// \inst|HazardDetectionUnit0|o_IfIdWrite~1_combout  = (\inst|IdExPipeReg|loop1:7:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|IdExPipeReg|loop1:6:ff|int_q~q  $ (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # 
// (!\inst|IdExPipeReg|loop1:7:ff|int_q~q  & (!\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|IdExPipeReg|loop1:6:ff|int_q~q  $ (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q ))))

	.dataa(\inst|IdExPipeReg|loop1:7:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:6:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|HazardDetectionUnit0|o_IfIdWrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~1 .lut_mask = 16'h8241;
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N28
cycloneive_lcell_comb \inst|HazardDetectionUnit0|o_IfIdWrite~2 (
// Equation(s):
// \inst|HazardDetectionUnit0|o_IfIdWrite~2_combout  = (\inst|HazardDetectionUnit0|o_IfIdWrite~0_combout  & (\inst|HazardDetectionUnit0|o_IfIdWrite~1_combout  & (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:5:ff|int_q~q ))))

	.dataa(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datab(\inst|HazardDetectionUnit0|o_IfIdWrite~0_combout ),
	.datac(\inst|IdExPipeReg|loop1:5:ff|int_q~q ),
	.datad(\inst|HazardDetectionUnit0|o_IfIdWrite~1_combout ),
	.cin(gnd),
	.combout(\inst|HazardDetectionUnit0|o_IfIdWrite~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~2 .lut_mask = 16'h8400;
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N30
cycloneive_lcell_comb \inst|HazardDetectionUnit0|o_IfIdWrite~3 (
// Equation(s):
// \inst|HazardDetectionUnit0|o_IfIdWrite~3_combout  = (\inst|IfIdPipeReg|loop1:20:ff|int_q~q  & (\inst|IdExPipeReg|loop1:9:ff|int_q~q  & (\inst|IdExPipeReg|loop1:8:ff|int_q~q  $ (!\inst|IfIdPipeReg|loop1:19:ff|int_q~q )))) # 
// (!\inst|IfIdPipeReg|loop1:20:ff|int_q~q  & (!\inst|IdExPipeReg|loop1:9:ff|int_q~q  & (\inst|IdExPipeReg|loop1:8:ff|int_q~q  $ (!\inst|IfIdPipeReg|loop1:19:ff|int_q~q ))))

	.dataa(\inst|IfIdPipeReg|loop1:20:ff|int_q~q ),
	.datab(\inst|IdExPipeReg|loop1:8:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:19:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:9:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|HazardDetectionUnit0|o_IfIdWrite~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~3 .lut_mask = 16'h8241;
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y64_N24
cycloneive_lcell_comb \inst|HazardDetectionUnit0|o_IfIdWrite~5 (
// Equation(s):
// \inst|HazardDetectionUnit0|o_IfIdWrite~5_combout  = (\inst|HazardDetectionUnit0|o_IfIdWrite~4_combout  & (\inst|HazardDetectionUnit0|o_IfIdWrite~3_combout  & (\inst|IfIdPipeReg|loop1:16:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:5:ff|int_q~q ))))

	.dataa(\inst|HazardDetectionUnit0|o_IfIdWrite~4_combout ),
	.datab(\inst|IfIdPipeReg|loop1:16:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:5:ff|int_q~q ),
	.datad(\inst|HazardDetectionUnit0|o_IfIdWrite~3_combout ),
	.cin(gnd),
	.combout(\inst|HazardDetectionUnit0|o_IfIdWrite~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~5 .lut_mask = 16'h8200;
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N12
cycloneive_lcell_comb \inst|HazardDetectionUnit0|o_IfIdWrite~6 (
// Equation(s):
// \inst|HazardDetectionUnit0|o_IfIdWrite~6_combout  = ((!\inst|HazardDetectionUnit0|o_IfIdWrite~2_combout  & !\inst|HazardDetectionUnit0|o_IfIdWrite~5_combout )) # (!\inst|IdExPipeReg|loop1:45:ff|int_q~q )

	.dataa(\inst|IdExPipeReg|loop1:45:ff|int_q~q ),
	.datab(\inst|HazardDetectionUnit0|o_IfIdWrite~2_combout ),
	.datac(gnd),
	.datad(\inst|HazardDetectionUnit0|o_IfIdWrite~5_combout ),
	.cin(gnd),
	.combout(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~6 .lut_mask = 16'h5577;
defparam \inst|HazardDetectionUnit0|o_IfIdWrite~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N19
dffeas \inst|IfIdPipeReg|loop1:32:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|PC|loop1:0:ff|int_q~q ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:32:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:32:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:32:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y65_N26
cycloneive_lcell_comb \inst|BranchAddrAdder|loop1:0:FA|o_Sum (
// Equation(s):
// \inst|BranchAddrAdder|loop1:0:FA|o_Sum~combout  = \inst|IfIdPipeReg|loop1:0:ff|int_q~q  $ (\inst|IfIdPipeReg|loop1:32:ff|int_q~q )

	.dataa(\inst|IfIdPipeReg|loop1:0:ff|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IfIdPipeReg|loop1:32:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|BranchAddrAdder|loop1:0:FA|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchAddrAdder|loop1:0:FA|o_Sum .lut_mask = 16'h55AA;
defparam \inst|BranchAddrAdder|loop1:0:FA|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y65_N27
dffeas \inst|PC|loop1:0:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|BranchAddrAdder|loop1:0:FA|o_Sum~combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC|loop1:1:ff|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|loop1:0:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|loop1:0:ff|int_q .is_wysiwyg = "true";
defparam \inst|PC|loop1:0:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y65_N31
dffeas \inst|IfIdPipeReg|loop1:27:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [27]),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:27:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:27:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:27:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N10
cycloneive_lcell_comb \inst|control|ALUOp[0]~1 (
// Equation(s):
// \inst|control|ALUOp[0]~1_combout  = (!\inst|IfIdPipeReg|loop1:27:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:28:ff|int_q~q  & \inst|control|ALUOp[0]~0_combout ))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:27:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:28:ff|int_q~q ),
	.datad(\inst|control|ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|control|ALUOp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|control|ALUOp[0]~1 .lut_mask = 16'h3000;
defparam \inst|control|ALUOp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N26
cycloneive_lcell_comb \inst|ALUc0|adder|loop1:0:FA|o_Sum (
// Equation(s):
// \inst|ALUc0|adder|loop1:0:FA|o_Sum~combout  = \inst|MuxA|o_O[0]~5_combout  $ (((\inst|MuxB|o_O[6]~0_combout  & ((\inst|MuxB|o_O[0]~6_combout ))) # (!\inst|MuxB|o_O[6]~0_combout  & (\inst|IdExPipeReg|loop1:23:ff|int_q~q ))))

	.dataa(\inst|MuxB|o_O[6]~0_combout ),
	.datab(\inst|IdExPipeReg|loop1:23:ff|int_q~q ),
	.datac(\inst|MuxA|o_O[0]~5_combout ),
	.datad(\inst|MuxB|o_O[0]~6_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|adder|loop1:0:FA|o_Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|adder|loop1:0:FA|o_Sum .lut_mask = 16'h1EB4;
defparam \inst|ALUc0|adder|loop1:0:FA|o_Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N10
cycloneive_lcell_comb \inst|ALUc0|o_Zero~0 (
// Equation(s):
// \inst|ALUc0|o_Zero~0_combout  = (\inst|ALUc0|adder|loop1:5:FA|o_Sum~0_combout ) # ((\inst|ALUc0|adder|loop1:4:FA|o_Sum~0_combout ) # ((\inst|ALUc0|adder|loop1:6:FA|o_Sum~0_combout ) # (\inst|ALUc0|adder|loop1:3:FA|o_Sum~0_combout )))

	.dataa(\inst|ALUc0|adder|loop1:5:FA|o_Sum~0_combout ),
	.datab(\inst|ALUc0|adder|loop1:4:FA|o_Sum~0_combout ),
	.datac(\inst|ALUc0|adder|loop1:6:FA|o_Sum~0_combout ),
	.datad(\inst|ALUc0|adder|loop1:3:FA|o_Sum~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|o_Zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|o_Zero~0 .lut_mask = 16'hFFFE;
defparam \inst|ALUc0|o_Zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y65_N2
cycloneive_lcell_comb \inst|ALUc0|o_Zero (
// Equation(s):
// \inst|ALUc0|o_Zero~combout  = (\inst|ALUc0|adder|loop1:0:FA|o_Sum~combout ) # ((\inst|ALUc0|adder|loop1:2:FA|o_Sum~0_combout ) # ((\inst|ALUc0|adder|loop1:7:FA|o_Sum~combout ) # (\inst|ALUc0|o_Zero~0_combout )))

	.dataa(\inst|ALUc0|adder|loop1:0:FA|o_Sum~combout ),
	.datab(\inst|ALUc0|adder|loop1:2:FA|o_Sum~0_combout ),
	.datac(\inst|ALUc0|adder|loop1:7:FA|o_Sum~combout ),
	.datad(\inst|ALUc0|o_Zero~0_combout ),
	.cin(gnd),
	.combout(\inst|ALUc0|o_Zero~combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALUc0|o_Zero .lut_mask = 16'hFFFE;
defparam \inst|ALUc0|o_Zero .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N28
cycloneive_lcell_comb \inst|IfIdPipeReg|loop1:31:ff|int_q~feeder (
// Equation(s):
// \inst|IfIdPipeReg|loop1:31:ff|int_q~feeder_combout  = \inst|InstructionMem0|altsyncram_component|auto_generated|q_a [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMem0|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\inst|IfIdPipeReg|loop1:31:ff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:31:ff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IfIdPipeReg|loop1:31:ff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y65_N29
dffeas \inst|IfIdPipeReg|loop1:31:ff|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|IfIdPipeReg|loop1:31:ff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|HazardDetectionUnit0|o_IfIdWrite~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IfIdPipeReg|loop1:31:ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IfIdPipeReg|loop1:31:ff|int_q .is_wysiwyg = "true";
defparam \inst|IfIdPipeReg|loop1:31:ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N30
cycloneive_lcell_comb \inst|control|MemWrite~0 (
// Equation(s):
// \inst|control|MemWrite~0_combout  = (!\inst|IfIdPipeReg|loop1:28:ff|int_q~q  & (!\inst|IfIdPipeReg|loop1:30:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:27:ff|int_q~q  & \inst|IfIdPipeReg|loop1:31:ff|int_q~q )))

	.dataa(\inst|IfIdPipeReg|loop1:28:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:30:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:27:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:31:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|control|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|control|MemWrite~0 .lut_mask = 16'h1000;
defparam \inst|control|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N4
cycloneive_lcell_comb \inst|control|MemWrite~1 (
// Equation(s):
// \inst|control|MemWrite~1_combout  = (\inst|IfIdPipeReg|loop1:26:ff|int_q~q  & (\inst|control|MemWrite~0_combout  & \inst|IfIdPipeReg|loop1:29:ff|int_q~q ))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:26:ff|int_q~q ),
	.datac(\inst|control|MemWrite~0_combout ),
	.datad(\inst|IfIdPipeReg|loop1:29:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|control|MemWrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|control|MemWrite~1 .lut_mask = 16'hC000;
defparam \inst|control|MemWrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N24
cycloneive_lcell_comb \inst|control|RegWrite~0 (
// Equation(s):
// \inst|control|RegWrite~0_combout  = ((\inst|control|MemWrite~0_combout  & (\inst|IfIdPipeReg|loop1:26:ff|int_q~q  & !\inst|IfIdPipeReg|loop1:29:ff|int_q~q ))) # (!\inst|control|ALUOp [1])

	.dataa(\inst|control|MemWrite~0_combout ),
	.datab(\inst|IfIdPipeReg|loop1:26:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:29:ff|int_q~q ),
	.datad(\inst|control|ALUOp [1]),
	.cin(gnd),
	.combout(\inst|control|RegWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|control|RegWrite~0 .lut_mask = 16'h08FF;
defparam \inst|control|RegWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y65_N24
cycloneive_lcell_comb \inst|control|Jump~0 (
// Equation(s):
// \inst|control|Jump~0_combout  = (\inst|IfIdPipeReg|loop1:27:ff|int_q~q  & (\inst|control|ALUOp[0]~0_combout  & !\inst|IfIdPipeReg|loop1:28:ff|int_q~q ))

	.dataa(\inst|IfIdPipeReg|loop1:27:ff|int_q~q ),
	.datab(gnd),
	.datac(\inst|control|ALUOp[0]~0_combout ),
	.datad(\inst|IfIdPipeReg|loop1:28:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|control|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|control|Jump~0 .lut_mask = 16'h00A0;
defparam \inst|control|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y65_N0
cycloneive_lcell_comb \inst|control|MemRead~0 (
// Equation(s):
// \inst|control|MemRead~0_combout  = (\inst|control|MemWrite~0_combout  & (\inst|IfIdPipeReg|loop1:26:ff|int_q~q  & !\inst|IfIdPipeReg|loop1:29:ff|int_q~q ))

	.dataa(\inst|control|MemWrite~0_combout ),
	.datab(gnd),
	.datac(\inst|IfIdPipeReg|loop1:26:ff|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:29:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|control|MemRead~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|control|MemRead~0 .lut_mask = 16'h00A0;
defparam \inst|control|MemRead~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N8
cycloneive_lcell_comb \inst|ForwardingUnit0|o_FowardA[1]~0 (
// Equation(s):
// \inst|ForwardingUnit0|o_FowardA[1]~0_combout  = (\inst|ForwardingUnit0|int_caseA~combout  & !\inst|ForwardingUnit0|int_caseC~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ForwardingUnit0|int_caseA~combout ),
	.datad(\inst|ForwardingUnit0|int_caseC~combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|o_FowardA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|o_FowardA[1]~0 .lut_mask = 16'h00F0;
defparam \inst|ForwardingUnit0|o_FowardA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y65_N26
cycloneive_lcell_comb \inst|ForwardingUnit0|o_FowardA[0]~1 (
// Equation(s):
// \inst|ForwardingUnit0|o_FowardA[0]~1_combout  = (!\inst|ForwardingUnit0|int_caseA~combout  & \inst|ForwardingUnit0|int_caseC~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ForwardingUnit0|int_caseA~combout ),
	.datad(\inst|ForwardingUnit0|int_caseC~combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|o_FowardA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|o_FowardA[0]~1 .lut_mask = 16'h0F00;
defparam \inst|ForwardingUnit0|o_FowardA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N4
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseD~2 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseD~2_combout  = (\inst|MemWbPipeReg|loop1:2:ff|int_q~q  & (\inst|IdExPipeReg|loop1:7:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:1:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:6:ff|int_q~q )))) # (!\inst|MemWbPipeReg|loop1:2:ff|int_q~q 
//  & (!\inst|IdExPipeReg|loop1:7:ff|int_q~q  & (\inst|MemWbPipeReg|loop1:1:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:6:ff|int_q~q ))))

	.dataa(\inst|MemWbPipeReg|loop1:2:ff|int_q~q ),
	.datab(\inst|MemWbPipeReg|loop1:1:ff|int_q~q ),
	.datac(\inst|IdExPipeReg|loop1:6:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:7:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseD~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseD~2 .lut_mask = 16'h8241;
defparam \inst|ForwardingUnit0|int_caseD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y64_N22
cycloneive_lcell_comb \inst|ForwardingUnit0|int_caseD~3 (
// Equation(s):
// \inst|ForwardingUnit0|int_caseD~3_combout  = (\inst|ForwardingUnit0|int_caseD~2_combout  & (\inst|MemWbPipeReg|loop1:0:ff|int_q~q  $ (!\inst|IdExPipeReg|loop1:5:ff|int_q~q )))

	.dataa(gnd),
	.datab(\inst|ForwardingUnit0|int_caseD~2_combout ),
	.datac(\inst|MemWbPipeReg|loop1:0:ff|int_q~q ),
	.datad(\inst|IdExPipeReg|loop1:5:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|int_caseD~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|int_caseD~3 .lut_mask = 16'hC00C;
defparam \inst|ForwardingUnit0|int_caseD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N30
cycloneive_lcell_comb \inst|ForwardingUnit0|o_FowardB[1] (
// Equation(s):
// \inst|ForwardingUnit0|o_FowardB [1] = (\inst|ForwardingUnit0|int_caseB~5_combout  & (\inst|ForwardingUnit0|int_caseB~3_combout  & ((!\inst|ForwardingUnit0|int_caseD~3_combout ) # (!\inst|ForwardingUnit0|int_caseD~1_combout ))))

	.dataa(\inst|ForwardingUnit0|int_caseB~5_combout ),
	.datab(\inst|ForwardingUnit0|int_caseD~1_combout ),
	.datac(\inst|ForwardingUnit0|int_caseD~3_combout ),
	.datad(\inst|ForwardingUnit0|int_caseB~3_combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|o_FowardB [1]),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|o_FowardB[1] .lut_mask = 16'h2A00;
defparam \inst|ForwardingUnit0|o_FowardB[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y64_N12
cycloneive_lcell_comb \inst|ForwardingUnit0|o_FowardB[0] (
// Equation(s):
// \inst|ForwardingUnit0|o_FowardB [0] = (\inst|ForwardingUnit0|int_caseD~1_combout  & (\inst|ForwardingUnit0|int_caseD~3_combout  & ((!\inst|ForwardingUnit0|int_caseB~3_combout ) # (!\inst|ForwardingUnit0|int_caseB~5_combout ))))

	.dataa(\inst|ForwardingUnit0|int_caseB~5_combout ),
	.datab(\inst|ForwardingUnit0|int_caseD~1_combout ),
	.datac(\inst|ForwardingUnit0|int_caseD~3_combout ),
	.datad(\inst|ForwardingUnit0|int_caseB~3_combout ),
	.cin(gnd),
	.combout(\inst|ForwardingUnit0|o_FowardB [0]),
	.cout());
// synopsys translate_off
defparam \inst|ForwardingUnit0|o_FowardB[0] .lut_mask = 16'h40C0;
defparam \inst|ForwardingUnit0|o_FowardB[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y62_N8
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[6]~7 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[6]~7_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:21:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:1:Reg|ff6|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (\inst|RegisterFile0|loop1:0:Reg|ff6|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:0:Reg|ff6|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:1:Reg|ff6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~7 .lut_mask = 16'hF2C2;
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N20
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[6]~8 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[6]~8_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[6]~7_combout  & (\inst|RegisterFile0|loop1:3:Reg|ff6|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[6]~7_combout  & 
// ((\inst|RegisterFile0|loop1:2:Reg|ff6|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[6]~7_combout ))))

	.dataa(\inst|RegisterFile0|loop1:3:Reg|ff6|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:2:Reg|ff6|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[6]~7_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~8 .lut_mask = 16'hBBC0;
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N0
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[6]~5 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[6]~5_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:6:Reg|ff6|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (\inst|RegisterFile0|loop1:4:Reg|ff6|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:4:Reg|ff6|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:6:Reg|ff6|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~5 .lut_mask = 16'hFC22;
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y63_N4
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[6]~6 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[6]~6_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[6]~5_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff6|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[6]~5_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff6|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[6]~5_combout ))))

	.dataa(\inst|RegisterFile0|loop1:7:Reg|ff6|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:5:Reg|ff6|int_q~q ),
	.datac(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[6]~5_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~6 .lut_mask = 16'hAFC0;
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N28
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[6]~9 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[6]~9_combout  = (\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[6]~6_combout ))) # (!\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|RegisterFile0|mux1|mux|o_O[6]~8_combout ))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux1|mux|o_O[6]~8_combout ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[6]~6_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~9 .lut_mask = 16'hFC30;
defparam \inst|RegisterFile0|mux1|mux|o_O[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y62_N3
dffeas \inst|RegisterFile0|loop1:1:Reg|ff3|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[3]~3_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:1:Reg|ff3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff3|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:1:Reg|ff3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N2
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[3]~22 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[3]~22_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:21:ff|int_q~q )) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:1:Reg|ff3|int_q~q )) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|loop1:0:Reg|ff3|int_q~q )))))

	.dataa(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:1:Reg|ff3|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:0:Reg|ff3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~22 .lut_mask = 16'hD9C8;
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N14
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[3]~23 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[3]~23_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[3]~22_combout  & ((\inst|RegisterFile0|loop1:3:Reg|ff3|int_q~q ))) # (!\inst|RegisterFile0|mux1|mux|o_O[3]~22_combout  & 
// (\inst|RegisterFile0|loop1:2:Reg|ff3|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[3]~22_combout ))))

	.dataa(\inst|RegisterFile0|loop1:2:Reg|ff3|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:3:Reg|ff3|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[3]~22_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~23 .lut_mask = 16'hF388;
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N12
cycloneive_lcell_comb \inst|RegisterFile0|loop1:7:Reg|ff3|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:7:Reg|ff3|int_q~feeder_combout  = \inst|WBMux|o_O[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WBMux|o_O[3]~3_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:7:Reg|ff3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegisterFile0|loop1:7:Reg|ff3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y63_N13
dffeas \inst|RegisterFile0|loop1:7:Reg|ff3|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:7:Reg|ff3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:7:Reg|ff3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff3|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:7:Reg|ff3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y65_N17
dffeas \inst|RegisterFile0|loop1:5:Reg|ff3|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[3]~3_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:5:Reg|ff3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:5:Reg|ff3|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:5:Reg|ff3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y62_N13
dffeas \inst|RegisterFile0|loop1:6:Reg|ff3|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[3]~3_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:6:Reg|ff3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:6:Reg|ff3|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:6:Reg|ff3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N12
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[3]~20 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[3]~20_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:6:Reg|ff3|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (\inst|RegisterFile0|loop1:4:Reg|ff3|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:4:Reg|ff3|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:6:Reg|ff3|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~20 .lut_mask = 16'hFC22;
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N16
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[3]~21 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[3]~21_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[3]~20_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff3|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[3]~20_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff3|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[3]~20_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:7:Reg|ff3|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:5:Reg|ff3|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[3]~20_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~21 .lut_mask = 16'hDDA0;
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N10
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[3]~24 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[3]~24_combout  = (\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[3]~21_combout ))) # (!\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|RegisterFile0|mux1|mux|o_O[3]~23_combout ))

	.dataa(gnd),
	.datab(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux1|mux|o_O[3]~23_combout ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[3]~21_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~24 .lut_mask = 16'hFC30;
defparam \inst|RegisterFile0|mux1|mux|o_O[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N10
cycloneive_lcell_comb \inst|RegisterFile0|loop1:7:Reg|ff2|int_q~feeder (
// Equation(s):
// \inst|RegisterFile0|loop1:7:Reg|ff2|int_q~feeder_combout  = \inst|WBMux|o_O[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|WBMux|o_O[2]~4_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|loop1:7:Reg|ff2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegisterFile0|loop1:7:Reg|ff2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y63_N11
dffeas \inst|RegisterFile0|loop1:7:Reg|ff2|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|RegisterFile0|loop1:7:Reg|ff2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RegisterFile0|loop1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:7:Reg|ff2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:7:Reg|ff2|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:7:Reg|ff2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N16
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[2]~25 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[2]~25_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|IfIdPipeReg|loop1:22:ff|int_q~q )))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & 
// ((\inst|RegisterFile0|loop1:6:Reg|ff2|int_q~q ))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (\inst|RegisterFile0|loop1:4:Reg|ff2|int_q~q ))))

	.dataa(\inst|RegisterFile0|loop1:4:Reg|ff2|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:6:Reg|ff2|int_q~q ),
	.datad(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~25 .lut_mask = 16'hFC22;
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N26
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[2]~26 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[2]~26_combout  = (\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[2]~25_combout  & (\inst|RegisterFile0|loop1:7:Reg|ff2|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[2]~25_combout  & 
// ((\inst|RegisterFile0|loop1:5:Reg|ff2|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[2]~25_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:7:Reg|ff2|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:5:Reg|ff2|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[2]~25_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~26 .lut_mask = 16'hDDA0;
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y62_N7
dffeas \inst|RegisterFile0|loop1:1:Reg|ff2|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[2]~4_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:1:Reg|ff2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:1:Reg|ff2|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:1:Reg|ff2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y62_N23
dffeas \inst|RegisterFile0|loop1:0:Reg|ff2|int_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WBMux|o_O[2]~4_combout ),
	.clrn(\resetBar~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|RegisterFile0|loop1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegisterFile0|loop1:0:Reg|ff2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegisterFile0|loop1:0:Reg|ff2|int_q .is_wysiwyg = "true";
defparam \inst|RegisterFile0|loop1:0:Reg|ff2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y62_N6
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[2]~27 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[2]~27_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (\inst|IfIdPipeReg|loop1:21:ff|int_q~q )) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & 
// (\inst|RegisterFile0|loop1:1:Reg|ff2|int_q~q )) # (!\inst|IfIdPipeReg|loop1:21:ff|int_q~q  & ((\inst|RegisterFile0|loop1:0:Reg|ff2|int_q~q )))))

	.dataa(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datab(\inst|IfIdPipeReg|loop1:21:ff|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:1:Reg|ff2|int_q~q ),
	.datad(\inst|RegisterFile0|loop1:0:Reg|ff2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~27 .lut_mask = 16'hD9C8;
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y62_N28
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[2]~28 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[2]~28_combout  = (\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[2]~27_combout  & (\inst|RegisterFile0|loop1:3:Reg|ff2|int_q~q )) # (!\inst|RegisterFile0|mux1|mux|o_O[2]~27_combout  & 
// ((\inst|RegisterFile0|loop1:2:Reg|ff2|int_q~q ))))) # (!\inst|IfIdPipeReg|loop1:22:ff|int_q~q  & (((\inst|RegisterFile0|mux1|mux|o_O[2]~27_combout ))))

	.dataa(\inst|IfIdPipeReg|loop1:22:ff|int_q~q ),
	.datab(\inst|RegisterFile0|loop1:3:Reg|ff2|int_q~q ),
	.datac(\inst|RegisterFile0|loop1:2:Reg|ff2|int_q~q ),
	.datad(\inst|RegisterFile0|mux1|mux|o_O[2]~27_combout ),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~28 .lut_mask = 16'hDDA0;
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y65_N30
cycloneive_lcell_comb \inst|RegisterFile0|mux1|mux|o_O[2]~29 (
// Equation(s):
// \inst|RegisterFile0|mux1|mux|o_O[2]~29_combout  = (\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & (\inst|RegisterFile0|mux1|mux|o_O[2]~26_combout )) # (!\inst|IfIdPipeReg|loop1:23:ff|int_q~q  & ((\inst|RegisterFile0|mux1|mux|o_O[2]~28_combout )))

	.dataa(\inst|RegisterFile0|mux1|mux|o_O[2]~26_combout ),
	.datab(\inst|IfIdPipeReg|loop1:23:ff|int_q~q ),
	.datac(\inst|RegisterFile0|mux1|mux|o_O[2]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegisterFile0|mux1|mux|o_O[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~29 .lut_mask = 16'hB8B8;
defparam \inst|RegisterFile0|mux1|mux|o_O[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

assign Branch = \Branch~output_o ;

assign Zero = \Zero~output_o ;

assign MemWrite = \MemWrite~output_o ;

assign RegWrite = \RegWrite~output_o ;

assign ALUResult[7] = \ALUResult[7]~output_o ;

assign ALUResult[6] = \ALUResult[6]~output_o ;

assign ALUResult[5] = \ALUResult[5]~output_o ;

assign ALUResult[4] = \ALUResult[4]~output_o ;

assign ALUResult[3] = \ALUResult[3]~output_o ;

assign ALUResult[2] = \ALUResult[2]~output_o ;

assign ALUResult[1] = \ALUResult[1]~output_o ;

assign ALUResult[0] = \ALUResult[0]~output_o ;

assign ControlSignals[7] = \ControlSignals[7]~output_o ;

assign ControlSignals[6] = \ControlSignals[6]~output_o ;

assign ControlSignals[5] = \ControlSignals[5]~output_o ;

assign ControlSignals[4] = \ControlSignals[4]~output_o ;

assign ControlSignals[3] = \ControlSignals[3]~output_o ;

assign ControlSignals[2] = \ControlSignals[2]~output_o ;

assign ControlSignals[1] = \ControlSignals[1]~output_o ;

assign ControlSignals[0] = \ControlSignals[0]~output_o ;

assign FA[1] = \FA[1]~output_o ;

assign FA[0] = \FA[0]~output_o ;

assign FB[1] = \FB[1]~output_o ;

assign FB[0] = \FB[0]~output_o ;

assign Instruction[31] = \Instruction[31]~output_o ;

assign Instruction[30] = \Instruction[30]~output_o ;

assign Instruction[29] = \Instruction[29]~output_o ;

assign Instruction[28] = \Instruction[28]~output_o ;

assign Instruction[27] = \Instruction[27]~output_o ;

assign Instruction[26] = \Instruction[26]~output_o ;

assign Instruction[25] = \Instruction[25]~output_o ;

assign Instruction[24] = \Instruction[24]~output_o ;

assign Instruction[23] = \Instruction[23]~output_o ;

assign Instruction[22] = \Instruction[22]~output_o ;

assign Instruction[21] = \Instruction[21]~output_o ;

assign Instruction[20] = \Instruction[20]~output_o ;

assign Instruction[19] = \Instruction[19]~output_o ;

assign Instruction[18] = \Instruction[18]~output_o ;

assign Instruction[17] = \Instruction[17]~output_o ;

assign Instruction[16] = \Instruction[16]~output_o ;

assign Instruction[15] = \Instruction[15]~output_o ;

assign Instruction[14] = \Instruction[14]~output_o ;

assign Instruction[13] = \Instruction[13]~output_o ;

assign Instruction[12] = \Instruction[12]~output_o ;

assign Instruction[11] = \Instruction[11]~output_o ;

assign Instruction[10] = \Instruction[10]~output_o ;

assign Instruction[9] = \Instruction[9]~output_o ;

assign Instruction[8] = \Instruction[8]~output_o ;

assign Instruction[7] = \Instruction[7]~output_o ;

assign Instruction[6] = \Instruction[6]~output_o ;

assign Instruction[5] = \Instruction[5]~output_o ;

assign Instruction[4] = \Instruction[4]~output_o ;

assign Instruction[3] = \Instruction[3]~output_o ;

assign Instruction[2] = \Instruction[2]~output_o ;

assign Instruction[1] = \Instruction[1]~output_o ;

assign Instruction[0] = \Instruction[0]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign ReadData1[7] = \ReadData1[7]~output_o ;

assign ReadData1[6] = \ReadData1[6]~output_o ;

assign ReadData1[5] = \ReadData1[5]~output_o ;

assign ReadData1[4] = \ReadData1[4]~output_o ;

assign ReadData1[3] = \ReadData1[3]~output_o ;

assign ReadData1[2] = \ReadData1[2]~output_o ;

assign ReadData1[1] = \ReadData1[1]~output_o ;

assign ReadData1[0] = \ReadData1[0]~output_o ;

assign ReadData2[7] = \ReadData2[7]~output_o ;

assign ReadData2[6] = \ReadData2[6]~output_o ;

assign ReadData2[5] = \ReadData2[5]~output_o ;

assign ReadData2[4] = \ReadData2[4]~output_o ;

assign ReadData2[3] = \ReadData2[3]~output_o ;

assign ReadData2[2] = \ReadData2[2]~output_o ;

assign ReadData2[1] = \ReadData2[1]~output_o ;

assign ReadData2[0] = \ReadData2[0]~output_o ;

assign WriteData[7] = \WriteData[7]~output_o ;

assign WriteData[6] = \WriteData[6]~output_o ;

assign WriteData[5] = \WriteData[5]~output_o ;

assign WriteData[4] = \WriteData[4]~output_o ;

assign WriteData[3] = \WriteData[3]~output_o ;

assign WriteData[2] = \WriteData[2]~output_o ;

assign WriteData[1] = \WriteData[1]~output_o ;

assign WriteData[0] = \WriteData[0]~output_o ;

endmodule
