FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 *  fixup-tb0226.c, The TANBAC TB0226 specific PCI fixups.
 *
 *  Copyright (C) 2002-2005  Yoichi Yuasa <yuasa@linux-mips.org>
 */
#include <linux/init.h>
#include <linux/pci.h>

#include <asm/vr41xx/giu.h>
#include <asm/vr41xx/tb0226.h>

/* bench 17484.0.0 438608c86b5e */
/* bench 17484.0.1 8c608e2d38e7 */
/* bench 17484.0.2 f36624b51420 */
/* bench 17484.0.3 df4c698ab0a4 */
/* bench 17484.0.4 0c3550a82db9 */
/* bench 17484.0.5 12f10f43ff0f */
/* bench 17484.0.6 8152bbdc87e2 */
/* bench 17484.0.7 d0483585c6c0 */
int pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
{
	int irq = -1;

	switch (slot) {
	case 12:
/* bench 29574.1.0 eda72148c710 */
/* bench 29574.1.1 ee4eeef1934c */
/* bench 29574.1.2 cc61c247b7c7 */
/* bench 29574.1.3 fb1c7fde8a9a */
/* bench 29574.1.4 d60fd258622e */
/* bench 29574.1.5 c023ded932cb */
/* bench 29574.1.6 be1c97f0cdd6 */
/* bench 29574.1.7 1766bbe64d69 */
/* bench 29574.1.8 7c0c3c9d3cc6 */
				       IRQ_TRIGGER_LEVEL,
				       IRQ_SIGNAL_THROUGH);
		vr41xx_set_irq_level(GD82559_1_PIN, IRQ_LEVEL_LOW);
		irq = GD82559_1_IRQ;
		break;
	case 13:
		vr41xx_set_irq_trigger(GD82559_2_PIN,
				       IRQ_TRIGGER_LEVEL,
				       IRQ_SIGNAL_THROUGH);
		vr41xx_set_irq_level(GD82559_2_PIN, IRQ_LEVEL_LOW);
		irq = GD82559_2_IRQ;
		break;
	case 14:
		switch (pin) {
		case 1:
			vr41xx_set_irq_trigger(UPD720100_INTA_PIN,
					       IRQ_TRIGGER_LEVEL,
					       IRQ_SIGNAL_THROUGH);
			vr41xx_set_irq_level(UPD720100_INTA_PIN,
					     IRQ_LEVEL_LOW);
			irq = UPD720100_INTA_IRQ;
			break;
		case 2:
			vr41xx_set_irq_trigger(UPD720100_INTB_PIN,
					       IRQ_TRIGGER_LEVEL,
					       IRQ_SIGNAL_THROUGH);
			vr41xx_set_irq_level(UPD720100_INTB_PIN,
					     IRQ_LEVEL_LOW);
			irq = UPD720100_INTB_IRQ;
			break;
		case 3:
			vr41xx_set_irq_trigger(UPD720100_INTC_PIN,
					       IRQ_TRIGGER_LEVEL,
					       IRQ_SIGNAL_THROUGH);
			vr41xx_set_irq_level(UPD720100_INTC_PIN,
					     IRQ_LEVEL_LOW);
			irq = UPD720100_INTC_IRQ;
			break;
		default:
			break;
		}
		break;
	default:
		break;
	}

	return irq;
/* bench 7245.0.0 9dc7694954a6 */
/* bench 7245.0.1 94135c506124 */
/* bench 7245.0.2 3fbfe125042c */
/* bench 7245.0.3 9d404a9cdbff */
/* bench 7245.0.4 2a16e497157c */
/* bench 7245.0.5 1165dd22cfbe */
/* bench 7245.0.6 58783b7204bc */
/* bench 7245.0.7 179c087860db */
/* bench 7245.0.8 dde63f664be6 */
/* Do platform specific device initialization at pci_enable_device() time */
int pcibios_plat_dev_init(struct pci_dev *dev)
{
	return 0;
}
