$date
	Thu Mar 20 15:31:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 3 # dly [2:0] $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & rstn $end
$var integer 32 ' i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 & rstn $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
0&
0%
0$
bx #
0"
0!
$end
#5
1"
#10
1&
0"
b100 #
b0 '
#14
1$
#15
1!
1"
#18
1%
b11 #
b1 '
#20
0"
#24
b101 #
b10 '
#25
0!
1"
#29
0$
#30
0"
#34
b11 '
#35
1"
#40
0"
#44
b100 '
#45
1"
#50
0"
#54
b110 #
b101 '
#55
1"
#60
1$
0"
#65
1!
1"
#66
0%
b101 #
b110 '
#70
0"
#75
1"
#76
b111 #
b111 '
#80
0"
#83
0$
#85
1"
#90
1$
0"
b101 #
b1001 '
#95
1"
#100
1%
b1010 '
0"
#105
0!
1"
#110
0"
#115
1!
1"
#120
0"
