
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.59

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: parity_bit$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parity_bit$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.50    0.01    0.08    0.08 v parity_bit$_SDFFE_PN0P_/Q (DFF_X1)
                                         net10 (net)
                  0.01    0.00    0.08 v _38_/B2 (OAI21_X1)
     1    1.74    0.01    0.03    0.11 ^ _38_/ZN (OAI21_X1)
                                         _11_ (net)
                  0.01    0.00    0.11 ^ _46_/A (AOI21_X1)
     1    1.24    0.01    0.01    0.12 v _46_/ZN (AOI21_X1)
                                         _00_ (net)
                  0.01    0.00    0.12 v parity_bit$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: serial_in (input port clocked by core_clock)
Endpoint: parity_bit$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.15    0.00    0.00    0.20 ^ serial_in (in)
                                         serial_in (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     2    5.19    0.01    0.03    0.23 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.23 ^ _43_/B (XNOR2_X1)
     1    2.71    0.02    0.04    0.27 ^ _43_/ZN (XNOR2_X1)
                                         _16_ (net)
                  0.02    0.00    0.27 ^ _44_/B (XNOR2_X1)
     1    2.78    0.02    0.04    0.31 ^ _44_/ZN (XNOR2_X1)
                                         _17_ (net)
                  0.02    0.00    0.31 ^ _45_/B (XNOR2_X1)
     1    1.83    0.02    0.04    0.36 ^ _45_/ZN (XNOR2_X1)
                                         _18_ (net)
                  0.02    0.00    0.36 ^ _46_/B1 (AOI21_X1)
     1    1.24    0.01    0.02    0.37 v _46_/ZN (AOI21_X1)
                                         _00_ (net)
                  0.01    0.00    0.37 v parity_bit$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: serial_in (input port clocked by core_clock)
Endpoint: parity_bit$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.15    0.00    0.00    0.20 ^ serial_in (in)
                                         serial_in (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     2    5.19    0.01    0.03    0.23 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.23 ^ _43_/B (XNOR2_X1)
     1    2.71    0.02    0.04    0.27 ^ _43_/ZN (XNOR2_X1)
                                         _16_ (net)
                  0.02    0.00    0.27 ^ _44_/B (XNOR2_X1)
     1    2.78    0.02    0.04    0.31 ^ _44_/ZN (XNOR2_X1)
                                         _17_ (net)
                  0.02    0.00    0.31 ^ _45_/B (XNOR2_X1)
     1    1.83    0.02    0.04    0.36 ^ _45_/ZN (XNOR2_X1)
                                         _18_ (net)
                  0.02    0.00    0.36 ^ _46_/B1 (AOI21_X1)
     1    1.24    0.01    0.02    0.37 v _46_/ZN (AOI21_X1)
                                         _00_ (net)
                  0.01    0.00    0.37 v parity_bit$_SDFFE_PN0P_/D (DFF_X1)
                                  0.37   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.17262881994247437

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8695

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
22.650856018066406

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
26.016199111938477

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8706

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parity_bit$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.10 ^ shift_reg[2]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.14 ^ _42_/ZN (XNOR2_X1)
   0.04    0.19 ^ _44_/ZN (XNOR2_X1)
   0.04    0.23 ^ _45_/ZN (XNOR2_X1)
   0.02    0.24 v _46_/ZN (AOI21_X1)
   0.00    0.24 v parity_bit$_SDFFE_PN0P_/D (DFF_X1)
           0.24   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.24   data arrival time
---------------------------------------------------------
           0.72   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parity_bit$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parity_bit$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v parity_bit$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.11 ^ _38_/ZN (OAI21_X1)
   0.01    0.12 v _46_/ZN (AOI21_X1)
   0.00    0.12 v parity_bit$_SDFFE_PN0P_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ parity_bit$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3724

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.5873

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
157.706767

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.12e-05   1.33e-06   6.91e-07   6.33e-05  83.2%
Combinational          7.18e-06   4.65e-06   9.83e-07   1.28e-05  16.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.84e-05   5.98e-06   1.67e-06   7.61e-05 100.0%
                          89.9%       7.9%       2.2%
