/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [18:0] _05_;
  wire [17:0] _06_;
  wire [17:0] _07_;
  wire [6:0] _08_;
  wire [6:0] _09_;
  wire [22:0] _10_;
  wire [13:0] _11_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [37:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [32:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [15:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [14:0] celloutsig_0_44z;
  reg [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_51z;
  wire [6:0] celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire [30:0] celloutsig_0_59z;
  wire [7:0] celloutsig_0_5z;
  wire [19:0] celloutsig_0_62z;
  wire [5:0] celloutsig_0_65z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [8:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  reg [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_4z[1] ? in_data[122] : celloutsig_1_3z;
  assign celloutsig_0_10z = celloutsig_0_6z[1] ? _00_ : celloutsig_0_9z;
  assign celloutsig_0_28z = celloutsig_0_19z[1] ? celloutsig_0_20z : _01_;
  assign celloutsig_0_3z = ~(in_data[85] | _02_);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[191]);
  assign celloutsig_0_46z = ~((celloutsig_0_41z | celloutsig_0_24z) & celloutsig_0_29z);
  assign celloutsig_0_51z = ~((in_data[60] | celloutsig_0_44z[5]) & celloutsig_0_0z[2]);
  assign celloutsig_1_18z = ~((celloutsig_1_2z[1] | celloutsig_1_11z) & celloutsig_1_4z[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_14z | celloutsig_0_0z[2]) & in_data[55]);
  assign celloutsig_0_47z = celloutsig_0_38z[2] | celloutsig_0_34z[1];
  assign celloutsig_1_11z = celloutsig_1_1z | celloutsig_1_9z;
  assign celloutsig_0_12z = in_data[86] | _03_;
  assign celloutsig_0_13z = celloutsig_0_6z[1] | celloutsig_0_12z;
  assign celloutsig_0_14z = _04_ | celloutsig_0_10z;
  assign celloutsig_0_17z = celloutsig_0_6z[2] | celloutsig_0_5z[4];
  assign celloutsig_0_41z = ~(celloutsig_0_3z ^ celloutsig_0_22z);
  assign celloutsig_0_49z = ~(celloutsig_0_17z ^ celloutsig_0_32z[2]);
  assign celloutsig_1_0z = ~(in_data[123] ^ in_data[130]);
  assign celloutsig_0_34z = { celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_9z } + celloutsig_0_15z[13:11];
  assign celloutsig_1_2z = in_data[160:157] + { in_data[100:98], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[24:20] + in_data[83:79];
  assign celloutsig_0_15z = { _06_[17], _01_, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z } + { _07_[17:16], _06_[17], _01_, _07_[13:12], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_26z = { _08_[6], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z } + { _09_[6], _02_, _09_[4:3], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z };
  reg [13:0] _35_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _35_ <= 14'h0000;
    else _35_ <= { _10_[14], _09_[6], _02_, _09_[4:3], _10_[9:4], _08_[6], _10_[2], _00_ };
  assign { _11_[13:6], _07_[17:16], _06_[17], _01_, _07_[13:12] } = _35_;
  reg [22:0] _36_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _36_ <= 23'h000000;
    else _36_ <= { in_data[81:72], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _10_[22:21], _03_, _10_[19:17], _04_, _10_[15:14], _09_[6], _02_, _09_[4:3], _10_[9:4], _08_[6], _10_[2], _00_, _10_[0] } = _36_;
  reg [8:0] _37_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _37_ <= 9'h000;
    else _37_ <= { celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_18z };
  assign _05_[8:0] = _37_;
  assign celloutsig_0_6z = celloutsig_0_5z[7:3] / { 1'h1, celloutsig_0_1z[3:0] };
  assign celloutsig_0_23z = { _11_[6], _07_[17], celloutsig_0_12z } / { 1'h1, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_21z } / { 1'h1, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_31z = { celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_28z } / { 1'h1, celloutsig_0_15z[9:1], _10_[22:21], _03_, _10_[19:17], _04_, _10_[15:14], _09_[6], _02_, _09_[4:3], _10_[9:4], _08_[6], _10_[2], _00_, _10_[0] };
  assign celloutsig_1_9z = { in_data[111], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z } === { in_data[164:162], celloutsig_1_2z };
  assign celloutsig_1_3z = { in_data[184:177], celloutsig_1_2z } >= { in_data[108], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_37z = { celloutsig_0_36z[4:1], celloutsig_0_11z, celloutsig_0_24z } && celloutsig_0_15z[10:5];
  assign celloutsig_0_85z = celloutsig_0_65z[5:2] && { celloutsig_0_24z, celloutsig_0_19z };
  assign celloutsig_0_8z = { _09_[4:3], _10_[9:8], celloutsig_0_0z } && { celloutsig_0_5z[5:0], celloutsig_0_7z };
  assign celloutsig_0_16z = { _11_[12:6], _07_[17:16], _06_[17], _01_ } && in_data[64:54];
  assign celloutsig_0_22z = { celloutsig_0_6z[3:0], celloutsig_0_8z } && { _11_[6], _07_[17], celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_24z = { _07_[13], celloutsig_0_0z } && { celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_29z = { celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_18z } && { celloutsig_0_0z[0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_48z = { _05_[5:0], celloutsig_0_3z } % { 1'h1, celloutsig_0_44z[13:8] };
  assign celloutsig_0_53z = { celloutsig_0_34z[2], celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_41z, celloutsig_0_25z } % { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_45z };
  assign celloutsig_0_62z = celloutsig_0_59z[20:1] % { 1'h1, celloutsig_0_27z[13:9], celloutsig_0_1z, celloutsig_0_51z, celloutsig_0_48z, celloutsig_0_13z };
  assign celloutsig_0_65z = celloutsig_0_48z[6:1] % { 1'h1, celloutsig_0_59z[12:11], celloutsig_0_0z };
  assign celloutsig_0_0z = - in_data[90:88];
  assign celloutsig_0_38z = - { celloutsig_0_32z[1:0], celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_36z };
  assign celloutsig_0_59z = - { celloutsig_0_37z, celloutsig_0_44z, celloutsig_0_18z, celloutsig_0_58z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_1z };
  assign celloutsig_0_87z = - { celloutsig_0_27z[34:32], celloutsig_0_58z, celloutsig_0_0z, celloutsig_0_47z, celloutsig_0_85z };
  assign celloutsig_0_19z = { _11_[13], celloutsig_0_11z, celloutsig_0_8z } | { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_86z = | { celloutsig_0_62z[8:7], celloutsig_0_46z, celloutsig_0_36z, celloutsig_0_53z };
  assign celloutsig_0_18z = celloutsig_0_10z & celloutsig_0_12z;
  assign celloutsig_0_21z = celloutsig_0_0z[2] & celloutsig_0_20z;
  assign celloutsig_0_9z = | { _09_[6], _09_[4:3], _04_, _03_, _02_, _10_[19:17], _10_[15:14], _10_[9:4] };
  assign celloutsig_0_58z = ~^ { celloutsig_0_15z[15:12], celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_49z };
  assign celloutsig_0_7z = ~^ in_data[4:1];
  assign celloutsig_0_11z = ~^ { celloutsig_0_10z, _11_[13:6], _07_[17:16], _06_[17], _01_, _07_[13:12] };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } >> celloutsig_1_2z;
  assign celloutsig_0_32z = celloutsig_0_27z[33:31] <<< { _10_[5], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_36z = celloutsig_0_26z[4:0] <<< { celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_32z };
  assign celloutsig_0_5z = { _11_[13:12], celloutsig_0_0z, celloutsig_0_0z } >>> { _07_[16], _06_[17], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_31z[27:25], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_41z } ~^ celloutsig_0_38z[15:1];
  assign celloutsig_0_27z = { celloutsig_0_15z[13:1], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_13z, _11_[13:6], _07_[17:16], _06_[17], _01_, _07_[13:12], celloutsig_0_23z, celloutsig_0_10z } ~^ { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_45z = 4'h0;
    else if (!clkin_data[64]) celloutsig_0_45z = in_data[81:78];
  always_latch
    if (clkin_data[32]) celloutsig_1_19z = 9'h000;
    else if (!clkin_data[128]) celloutsig_1_19z = { celloutsig_1_4z[2], celloutsig_1_4z, celloutsig_1_4z };
  assign _05_[18:9] = { in_data[7:5], celloutsig_0_17z, celloutsig_0_65z };
  assign _06_[16:0] = { _01_, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z };
  assign { _07_[15:14], _07_[11:0] } = { _06_[17], _01_, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_8z };
  assign _08_[5:0] = { celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z };
  assign { _09_[5], _09_[2:0] } = { _02_, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z };
  assign { _10_[20], _10_[16], _10_[13:10], _10_[3], _10_[1] } = { _03_, _04_, _09_[6], _02_, _09_[4:3], _08_[6], _00_ };
  assign _11_[5:0] = { _07_[17:16], _06_[17], _01_, _07_[13:12] };
  assign { out_data[128], out_data[104:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
