# do Projeto.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:24 on Feb 25,2021
# vlog -work work Projeto.vo 
# -- Compiling module Entradas
# 
# Top level modules:
# 	Entradas
# End time: 21:37:24 on Feb 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:24 on Feb 25,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Entradas_vlg_vec_tst
# 
# Top level modules:
# 	Entradas_vlg_vec_tst
# End time: 21:37:24 on Feb 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Entradas_vlg_vec_tst 
# Start time: 21:37:24 on Feb 25,2021
# Loading work.Entradas_vlg_vec_tst
# Loading work.Entradas
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#23
# ** Note: $finish    : Waveform.vwf.vt(54)
#    Time: 1 us  Iteration: 0  Instance: /Entradas_vlg_vec_tst
# End time: 21:37:25 on Feb 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
