5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd for3.vcd -o for3.cdd -v for3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" for3.v 1 21 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
1 i 3 83000b 1 0 31 0 32 33 7faa aa aa aa aa aa aa aa
1 a 3 83000e 1 0 31 0 32 33 7faa aa aa aa aa aa aa aa
1 b 3 30011 1 0 31 0 32 33 aa aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 "main.$u0" for3.v 0 10 1
2 2 6 10003 1 3d 131002 0 0 1 2 2 $u1
4 2 0 0
3 1 main.$u0.$u1 "main.$u0.$u1" for3.v 0 0 1
2 3 6 80008 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 4 6 60006 0 1 400 0 0 i
2 5 6 60008 1 37 11006 3 4
2 6 6 d000e 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 7 6 b000b b 1 c 0 0 i
2 8 6 b000e b d 2028e 6 7 1 2 1102
2 9 7 a000e a 3d 120002 0 0 1 2 2 $u2
2 10 6 110011 0 1 400 0 0 i
2 11 6 110013 a 52 26002 0 10 32 2 aa aa aa aa aa aa aa aa
4 11 8 8
4 9 11 0
4 8 9 0
4 5 8 8
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" for3.v 0 9 1
2 12 8 80008 a 1 1c 0 0 i
2 13 8 40004 0 1 400 0 0 a
2 14 8 40008 a 37 1102e 12 13
4 14 0 0
3 1 main.$u3 "main.$u3" for3.v 0 19 1
