{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492609184672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492609184672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 09:39:43 2017 " "Processing started: Wed Apr 19 09:39:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492609184672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609184672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609184672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492609185080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492609185080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/altera/16.0/project/350FinalProject/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/altera/16.0/project/350FinalProject/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/altera/16.0/project/350FinalProject/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(406) " "Verilog HDL warning at processor.v(406): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 406 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(407) " "Verilog HDL warning at processor.v(407): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 407 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(418) " "Verilog HDL warning at processor.v(418): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(419) " "Verilog HDL warning at processor.v(419): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 419 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(425) " "Verilog HDL warning at processor.v(425): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 425 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(426) " "Verilog HDL warning at processor.v(426): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 426 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(432) " "Verilog HDL warning at processor.v(432): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(433) " "Verilog HDL warning at processor.v(433): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 433 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(439) " "Verilog HDL warning at processor.v(439): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 439 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(440) " "Verilog HDL warning at processor.v(440): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 440 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(446) " "Verilog HDL warning at processor.v(446): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 446 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(447) " "Verilog HDL warning at processor.v(447): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 447 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(453) " "Verilog HDL warning at processor.v(453): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 453 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(454) " "Verilog HDL warning at processor.v(454): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 454 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(460) " "Verilog HDL warning at processor.v(460): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 460 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(461) " "Verilog HDL warning at processor.v(461): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 461 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(467) " "Verilog HDL warning at processor.v(467): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(468) " "Verilog HDL warning at processor.v(468): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 468 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(473) " "Verilog HDL warning at processor.v(473): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 473 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(474) " "Verilog HDL warning at processor.v(474): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 474 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(479) " "Verilog HDL warning at processor.v(479): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 479 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(480) " "Verilog HDL warning at processor.v(480): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 480 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(485) " "Verilog HDL warning at processor.v(485): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 485 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(486) " "Verilog HDL warning at processor.v(486): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 486 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(491) " "Verilog HDL warning at processor.v(491): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 491 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(492) " "Verilog HDL warning at processor.v(492): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 492 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(497) " "Verilog HDL warning at processor.v(497): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 497 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(498) " "Verilog HDL warning at processor.v(498): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(503) " "Verilog HDL warning at processor.v(503): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 503 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(504) " "Verilog HDL warning at processor.v(504): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 504 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(509) " "Verilog HDL warning at processor.v(509): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 509 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(510) " "Verilog HDL warning at processor.v(510): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 510 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(515) " "Verilog HDL warning at processor.v(515): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 515 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(516) " "Verilog HDL warning at processor.v(516): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 516 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(521) " "Verilog HDL warning at processor.v(521): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 521 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(522) " "Verilog HDL warning at processor.v(522): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 522 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(527) " "Verilog HDL warning at processor.v(527): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 527 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(528) " "Verilog HDL warning at processor.v(528): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 528 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(533) " "Verilog HDL warning at processor.v(533): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 533 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(534) " "Verilog HDL warning at processor.v(534): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 534 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(539) " "Verilog HDL warning at processor.v(539): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 539 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(540) " "Verilog HDL warning at processor.v(540): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 540 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(545) " "Verilog HDL warning at processor.v(545): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 545 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(546) " "Verilog HDL warning at processor.v(546): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 546 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(551) " "Verilog HDL warning at processor.v(551): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 551 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(552) " "Verilog HDL warning at processor.v(552): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 552 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(557) " "Verilog HDL warning at processor.v(557): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 557 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(558) " "Verilog HDL warning at processor.v(558): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 558 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(563) " "Verilog HDL warning at processor.v(563): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 563 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(564) " "Verilog HDL warning at processor.v(564): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 564 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(569) " "Verilog HDL warning at processor.v(569): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 569 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(570) " "Verilog HDL warning at processor.v(570): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 570 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(575) " "Verilog HDL warning at processor.v(575): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(576) " "Verilog HDL warning at processor.v(576): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(581) " "Verilog HDL warning at processor.v(581): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(582) " "Verilog HDL warning at processor.v(582): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 582 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(587) " "Verilog HDL warning at processor.v(587): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 587 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(588) " "Verilog HDL warning at processor.v(588): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 588 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(595) " "Verilog HDL warning at processor.v(595): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 595 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(596) " "Verilog HDL warning at processor.v(596): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 596 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(601) " "Verilog HDL warning at processor.v(601): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 601 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(602) " "Verilog HDL warning at processor.v(602): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 602 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(606) " "Verilog HDL warning at processor.v(606): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 606 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(607) " "Verilog HDL warning at processor.v(607): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 607 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 46 46 " "Found 46 design units, including 46 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline_register_FD " "Found entity 2: pipeline_register_FD" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipeline_register_DX " "Found entity 3: pipeline_register_DX" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipeline_register_XM " "Found entity 4: pipeline_register_XM" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipeline_register_MW " "Found entity 5: pipeline_register_MW" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "6 instruction_decoder " "Found entity 6: instruction_decoder" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu_32b " "Found entity 7: alu_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "8 regfile_32b " "Found entity 8: regfile_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "9 register_32b " "Found entity 9: register_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "10 register_64b " "Found entity 10: register_64b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "11 mult_div_32b " "Found entity 11: mult_div_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "12 multiplier_32b " "Found entity 12: multiplier_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "13 divider_32b " "Found entity 13: divider_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "14 counter32 " "Found entity 14: counter32" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "15 carry_select_adder_32b " "Found entity 15: carry_select_adder_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "16 carry_select_adder_64b " "Found entity 16: carry_select_adder_64b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "17 full_adder_1b " "Found entity 17: full_adder_1b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 965 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "18 slow_adder_8b " "Found entity 18: slow_adder_8b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "19 carry_select_subtracter_32b " "Found entity 19: carry_select_subtracter_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "20 inverter_32b " "Found entity 20: inverter_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "21 inverter_64b " "Found entity 21: inverter_64b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1043 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "22 and_32b " "Found entity 22: and_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "23 or_32b " "Found entity 23: or_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "24 sll_32b " "Found entity 24: sll_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1083 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "25 sra_32b " "Found entity 25: sra_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "26 left_shift_1b " "Found entity 26: left_shift_1b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "27 left_shift_2b " "Found entity 27: left_shift_2b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "28 left_shift_4b " "Found entity 28: left_shift_4b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "29 left_shift_8b " "Found entity 29: left_shift_8b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "30 left_shift_16b " "Found entity 30: left_shift_16b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "31 right_shift_1b " "Found entity 31: right_shift_1b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "32 right_shift_2b " "Found entity 32: right_shift_2b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "33 right_shift_4b " "Found entity 33: right_shift_4b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "34 right_shift_8b " "Found entity 34: right_shift_8b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "35 right_shift_16b " "Found entity 35: right_shift_16b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "36 equal_to_checker_32b " "Found entity 36: equal_to_checker_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "37 equal_to_checker_6b " "Found entity 37: equal_to_checker_6b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "38 equal_to_checker_5b " "Found entity 38: equal_to_checker_5b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "39 rshift1_64b " "Found entity 39: rshift1_64b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "40 mux_4_32b " "Found entity 40: mux_4_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "41 mux_4_5b " "Found entity 41: mux_4_5b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "42 mux_8_32b " "Found entity 42: mux_8_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "43 mux_8_1b " "Found entity 43: mux_8_1b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "44 decoder_32b " "Found entity 44: decoder_32b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "45 decoder_8b " "Found entity 45: decoder_8b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""} { "Info" "ISGN_ENTITY_NAME" "46 decoder_4b " "Found entity 46: decoder_4b" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/altera/16.0/project/350FinalProject/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/altera/16.0/project/350FinalProject/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/altera/16.0/project/350FinalProject/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/altera/16.0/project/350FinalProject/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/altera/16.0/project/350FinalProject/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/altera/16.0/project/350FinalProject/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/altera/16.0/project/350FinalProject/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/altera/16.0/project/350FinalProject/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/altera/16.0/project/350FinalProject/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/altera/16.0/project/350FinalProject/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/altera/16.0/project/350FinalProject/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(59) " "Verilog HDL Implicit Net warning at skeleton.v(59): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_data_out_data_player2 skeleton.v(72) " "Verilog HDL Implicit Net warning at skeleton.v(72): created implicit net for \"dmem_data_out_data_player2\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(147) " "Verilog HDL Implicit Net warning at skeleton.v(147): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(148) " "Verilog HDL Implicit Net warning at skeleton.v(148): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(148) " "Verilog HDL Implicit Net warning at skeleton.v(148): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_XS_eq_rd_WS processor.v(75) " "Verilog HDL Implicit Net warning at processor.v(75): created implicit net for \"rd_XS_eq_rd_WS\"" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock vga_controller.v(60) " "Verilog HDL Implicit Net warning at vga_controller.v(60): created implicit net for \"clock\"" {  } { { "vga_controller.v" "" { Text "C:/altera/16.0/project/350FinalProject/vga_controller.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194562 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(131) " "Verilog HDL Instantiation warning at skeleton.v(131): instance has no name" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1492609194578 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(132) " "Verilog HDL Instantiation warning at skeleton.v(132): instance has no name" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 132 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1492609194578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492609194687 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dmem_data_out_player2 skeleton.v(43) " "Output port \"dmem_data_out_player2\" at skeleton.v(43) has no driver" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492609194687 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(23) " "Output port \"VGA_SYNC\" at skeleton.v(23) has no driver" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492609194687 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/altera/16.0/project/350FinalProject/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/altera/16.0/project/350FinalProject/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609194718 ""}  } { { "pll.v" "" { Text "C:/altera/16.0/project/350FinalProject/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492609194718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/altera/16.0/project/350FinalProject/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609194765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609194765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:player1_processor " "Elaborating entity \"processor\" for hierarchy \"processor:player1_processor\"" {  } { { "skeleton.v" "player1_processor" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_data processor.v(67) " "Verilog HDL or VHDL warning at processor.v(67): object \"debug_data\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492609194780 "|skeleton|processor:player1_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 processor.v(91) " "Verilog HDL assignment warning at processor.v(91): truncated value with size 19 to match size of target (18)" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492609194780 "|skeleton|processor:player1_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_to_checker_5b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker " "Elaborating entity \"equal_to_checker_5b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\"" {  } { { "processor.v" "rs_XS_eq_rd_MS_checker" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_subtracter_32b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0 " "Elaborating entity \"carry_select_subtracter_32b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\"" {  } { { "processor.v" "subtracter0" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_32b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter " "Elaborating entity \"inverter_32b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\"" {  } { { "processor.v" "b_inverter" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_32b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0 " "Elaborating entity \"carry_select_adder_32b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\"" {  } { { "processor.v" "adder0" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_adder_8b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder " "Elaborating entity \"slow_adder_8b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder\"" {  } { { "processor.v" "first_8b_adder" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder\|full_adder_1b:loop1\[0\].a_full_adder " "Elaborating entity \"full_adder_1b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder\|full_adder_1b:loop1\[0\].a_full_adder\"" {  } { { "processor.v" "loop1\[0\].a_full_adder" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609194780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder processor:player1_processor\|instruction_decoder:instruction_decoder_FS " "Elaborating entity \"instruction_decoder\" for hierarchy \"processor:player1_processor\|instruction_decoder:instruction_decoder_FS\"" {  } { { "processor.v" "instruction_decoder_FS" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32b processor:player1_processor\|register_32b:program_counter_register " "Elaborating entity \"register_32b\" for hierarchy \"processor:player1_processor\|register_32b:program_counter_register\"" {  } { { "processor.v" "program_counter_register" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:player1_processor\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:player1_processor\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/altera/16.0/project/350FinalProject/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/altera/16.0/project/350FinalProject/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609195732 ""}  } { { "imem.v" "" { Text "C:/altera/16.0/project/350FinalProject/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492609195732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/altsyncram_2m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609195763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609195763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195763 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/altsyncram_2m81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera/16.0/project/350FinalProject/imem.v" 84 0 0 } } { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 99 0 0 } } { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 71 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1492609195779 "|skeleton|processor:player1_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3957 4096 0 1 1 " "3957 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "139 4095 " "Addresses ranging from 139 to 4095 are not initialized" {  } { { "C:/altera/16.0/project/350FinalProject/imem.mif" "" { Text "C:/altera/16.0/project/350FinalProject/imem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1492609195779 ""}  } { { "C:/altera/16.0/project/350FinalProject/imem.mif" "" { Text "C:/altera/16.0/project/350FinalProject/imem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1492609195779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_FD processor:player1_processor\|pipeline_register_FD:my_pipeline_register_FD " "Elaborating entity \"pipeline_register_FD\" for hierarchy \"processor:player1_processor\|pipeline_register_FD:my_pipeline_register_FD\"" {  } { { "processor.v" "my_pipeline_register_FD" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_32b processor:player1_processor\|regfile_32b:my_regfile " "Elaborating entity \"regfile_32b\" for hierarchy \"processor:player1_processor\|regfile_32b:my_regfile\"" {  } { { "processor.v" "my_regfile" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_32b processor:player1_processor\|regfile_32b:my_regfile\|decoder_32b:writeDecoder " "Elaborating entity \"decoder_32b\" for hierarchy \"processor:player1_processor\|regfile_32b:my_regfile\|decoder_32b:writeDecoder\"" {  } { { "processor.v" "writeDecoder" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_5b processor:player1_processor\|mux_4_5b:regfile_S2_mux " "Elaborating entity \"mux_4_5b\" for hierarchy \"processor:player1_processor\|mux_4_5b:regfile_S2_mux\"" {  } { { "processor.v" "regfile_S2_mux" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_DX processor:player1_processor\|pipeline_register_DX:my_pipeline_register_DX " "Elaborating entity \"pipeline_register_DX\" for hierarchy \"processor:player1_processor\|pipeline_register_DX:my_pipeline_register_DX\"" {  } { { "processor.v" "my_pipeline_register_DX" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32b processor:player1_processor\|alu_32b:my_ALU " "Elaborating entity \"alu_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\"" {  } { { "processor.v" "my_ALU" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32b processor:player1_processor\|alu_32b:my_ALU\|and_32b:and0 " "Elaborating entity \"and_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|and_32b:and0\"" {  } { { "processor.v" "and0" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32b processor:player1_processor\|alu_32b:my_ALU\|or_32b:or0 " "Elaborating entity \"or_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|or_32b:or0\"" {  } { { "processor.v" "or0" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_32b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0 " "Elaborating entity \"sll_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\"" {  } { { "processor.v" "sll0" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_16b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_16b:shifter16 " "Elaborating entity \"left_shift_16b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_16b:shifter16\"" {  } { { "processor.v" "shifter16" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_8b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_8b:shifter8 " "Elaborating entity \"left_shift_8b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_8b:shifter8\"" {  } { { "processor.v" "shifter8" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_4b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_4b:shifter4 " "Elaborating entity \"left_shift_4b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_4b:shifter4\"" {  } { { "processor.v" "shifter4" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_2b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_2b:shifter2 " "Elaborating entity \"left_shift_2b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_2b:shifter2\"" {  } { { "processor.v" "shifter2" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_1b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_1b:shifter1 " "Elaborating entity \"left_shift_1b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_1b:shifter1\"" {  } { { "processor.v" "shifter1" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_32b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0 " "Elaborating entity \"sra_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\"" {  } { { "processor.v" "sra0" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_16b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_16b:shifter16 " "Elaborating entity \"right_shift_16b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_16b:shifter16\"" {  } { { "processor.v" "shifter16" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_8b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_8b:shifter8 " "Elaborating entity \"right_shift_8b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_8b:shifter8\"" {  } { { "processor.v" "shifter8" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_4b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_4b:shifter4 " "Elaborating entity \"right_shift_4b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_4b:shifter4\"" {  } { { "processor.v" "shifter4" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_2b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_2b:shifter2 " "Elaborating entity \"right_shift_2b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_2b:shifter2\"" {  } { { "processor.v" "shifter2" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_1b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_1b:shifter1 " "Elaborating entity \"right_shift_1b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_1b:shifter1\"" {  } { { "processor.v" "shifter1" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_div_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div " "Elaborating entity \"mult_div_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\"" {  } { { "processor.v" "my_mult_div" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier " "Elaborating entity \"multiplier_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\"" {  } { { "processor.v" "my_multiplier" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609195982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32 processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|counter32:counter " "Elaborating entity \"counter32\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|counter32:counter\"" {  } { { "processor.v" "counter" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|register_64b:product_register " "Elaborating entity \"register_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|register_64b:product_register\"" {  } { { "processor.v" "product_register" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rshift1_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|rshift1_64b:right_shifter " "Elaborating entity \"rshift1_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|rshift1_64b:right_shifter\"" {  } { { "processor.v" "right_shifter" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_to_checker_6b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|equal_to_checker_6b:is_initial " "Elaborating entity \"equal_to_checker_6b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|equal_to_checker_6b:is_initial\"" {  } { { "processor.v" "is_initial" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter " "Elaborating entity \"inverter_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter\"" {  } { { "processor.v" "product_inverter" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter\|carry_select_adder_64b:adder0 " "Elaborating entity \"carry_select_adder_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter\|carry_select_adder_64b:adder0\"" {  } { { "processor.v" "adder0" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider " "Elaborating entity \"divider_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider\"" {  } { { "processor.v" "my_divider" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_to_checker_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider\|equal_to_checker_32b:divide_by_zero_checker " "Elaborating entity \"equal_to_checker_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider\|equal_to_checker_32b:divide_by_zero_checker\"" {  } { { "processor.v" "divide_by_zero_checker" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_32b processor:player1_processor\|alu_32b:my_ALU\|mux_8_32b:data_result_mux " "Elaborating entity \"mux_8_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mux_8_32b:data_result_mux\"" {  } { { "processor.v" "data_result_mux" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1b processor:player1_processor\|alu_32b:my_ALU\|mux_8_1b:overflow_mux " "Elaborating entity \"mux_8_1b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mux_8_1b:overflow_mux\"" {  } { { "processor.v" "overflow_mux" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_XM processor:player1_processor\|pipeline_register_XM:my_pipeline_register_XM " "Elaborating entity \"pipeline_register_XM\" for hierarchy \"processor:player1_processor\|pipeline_register_XM:my_pipeline_register_XM\"" {  } { { "processor.v" "my_pipeline_register_XM" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:player1_processor\|dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"processor:player1_processor\|dmem:mydmem\"" {  } { { "processor.v" "mydmem" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609196996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/altera/16.0/project/350FinalProject/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609197011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/altera/16.0/project/350FinalProject/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609197011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609197011 ""}  } { { "dmem.v" "" { Text "C:/altera/16.0/project/350FinalProject/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492609197011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/altsyncram_8vc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609197058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609197058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609197058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_MW processor:player1_processor\|pipeline_register_MW:my_pipeline_register_MW " "Elaborating entity \"pipeline_register_MW\" for hierarchy \"processor:player1_processor\|pipeline_register_MW:my_pipeline_register_MW\"" {  } { { "processor.v" "my_pipeline_register_MW" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609197058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_32b processor:player1_processor\|mux_4_32b:regfile_DW_WS_mux " "Elaborating entity \"mux_4_32b\" for hierarchy \"processor:player1_processor\|mux_4_32b:regfile_DW_WS_mux\"" {  } { { "processor.v" "regfile_DW_WS_mux" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609197058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/altera/16.0/project/350FinalProject/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/altera/16.0/project/350FinalProject/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/altera/16.0/project/350FinalProject/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary_to_seven_segment_converter.v 2 2 " "Using design file binary_to_seven_segment_converter.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_seven_segment_converter " "Found entity 1: binary_to_seven_segment_converter" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609199168 ""} { "Info" "ISGN_ENTITY_NAME" "2 numToSegment " "Found entity 2: numToSegment" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609199168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492609199168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_seven_segment_converter binary_to_seven_segment_converter:comb_157 " "Elaborating entity \"binary_to_seven_segment_converter\" for hierarchy \"binary_to_seven_segment_converter:comb_157\"" {  } { { "skeleton.v" "comb_157" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_seven_segment_converter.v(30) " "Verilog HDL assignment warning at binary_to_seven_segment_converter.v(30): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492609199168 "|skeleton|binary_to_seven_segment_converter:comb_149"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_seven_segment_converter.v(36) " "Verilog HDL assignment warning at binary_to_seven_segment_converter.v(36): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492609199168 "|skeleton|binary_to_seven_segment_converter:comb_149"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_seven_segment_converter.v(38) " "Verilog HDL assignment warning at binary_to_seven_segment_converter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_seven_segment_converter.v" "" { Text "C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492609199168 "|skeleton|binary_to_seven_segment_converter:comb_149"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numToSegment binary_to_seven_segment_converter:comb_157\|numToSegment:seg3_encoder " "Elaborating entity \"numToSegment\" for hierarchy \"binary_to_seven_segment_converter:comb_157\|numToSegment:seg3_encoder\"" {  } { { "binary_to_seven_segment_converter.v" "seg3_encoder" { Text "C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/altera/16.0/project/350FinalProject/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492609199246 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199262 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492609199262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(50) " "Verilog HDL assignment warning at vga_controller.v(50): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/altera/16.0/project/350FinalProject/vga_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492609199262 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/altera/16.0/project/350FinalProject/vga_controller.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/altera/16.0/project/350FinalProject/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492609199262 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/altera/16.0/project/350FinalProject/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492609199262 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WSGN_SEARCH_FILE" "index_identifier.v 3 3 " "Using design file index_identifier.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 index_identifier " "Found entity 1: index_identifier" {  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_ENTITY_NAME" "2 select_indicator_index " "Found entity 2: select_indicator_index" {  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609199262 ""} { "Info" "ISGN_ENTITY_NAME" "3 calculate_pixel_location " "Found entity 3: calculate_pixel_location" {  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609199262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1492609199262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_identifier vga_controller:vga_ins\|index_identifier:my_index_identifier " "Elaborating entity \"index_identifier\" for hierarchy \"vga_controller:vga_ins\|index_identifier:my_index_identifier\"" {  } { { "vga_controller.v" "my_index_identifier" { Text "C:/altera/16.0/project/350FinalProject/vga_controller.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199262 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LANE_WIDTH index_identifier.v(62) " "Verilog HDL or VHDL warning at index_identifier.v(62): object \"LANE_WIDTH\" assigned a value but never read" {  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492609199277 "|skeleton|vga_controller:vga_ins|index_identifier:my_index_identifier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_p1_arrow_range index_identifier.v(77) " "Verilog HDL or VHDL warning at index_identifier.v(77): object \"in_p1_arrow_range\" assigned a value but never read" {  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492609199277 "|skeleton|vga_controller:vga_ins|index_identifier:my_index_identifier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_p2_arrow_range index_identifier.v(77) " "Verilog HDL or VHDL warning at index_identifier.v(77): object \"in_p2_arrow_range\" assigned a value but never read" {  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492609199277 "|skeleton|vga_controller:vga_ins|index_identifier:my_index_identifier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate_pixel_location vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location " "Elaborating entity \"calculate_pixel_location\" for hierarchy \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\"" {  } { { "index_identifier.v" "my_pixel_location" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_indicator_index vga_controller:vga_ins\|index_identifier:my_index_identifier\|select_indicator_index:p1_indicator_selector " "Elaborating entity \"select_indicator_index\" for hierarchy \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|select_indicator_index:p1_indicator_selector\"" {  } { { "index_identifier.v" "p1_indicator_selector" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/altera/16.0/project/350FinalProject/vga_controller.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/altera/16.0/project/350FinalProject/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/altera/16.0/project/350FinalProject/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_index.mif " "Parameter \"init_file\" = \"lab7_img_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609199277 ""}  } { { "img_index.v" "" { Text "C:/altera/16.0/project/350FinalProject/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492609199277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjc1 " "Found entity 1: altsyncram_pjc1" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/altsyncram_pjc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609199324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609199324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated " "Elaborating entity \"altsyncram_pjc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609199324 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "number seg1_encoder 4 5 " "Port \"number\" on the entity instantiation of \"seg1_encoder\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND." {  } { { "binary_to_seven_segment_converter.v" "seg1_encoder" { Text "C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v" 48 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1492609200213 "|skeleton|binary_to_seven_segment_converter:comb_157|numToSegment:seg1_encoder"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "number seg2_encoder 4 5 " "Port \"number\" on the entity instantiation of \"seg2_encoder\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND." {  } { { "binary_to_seven_segment_converter.v" "seg2_encoder" { Text "C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v" 47 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1492609200213 "|skeleton|binary_to_seven_segment_converter:comb_157|numToSegment:seg2_encoder"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "number seg3_encoder 4 5 " "Port \"number\" on the entity instantiation of \"seg3_encoder\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be driven by GND." {  } { { "binary_to_seven_segment_converter.v" "seg3_encoder" { Text "C:/altera/16.0/project/350FinalProject/binary_to_seven_segment_converter.v" 46 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1492609200213 "|skeleton|binary_to_seven_segment_converter:comb_157|numToSegment:seg3_encoder"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:player2_processor\|regfile_32b:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:player1_processor\|regfile_32b:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/altera/16.0/project/350FinalProject/processor.v" 625 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1492609204472 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1492609204472 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|Div0\"" {  } { { "index_identifier.v" "Div0" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 209 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609214377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|Div0\"" {  } { { "index_identifier.v" "Div0" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609214377 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|Mult0\"" {  } { { "index_identifier.v" "Mult0" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609214377 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1492609214377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_divide:Div0\"" {  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 209 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609214408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214408 ""}  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 209 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492609214408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rkm " "Found entity 1: lpm_divide_rkm" {  } { { "db/lpm_divide_rkm.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/lpm_divide_rkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609214455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609214455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609214455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609214455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/alt_u_div_qaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609214486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609214486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609214533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609214533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609214579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609214579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\"" {  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609214579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214579 ""}  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492609214579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_mult:Mult0\"" {  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609214611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|calculate_pixel_location:my_pixel_location\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492609214611 ""}  } { { "index_identifier.v" "" { Text "C:/altera/16.0/project/350FinalProject/index_identifier.v" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492609214611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgt " "Found entity 1: mult_tgt" {  } { { "db/mult_tgt.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/mult_tgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492609214642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609214642 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1492609216841 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1492609216951 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1492609216951 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/altera/16.0/project/350FinalProject/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1492609217075 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1492609217075 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[0\] GND " "Pin \"dmem_data_out_player2\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[1\] GND " "Pin \"dmem_data_out_player2\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[2\] GND " "Pin \"dmem_data_out_player2\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[3\] GND " "Pin \"dmem_data_out_player2\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[4\] GND " "Pin \"dmem_data_out_player2\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[5\] GND " "Pin \"dmem_data_out_player2\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[6\] GND " "Pin \"dmem_data_out_player2\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[7\] GND " "Pin \"dmem_data_out_player2\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[8\] GND " "Pin \"dmem_data_out_player2\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[9\] GND " "Pin \"dmem_data_out_player2\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[10\] GND " "Pin \"dmem_data_out_player2\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[11\] GND " "Pin \"dmem_data_out_player2\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[12\] GND " "Pin \"dmem_data_out_player2\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[13\] GND " "Pin \"dmem_data_out_player2\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[14\] GND " "Pin \"dmem_data_out_player2\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[15\] GND " "Pin \"dmem_data_out_player2\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[16\] GND " "Pin \"dmem_data_out_player2\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[17\] GND " "Pin \"dmem_data_out_player2\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[18\] GND " "Pin \"dmem_data_out_player2\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[19\] GND " "Pin \"dmem_data_out_player2\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[20\] GND " "Pin \"dmem_data_out_player2\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[21\] GND " "Pin \"dmem_data_out_player2\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[22\] GND " "Pin \"dmem_data_out_player2\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[23\] GND " "Pin \"dmem_data_out_player2\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[24\] GND " "Pin \"dmem_data_out_player2\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[25\] GND " "Pin \"dmem_data_out_player2\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[26\] GND " "Pin \"dmem_data_out_player2\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[27\] GND " "Pin \"dmem_data_out_player2\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[28\] GND " "Pin \"dmem_data_out_player2\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[29\] GND " "Pin \"dmem_data_out_player2\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[30\] GND " "Pin \"dmem_data_out_player2\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_data_out_player2\[31\] GND " "Pin \"dmem_data_out_player2\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|dmem_data_out_player2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] VCC " "Pin \"seg4\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] VCC " "Pin \"seg4\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] VCC " "Pin \"seg4\[2\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] VCC " "Pin \"seg4\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] VCC " "Pin \"seg4\[4\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] VCC " "Pin \"seg4\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] VCC " "Pin \"seg8\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] VCC " "Pin \"seg8\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] VCC " "Pin \"seg8\[2\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] VCC " "Pin \"seg8\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] VCC " "Pin \"seg8\[4\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] VCC " "Pin \"seg8\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492609224409 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1492609224409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492609224893 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492609234602 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "C:/altera/16.0/project/350FinalProject/db/altsyncram_pjc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "img_index.v" "" { Text "C:/altera/16.0/project/350FinalProject/img_index.v" 82 0 0 } } { "vga_controller.v" "" { Text "C:/altera/16.0/project/350FinalProject/vga_controller.v" 83 0 0 } } { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 161 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609234649 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~6 " "Logic cell \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609234680 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~8 " "Logic cell \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609234680 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~10 " "Logic cell \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609234680 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~12 " "Logic cell \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_4~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609234680 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_5~16 " "Logic cell \"vga_controller:vga_ins\|index_identifier:my_index_identifier\|lpm_divide:Div0\|lpm_divide_rkm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|op_5~16\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609234680 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1492609234680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/16.0/project/350FinalProject/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/altera/16.0/project/350FinalProject/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609234992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492609237083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492609237083 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 148 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1492609237395 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 148 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1492609237395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[0\] " "No output dependent on input pin \"color_select\[0\]\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609237909 "|skeleton|color_select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[1\] " "No output dependent on input pin \"color_select\[1\]\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609237909 "|skeleton|color_select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[2\] " "No output dependent on input pin \"color_select\[2\]\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609237909 "|skeleton|color_select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[3\] " "No output dependent on input pin \"color_select\[3\]\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609237909 "|skeleton|color_select[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[4\] " "No output dependent on input pin \"color_select\[4\]\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609237909 "|skeleton|color_select[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[5\] " "No output dependent on input pin \"color_select\[5\]\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609237909 "|skeleton|color_select[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[6\] " "No output dependent on input pin \"color_select\[6\]\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609237909 "|skeleton|color_select[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "color_select\[7\] " "No output dependent on input pin \"color_select\[7\]\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492609237909 "|skeleton|color_select[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492609237909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12231 " "Implemented 12231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492609237909 ""} { "Info" "ICUT_CUT_TM_OPINS" "260 " "Implemented 260 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492609237909 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1492609237909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11799 " "Implemented 11799 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492609237909 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1492609237909 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1492609237909 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1492609237909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492609237909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 231 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 231 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492609238003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 09:40:38 2017 " "Processing ended: Wed Apr 19 09:40:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492609238003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492609238003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492609238003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492609238003 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1492609240403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492609240403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 09:40:38 2017 " "Processing started: Wed Apr 19 09:40:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492609240403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1492609240403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1492609240403 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1492609240496 ""}
{ "Info" "0" "" "Project  = skeleton" {  } {  } 0 0 "Project  = skeleton" 0 0 "Fitter" 0 0 1492609240496 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1492609240496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1492609240699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1492609240699 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492609240839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492609240886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492609240886 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 6901 14046 14942 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1492609240949 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 6903 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1492609240949 ""}  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 6901 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1492609240949 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/altera/16.0/project/350FinalProject/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 8393 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1492609240949 ""}  } { { "db/pll_altpll.v" "" { Text "C:/altera/16.0/project/350FinalProject/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 8393 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1492609240949 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492609241339 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492609241568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492609241568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492609241568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492609241568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492609241568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492609241568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492609241568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492609241568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492609241568 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492609241568 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 26038 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492609241585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 26040 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492609241585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 26042 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492609241585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 26044 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492609241585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 26046 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492609241585 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492609241585 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1492609241601 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1492609243192 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "156 274 " "No exact pin location assignment(s) for 156 pins of 274 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1492609244206 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 VGA_Audio_PLL:p1\|altpll:altpll_component\|pll " "The input ports of the PLL pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and the PLL VGA_Audio_PLL:p1\|altpll:altpll_component\|pll are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 VGA_Audio_PLL:p1\|altpll:altpll_component\|pll ARESET " "PLL pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL VGA_Audio_PLL:p1\|altpll:altpll_component\|pll have different input signals for input port ARESET" {  } { { "db/pll_altpll.v" "" { Text "C:/altera/16.0/project/350FinalProject/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 8393 14046 14942 0 0 ""} { 0 { 0 ""} 0 6901 14046 14942 0 0 ""}  }  } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1492609244237 ""}  } { { "db/pll_altpll.v" "" { Text "C:/altera/16.0/project/350FinalProject/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 8393 14046 14942 0 0 ""} { 0 { 0 ""} 0 6901 14046 14942 0 0 ""}  }  } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1492609244237 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 59 0 0 } } { "db/pll_altpll.v" "" { Text "C:/altera/16.0/project/350FinalProject/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 8393 14046 14942 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1492609244300 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1492609245626 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492609245626 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492609245673 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1492609245673 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1492609245782 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1492609245797 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1492609245797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1492609246936 ""}  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 26028 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492609246936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1492609246936 ""}  } { { "db/pll_altpll.v" "" { Text "C:/altera/16.0/project/350FinalProject/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 8393 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492609246936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1492609246936 ""}  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 6901 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492609246936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game_reset  " "Automatically promoted node game_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1492609246936 ""}  } { { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 8420 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492609246936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492609248137 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492609248153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492609248153 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492609248169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492609248200 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492609248231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492609248902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "56 Block RAM " "Packed 56 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1492609248917 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492609248917 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "156 unused 2.5V 2 154 0 " "Number of I/O pins in group: 156 (unused VREF, 2.5V VCCIO, 2 input, 154 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1492609249011 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1492609249011 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1492609249011 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 19 37 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492609249011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492609249011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492609249011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492609249011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 23 42 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492609249011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492609249011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 61 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492609249011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492609249011 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1492609249011 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1492609249011 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/altera/16.0/project/350FinalProject/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 148 0 0 } } { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1492609249292 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492609250883 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1492609250899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492609253941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492609256359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492609256483 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492609284219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492609284219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492609286087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X46_Y12 X57_Y23 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23" {  } { { "loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23"} { { 12 { 0 ""} 46 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1492609295550 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492609295550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1492609304401 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492609304401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492609304416 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.67 " "Total time spent on timing analysis during the Fitter is 9.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1492609304760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492609304838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492609306054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492609306054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492609307256 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492609309377 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 6655 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1492609311748 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.v" "" { Text "C:/altera/16.0/project/350FinalProject/skeleton.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/16.0/project/350FinalProject/" { { 0 { 0 ""} 0 6656 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1492609311748 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1492609311748 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/16.0/project/350FinalProject/output_files/skeleton.fit.smsg " "Generated suppressed messages file C:/altera/16.0/project/350FinalProject/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492609313223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2012 " "Peak virtual memory: 2012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492609315267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 09:41:55 2017 " "Processing ended: Wed Apr 19 09:41:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492609315267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492609315267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492609315267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492609315267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1492609317497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492609317497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 09:41:56 2017 " "Processing started: Wed Apr 19 09:41:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492609317497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1492609317497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1492609317497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1492609318028 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1492609320729 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1492609320838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492609321883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 09:42:01 2017 " "Processing ended: Wed Apr 19 09:42:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492609321883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492609321883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492609321883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1492609321883 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1492609322578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1492609324220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492609324220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 09:42:02 2017 " "Processing started: Wed Apr 19 09:42:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492609324220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609324220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skeleton -c skeleton " "Command: quartus_sta skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609324220 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1492609324329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609324688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609324688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609324735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609324735 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609325655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609325655 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1492609325702 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{div\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{div\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1492609325702 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1492609325702 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609325702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609325702 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609325717 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609325795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609325795 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1492609325795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492609325827 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1492609326045 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609326045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.747 " "Worst-case setup slack is -5.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.747              -5.747 p1\|altpll_component\|pll\|clk\[2\]  " "   -5.747              -5.747 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.334               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.334               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.872               0.000 CLOCK_50  " "   15.872               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609326045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 CLOCK_50  " "    0.408               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.608               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609326092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.567 " "Worst-case recovery slack is 11.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.567               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   11.567               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.497               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.497               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609326107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.664 " "Worst-case removal slack is 2.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.664               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.664               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.773               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    5.773               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609326123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.759 " "Worst-case minimum pulse width slack is 9.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.759               0.000 CLOCK_50  " "    9.759               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.709               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.697               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.697               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609326123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609326123 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492609326544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609326591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609327808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609328231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1492609328356 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609328356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.991 " "Worst-case setup slack is -1.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.991              -1.991 p1\|altpll_component\|pll\|clk\[2\]  " "   -1.991              -1.991 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.274               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.274               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.282               0.000 CLOCK_50  " "   16.282               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609328371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.352               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 CLOCK_50  " "    0.366               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.555               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609328418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.355 " "Worst-case recovery slack is 12.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.355               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   12.355               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.284               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.284               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609328434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.415 " "Worst-case removal slack is 2.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.415               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.415               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.108               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    5.108               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609328449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.778 " "Worst-case minimum pulse width slack is 9.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.778               0.000 CLOCK_50  " "    9.778               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.695               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.695               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.701               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.701               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609328449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609328449 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492609328902 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609329183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.012 " "Worst-case setup slack is 1.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    1.012               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.927               0.000 CLOCK_50  " "   17.927               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.699               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.699               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609329245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLOCK_50  " "    0.189               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.263               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609329292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.407 " "Worst-case recovery slack is 15.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.407               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   15.407               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.894               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.894               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609329307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.263 " "Worst-case removal slack is 1.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.263               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.884               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    2.884               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609329339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.439 " "Worst-case minimum pulse width slack is 9.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.439               0.000 CLOCK_50  " "    9.439               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.754               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.754               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.761               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.761               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492609329339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609329339 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609330524 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609330540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1048 " "Peak virtual memory: 1048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492609330758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 09:42:10 2017 " "Processing ended: Wed Apr 19 09:42:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492609330758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492609330758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492609330758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609330758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492609333052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492609333052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 09:42:11 2017 " "Processing started: Wed Apr 19 09:42:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492609333052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1492609333052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1492609333052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1492609333725 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_slow.vo C:/altera/16.0/project/350FinalProject/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_slow.vo in folder \"C:/altera/16.0/project/350FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492609335660 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_slow.vo C:/altera/16.0/project/350FinalProject/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_slow.vo in folder \"C:/altera/16.0/project/350FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492609337001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_fast.vo C:/altera/16.0/project/350FinalProject/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_fast.vo in folder \"C:/altera/16.0/project/350FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492609338374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton.vo C:/altera/16.0/project/350FinalProject/simulation/modelsim/ simulation " "Generated file skeleton.vo in folder \"C:/altera/16.0/project/350FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492609339716 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_v_slow.sdo C:/altera/16.0/project/350FinalProject/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_v_slow.sdo in folder \"C:/altera/16.0/project/350FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492609340730 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_v_slow.sdo C:/altera/16.0/project/350FinalProject/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_v_slow.sdo in folder \"C:/altera/16.0/project/350FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492609341744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_v_fast.sdo C:/altera/16.0/project/350FinalProject/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/16.0/project/350FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492609342789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_v.sdo C:/altera/16.0/project/350FinalProject/simulation/modelsim/ simulation " "Generated file skeleton_v.sdo in folder \"C:/altera/16.0/project/350FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492609343803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "851 " "Peak virtual memory: 851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492609344006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 09:42:24 2017 " "Processing ended: Wed Apr 19 09:42:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492609344006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492609344006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492609344006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1492609344006 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 247 s " "Quartus Prime Full Compilation was successful. 0 errors, 247 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1492609344739 ""}
