#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fdcad6073b0 .scope module, "tb" "tb" 2 8;
 .timescale -9 -9;
v0x7fdcad623240_0 .var "RAA", 1 0;
v0x7fdcad6232f0_0 .var "RAE", 0 0;
v0x7fdcad6233a0_0 .var "RBA", 1 0;
v0x7fdcad623470_0 .var "RBE", 0 0;
v0x7fdcad623520_0 .var "WA", 1 0;
v0x7fdcad6235f0_0 .var "WE", 0 0;
v0x7fdcad6236a0_0 .var "clock", 0 0;
v0x7fdcad623750_0 .var "from_mux", 7 0;
v0x7fdcad623800_0 .var/i "ii", 31 0;
v0x7fdcad623910_0 .net "port_A", 7 0, L_0x7fdcad623e30;  1 drivers
v0x7fdcad6239c0_0 .net "port_B", 7 0, L_0x7fdcad624350;  1 drivers
v0x7fdcad623a50_0 .var/i "seed", 31 0;
S_0x7fdcad601170 .scope module, "DUT" "c2_register_file" 2 23, 3 8 0, S_0x7fdcad6073b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "port_A";
    .port_info 1 /OUTPUT 8 "port_B";
    .port_info 2 /INPUT 8 "from_mux";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /INPUT 2 "WA";
    .port_info 5 /INPUT 1 "RAE";
    .port_info 6 /INPUT 2 "RAA";
    .port_info 7 /INPUT 1 "RBE";
    .port_info 8 /INPUT 2 "RBA";
    .port_info 9 /INPUT 1 "clock";
P_0x7fdcad6043d0 .param/l "BLANK" 0 3 21, C4<00000000>;
L_0x104358008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fdcad623ae0 .functor XNOR 1, v0x7fdcad6232f0_0, L_0x104358008, C4<0>, C4<0>;
L_0x1043580e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fdcad623ff0 .functor XNOR 1, v0x7fdcad623470_0, L_0x1043580e0, C4<0>, C4<0>;
v0x7fdcad6013d0_0 .net "RAA", 1 0, v0x7fdcad623240_0;  1 drivers
v0x7fdcad621ec0_0 .net "RAE", 0 0, v0x7fdcad6232f0_0;  1 drivers
v0x7fdcad621f60_0 .net "RBA", 1 0, v0x7fdcad6233a0_0;  1 drivers
v0x7fdcad622000_0 .net "RBE", 0 0, v0x7fdcad623470_0;  1 drivers
v0x7fdcad6220a0_0 .net "WA", 1 0, v0x7fdcad623520_0;  1 drivers
v0x7fdcad622190_0 .net "WE", 0 0, v0x7fdcad6235f0_0;  1 drivers
v0x7fdcad622230_0 .net/2u *"_ivl_0", 0 0, L_0x104358008;  1 drivers
L_0x104358098 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcad6222e0_0 .net/2u *"_ivl_10", 7 0, L_0x104358098;  1 drivers
v0x7fdcad622390_0 .net/2u *"_ivl_14", 0 0, L_0x1043580e0;  1 drivers
v0x7fdcad6224a0_0 .net *"_ivl_16", 0 0, L_0x7fdcad623ff0;  1 drivers
v0x7fdcad622540_0 .net *"_ivl_18", 7 0, L_0x7fdcad6240e0;  1 drivers
v0x7fdcad6225f0_0 .net *"_ivl_2", 0 0, L_0x7fdcad623ae0;  1 drivers
v0x7fdcad622690_0 .net *"_ivl_20", 3 0, L_0x7fdcad624180;  1 drivers
L_0x104358128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcad622740_0 .net *"_ivl_23", 1 0, L_0x104358128;  1 drivers
L_0x104358170 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcad6227f0_0 .net/2u *"_ivl_24", 7 0, L_0x104358170;  1 drivers
v0x7fdcad6228a0_0 .net *"_ivl_4", 7 0, L_0x7fdcad623c10;  1 drivers
v0x7fdcad622950_0 .net *"_ivl_6", 3 0, L_0x7fdcad623cb0;  1 drivers
L_0x104358050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcad622ae0_0 .net *"_ivl_9", 1 0, L_0x104358050;  1 drivers
v0x7fdcad622b70_0 .net "clock", 0 0, v0x7fdcad6236a0_0;  1 drivers
v0x7fdcad622c10_0 .net "from_mux", 7 0, v0x7fdcad623750_0;  1 drivers
v0x7fdcad622cc0 .array "internal", 0 3, 7 0;
v0x7fdcad622d60_0 .net "port_A", 7 0, L_0x7fdcad623e30;  alias, 1 drivers
v0x7fdcad622e10_0 .net "port_B", 7 0, L_0x7fdcad624350;  alias, 1 drivers
E_0x7fdcad607520 .event negedge, v0x7fdcad622b70_0;
E_0x7fdcad609670 .event posedge, v0x7fdcad622b70_0;
L_0x7fdcad623c10 .array/port v0x7fdcad622cc0, L_0x7fdcad623cb0;
L_0x7fdcad623cb0 .concat [ 2 2 0 0], v0x7fdcad623240_0, L_0x104358050;
L_0x7fdcad623e30 .functor MUXZ 8, L_0x104358098, L_0x7fdcad623c10, L_0x7fdcad623ae0, C4<>;
L_0x7fdcad6240e0 .array/port v0x7fdcad622cc0, L_0x7fdcad624180;
L_0x7fdcad624180 .concat [ 2 2 0 0], v0x7fdcad6233a0_0, L_0x104358128;
L_0x7fdcad624350 .functor MUXZ 8, L_0x104358170, L_0x7fdcad6240e0, L_0x7fdcad623ff0, C4<>;
S_0x7fdcad622fb0 .scope autotask, "rand_reg" "rand_reg" 2 110, 2 110 0, S_0x7fdcad6073b0;
 .timescale -9 -9;
v0x7fdcad623120_0 .var/i "idx", 31 0;
v0x7fdcad6231b0_0 .var "r_r", 7 0;
TD_tb.rand_reg ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcad623120_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fdcad623120_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_func 2 115 "$random" 32, v0x7fdcad623a50_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7fdcad623120_0;
    %store/vec4 v0x7fdcad6231b0_0, 4, 1;
    %load/vec4 v0x7fdcad623120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcad623120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x7fdcad601170;
T_1 ;
    %wait E_0x7fdcad609670;
    %load/vec4 v0x7fdcad622190_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fdcad622c10_0;
    %load/vec4 v0x7fdcad6220a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdcad622cc0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdcad601170;
T_2 ;
    %wait E_0x7fdcad607520;
    %vpi_call 3 37 "$write", "\012 *****************************************************\012" {0 0 0};
    %vpi_call 3 38 "$write", " {c2_register_file}                               %3t ns\012", $time {0 0 0};
    %vpi_call 3 39 "$write", "                       from_mux:  %4b_%4b\012", &PV<v0x7fdcad622c10_0, 4, 4>, &PV<v0x7fdcad622c10_0, 0, 4> {0 0 0};
    %vpi_call 3 40 "$write", "        WE:  %1b  ,   WA:  %2b\012", v0x7fdcad622190_0, v0x7fdcad6220a0_0 {0 0 0};
    %vpi_call 3 41 "$write", "       RAE:  %1b  ,  RAA:  %2b\012", v0x7fdcad621ec0_0, v0x7fdcad6013d0_0 {0 0 0};
    %vpi_call 3 42 "$write", "       RBE:  %1b  ,  RBA:  %2b\012", v0x7fdcad622000_0, v0x7fdcad621f60_0 {0 0 0};
    %vpi_call 3 43 "$write", "       -----------------------------------------------\012" {0 0 0};
    %vpi_call 3 44 "$write", "               portA:  %4b_%4b\012", &PV<v0x7fdcad622d60_0, 4, 4>, &PV<v0x7fdcad622d60_0, 0, 4> {0 0 0};
    %vpi_call 3 45 "$write", "               portB:  %4b_%4b\012", &PV<v0x7fdcad622e10_0, 4, 4>, &PV<v0x7fdcad622e10_0, 0, 4> {0 0 0};
    %vpi_call 3 46 "$write", "\012 reg[00]:  %4b_%4b\012", &APV<v0x7fdcad622cc0, 0, 4, 4>, &APV<v0x7fdcad622cc0, 0, 0, 4> {0 0 0};
    %vpi_call 3 47 "$write", " reg[01]:  %4b_%4b\012", &APV<v0x7fdcad622cc0, 1, 4, 4>, &APV<v0x7fdcad622cc0, 1, 0, 4> {0 0 0};
    %vpi_call 3 48 "$write", " reg[10]:  %4b_%4b\012", &APV<v0x7fdcad622cc0, 2, 4, 4>, &APV<v0x7fdcad622cc0, 2, 0, 4> {0 0 0};
    %vpi_call 3 49 "$write", " reg[11]:  %4b_%4b\012", &APV<v0x7fdcad622cc0, 3, 4, 4>, &APV<v0x7fdcad622cc0, 3, 0, 4> {0 0 0};
    %vpi_call 3 50 "$write", " *****************************************************\012" {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdcad6073b0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fdcad6236a0_0;
    %inv;
    %store/vec4 v0x7fdcad6236a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdcad6073b0;
T_4 ;
    %vpi_call 2 43 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdcad6073b0 {0 0 0};
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x7fdcad623a50_0, 0, 32;
    %vpi_call 2 47 "$write", "\012 test component 2 of 5, the register file\012\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcad6236a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcad6235f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcad623520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcad6232f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcad623240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcad623470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcad6233a0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdcad623750_0, 0, 8;
    %vpi_call 2 57 "$write", "\012 fill all 4 registers with values, don't read to ports\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcad6235f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcad6232f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcad623470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcad623800_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fdcad623800_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 1, 0;
    %alloc S_0x7fdcad622fb0;
    %fork TD_tb.rand_reg, S_0x7fdcad622fb0;
    %join;
    %load/vec4 v0x7fdcad6231b0_0;
    %store/vec4 v0x7fdcad623750_0, 0, 8;
    %free S_0x7fdcad622fb0;
    %load/vec4 v0x7fdcad623800_0;
    %pad/s 2;
    %store/vec4 v0x7fdcad623520_0, 0, 2;
    %delay 10, 0;
    %load/vec4 v0x7fdcad623800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcad623800_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 68 "$write", "\012 fill all 4 registers with values, then read address to <port A>\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcad6235f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcad6232f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcad623470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcad623800_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fdcad623800_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.3, 5;
    %delay 1, 0;
    %alloc S_0x7fdcad622fb0;
    %fork TD_tb.rand_reg, S_0x7fdcad622fb0;
    %join;
    %load/vec4 v0x7fdcad6231b0_0;
    %store/vec4 v0x7fdcad623750_0, 0, 8;
    %free S_0x7fdcad622fb0;
    %load/vec4 v0x7fdcad623800_0;
    %pad/s 2;
    %store/vec4 v0x7fdcad623240_0, 0, 2;
    %load/vec4 v0x7fdcad623800_0;
    %pad/s 2;
    %store/vec4 v0x7fdcad623520_0, 0, 2;
    %delay 10, 0;
    %load/vec4 v0x7fdcad623800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcad623800_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 80 "$write", "\012 fill all 4 registers with values, then read address to <port B>\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcad6235f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcad6232f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcad623470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcad623800_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x7fdcad623800_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.5, 5;
    %delay 1, 0;
    %alloc S_0x7fdcad622fb0;
    %fork TD_tb.rand_reg, S_0x7fdcad622fb0;
    %join;
    %load/vec4 v0x7fdcad6231b0_0;
    %store/vec4 v0x7fdcad623750_0, 0, 8;
    %free S_0x7fdcad622fb0;
    %load/vec4 v0x7fdcad623800_0;
    %pad/s 2;
    %store/vec4 v0x7fdcad6233a0_0, 0, 2;
    %load/vec4 v0x7fdcad623800_0;
    %pad/s 2;
    %store/vec4 v0x7fdcad623520_0, 0, 2;
    %delay 10, 0;
    %load/vec4 v0x7fdcad623800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcad623800_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %vpi_call 2 92 "$write", "\012 fill all 4 registers with values, then read address to <port B>\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcad6235f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcad6232f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcad623470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcad623800_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x7fdcad623800_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.7, 5;
    %delay 1, 0;
    %alloc S_0x7fdcad622fb0;
    %fork TD_tb.rand_reg, S_0x7fdcad622fb0;
    %join;
    %load/vec4 v0x7fdcad6231b0_0;
    %store/vec4 v0x7fdcad623750_0, 0, 8;
    %free S_0x7fdcad622fb0;
    %load/vec4 v0x7fdcad623800_0;
    %pad/s 2;
    %store/vec4 v0x7fdcad6233a0_0, 0, 2;
    %load/vec4 v0x7fdcad623800_0;
    %pad/s 2;
    %store/vec4 v0x7fdcad623240_0, 0, 2;
    %load/vec4 v0x7fdcad623800_0;
    %pad/s 2;
    %store/vec4 v0x7fdcad623520_0, 0, 2;
    %delay 10, 0;
    %load/vec4 v0x7fdcad623800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcad623800_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %delay 5, 0;
    %vpi_call 2 106 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./c2_register_file.v";
