<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv7R">
  <name>Cortex-R5</name>
  <internal_name>Cortex-R5</internal_name>
  <series>R</series>
  <cr:register_list name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V6_7.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J">
        <gui_name language="en">J</gui_name>
        <description language="en">Jazelle state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Greater than or Equal flags, for SIMD instructions</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Data endianness</description>
        <definition>[9]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous abort disable</description>
        <definition>[8]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" values="USR=0x10,FIQ=0x11,IRQ=0x12,SVC=0x13,ABT=0x17,UND=0x1B,SYS=0x1F" xml:base="Registers/CPSR/V6_7.xml"/>

  </cr:register_list>
  <cr:register_list name="CP15">

    <register_group xmlns="http://www.arm.com/core_reg" name="ID" xml:base="Registers/CP15/Cortex-R5_ID.xml">
      <gui_name language="en">ID</gui_name>
      <description language="en">Provides information about the system</description>
      <register access="RO" name="MIDR" size="4">
        <gui_name language="en">Main ID</gui_name>
        <alias_name>CP15_MIDR</alias_name>
        <device_name type="rvi">CP15_MIDR</device_name>
        <device_name type="cadi">MIDR</device_name>
        <description language="en">The Main ID Register returns the device ID code that contains information about the processor</description>
        <bitField conditional="false" name="IMPLEMENTOR">
          <gui_name language="en">IMPLEMENTOR</gui_name>
          <description language="en">Indicates implementer</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="VARIANT">
          <gui_name language="en">VARIANT</gui_name>
          <description language="en">Identifies the major revision of the processor</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="ARCHITECTURE">
          <gui_name language="en">ARCHITECTURE</gui_name>
          <description language="en">Indicates the architecture version</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="PART">
          <gui_name language="en">PART</gui_name>
          <description language="en">Indicates processor part number</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="REVISION">
          <gui_name language="en">REVISION</gui_name>
          <description language="en">Identifies the minor revision of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MPUIR" size="4">
        <gui_name language="en">MPU Type</gui_name>
        <alias_name>CP15_MPUIR</alias_name>
        <device_name type="rvi">CP15_MPUIR</device_name>
        <device_name type="cadi">MPUIR</device_name>
        <description language="en">The MPU Type Register holds the value for the number of instruction and data memory regions implemented in the processor</description>
        <bitField conditional="false" name="DREGION">
          <gui_name language="en">DREGIONS</gui_name>
          <description language="en">Specifies the number of unified MPU regions</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="CP15_MPU_TYPE_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Specifies the type of MPU regions, unified or separate, in the processor</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MPIDR" size="4">
        <gui_name language="en">Multiprocessor ID</gui_name>
        <alias_name>CP15_MPIDR</alias_name>
        <device_name type="rvi">CP15_MPIDR</device_name>
        <device_name type="cadi">MPIDR</device_name>
        <description language="en">Multiprocessor ID</description>
      </register>
      <register access="RO" name="ID_PFR0" size="4">
        <gui_name language="en">Processor Feature Register 0</gui_name>
        <alias_name>CP15_ID_PFR0</alias_name>
        <device_name type="rvi">CP15_ID_PFR0</device_name>
        <device_name type="cadi">ID_PFR0</device_name>
        <description language="en">Provides information about the execution state support and programmer model for the processor</description>
        <bitField conditional="false" name="STATE3" enumerationId="CP15_ID_PFR0_STATE3">
          <gui_name language="en">STATE3</gui_name>
          <description language="en">Indicates support for Thumb Execution Environment</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="STATE2" enumerationId="CP15_ID_PFR0_STATE2">
          <gui_name language="en">STATE2</gui_name>
          <description language="en">Indicates support for acceleration of execution environments in hardware or software</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="STATE1" enumerationId="CP15_ID_PFR0_STATE1">
          <gui_name language="en">STATE1</gui_name>
          <description language="en">Indicates type of Thumb encoding that the processor supports</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="STATE0" enumerationId="CP15_ID_PFR0_STATE0">
          <gui_name language="en">STATE0</gui_name>
          <description language="en">Indicates support for ARM instruction set</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR1" size="4">
        <gui_name language="en">Processor Feature Register 1</gui_name>
        <alias_name>CP15_ID_PFR1</alias_name>
        <device_name type="rvi">CP15_ID_PFR1</device_name>
        <device_name type="cadi">ID_PFR1</device_name>
        <description language="en">The Processor Feature Register 1 provides information about the execution state support and programmer model for the processor</description>
        <bitField conditional="false" name="MICRO_PMODEL" enumerationId="CP15_ID_PFR1_MICRO_PMODEL">
          <gui_name language="en">MICRO_PMODEL</gui_name>
          <description language="en">Indicates support for Microcontroller programmer model</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SEC_EXTENSION" enumerationId="CP15_ID_PFR1_SEC_EXTENSION">
          <gui_name language="en">SEC_EXTENSION</gui_name>
          <description language="en">Indicates support for Security Extensions Architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="ARMV4_PMODEL" enumerationId="CP15_ID_PFR1_ARMV4_PMODEL">
          <gui_name language="en">ARMV4_PMODEL</gui_name>
          <description language="en">Indicates support for standard ARMv4 programmer model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_DFR0" size="4">
        <gui_name language="en">Debug Feature Register 0</gui_name>
        <alias_name>CP15_ID_DFR0</alias_name>
        <device_name type="rvi">CP15_ID_DFR0</device_name>
        <device_name type="cadi">ID_DFR0</device_name>
        <description language="en">Provides information about the debug system for the processor</description>
        <bitField conditional="false" name="MDM_MM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">MDM-MM</gui_name>
          <description language="en">Indicates support for the microcontroller debug model - memory mapped</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TDM_MM" enumerationId="CP15_ID_DFR0_TDM_MM">
          <gui_name language="en">TDM-MM</gui_name>
          <description language="en">Indicates support for the trace debug model - memory mapped</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="TDM_C" enumerationId="CP15_ID_DFR0_TDM_C">
          <gui_name language="en">TDM-C</gui_name>
          <description language="en">Indicates support for the trace debug model - coprocessor</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="CDM_MM" enumerationId="CP15_ID_DFR0_CDM_MM">
          <gui_name language="en">CDM-MM</gui_name>
          <description language="en">Indicates the type of embedded processor debug model that the processor supports</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SDM" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">SDM</gui_name>
          <description language="en">Indicates the type of secure debug model that the processor supports</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="CDM_C" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">CDM-C</gui_name>
          <description language="en">Indicates the type of applications processor debug model that the processor supports</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_AFR0" size="4">
        <gui_name language="en">Auxiliary Feature Register 0</gui_name>
        <alias_name>CP15_ID_AFR0</alias_name>
        <device_name type="rvi">CP15_ID_AFR0</device_name>
        <device_name type="cadi">ID_AFR0</device_name>
        <description language="en">Provides additional information about the features of the processor</description>
      </register>
      <register access="RO" name="ID_MMFR0" size="4">
        <gui_name language="en">Memory Model Feature Register 0</gui_name>
        <alias_name>CP15_ID_MMFR0</alias_name>
        <device_name type="rvi">CP15_ID_MMFR0</device_name>
        <device_name type="cadi">ID_MMFR0</device_name>
        <description language="en">Provides information about the memory model, memory management, and cache support operations of the processor</description>
        <bitField conditional="false" name="FCSE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">FCSE</gui_name>
          <description language="en">Indicates support for Fast Context Switch Extension</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="AUXCON" enumerationId="CP15_ID_MMFR0_AUXCON">
          <gui_name language="en">AUXCON</gui_name>
          <description language="en">Indicates support for the auxiliary registers</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TCM" enumerationId="CP15_ID_MMFR0_TCM">
          <gui_name language="en">TCM</gui_name>
          <description language="en">Indicates support for TCM and associated DMA</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="OUT_SHARE" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">OUT_SHARE</gui_name>
          <description language="en">Indicates support for the Outer shareable attribute</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="CACHE_CO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">CACHE_CO</gui_name>
          <description language="en">Indicates support for cache coherency maintenance</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="PMSA" enumerationId="CP15_ID_MMFR0_PMSA">
          <gui_name language="en">PMSA</gui_name>
          <description language="en">Indicates support for Physical Memory System Architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="VMSA" enumerationId="CP15_ID_MMFR0_VMSA">
          <gui_name language="en">VMSA</gui_name>
          <description language="en">Indicates support for Virtual Memory System Architecture</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR1" size="4">
        <gui_name language="en">Memory Model Feature Register 1</gui_name>
        <alias_name>CP15_ID_MMFR1</alias_name>
        <device_name type="rvi">CP15_ID_MMFR1</device_name>
        <device_name type="cadi">ID_MMFR1</device_name>
        <description language="en">Provides information about the memory model, memory management, and cache support of the processor</description>
        <bitField conditional="false" name="BRANCH_PRED" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">BRANCH_PRED</gui_name>
          <description language="en">Indicates Branch Predictor management requirements</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="L1_TEST_CLEAN" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_TEST_CLEAN</gui_name>
          <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CMO_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CMO_U</gui_name>
          <description language="en">Indicates support for L1 cache, entire cache maintenance operations, unified architecture</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CMO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CMO_H</gui_name>
          <description language="en">Indicates support for L1 cache, entire cache maintenance operations, Harvard architecture</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_SW_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CLMO_SW_U</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, unified architecture</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_SW_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CLMO_SW_H</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by Set and Way, Harvard architecture</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_MVA_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CLMO_MVA_U</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by address, unified architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CLMO_MVA_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CLMO_MVA_H</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by address, Harvard architecture</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR2" size="4">
        <gui_name language="en">Memory Model Feature Register 2</gui_name>
        <alias_name>CP15_ID_MMFR2</alias_name>
        <device_name type="rvi">CP15_ID_MMFR2</device_name>
        <device_name type="cadi">ID_MMFR2</device_name>
        <description language="en">Provides information about the memory model, memory management, and cache support operations of the processor</description>
        <bitField conditional="false" name="HAF" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">HAF</gui_name>
          <description language="en">Indicates support for Hardware Access Flag</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="WFI" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">WFI</gui_name>
          <description language="en">Indicates support for Wait-For-Interrupt stalling</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="MB" enumerationId="CP15_ID_MMFR2_MB">
          <gui_name language="en">MB</gui_name>
          <description language="en">Indicates support for memory barrier operations</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TLB_MO_U" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">TLB_MO_U</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, unified architecture</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="TLB_MO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">TLB_MO_H</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, Harvard architecture</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_CMRO_H" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_CMRO_H</gui_name>
          <description language="en">Indicates support for cache maintenance range operations, Harvard architecture</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_BPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_BPCO</gui_name>
          <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_FPCO" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">L1_FPCO</gui_name>
          <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture</description>
          <definition>[7:4]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR3" size="4">
        <gui_name language="en">Memory Model Feature Register 3</gui_name>
        <alias_name>CP15_ID_MMFR3</alias_name>
        <device_name type="rvi">CP15_ID_MMFR3</device_name>
        <device_name type="cadi">ID_MMFR3</device_name>
        <description language="en">Provides information about the two cache line maintenance operations for the processor</description>
        <bitField conditional="false" name="BPMO" enumerationId="CP15_ID_MMFR3_BPMO">
          <gui_name language="en">BPMO</gui_name>
          <description language="en">Indicates support for branch predictor maintenance operations in systems with hierarchical cache maintenance operations</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="HCMO_SW" enumerationId="CP15_ID_MMFR3_HCMO_SW">
          <gui_name language="en">HCMO_SW</gui_name>
          <description language="en">Indicates support for hierarchical cache maintenance operations by Set and Way</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="ID_MMFR3_HCMO_MVA" enumerationId="CP15_ID_MMFR3_HCMO_MVA">
          <gui_name language="en">HCMO_MVA</gui_name>
          <description language="en">Indicates support for hierarchical cache maintenance operations by address</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR0" size="4">
        <gui_name language="en">Instruction Set Attributes Register 0</gui_name>
        <alias_name>CP15_ID_ISAR0</alias_name>
        <device_name type="rvi">CP15_ID_ISAR0</device_name>
        <device_name type="cadi">ID_ISAR0</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="DIVIDE" enumerationId="CP15_ID_ISAR0_DIVIDE">
          <gui_name language="en">DIVIDE</gui_name>
          <description language="en">Indicates support for divide instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="DEBUG" enumerationId="CP15_ID_ISAR0_DEBUG">
          <gui_name language="en">DEBUG</gui_name>
          <description language="en">Indicates support for debug instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="COPROCESSOR" enumerationId="CP15_ID_ISAR0_COPROCESSOR">
          <gui_name language="en">COPROCESSOR</gui_name>
          <description language="en">Indicates support for coprocessor instructions other than separately attributed feature registers, such as CP15 registers and VFP</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="CMP_BRANCH" enumerationId="CP15_ID_ISAR0_CMP_BRANCH">
          <gui_name language="en">CMP_BRANCH</gui_name>
          <description language="en">Indicates support for combined compare and branch instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="BITFIELD" enumerationId="CP15_ID_ISAR0_BITFIELD">
          <gui_name language="en">BITFIELD</gui_name>
          <description language="en">Indicates support for bitfield instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="BIT_COUNT" enumerationId="CP15_ID_ISAR0_BIT_COUNT">
          <gui_name language="en">BIT_COUNT</gui_name>
          <description language="en">Indicates support for bit counting instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="ATOMIC" enumerationId="CP15_ID_ISAR0_ATOMIC">
          <gui_name language="en">ATOMIC</gui_name>
          <description language="en">Indicates support for atomic load and store instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR1" size="4">
        <gui_name language="en">Instruction Set Attributes Register 1</gui_name>
        <alias_name>CP15_ID_ISAR1</alias_name>
        <device_name type="rvi">CP15_ID_ISAR1</device_name>
        <device_name type="cadi">ID_ISAR1</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="JAZELLE" enumerationId="CP15_ID_ISAR1_JAZELLE">
          <gui_name language="en">JAZELLE</gui_name>
          <description language="en">Indicates support for Jazelle instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="INTERWORKING" enumerationId="CP15_ID_ISAR1_INTERWORKING">
          <gui_name language="en">INTERWORKING</gui_name>
          <description language="en">Indicates support for interworking instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="IMMEDIATE" enumerationId="CP15_ID_ISAR1_IMMEDIATE">
          <gui_name language="en">IMMEDIATE</gui_name>
          <description language="en">Indicates support for immediate instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="IF_THEN" enumerationId="CP15_ID_ISAR1_IF_THEN">
          <gui_name language="en">IF_THEN</gui_name>
          <description language="en">Indicates support for if then instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="EXTEND" enumerationId="CP15_ID_ISAR1_EXTEND">
          <gui_name language="en">EXTEND</gui_name>
          <description language="en">Indicates support for sign or zero extend instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="EXCEPTION2" enumerationId="CP15_ID_ISAR1_EXCEPTION2">
          <gui_name language="en">EXCEPTION2</gui_name>
          <description language="en">Indicates support for exception 2 instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="EXCEPTION1" enumerationId="CP15_ID_ISAR1_EXCEPTION1">
          <gui_name language="en">EXCEPTION1</gui_name>
          <description language="en">Indicates support for exception 1 instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="ENDIAN" enumerationId="CP15_ID_ISAR1_ENDIAN">
          <gui_name language="en">ENDIAN</gui_name>
          <description language="en">Indicates support for endianness control instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR2" size="4">
        <gui_name language="en">Instruction Set Attributes Register 2</gui_name>
        <alias_name>CP15_ID_ISAR2</alias_name>
        <device_name type="rvi">CP15_ID_ISAR2</device_name>
        <device_name type="cadi">ID_ISAR2</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="REVERSAL" enumerationId="CP15_ID_ISAR2_REVERSAL">
          <gui_name language="en">REVERSAL</gui_name>
          <description language="en">Indicates support for reversal instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="PSR" enumerationId="CP15_ID_ISAR2_PSR">
          <gui_name language="en">PSR</gui_name>
          <description language="en">Indicates support for PSR instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="U_MULTIPLY" enumerationId="CP15_ID_ISAR2_U_MULTIPLY">
          <gui_name language="en">U_MULTIPLY</gui_name>
          <description language="en">Indicates support for advanced unsigned multiply instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="S_MULTIPLY" enumerationId="CP15_ID_ISAR2_S_MULTIPLY">
          <gui_name language="en">S_MULTIPLY</gui_name>
          <description language="en">Indicates support for advanced signed multiply instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="MULTIPLY" enumerationId="CP15_ID_ISAR2_MULTIPLY">
          <gui_name language="en">MULTIPLY</gui_name>
          <description language="en">Indicates support for multiply instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="INTERRUPT" enumerationId="CP15_ID_ISAR2_INTERRUPT">
          <gui_name language="en">INTERRUPT</gui_name>
          <description language="en">Indicates support for multi-access interruptible instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="MEM_HINT" enumerationId="CP15_ID_ISAR2_MEM_HINT">
          <gui_name language="en">MEM_HINT</gui_name>
          <description language="en">Indicates support for memory hint instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="LOAD_STORE" enumerationId="CP15_ID_ISAR2_LOAD_STORE">
          <gui_name language="en">LOAD_STORE</gui_name>
          <description language="en">Indicates support for additional load and store instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR3" size="4">
        <gui_name language="en">Instruction Set Attributes Register 3</gui_name>
        <alias_name>CP15_ID_ISAR3</alias_name>
        <device_name type="rvi">CP15_ID_ISAR3</device_name>
        <device_name type="cadi">ID_ISAR3</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="THUMBEE" enumerationId="CP15_ID_ISAR3_THUMBEE">
          <gui_name language="en">THUMBEE</gui_name>
          <description language="en">Indicates support for ThumbEE Execution Environment extension</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="TRUE_NOP" enumerationId="CP15_ID_ISAR3_TRUE_NOP">
          <gui_name language="en">TRUE_NOP</gui_name>
          <description language="en">Indicates support for true NOP instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="THUMB_COPY" enumerationId="CP15_ID_ISAR3_THUMB_COPY">
          <gui_name language="en">THUMB_COPY</gui_name>
          <description language="en">Indicates support for Thumb copy instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TAB_BRANCH" enumerationId="CP15_ID_ISAR3_TAB_BRANCH">
          <gui_name language="en">TAB_BRANCH</gui_name>
          <description language="en">Indicates support for table branch instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SYNCH" enumerationId="CP15_ID_ISAR3_SYNCH">
          <gui_name language="en">SYNCH</gui_name>
          <description language="en">Indicates support for synchronization primitive instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="SVC" enumerationId="CP15_ID_ISAR3_SVC">
          <gui_name language="en">SVC</gui_name>
          <description language="en">Indicates support for SVC (formerly SWI) instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SIMD" enumerationId="CP15_ID_ISAR3_SIMD">
          <gui_name language="en">SIMD</gui_name>
          <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="SATURATE" enumerationId="CP15_ID_ISAR3_SATURATE">
          <gui_name language="en">SATURATE</gui_name>
          <description language="en">Indicates support for saturate instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR4" size="4">
        <gui_name language="en">Instruction Set Attributes Register 4</gui_name>
        <alias_name>CP15_ID_ISAR4</alias_name>
        <device_name type="rvi">CP15_ID_ISAR4</device_name>
        <device_name type="cadi">ID_ISAR4</device_name>
        <description language="en">Provides information about the instruction set that the processor supports beyond the basic set</description>
        <bitField conditional="false" name="EXCLUSIVE" enumerationId="CP15_ID_ISAR4_EXCLUSIVE">
          <gui_name language="en">EXCLUSIVE</gui_name>
          <description language="en">Indicates support for Exclusive instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="BARRIER" enumerationId="CP15_ID_ISAR4_BARRIER">
          <gui_name language="en">BARRIER</gui_name>
          <description language="en">Indicates support for Barrier instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SMC" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">SMC</gui_name>
          <description language="en">Indicates support for Secure Monitor Call (SMC) (formerly SMI) instructions</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="WRITE_BACK" enumerationId="CP15_ID_ISAR4_WRITE_BACK">
          <gui_name language="en">WRITE_BACK</gui_name>
          <description language="en">Indicates support for write-back instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="WITH_SHIFT" enumerationId="CP15_ID_ISAR4_WITH_SHIFT">
          <gui_name language="en">WITH_SHIFT</gui_name>
          <description language="en">Indicates support for with-shift instructions</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="UNPRIV" enumerationId="CP15_ID_ISAR4_UNPRIV">
          <gui_name language="en">UNPRIV</gui_name>
          <description language="en">Indicates support for Unprivileged instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR5" size="4">
        <gui_name language="en">Instruction Set Attributes Register 5</gui_name>
        <alias_name>CP15_ID_ISAR5</alias_name>
        <device_name type="rvi">CP15_ID_ISAR5</device_name>
        <device_name type="cadi">ID_ISAR5</device_name>
        <description language="en">Provide additional information about the properties of the processor</description>
      </register>
      <register access="RW" name="FCSEIDR" size="4">
        <gui_name language="en">Fast Context Switch Extension</gui_name>
        <alias_name>CP15_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_FCSEIDR</device_name>
        <device_name type="cadi">FCSEIDR</device_name>
        <description language="en">This register is not supported</description>
      </register>
      <register access="RW" name="CONTEXTIDR" size="4">
        <gui_name language="en">Context ID</gui_name>
        <alias_name>CP15_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_CONTEXTIDR</device_name>
        <device_name type="cadi">CONTEXTIDR</device_name>
        <description language="en">The Context ID Register holds a process IDentification (ID) value for the currently-running process</description>
      </register>
      <register access="RW" name="TPIDRURW" size="4">
        <gui_name language="en">Read/Write Thread And Process ID</gui_name>
        <alias_name>CP15_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_TPIDRURW</device_name>
        <device_name type="cadi">TPIDRURW</device_name>
        <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
      </register>
      <register access="RW" name="TPIDRURO" size="4">
        <gui_name language="en">Read-Only Thread And Process ID</gui_name>
        <alias_name>CP15_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_TPIDRURO</device_name>
        <device_name type="cadi">TPIDRURO</device_name>
        <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
      </register>
      <register access="RW" name="TPIDRPRW" size="4">
        <gui_name language="en">Privileged-Only Thread And Process ID</gui_name>
        <alias_name>CP15_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_TPIDRPRW</device_name>
        <device_name type="cadi">TPIDRPRW</device_name>
        <description language="en">The Thread and Process ID Registers provide locations to store software thread and process IDs for the OS</description>
      </register>
      <register access="RO" name="POR" size="4">
        <gui_name language="en">Pin Options Register</gui_name>
        <alias_name>CP15_POR</alias_name>
        <device_name type="rvi">CP15_POR</device_name>
        <device_name type="cadi">POR</device_name>
        <description language="en">Describes the value of pins that control processor options</description>
        <bitField conditional="false" name="DBGNOCLKSTOP">
          <gui_name language="en">DBGNOCLKSTOP</gui_name>
          <description language="en">Read the value of the DBGNOCLKSTOP pin</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="INTSYNCEN">
          <gui_name language="en">INTSYNCEN</gui_name>
          <description language="en">Read the value of the INTSYNCEN pin</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="IRQADDRVSYNCEN">
          <gui_name language="en">IRQADDRVSYNCEN</gui_name>
          <description language="en">Read the value of the IRQADDRVSYNCEN pin</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="SLBTCMSB">
          <gui_name language="en">SLBTCMSB</gui_name>
          <description language="en">Read the value of the SLBTCMSB pin</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="PARITYLEVEL">
          <gui_name language="en">PARITYLEVEL</gui_name>
          <description language="en">Read the value of the PARITYLEVEL pin</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="BO1R" size="4">
        <gui_name language="en">Build Options 1 Register</gui_name>
        <alias_name>CP15_BO1R</alias_name>
        <device_name type="rvi">CP15_BO1R</device_name>
        <device_name type="cadi">BO1R</device_name>
        <description language="en">Reflects the build configuration options used to build the processor</description>
        <!-- SDDEBUG-17769
            <bitField conditional="false" name="TCM_HI_INIT_ADDR" format="Hex">
                <gui_name language="en">TCM_HI_INIT_ADDR</gui_name>
                <description language="en">Default high address for the TCM</description>
                <definition>[31:12]</definition>
            </bitField>
            -->
        <bitField conditional="false" name="FLOAT_PRECISION" enumerationId="FLOAT_PRECISION">
          <gui_name language="en">FLOAT_PRECISION</gui_name>
          <description language="en">Indicates whether double-precision floating point is implemented</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="PP_BUS_ECC" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">PP_BUS_ECC</gui_name>
          <description language="en">Indicates whether the peripheral ports were built with bus-ECC</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="BO2R" size="4">
        <gui_name language="en">Build Options 2 Register</gui_name>
        <alias_name>CP15_BO2R</alias_name>
        <device_name type="rvi">CP15_BO2R</device_name>
        <device_name type="cadi">BO2R</device_name>
        <description language="en">Reflects the build configuration options used to build the processor</description>
        <bitField conditional="false" name="NUM_CPU" enumerationId="NUM_CPU">
          <gui_name language="en">NUM_CPU</gui_name>
          <description language="en">Indicates the number of CPUs</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="LOCK_STEP" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">LOCK_STEP</gui_name>
          <description language="en">Indicates whether the CPU has redundant logic running in lock step for checking purposes</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="NO_ICACHE" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
          <gui_name language="en">NO_ICACHE</gui_name>
          <description language="en">Indicates whether the CPU contains instruction cache</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="NO_DCACHE" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
          <gui_name language="en">NO_DCACHE</gui_name>
          <description language="en">Indicates whether the CPU contains data cache</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="ATCM_ES" enumerationId="xTCM_ES">
          <gui_name language="en">ATCM_ES</gui_name>
          <description language="en">Indicates whether an error scheme is implemented on the ATCM interface</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="BTCM_ES" enumerationId="xTCM_ES">
          <gui_name language="en">BTCM_ES</gui_name>
          <description language="en">Indicates whether an error scheme is implemented on the BTCM interface(s)</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="NO_IE" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
          <gui_name language="en">NO_IE</gui_name>
          <description language="en">Indicates whether the processor supports big-endian instructions</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="NO_FPU" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
          <gui_name language="en">NO_FPU</gui_name>
          <description language="en">Indicates whether the CPU contains a floating point unit</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="MPU_REGIONS" enumerationId="MPU_REGIONS">
          <gui_name language="en">MPU_REGIONS</gui_name>
          <description language="en">Indicates the number of regions in the included CPU MPU</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="BREAK_POINTS">
          <gui_name language="en">BREAK_POINTS</gui_name>
          <description language="en">Indicates the number of break points implemented in each CPU in the processor, minus 1</description>
          <definition>[19:17]</definition>
        </bitField>
        <bitField conditional="false" name="WATCH_POINTS">
          <gui_name language="en">WATCH_POINTS</gui_name>
          <description language="en">Indicates the number of watch points implemented in each CPU in the processor, minus 1</description>
          <definition>[16:14]</definition>
        </bitField>
        <bitField conditional="false" name="NO_A_TCM_INF" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
          <gui_name language="en">NO_A_TCM_INF</gui_name>
          <description language="en">Indicates whether the CPUs contain ATCM ports</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="NO_B0_TCM_INF" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
          <gui_name language="en">NO_B0_TCM_INF</gui_name>
          <description language="en">Indicates whether the CPUs contain B0TCM ports</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="NO_B1_TCM_INF" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
          <gui_name language="en">NO_B1_TCM_INF</gui_name>
          <description language="en">Indicates whether the CPUs contain B1TCM ports</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="TCMBUSPARITY" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">TCMBUSPARITY</gui_name>
          <description language="en">Indicates whether the processor contains TCM address bus parity logic</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="NO_AXIS" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
          <gui_name language="en">NO_AXIS</gui_name>
          <description language="en">Indicates whether the CPU contains an AXI slave port</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="ICACHE_ES" enumerationId="CACHE_ES">
          <gui_name language="en">ICACHE_ES</gui_name>
          <description language="en">Indicates whether an error scheme is implemented for the instruction cache</description>
          <definition>[8:7]</definition>
        </bitField>
        <bitField conditional="false" name="DCACHE_ES" enumerationId="CACHE_ES">
          <gui_name language="en">DCACHE_ES</gui_name>
          <description language="en">Indicates whether an error scheme is implemented for the data cache</description>
          <definition>[6:5]</definition>
        </bitField>
        <bitField conditional="false" name="NO_HARD_ERROR_CACHE" enumerationId="GENERIC_SUPPORTED_NOT_SUPPORTED">
          <gui_name language="en">NO_HARD_ERROR_CACHE</gui_name>
          <description language="en">Indicates whether the processor contains cache for corrected TCM errors</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="AXI_BUS_ECC" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">AXI_BUS_ECC</gui_name>
          <description language="en">Indicates whether the processor contains AXI bus ECC logic</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="SL" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">SL</gui_name>
          <description language="en">Indicates whether the processor has been built with split/lock logic</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="AHB_PP" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">AHB_PP</gui_name>
          <description language="en">Indicates whether the CPU contain AHB peripheral interfaces</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="MICRO_SCU" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">MICRO_SCU</gui_name>
          <description language="en">Indicates whether the processor contains an ACP interface</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/CP15/Cortex-R5_Control.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">System Control and Configuration</description>
      <register access="RW" name="SCTLR" size="4">
        <gui_name language="en">Control</gui_name>
        <alias_name>CP15_SCTLR</alias_name>
        <device_name type="rvi">CP15_SCTLR</device_name>
        <device_name type="cadi">SCTLR</device_name>
        <description language="en">Provides control and configuration information for:
- memory alignment, endianness, protection, and fault behavior
- MPU and cache enables and cache replacement strategy
- interrupts and the behavior of interrupt latency
- the location for exception vectors
- program flow prediction</description>
        <bitField conditional="false" name="IE" enumerationId="CP15_CONTROL_IE" access="RO">
          <gui_name language="en">IE</gui_name>
          <description language="en">Identifies little or big instruction endianness in use</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="TE" enumerationId="CP15_CONTROL_TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception enable</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="AFE" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Access Flag Enable</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="TRE" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">TRE</gui_name>
          <description language="en">TEX Remap Enable</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="NMFI" enumerationId="CP15_CONTROL_NMFI" access="RO">
          <gui_name language="en">NMFI</gui_name>
          <description language="en">NMFI, non-maskable fast interrupt enable.</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="EE" enumerationId="GENERIC_CLEARED_SET">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines the state of the CPSR E bit on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="VE" enumerationId="CP15_CONTROL_VE">
          <gui_name language="en">VE</gui_name>
          <description language="en">Configures vectored interrupt</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="FI" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">FI</gui_name>
          <description language="en">Fast Interrupts enable</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="DZ" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">DZ</gui_name>
          <description language="en">Enable generation of undefined instruction exception on divide by zero</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="BR" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">BR</gui_name>
          <description language="en">MPU background region enable</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="RR" enumerationId="CP15_CONTROL_RR">
          <gui_name language="en">RR</gui_name>
          <description language="en">Controls replacement strategy for instruction and data caches</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="V" enumerationId="CP15_CONTROL_V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="I" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">I</gui_name>
          <description language="en">Enables L1 instruction cache</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="Z" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">Z</gui_name>
          <description language="en">Branch prediction bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">Enables L1 data cache</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="A" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="M" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MPU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ACTLR" size="4">
        <gui_name language="en">Auxiliary Control</gui_name>
        <alias_name>CP15_ACTLR</alias_name>
        <device_name type="rvi">CP15_ACTLR</device_name>
        <device_name type="cadi">ACTLR</device_name>
        <description language="en">The Auxiliary Control Registers control:
- branch prediction
- performance features
- error and parity logic</description>
        <bitField conditional="false" name="DICDI" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DICDI</gui_name>
          <description language="en">Case C dual issue control</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="DIB2DI" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DIB2DI</gui_name>
          <description language="en">Case B2 dual issue control</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="DIB1DI" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DIB1DI</gui_name>
          <description language="en">Case B1 dual issue control</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="DIADI" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DIADI</gui_name>
          <description language="en">Case A dual issue control</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="B1TCMPCEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">B1TCMPCEN</gui_name>
          <description language="en">B1TCM parity or ECC check enable</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="B0TCMPCEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">B0TCMPCEN</gui_name>
          <description language="en">B0TCM parity or ECC check enable</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" name="ATCMPCEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">ATCMPCEN</gui_name>
          <description language="en">ATCM parity or ECC check enable</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="AXISCEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">AXISCEN</gui_name>
          <description language="en">AXI slave cache RAM access enable</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="AXISCUEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">AXISCUEN</gui_name>
          <description language="en">AXI slave cache RAM non-privileged access enable</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="DILSM" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DILSM</gui_name>
          <description language="en">Disable Low Interrupt Latency (LIL) on load/store multiples</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="DEOLP" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DEOLP</gui_name>
          <description language="en">Disable end of loop prediction</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="DBHE" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DBHE</gui_name>
          <description language="en">Disable Branch History (BH) extension</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" name="FRCDIS" enumerationId="GENERIC_NORMAL_OPERATION_DISABLED">
          <gui_name language="en">FRCDIS</gui_name>
          <description language="en">Fetch rate control disable</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="RSDIS" enumerationId="GENERIC_NORMAL_OPERATION_DISABLED">
          <gui_name language="en">RSDIS</gui_name>
          <description language="en">Return stack disable</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="BP" enumerationId="CP15_AUXILIARY_CONTROL_BP">
          <gui_name language="en">BP</gui_name>
          <description language="en">This field controls the branch prediction policy</description>
          <definition>[16:15]</definition>
        </bitField>
        <bitField conditional="false" name="DBWR" enumerationId="GENERIC_NORMAL_OPERATION_DISABLED">
          <gui_name language="en">DBWR</gui_name>
          <description language="en">Disable write burst in the AXI master</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="DLFO" enumerationId="CP15_AUXILIARY_CONTROL_DLFO">
          <gui_name language="en">DLFO</gui_name>
          <description language="en">Disable linefill optimization in the AXI master</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="ERPEG" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">ERPEG</gui_name>
          <description language="en">Enable random parity error generation in the cache RAMs</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="DNCH" enumerationId="GENERIC_NORMAL_OPERATION_DISABLED">
          <gui_name language="en">DNCH</gui_name>
          <description language="en">Disable data forwarding for Non-cacheable accesses in the AXI master</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="FORA" enumerationId="CP15_AUXILIARY_CONTROL_FORA">
          <gui_name language="en">FORA</gui_name>
          <description language="en">Force outer read allocate (ORA) for outer write allocate (OWA) regions</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="FWT" enumerationId="CP15_AUXILIARY_CONTROL_FWT">
          <gui_name language="en">FWT</gui_name>
          <description language="en">Force write-through (WT) for write-back (WB) regions</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="FDSNS" enumerationId="CP15_AUXILIARY_CONTROL_FDSnS">
          <gui_name language="en">FDSNS</gui_name>
          <description language="en">Force D-side to not-shared when MPU is off</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SMOV" enumerationId="CP15_AUXILIARY_CONTROL_sMOV">
          <gui_name language="en">SMOV</gui_name>
          <description language="en">sMOV of a divide does not complete out of order</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="DILS" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DILS</gui_name>
          <description language="en">Disable low interrupt latency on all load/store instructions</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="CEC" enumerationId="CP15_AUXILIARY_CONTROL_CEC">
          <gui_name language="en">CEC</gui_name>
          <description language="en">Cache error control for cache parity and ECC errors</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="B1TCMECEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">B1TCMECEN</gui_name>
          <description language="en">B1TCM external error enable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="B0TCMECEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">B0TCMECEN</gui_name>
          <description language="en">B0TCM external error enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="ATCMECEN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">ATCMECEN</gui_name>
          <description language="en">ATCM external error enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SECONDARY_AUXILIARY_CONTROL" size="4">
        <gui_name language="en">Secondary Auxiliary Control</gui_name>
        <alias_name>CP15_SECONDARY_AUXILIARY_CONTROL</alias_name>
        <device_name type="rvi">CP15_SECONDARY_AUXILIARY_CONTROL</device_name>
        <device_name type="cadi">SECONDARY_AUXILIARY_CONTROL</device_name>
        <description language="en">The Auxiliary Control Registers control:
- branch prediction
- performance features
- error and parity logic</description>
        <bitField conditional="false" name="DCHE" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DCHE</gui_name>
          <description language="en">Disable hard-error support in the caches</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="DR2B" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">DR2B</gui_name>
          <description language="en">Enable random 2-bit error generation in cache RAMs</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="DF6DI" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DF6DI</gui_name>
          <description language="en">F6 dual issue control</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" name="DF2DI" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DF2DI</gui_name>
          <description language="en">F2_Id/F2_st/F2D dual issue control</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="DDI" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DDI</gui_name>
          <description language="en">F1/F3/F4dual issue control</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="DOODPFP" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DOODPFP</gui_name>
          <description language="en">Out-of-order Double Precision Floating Point instruction control</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="DOOFMACS" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DOOFMACS</gui_name>
          <description language="en">Out-of-order FMACS control</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="IXC" enumerationId="GENERIC_MASKED_UNMASKED">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Floating-point inexact exception output mask</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="OFC" enumerationId="GENERIC_MASKED_UNMASKED">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Floating-point overflow exception output mask</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="UFC" enumerationId="GENERIC_MASKED_UNMASKED">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Floating-point underflow exception output mask</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="IOC" enumerationId="GENERIC_MASKED_UNMASKED">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Floating-point invalid operation exception output mask</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="DZC" enumerationId="GENERIC_MASKED_UNMASKED">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Floating-point divide-by-zero exception output mask</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="IDC" enumerationId="GENERIC_MASKED_UNMASKED">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Floating-point input denormal exception output mask</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="B0TCMECC" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">B0TCMECC</gui_name>
          <description language="en">Correction for internal ECC logic on BTCM ports</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="ATCMECC" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">ATCMECC</gui_name>
          <description language="en">Correction for internal ECC logic on ATCM port</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="BTCMRMW" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">BTCMRMW</gui_name>
          <description language="en">Enables 64-bit stores for the BTCMs</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="ATCMRMW" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">ATCMRMW</gui_name>
          <description language="en">Enables 64-bit stores for the ATCM</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CPACR" size="4">
        <gui_name language="en">Coprocessor Access Control</gui_name>
        <alias_name>CP15_CPACR</alias_name>
        <device_name type="rvi">CP15_CPACR</device_name>
        <device_name type="cadi">CPACR</device_name>
        <description language="en">Sets access rights for coprocessors CP0-CP13</description>
        <bitField conditional="false" name="CP13" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP13</gui_name>
          <description language="en">Access permissions for coprocessor 13</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="CP12" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP12</gui_name>
          <description language="en">Access permissions for coprocessor 12</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="CP11" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Access permissions for coprocessor 11</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="CP10" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Access permissions for coprocessor 10</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="CP9" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP9</gui_name>
          <description language="en">Access permissions for coprocessor 9</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="CP8" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP8</gui_name>
          <description language="en">Access permissions for coprocessor 8</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="CP7" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP7</gui_name>
          <description language="en">Access permissions for coprocessor 7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="CP6" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP6</gui_name>
          <description language="en">Access permissions for coprocessor 6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="CP5" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP5</gui_name>
          <description language="en">Access permissions for coprocessor 5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="CP4" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP4</gui_name>
          <description language="en">Access permissions for coprocessor 4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="CP3" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP3</gui_name>
          <description language="en">Access permissions for coprocessor 3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="CP2" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP2</gui_name>
          <description language="en">Access permissions for coprocessor 2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="CP1" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP1</gui_name>
          <description language="en">Access permissions for coprocessor 1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="CP0" enumerationId="CP15_COPROCESSOR_ACCESS_CONTROL">
          <gui_name language="en">CP0</gui_name>
          <description language="en">Access permissions for coprocessor 0</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFSR" size="4">
        <gui_name language="en">Data Fault Status</gui_name>
        <alias_name>CP15_DFSR</alias_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">DFSR</device_name>
        <description language="en">The Data Fault Status Register holds status information regarding the source of the last data abort</description>
        <bitField conditional="false" name="SD" enumerationId="CP15_DFSR_SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Distinguishes between an AXI Decode or Slave error on an external abort</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="RW" enumerationId="CP15_DFSR_RW">
          <gui_name language="en">RW</gui_name>
          <description language="en">Indicates whether a read or write access caused an abort</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="STATUS" enumerationId="CP15_DFSR_STATUS">
          <gui_name language="en">STATUS</gui_name>
          <description language="en">Indicates the type of fault generated</description>
          <definition>[3:0][10]</definition>
        </bitField>
        <bitField conditional="false" name="DOMAIN">
          <gui_name language="en">DOMAIN</gui_name>
          <description language="en">Not implemented in this processor</description>
          <definition>[7:4]</definition>
        </bitField>
      </register>
      <register access="RW" name="ADFSR" size="4">
        <gui_name language="en">Auxiliary Data Fault Status</gui_name>
        <alias_name>CP15_ADFSR</alias_name>
        <device_name type="rvi">CP15_ADFSR</device_name>
        <device_name type="cadi">ADFSR</device_name>
        <description language="en">Provides additional information about data parity, ECC, and external TCM errors</description>
        <bitField conditional="false" name="CACHE_WAY">
          <gui_name language="en">CACHE_WAY</gui_name>
          <description language="en">The value returned indicates the cache way or ways in which the error occurred</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="SIDE" enumerationId="CP15_ADFSR_SIDE">
          <gui_name language="en">SIDE</gui_name>
          <description language="en">The value returned indicates the source of the error</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="RECOVERABLE" enumerationId="CP15_ADFSR_RECOVERABLE">
          <gui_name language="en">RECOVERABLE</gui_name>
          <description language="en">The value returned indicates if the error is recoverable</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="CACHE_INDEX">
          <gui_name language="en">CACHE_INDEX</gui_name>
          <description language="en">Returns the index value for the access giving the error</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="IFSR" size="4">
        <gui_name language="en">Instruction Fault Status</gui_name>
        <alias_name>CP15_IFSR</alias_name>
        <device_name type="rvi">CP15_IFSR</device_name>
        <device_name type="cadi">IFSR</device_name>
        <description language="en">The Instruction Fault Status Register holds status information regarding the source of the last instruction abort</description>
        <bitField conditional="false" name="SD" enumerationId="CP15_IFSR_SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Distinguishes between an AXI Decode or Slave error on an external abort</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="STATUS" enumerationId="CP15_IFSR_STATUS">
          <gui_name language="en">STATUS</gui_name>
          <description language="en">Indicates the type of fault generated</description>
          <definition>[3:0][10]</definition>
        </bitField>
        <bitField conditional="false" name="DOMAIN">
          <gui_name language="en">DOMAIN</gui_name>
          <description language="en">Not implemented in this processor</description>
          <definition>[7:4]</definition>
        </bitField>
      </register>
      <register access="RW" name="AIFSR" size="4">
        <gui_name language="en">Auxiliary Instruction Fault Status</gui_name>
        <alias_name>CP15_AIFSR</alias_name>
        <device_name type="rvi">CP15_AIFSR</device_name>
        <device_name type="cadi">AIFSR</device_name>
        <description language="en">Provides additional information about instruction parity, ECC, and external TCM errors</description>
        <bitField conditional="false" name="CACHE_WAY">
          <gui_name language="en">CACHE_WAY</gui_name>
          <description language="en">The value returned indicates the cache way or ways in which the error occurred</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="SIDE" enumerationId="CP15_AIFSR_SIDE">
          <gui_name language="en">SIDE</gui_name>
          <description language="en">The value returned indicates the source of the error</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="RECOVERABLE" enumerationId="CP15_AIFSR_RECOVERABLE">
          <gui_name language="en">RECOVERABLE</gui_name>
          <description language="en">The value returned indicates if the error is recoverable</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="CACHE_INDEX">
          <gui_name language="en">CACHE_INDEX</gui_name>
          <description language="en">Returns the index value for the access giving the error</description>
          <definition>[13:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFAR" size="4">
        <gui_name language="en">Data Fault Address</gui_name>
        <alias_name>CP15_DFAR</alias_name>
        <device_name type="rvi">CP15_DFAR</device_name>
        <device_name type="cadi">DFAR</device_name>
        <description language="en">The Data Fault Address Register holds the address of the fault when a precise abort occurs</description>
      </register>
      <register access="RW" name="IFAR" size="4">
        <gui_name language="en">Instruction Fault Address</gui_name>
        <alias_name>CP15_IFAR</alias_name>
        <device_name type="rvi">CP15_IFAR</device_name>
        <device_name type="cadi">IFAR</device_name>
        <description language="en">The Instruction Fault Address Register holds the address of instruction when a prefetch abort occurs</description>
      </register>
      <register access="RO" name="CP14_DSCR" size="4">
        <gui_name language="en">Debug Status and Control</gui_name>
        <description language="en">Debug Status and Control</description>
        <bitField conditional="false" name="DBGDSCR_DTR_R_FULL">
          <gui_name language="en">DTR_R_FULL</gui_name>
          <description language="en">DTRRX full</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_DTR_T_FULL">
          <gui_name language="en">DTR_T_FULL</gui_name>
          <description language="en">DTRTX full</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_PIPE_ADV">
          <gui_name language="en">PIPE_ADV</gui_name>
          <description language="en">Sticky Pipeline Advance</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_INSTR_COMPL_L">
          <gui_name language="en">INSTR_COMPL_L</gui_name>
          <description language="en">Latched Instruction Complete</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_EXT_DTR" enumerationId="DBGDSCR_EXT_DTR">
          <gui_name language="en">EXT_DTR</gui_name>
          <description language="en">EXT-DTR Access Mode</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_IDAD">
          <gui_name language="en">IDAD</gui_name>
          <description language="en">Imprecise Data aborts discarded</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_NS_STATUS" enumerationId="DBGDSCR_NS_STATUS">
          <gui_name language="en">NS_STATUS</gui_name>
          <description language="en">Non-Secure world Status</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_MDBE" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">MDBE</gui_name>
          <description language="en">Monitor debug-mode enable</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_HDME" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">HDME</gui_name>
          <description language="en">Halting Debug-mode enable</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_EAIE" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">EAIE</gui_name>
          <description language="en">Execute ARM instruction enable</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_UDCCD" enumerationId="GENERIC_ENABLE_DISABLE">
          <gui_name language="en">UDCCD</gui_name>
          <description language="en">CP14 debug user access disable</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_ID" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">ID</gui_name>
          <description language="en">Interrupts disable</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_FDA">
          <gui_name language="en">FDA</gui_name>
          <description language="en">Force Debug Acknowledge</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_SU">
          <gui_name language="en">SU</gui_name>
          <description language="en">Sticky Undefined</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_ADABORT">
          <gui_name language="en">ADABORT</gui_name>
          <description language="en">Sticky asynchronous data Abort</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_SDABORT">
          <gui_name language="en">SDABORT</gui_name>
          <description language="en">Sticky synchronous data Abort</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_MOE" enumerationId="DBGDSCR_MOE">
          <gui_name language="en">MOE</gui_name>
          <description language="en">Method of Debug Entry</description>
          <definition>[5:2]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_CR" enumerationId="DBGDSCR_CR">
          <gui_name language="en">CR</gui_name>
          <description language="en">Core Restarted</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="DBGDSCR_CH" enumerationId="DBGDSCR_CH">
          <gui_name language="en">CH</gui_name>
          <description language="en">Core Halted</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Cache" xml:base="Registers/CP15/Cortex-R5_Cache.xml">
      <gui_name language="en">Cache</gui_name>
      <description language="en">Determines the instruction and data minimum line length in bytes to enable a range of addresses to be invalidated</description>
      <register access="RO" name="CTR" size="4">
        <gui_name language="en">Cache Type</gui_name>
        <alias_name>CP15_CTR</alias_name>
        <device_name type="rvi">CP15_CTR</device_name>
        <device_name type="cadi">CTR</device_name>
        <description language="en">Cache Type</description>
        <bitField conditional="false" name="CWG" enumerationId="CP15_CACHE_TYPE_CWG">
          <gui_name language="en">CWG</gui_name>
          <description language="en">Cache Write-back Granule</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="ERG" enumerationId="CP15_CACHE_TYPE_ERG">
          <gui_name language="en">ERG</gui_name>
          <description language="en">Exclusives Reservation Granule</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="DMINLINE" enumerationId="CP15_CACHE_TYPE_DMINLINE">
          <gui_name language="en">DMINLINE</gui_name>
          <description language="en">Indicates log2 of the number of words in the smallest cache line of the data and unified caches</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="IMINLINE" enumerationId="CP15_CACHE_TYPE_IMINLINE">
          <gui_name language="en">IMINLINE</gui_name>
          <description language="en">Indicates log2 of the number of words in the smallest cache line of the instruction caches</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CCSIDR" size="4">
        <gui_name language="en">Cache Size ID</gui_name>
        <alias_name>CP15_CCSIDR</alias_name>
        <device_name type="rvi">CP15_CCSIDR</device_name>
        <device_name type="cadi">CCSIDR</device_name>
        <description language="en">Provides the current cache size information for the instruction and data caches</description>
        <bitField conditional="false" name="WT" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">WT</gui_name>
          <description language="en">Indicates support available for write-through</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="WB" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">WB</gui_name>
          <description language="en">Indicates support available for write-back</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="RA" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">RA</gui_name>
          <description language="en">Indicates support available for read allocation</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="WA" enumerationId="GENERIC_NOT_SUPPORTED_SUPPORTED">
          <gui_name language="en">WA</gui_name>
          <description language="en">Indicates support available for write allocation</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="NUMSETS">
          <gui_name language="en">NUMSETS</gui_name>
          <description language="en">Indicates the number of sets as (number of sets) - 1</description>
          <definition>[27:13]</definition>
        </bitField>
        <bitField conditional="false" name="ASSOC">
          <gui_name language="en">ASSOC</gui_name>
          <description language="en">Indicates the number of ways as (number of ways) - 1</description>
          <definition>[12:3]</definition>
        </bitField>
        <bitField conditional="false" name="LINESIZE">
          <gui_name language="en">LINESIZE</gui_name>
          <description language="en">Indicates the number of words in each cache line</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CLIDR" size="4">
        <gui_name language="en">Cache Level ID</gui_name>
        <alias_name>CP15_CLIDR</alias_name>
        <device_name type="rvi">CP15_CLIDR</device_name>
        <device_name type="cadi">CLIDR</device_name>
        <description language="en">Indicates the cache levels that are implemented</description>
        <bitField conditional="false" name="LOU" enumerationId="CP15_CACHE_LEVEL_ID_LOU">
          <gui_name language="en">LOU</gui_name>
          <description language="en">Level of unification</description>
          <definition>[29:27]</definition>
        </bitField>
        <bitField conditional="false" name="LOC" enumerationId="CP15_CACHE_LEVEL_ID_LOC">
          <gui_name language="en">LOC</gui_name>
          <description language="en">Level of coherency</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="CL_8" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_8</gui_name>
          <description language="en">Level 8 cache type</description>
          <definition>[23:21]</definition>
        </bitField>
        <bitField conditional="false" name="CL_7" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_7</gui_name>
          <description language="en">Level 7 cache type</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" name="CL_6" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_6</gui_name>
          <description language="en">Level 6 cache type</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" name="CL_5" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_5</gui_name>
          <description language="en">Level 5 cache type</description>
          <definition>[14:12]</definition>
        </bitField>
        <bitField conditional="false" name="CL_4" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_4</gui_name>
          <description language="en">Level 4 cache type</description>
          <definition>[11:9]</definition>
        </bitField>
        <bitField conditional="false" name="CL_3" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_3</gui_name>
          <description language="en">Level 3 cache type</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="CL_2" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_2</gui_name>
          <description language="en">Level 2 cache type</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="CL_1" enumerationId="CP15_CACHE_LEVEL_ID_CL">
          <gui_name language="en">CL_1_2</gui_name>
          <description language="en">Indicates no unified cache at CL1</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CSSELR" size="4">
        <gui_name language="en">Cache Size Select</gui_name>
        <alias_name>CP15_CSSELR</alias_name>
        <device_name type="rvi">CP15_CSSELR</device_name>
        <device_name type="cadi">CSSELR</device_name>
        <description language="en">Holds the value that the processor uses to select the Current Cache Size Identification Register to use</description>
        <bitField conditional="false" name="LEVEL">
          <gui_name language="en">LEVEL</gui_name>
          <description language="en">Identifies which cache level to select</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Identifies instruction or data cache to use</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="ICIALLU" size="4">
        <gui_name language="en">Invalidate All ICache</gui_name>
        <alias_name>CP15_ICIALLU</alias_name>
        <device_name type="rvi">CP15_ICIALLU</device_name>
        <device_name type="cadi">ICIALLU</device_name>
        <description language="en">Invalidate all I-caches and flush branch predictor arrays</description>
      </register>
      <register access="WO" name="ICIMVAU" size="4">
        <gui_name language="en">Invalidate ICache</gui_name>
        <alias_name>CP15_ICIMVAU</alias_name>
        <device_name type="rvi">CP15_ICIMVAU</device_name>
        <device_name type="cadi">ICIMVAU</device_name>
        <description language="en">Invalidate I-cache line by MVA to point of unification</description>
      </register>
      <register access="WO" name="CP15ISB" size="4">
        <gui_name language="en">Cache Flush Prefetch</gui_name>
        <alias_name>CP15_CP15ISB</alias_name>
        <device_name type="rvi">CP15_CP15ISB</device_name>
        <device_name type="cadi">CP15ISB</device_name>
        <description language="en">Flush prefetch buffer (user and privileged modes)</description>
      </register>
      <register access="WO" name="BPIALL" size="4">
        <gui_name language="en">DPU Invalidate BPA</gui_name>
        <alias_name>CP15_BPIALL</alias_name>
        <device_name type="rvi">CP15_BPIALL</device_name>
        <device_name type="cadi">BPIALL</device_name>
        <description language="en">Invalidate entire branch predictor array</description>
      </register>
      <register access="WO" name="BPIMVA" size="4">
        <gui_name language="en">DPU Invalidate VA</gui_name>
        <alias_name>CP15_BPIMVA</alias_name>
        <device_name type="rvi">CP15_BPIMVA</device_name>
        <device_name type="cadi">BPIMVA</device_name>
        <description language="en">Invalidate VA from branch predictor array</description>
      </register>
      <register access="WO" name="DCIMVAC" size="4">
        <gui_name language="en">Invalidate DCache(by MVA)</gui_name>
        <alias_name>CP15_DCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCIMVAC</device_name>
        <device_name type="cadi">DCIMVAC</device_name>
        <description language="en">Invalidate D-cache line by MVA to point of coherency</description>
      </register>
      <register access="WO" name="DCISW" size="4">
        <gui_name language="en">Invalidate DCache (by set/way)</gui_name>
        <alias_name>CP15_DCISW</alias_name>
        <device_name type="rvi">CP15_DCISW</device_name>
        <device_name type="cadi">DCISW</device_name>
        <description language="en">Invalidate D-cache line by set/way</description>
      </register>
      <register access="WO" name="DCCMVAC" size="4">
        <gui_name language="en">Clean DCache (by MVA coherency)</gui_name>
        <alias_name>CP15_DCCMVAC</alias_name>
        <device_name type="rvi">CP15_DCCMVAC</device_name>
        <device_name type="cadi">DCCMVAC</device_name>
        <description language="en">Clean D-cache by MVA to point of coherency</description>
      </register>
      <register access="WO" name="DCCSW" size="4">
        <gui_name language="en">Clean DCache (by set/way)</gui_name>
        <alias_name>CP15_DCCSW</alias_name>
        <device_name type="rvi">CP15_DCCSW</device_name>
        <device_name type="cadi">DCCSW</device_name>
        <description language="en">Clean D-cache by set/way</description>
      </register>
      <register access="WO" name="CP15DSB" size="4">
        <gui_name language="en">Data Synchronisation Barrier</gui_name>
        <alias_name>CP15_CP15DSB</alias_name>
        <device_name type="rvi">CP15_CP15DSB</device_name>
        <device_name type="cadi">CP15DSB</device_name>
        <description language="en">Data synchronisation barrier (user and privileged modes)</description>
      </register>
      <register access="WO" name="CP15DMB" size="4">
        <gui_name language="en">Data Memory Barrier</gui_name>
        <alias_name>CP15_CP15DMB</alias_name>
        <device_name type="rvi">CP15_CP15DMB</device_name>
        <device_name type="cadi">CP15DMB</device_name>
        <description language="en">Data memory barrier (user and privileged modes)</description>
      </register>
      <register access="WO" name="DCCMVAU" size="4">
        <gui_name language="en">Clean DCache (by MVA Unification)</gui_name>
        <alias_name>CP15_DCCMVAU</alias_name>
        <device_name type="rvi">CP15_DCCMVAU</device_name>
        <device_name type="cadi">DCCMVAU</device_name>
        <description language="en">Clean D-cache by MVA to point of unification</description>
      </register>
      <register access="WO" name="DCCIMVAC" size="4">
        <gui_name language="en">Clean Invalidate DCache (by MVA coherency)</gui_name>
        <alias_name>CP15_DCCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCCIMVAC</device_name>
        <device_name type="cadi">DCCIMVAC</device_name>
        <description language="en">Clean and invalidate D-cache line by MVA to point of coherency</description>
      </register>
      <register access="WO" name="DCCISW" size="4">
        <gui_name language="en">Clean Invalidate DCache(by set/way)</gui_name>
        <alias_name>CP15_DCCISW</alias_name>
        <device_name type="rvi">CP15_DCCISW</device_name>
        <device_name type="cadi">DCCISW</device_name>
        <description language="en">Clean and invalidate D-cache line by set/way</description>
      </register>
      <register access="WO" name="CACHE_D_INVALIDATE_ALL" size="4">
        <gui_name language="en">Invalidate All DCache</gui_name>
        <alias_name>CP15_CACHE_D_INVALIDATE_ALL</alias_name>
        <device_name type="rvi">CP15_CACHE_D_INVALIDATE_ALL</device_name>
        <device_name type="cadi">CACHE_D_INVALIDATE_ALL</device_name>
        <description language="en">Invalidate all DCache</description>
      </register>
      <register access="WO" name="CACHE_SIZE_OVERRIDE" size="4">
        <gui_name language="en">Cache Size Override</gui_name>
        <alias_name>CP15_CACHE_SIZE_OVERRIDE</alias_name>
        <device_name type="rvi">CP15_CACHE_SIZE_OVERRIDE</device_name>
        <device_name type="cadi">CACHE_SIZE_OVERRIDE</device_name>
        <description language="en">Cache size override</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="MPU" xml:base="Registers/CP15/Cortex-R5_MPU.xml">
      <gui_name language="en">MPU</gui_name>
      <description language="en">MPU Control and Configuration</description>
      <register access="RW" name="DRBAR" size="4">
        <gui_name language="en">MPU Region Base</gui_name>
        <alias_name>CP15_DRBAR</alias_name>
        <device_name type="rvi">CP15_DRBAR</device_name>
        <device_name type="cadi">DRBAR</device_name>
        <description language="en">The MPU Region Base Address Registers describe the base address of the region specified by the Memory Region Number Register</description>
        <bitField conditional="false" name="BASE_ADDRESS">
          <gui_name language="en">BASE_ADDRESS</gui_name>
          <description language="en">Physical base address of a region</description>
          <definition>[31:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="DRSR" size="4">
        <gui_name language="en">MPU Region Size And Enable</gui_name>
        <alias_name>CP15_DRSR</alias_name>
        <device_name type="rvi">CP15_DRSR</device_name>
        <device_name type="cadi">DRSR</device_name>
        <description language="en">The MPU Region Size and Enable Registers:
- specify the size of the region specified by the Memory Region Number Register
- identify the address ranges that are used for a particular region
- enable or disable the region, and its sub
-regions, specified by the Memory Region Number Register</description>
        <bitField conditional="false" name="SUBREGION_DISABLE_7" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">SUBREGION_DISABLE_7</gui_name>
          <description language="en">Sub-region Disable 7</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_6" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">SUBREGION_DISABLE_6</gui_name>
          <description language="en">Sub-region Disable 6</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_5" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">SUBREGION_DISABLE_5</gui_name>
          <description language="en">Sub-region Disable 5</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_4" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">SUBREGION_DISABLE_4</gui_name>
          <description language="en">Sub-region Disable 4</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_3" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">SUBREGION_DISABLE_3</gui_name>
          <description language="en">Sub-region Disable 3</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_2" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">SUBREGION_DISABLE_2</gui_name>
          <description language="en">Sub-region Disable 2</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_1" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">SUBREGION_DISABLE_1</gui_name>
          <description language="en">Sub-region Disable 1</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="SUBREGION_DISABLE_0" enumerationId="CP15_DRSR_SUBREGION_DISABLE">
          <gui_name language="en">SUBREGION_DISABLE_0</gui_name>
          <description language="en">Sub-region Disable 0</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="REGION_SIZE" enumerationId="CP15_DRSR_REGION_SIZE">
          <gui_name language="en">REGION_SIZE</gui_name>
          <description language="en">Region Size</description>
          <definition>[5:1]</definition>
        </bitField>
        <bitField conditional="false" name="ENABLE" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables or disables a memory region</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DRACR" size="4">
        <gui_name language="en">MPU Region Access Control</gui_name>
        <alias_name>CP15_DRACR</alias_name>
        <device_name type="rvi">CP15_DRACR</device_name>
        <device_name type="cadi">DRACR</device_name>
        <description language="en">The MPU Region Access Control Registers hold the region attributes and access permissions for the region specified by the Memory Region Number Register</description>
        <bitField conditional="false" name="XN" enumerationId="CP15_MPU_RAC_XN">
          <gui_name language="en">XN</gui_name>
          <description language="en">Execute never</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="AP" enumerationId="CP15_MPU_RAC_AP">
          <gui_name language="en">AP</gui_name>
          <description language="en">Access permission</description>
          <definition>[10:8]</definition>
        </bitField>
        <bitField conditional="false" name="TEX">
          <gui_name language="en">TEX</gui_name>
          <description language="en">Type extension</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="CP15_MPU_RAC_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Share</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">C bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="B">
          <gui_name language="en">B</gui_name>
          <description language="en">B bit</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="RGNR" size="4">
        <gui_name language="en">MPU Region Number</gui_name>
        <alias_name>CP15_RGNR</alias_name>
        <device_name type="rvi">CP15_RGNR</device_name>
        <device_name type="cadi">RGNR</device_name>
        <description language="en">This register determines which of the multiple MPU region registers is accessed</description>
        <bitField conditional="false" name="Region">
          <gui_name language="en">Region</gui_name>
          <description language="en">Defines the group of registers to be accessed</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="TCM" xml:base="Registers/CP15/Cortex-R5_TCM.xml">
      <gui_name language="en">TCM</gui_name>
      <description language="en">Tightly Coupled Memory Configuration and Control.</description>
      <register access="RO" name="TCMTR" size="4">
        <gui_name language="en">TCM Status</gui_name>
        <alias_name>CP15_TCMTR</alias_name>
        <device_name type="rvi">CP15_TCMTR</device_name>
        <device_name type="cadi">TCMTR</device_name>
        <description language="en">Informs the processor of the number of ATCMs and BTCMs in the system</description>
        <bitField conditional="false" name="BTCM">
          <gui_name language="en">BTCM</gui_name>
          <description language="en">Specifies the number of BTCMs implemented</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" name="ATCM">
          <gui_name language="en">ATCM</gui_name>
          <description language="en">Specifies the number of ATCMs implemented</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="BTCMR" size="4">
        <gui_name language="en">BTCM Region</gui_name>
        <alias_name>CP15_BTCMR</alias_name>
        <device_name type="rvi">CP15_BTCMR</device_name>
        <device_name type="cadi">BTCMR</device_name>
        <description language="en">Holds the base address and size of the BTCM and determines if the BTCM is enabled</description>
        <bitField conditional="false" name="BASE_ADDRESS">
          <gui_name language="en">BASE_ADDRESS</gui_name>
          <description language="en">Defines the base address of the BTCM</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Size" enumerationId="CP15_xTCM_SIZE">
          <gui_name language="en">Size</gui_name>
          <description language="en">Indicates the size of the BTCM</description>
          <definition>[6:2]</definition>
        </bitField>
        <bitField conditional="false" name="Enable">
          <gui_name language="en">Enable</gui_name>
          <description language="en">Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ATCMR" size="4">
        <gui_name language="en">ATCM Region</gui_name>
        <alias_name>CP15_ATCMR</alias_name>
        <device_name type="rvi">CP15_ATCMR</device_name>
        <device_name type="cadi">ATCMR</device_name>
        <description language="en">Holds the base address and size of the ATCM and determines if the ATCM is enabled</description>
        <bitField conditional="false" name="BASE_ADDRESS">
          <gui_name language="en">BASE_ADDRESS</gui_name>
          <description language="en">Defines the base address of the ATCM</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Size" enumerationId="CP15_xTCM_SIZE">
          <gui_name language="en">Size</gui_name>
          <description language="en">Indicates the size of the ATCM</description>
          <definition>[6:2]</definition>
        </bitField>
        <bitField conditional="false" name="Enable">
          <gui_name language="en">Enable</gui_name>
          <description language="en">Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="TCM_SELECTION" size="4">
        <gui_name language="en">TCM Selection</gui_name>
        <alias_name>CP15_TCM_SELECTION</alias_name>
        <device_name type="rvi">CP15_TCM_SELECTION</device_name>
        <device_name type="cadi">TCM_SELECTION</device_name>
        <description language="en">The TCM Selection Register determines the TCM region register that the processor writes to</description>
      </register>
      <register access="RW" name="SLAVE_PORT_CTL" size="4">
        <gui_name language="en">Slave Port Control</gui_name>
        <alias_name>CP15_SLAVE_PORT_CTL</alias_name>
        <device_name type="rvi">CP15_SLAVE_PORT_CTL</device_name>
        <device_name type="cadi">SPCR</device_name>
        <description language="en">Enables or disables TCM access to the AXI slave port in Privileged or User mode</description>
        <bitField conditional="false" name="PRIVACCESS" enumerationId="CP15_SLAVE_PORT_CTL_PRIVACCESS">
          <gui_name language="en">PRIVACCESS</gui_name>
          <description language="en">Defines level of access for TCM accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="AXI_SLV_EN" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">AXI_SLV_EN</gui_name>
          <description language="en">Enables or disables the AXI slave port for TCM accesses</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Performance" xml:base="Registers/CP15/Cortex-R5_Performance.xml">
      <gui_name language="en">Performance</gui_name>
      <description language="en">Performance Monitor</description>
      <register access="RW" name="PMCR" size="4">
        <gui_name language="en">Performance Monitor Control</gui_name>
        <alias_name>CP15_PMCR</alias_name>
        <device_name type="rvi">CP15_PMCR</device_name>
        <device_name type="cadi">PMCR</device_name>
        <description language="en">The Performance Monitor Control Register controls the operation of the three count registers, and the CCNT Register</description>
        <bitField conditional="false" name="IMP">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Implementor Code</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="IDCODE">
          <gui_name language="en">IDCODE</gui_name>
          <description language="en">Identification Code</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the number of counters implemented</description>
          <definition>[15:11]</definition>
        </bitField>
        <bitField conditional="false" name="DP" enumerationId="GENERIC_ENABLED_DISABLED">
          <gui_name language="en">DP</gui_name>
          <description language="en">Disable CCNT when prohibited, that is, when non-invasive debug is not enabled</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="X" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">X</gui_name>
          <description language="en">Enable export of the events to the event bus for an external monitoring block</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="D" enumerationId="CP15_PMNC_D">
          <gui_name language="en">D</gui_name>
          <description language="en">Cycle counter divider</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter reset</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Performance counter reset</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="E" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">E</gui_name>
          <description language="en">Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENSET" size="4">
        <gui_name language="en">Count Enable Set</gui_name>
        <alias_name>CP15_PMCNTENSET</alias_name>
        <device_name type="rvi">CP15_PMCNTENSET</device_name>
        <device_name type="cadi">PMCNTENSET</device_name>
        <description language="en">The Count Enable Set Register enables any of the performance monitor count registers</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter enable set</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2 Enable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1 Enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0 Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENCLR" size="4">
        <gui_name language="en">Count Enable Clear</gui_name>
        <alias_name>CP15_PMCNTENCLR</alias_name>
        <device_name type="rvi">CP15_PMCNTENCLR</device_name>
        <device_name type="cadi">PMCNTENCLR</device_name>
        <description language="en">The Count Enable Clear Register disables any of the Performance Monitor Count Registers</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter enable clear</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2 Enable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1 Enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0 Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMOVSR" size="4">
        <gui_name language="en">Overflow Flag Status</gui_name>
        <alias_name>CP15_PMOVSR</alias_name>
        <device_name type="rvi">CP15_PMOVSR</device_name>
        <device_name type="cadi">PMOVSR</device_name>
        <description language="en">The overflow FLAG status Register indicates if performance monitor counters have overflowed</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter overflow flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2 Overflow Flag</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1 Overflow Flag</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0 Overflow Flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="PMSWINC" size="4">
        <gui_name language="en">Software Increment Register</gui_name>
        <alias_name>CP15_PMSWINC</alias_name>
        <device_name type="rvi">CP15_PMSWINC</device_name>
        <device_name type="cadi">PMSWINC</device_name>
        <description language="en">The Software Increment Register increments the count of a Performance Monitor Count Register</description>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Increment Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Increment Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Increment Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMSELR" size="4">
        <gui_name language="en">Performance Counter Selection</gui_name>
        <alias_name>CP15_PMSELR</alias_name>
        <device_name type="rvi">CP15_PMSELR</device_name>
        <device_name type="cadi">PMSELR</device_name>
        <description language="en">The Performance Counter Selection Register selects a Performance Monitor Count Register</description>
        <bitField conditional="false" name="SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Counter select</description>
          <definition>[4:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCCNTR" size="4">
        <gui_name language="en">Cycle Count</gui_name>
        <alias_name>CP15_PMCCNTR</alias_name>
        <device_name type="rvi">CP15_PMCCNTR</device_name>
        <device_name type="cadi">PMCCNTR</device_name>
        <description language="en">The Cycle Count Register counts clock cycles</description>
      </register>
      <register access="RW" name="PMXEVTYPER" size="4">
        <gui_name language="en">Event Select</gui_name>
        <alias_name>CP15_PMXEVTYPER</alias_name>
        <device_name type="rvi">CP15_PMXEVTYPER</device_name>
        <device_name type="cadi">PMXEVTYPER</device_name>
        <description language="en">Selects the events you want a PMC Register to count</description>
        <bitField conditional="false" name="SEL" enumerationId="CP15_EVTSELX_SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Event Number</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMXEVCNTR" size="4">
        <gui_name language="en">Performance Count</gui_name>
        <alias_name>CP15_PMXEVCNTR</alias_name>
        <device_name type="rvi">CP15_PMXEVCNTR</device_name>
        <device_name type="cadi">PMXEVCNTR</device_name>
        <description language="en">Counts instances of an event selected by the Event Select Register</description>
      </register>
      <register access="RW" name="PMUSERENR" size="4">
        <gui_name language="en">User Enable</gui_name>
        <alias_name>CP15_PMUSERENR</alias_name>
        <device_name type="rvi">CP15_PMUSERENR</device_name>
        <device_name type="cadi">PMUSERENR</device_name>
        <description language="en">The User Enable Register enables User mode to have access to</description>
        <bitField conditional="false" name="EN" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">EN</gui_name>
          <description language="en">User mode access to performance monitor and validation registers</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENSET" size="4">
        <gui_name language="en">Interrupt Enable Set</gui_name>
        <alias_name>CP15_PMINTENSET</alias_name>
        <device_name type="rvi">CP15_PMINTENSET</device_name>
        <device_name type="cadi">PMINTENSET</device_name>
        <description language="en">The Interrupt Enable Set Register determines if any of the PMC Registers generate an interrupt request on overflow</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow interrupt enable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow interrupt enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow interrupt enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENCLR" size="4">
        <gui_name language="en">Interrupt Enable Clear</gui_name>
        <alias_name>CP15_PMINTENCLR</alias_name>
        <device_name type="rvi">CP15_PMINTENCLR</device_name>
        <device_name type="cadi">PMINTENCLR</device_name>
        <description language="en">The INTerrupt ENable Clear Register determines if any of the PMC Registers generate an interrupt request on overflow</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable bit</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Interrupt on PMC2 overflow when enabled</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Interrupt on PMC1 overflow when enabled</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Interrupt on PMC0 overflow when enabled</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="IRQ_ENABLE" size="4">
        <gui_name language="en">IRQ Enable</gui_name>
        <alias_name>CP15_IRQ_ENABLE</alias_name>
        <device_name type="rvi">CP15_IRQ_ENABLE</device_name>
        <device_name type="cadi">IRQ_ENABLE</device_name>
        <description language="en">Enables any of the PMC Registers, PMC0-PMC2, and CCNT, to generate an interrupt request on overflow</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow IRQ request</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow IRQ request</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow IRQ request</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow IRQ request</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="FIQ_ENABLE" size="4">
        <gui_name language="en">FIQ Enable</gui_name>
        <alias_name>CP15_FIQ_ENABLE</alias_name>
        <device_name type="rvi">CP15_FIQ_ENABLE</device_name>
        <device_name type="cadi">FIQ_ENABLE</device_name>
        <description language="en">Enables any of the PMC Registers, PMC0-PMC2, and CCNT, to generate an fast interrupt request on overflow</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow FIQ request</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow FIQ request</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow FIQ request</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow FIQ request</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="RESET_ENABLE" size="4">
        <gui_name language="en">Reset Enable</gui_name>
        <alias_name>CP15_RESET_ENABLE</alias_name>
        <device_name type="rvi">CP15_RESET_ENABLE</device_name>
        <device_name type="cadi">RESET_ENABLE</device_name>
        <description language="en">Enables any of the PMC Registers, PMC0-PMC2, and CCNT, to generate a reset request on overflow</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow reset request</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow reset request</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow reset request</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow reset request</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DBG_REQ_ENABLE" size="4">
        <gui_name language="en">Debug Request Enable</gui_name>
        <alias_name>CP15_DBG_REQ_ENABLE</alias_name>
        <device_name type="rvi">CP15_DBG_REQ_ENABLE</device_name>
        <device_name type="cadi">DBG_REQ_ENABLE</device_name>
        <description language="en">Enables any of the PMC Registers, PMC0-PMC2, and CCNT, to generate a debug request on overflow</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow debug request</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow debug request</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow debug request</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow debug request</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="IRQ_ENABLE_CLEAR" size="4">
        <gui_name language="en">IRQ Enable Clear</gui_name>
        <alias_name>CP15_IRQ_ENABLE_CLEAR</alias_name>
        <device_name type="rvi">CP15_IRQ_ENABLE_CLEAR</device_name>
        <device_name type="cadi">IRQ_ENABLE_CLEAR</device_name>
        <description language="en">Disables overflow IRQ requests from any of the PMC Registers, PMC0-PMC2, and CCNT, for which they have been enabled</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow IRQ request</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow IRQ request</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow IRQ request</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow IRQ request</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="FIQ_ENABLE_CLEAR" size="4">
        <gui_name language="en">FIQ Enable Clear</gui_name>
        <alias_name>CP15_FIQ_ENABLE_CLEAR</alias_name>
        <device_name type="rvi">CP15_FIQ_ENABLE_CLEAR</device_name>
        <device_name type="cadi">FIQ_ENABLE_CLEAR</device_name>
        <description language="en">Disables overflow FIQ requests from any of the PMC Registers, PMC0-PMC2, and CCNT, that are enabled</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow FIQ request</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow FIQ request</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow FIQ request</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow FIQ request</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="RESET_ENABLE_CLEAR" size="4">
        <gui_name language="en">Reset Enable Clear</gui_name>
        <alias_name>CP15_RESET_ENABLE_CLEAR</alias_name>
        <device_name type="rvi">CP15_RESET_ENABLE_CLEAR</device_name>
        <device_name type="cadi">RESET_ENABLE_CLEAR</device_name>
        <description language="en">Disables overflow reset requests from any of the PMC Registers, PMC0-PMC2, and CCNT, that are enabled</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow reset request</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow reset request</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow reset request</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow reset request</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DBG_REQ_ENABLE_CLEAR" size="4">
        <gui_name language="en">Debug Request Enable Clear</gui_name>
        <alias_name>CP15_DBG_REQ_ENABLE_CLEAR</alias_name>
        <device_name type="rvi">CP15_DBG_REQ_ENABLE_CLEAR</device_name>
        <device_name type="cadi">DBG_REQ_ENABLE_CLEAR</device_name>
        <description language="en">Disables overflow debug requests from any of the PMC Registers, PMC0-PMC2, and CCNT, that are enabled</description>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow debug request</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMC2 overflow debug request</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow debug request</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow debug request</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="PeripheralInterfaceRegion" xml:base="Registers/CP15/Cortex-R5_PeripheralInterfaceRegion.xml">
      <gui_name language="en">PeripheralInterfaceRegion</gui_name>
      <description language="en">Peripheral Interface Region Registers.</description>
      <register access="RW" name="CP15_LLPP_NORMAL_AXI_REGION" size="4">
        <gui_name language="en">LLPP Normal AXI Region Register</gui_name>
        <description language="en">Describes the size and base of the interface, and contains an enable bit for the interface</description>
        <bitField conditional="false" name="BaseAddress" access="RO" format="Hex">
          <gui_name language="en">BaseAddress</gui_name>
          <description language="en">The base address of the interface, given as bits [31:12] of the address of the interface in the memory map</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Size" enumerationId="CP15_PERIPHERAL_INTERFACE_SIZE" access="RO">
          <gui_name language="en">Size</gui_name>
          <description language="en">Indicates the size of the interface</description>
          <definition>[6:2]</definition>
        </bitField>
        <bitField conditional="false" name="En" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">En</gui_name>
          <description language="en">Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CP15_LLPP_VIRTUAL_AXI_REGION" size="4">
        <gui_name language="en">LLPP Virtual AXI Region Register</gui_name>
        <description language="en">Describes the size and base of the interface, and contains an enable bit for the interface</description>
        <bitField conditional="false" name="BaseAddress" access="RO" format="Hex">
          <gui_name language="en">BaseAddress</gui_name>
          <description language="en">The base address of the interface, given as bits [31:12] of the address of the interface in the memory map</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Size" enumerationId="CP15_PERIPHERAL_INTERFACE_SIZE" access="RO">
          <gui_name language="en">Size</gui_name>
          <description language="en">Indicates the size of the interface</description>
          <definition>[6:2]</definition>
        </bitField>
        <bitField conditional="false" name="En" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">En</gui_name>
          <description language="en">Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CP15_AHB_PERIPHERAL_INTERFACE_REGION" size="4">
        <gui_name language="en">AHB Peripheral Interface Region Register</gui_name>
        <description language="en">Describes the size and base of the interface, and contains an enable bit for the interface</description>
        <bitField conditional="false" name="BaseAddress" access="RO" format="Hex">
          <gui_name language="en">BaseAddress</gui_name>
          <description language="en">The base address of the interface, given as bits [31:12] of the address of the interface in the memory map</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="Size" enumerationId="CP15_PERIPHERAL_INTERFACE_SIZE" access="RO">
          <gui_name language="en">Size</gui_name>
          <description language="en">Indicates the size of the interface</description>
          <definition>[6:2]</definition>
        </bitField>
        <bitField conditional="false" name="En" enumerationId="GENERIC_DISABLED_ENABLED">
          <gui_name language="en">En</gui_name>
          <description language="en">Enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>

    <!-- CP15 enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ADFSR_RECOVERABLE" values="Unrecoverable_error=0,Recoverable_error=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ADFSR_SIDE" values="Cache_AXI=0x00,ATCM=0x01,BTCM=0x02,Reserved=0x03" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AIFSR_RECOVERABLE" values="Unrecoverable_error=0,Recoverable_error=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AIFSR_SIDE" values="Cache_AXI=0x00,ATCM=0x01,BTCM=0x02,Reserved=0x03" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_BP" values="Normal_operation=0,Branch_always_taken=1,Branch_never_taken=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_CEC" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0" name="Abort_all_parity_errors_force_write_through_enable_hw_recovery"/>
      <tcf:enumItem number="1" name="Abort_all_parity_errors_force_write_through_enable_hw_recovery_"/>
      <tcf:enumItem number="2" name="Abort_all_parity_errors_force_write_through_enable_hw_recovery__"/>
      <tcf:enumItem number="3" name="Reserved"/>
      <tcf:enumItem number="4" name="Disable_Parity"/>
      <tcf:enumItem number="5" name="Force_write_through_enable_hw_recovery_no_parity_aborts"/>
      <tcf:enumItem number="6" name="Force_write_through_enable_hw_recovery_no_parity_aborts_"/>
      <tcf:enumItem number="7" name="Reserved"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_DLFO" values="Normal_operation=0,Two_linefills_max=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_FDSnS" values="Normal_operation=0,D_side_normal_noncacheable_forced_to_not_share=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_FORA" values="No_forcing_of_ORA=0,ORA_forced=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_FWT" values="No_forcing_of_WT=0,WT_forced=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_AUXILIARY_CONTROL_sMOV" values="Normal_operation=0,Disabled=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_LEVEL_ID_CL" values="No_cache=0,Instruction_only=1,Data_only=2,Instruction_and_data=3,Unified=4" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_LEVEL_ID_LOC" values="Level_of_Coherency=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_LEVEL_ID_LOU" values="Level_of_Unification=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_SIZE_SELECT_IND" values="Data=0,Instruction=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_SIZE_SELECT_LEVEL" values="Level_1_cache=0" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_CWG" values="No_information=0" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_DMINLINE" values="_8_words_per_line=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_ERG" values="No_information=0" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CACHE_TYPE_IMINLINE" values="_8_words_per_line=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_IE" values="Little_endianness=0,Big_endianness=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_NMFI" values="FIQs_can_be_disabled=0,FIQs_always_enabled=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_RR" values="Random=0,Round_robin=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_TE" values="ARM_exceptions=0,Thumb_exceptions=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_V" values="Normal_vectors=0,High_vectors=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_CONTROL_VE" values="IRQ_offset_is_0x18=0,VIC_controlled_IRQ_offset=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_COPROCESSOR_ACCESS_CONTROL" values="Access_denied=0,Priv_access_only=1,Reserved=2,Priv_and_User_access=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DFSR_RW" values="Read_access_abort=0,Write_access_abort=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DFSR_SD" values="AXI_decode_error=0,AXI_slave_error=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DFSR_STATUS" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0x01" name="Alignment"/>
      <tcf:enumItem number="0x00" name="Background"/>
      <tcf:enumItem number="0x0D" name="Permission"/>
      <tcf:enumItem number="0x08" name="Precise_External_Abort"/>
      <tcf:enumItem number="0x16" name="Imprecise_ext_abort"/>
      <tcf:enumItem number="0x19" name="Precise_Parity_Error"/>
      <tcf:enumItem number="0x18" name="Imprecise_Parity_Error"/>
      <tcf:enumItem number="0x02" name="Debug_Event"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DRSR_REGION_SIZE" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0x00" name="Unpredictable"/>
      <tcf:enumItem number="0x01" name="Unpredictable"/>
      <tcf:enumItem number="0x02" name="Unpredictable"/>
      <tcf:enumItem number="0x03" name="Unpredictable"/>
      <tcf:enumItem number="0x04" name="_32_bytes"/>
      <tcf:enumItem number="0x05" name="_64_bytes"/>
      <tcf:enumItem number="0x06" name="_128_bytes"/>
      <tcf:enumItem number="0x07" name="_256_bytes"/>
      <tcf:enumItem number="0x08" name="_512_bytes"/>
      <tcf:enumItem number="0x09" name="_1KB"/>
      <tcf:enumItem number="0x0a" name="_2KB"/>
      <tcf:enumItem number="0x0b" name="_4KB"/>
      <tcf:enumItem number="0x0c" name="_8KB"/>
      <tcf:enumItem number="0x0d" name="_16KB"/>
      <tcf:enumItem number="0x0e" name="_32KB"/>
      <tcf:enumItem number="0x0f" name="_64KB"/>
      <tcf:enumItem number="0x10" name="_128KB"/>
      <tcf:enumItem number="0x11" name="_256KB"/>
      <tcf:enumItem number="0x12" name="_512KB"/>
      <tcf:enumItem number="0x13" name="_1MB"/>
      <tcf:enumItem number="0x14" name="_2MB"/>
      <tcf:enumItem number="0x15" name="_4MB"/>
      <tcf:enumItem number="0x16" name="_8MB"/>
      <tcf:enumItem number="0x17" name="_16MB"/>
      <tcf:enumItem number="0x18" name="_32MB"/>
      <tcf:enumItem number="0x19" name="_64MB"/>
      <tcf:enumItem number="0x1a" name="_128MB"/>
      <tcf:enumItem number="0x1b" name="_256MB"/>
      <tcf:enumItem number="0x1c" name="_512MB"/>
      <tcf:enumItem number="0x1d" name="_1GB"/>
      <tcf:enumItem number="0x1e" name="_2GB"/>
      <tcf:enumItem number="0x1f" name="_4GB"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_DRSR_SUBREGION_DISABLE" values="address_range_is_part_of_this_region=0,address_range_is_not_part_of_this_region=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_EVTSELX_SEL" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0x00" name="Software_Increment"/>
      <tcf:enumItem number="0x01" name="Instruction_cache_miss"/>
      <tcf:enumItem number="0x03" name="Data_cache_miss"/>
      <tcf:enumItem number="0x04" name="Data_cache_access"/>
      <tcf:enumItem number="0x05" name="Data_read_write_TLB_refill"/>
      <tcf:enumItem number="0x06" name="Data_read_architecturally_executed"/>
      <tcf:enumItem number="0x07" name="Data_write_architecturally_executed"/>
      <tcf:enumItem number="0x08" name="Instruction_architecturally_executed"/>
      <tcf:enumItem number="0x09" name="Exception_taken"/>
      <tcf:enumItem number="0x0A" name="Exception_return_architecturally_executed"/>
      <tcf:enumItem number="0x0B" name="Change_to_Context_ID_executed"/>
      <tcf:enumItem number="0x0C" name="Software_change_of_PC_except_by_an_exception_architecturally_executed"/>
      <tcf:enumItem number="0x0D" name="Immediate_branch_architecturally_executed"/>
      <tcf:enumItem number="0x0E" name="Procedure_return_architecturally_executed"/>
      <tcf:enumItem number="0x0F" name="Unaligned_access_architecturally_executed"/>
      <tcf:enumItem number="0x10" name="Branch_mispredicted_or_not_predicted"/>
      <tcf:enumItem number="0x11" name="Cycle_count"/>
      <tcf:enumItem number="0x12" name="Predictable_branch"/>
      <tcf:enumItem number="0x40" name="Stall_because_instruction_buffer_cannot_deliver_an_instruction"/>
      <tcf:enumItem number="0x41" name="Stall_because_of_a_data_dependency_between_instructions"/>
      <tcf:enumItem number="0x42" name="Data_cache_write_back"/>
      <tcf:enumItem number="0x43" name="External_memory_request"/>
      <tcf:enumItem number="0x44" name="Stall_because_of_LSU_being_busy"/>
      <tcf:enumItem number="0x45" name="Store_buffer_was_forced_to_drain_completely"/>
      <tcf:enumItem number="0x46" name="The_number_of_cycles_FIQ_interrupts_are_disabled"/>
      <tcf:enumItem number="0x47" name="The_number_of_cycles_IRQ_interrupts_are_disabled"/>
      <tcf:enumItem number="0x48" name="ETMEXTOUT_0"/>
      <tcf:enumItem number="0x49" name="ETMEXTOUT_1"/>
      <tcf:enumItem number="0x4A" name="Instruction_cache_tag_RAM_parity_or_ECC_error_correctable"/>
      <tcf:enumItem number="0x4B" name="Instruction_cache_data_RAM_parity_or_ECC_error_correctable"/>
      <tcf:enumItem number="0x4C" name="Data_cache_tag_or_dirty_RAM_parity_error_or_correctable_ECC_error"/>
      <tcf:enumItem number="0x4D" name="Data_cache_data_RAM_parity_error_or_correctable_ECC_error"/>
      <tcf:enumItem number="0x4E" name="TCM_parity_error_or_fatal_ECC_error_reported_from_the_prefetch_unit"/>
      <tcf:enumItem number="0x4F" name="TCM_parity_error_or_fatal_ECC_error_reported_from_the_load_store_unit"/>
      <tcf:enumItem number="0x50" name="Store_buffer_merge"/>
      <tcf:enumItem number="0x51" name="LSU_stall_caused_by_full_store_buffer"/>
      <tcf:enumItem number="0x52" name="LSU_stall_caused_by_store_queue_full"/>
      <tcf:enumItem number="0x53" name="Integer_divide_instruction_SDIV_or_UDIV_executed"/>
      <tcf:enumItem number="0x54" name="Stall_cycle_caused_by_integer_divide"/>
      <tcf:enumItem number="0x55" name="PLD_instruction_that_initiates_a_linefill"/>
      <tcf:enumItem number="0x56" name="PLD_instruction_that_did_not_initiate_a_linefill_because_of_a_resource_shortage"/>
      <tcf:enumItem number="0x57" name="Non_cacheable_access_on_AXI_master_bus"/>
      <tcf:enumItem number="0x58" name="Instruction_cache_access"/>
      <tcf:enumItem number="0x59" name="Store_buffer_operation_has_detected_that_two_slots_have_data_in_same_cache_line_but_with_different_attributes"/>
      <tcf:enumItem number="0x5A" name="Dual_issue_case_A_branch"/>
      <tcf:enumItem number="0x5B" name="Dual_issue_case_B1_B2_F2_load_store_F2D"/>
      <tcf:enumItem number="0x5C" name="Dual_issue_other"/>
      <tcf:enumItem number="0x5D" name="Double_precision_floating_point_arithmetic_or_conversion_instruction_executed"/>
      <tcf:enumItem number="0x60" name="Data_cache_data_RAM_fatal_ECC_error"/>
      <tcf:enumItem number="0x61" name="Data_cache_tag_dirty_RAM_fatal_ECC_error"/>
      <tcf:enumItem number="0x62" name="Processor_livelock_because_of_hard_errors_or_exception_at_exception_vector"/>
      <tcf:enumItem number="0x63" name="Unused"/>
      <tcf:enumItem number="0x64" name="ATCM_parity_or_multi_bit_ECC_error"/>
      <tcf:enumItem number="0x65" name="B0TCM_parity_or_multi_bit_ECC_error"/>
      <tcf:enumItem number="0x66" name="B1TCM_parity_or_multi_bit_ECC_error"/>
      <tcf:enumItem number="0x67" name="ATCM_single_bit_ECC_error"/>
      <tcf:enumItem number="0x68" name="B0TCM_single_bit_ECC_error"/>
      <tcf:enumItem number="0x69" name="B1TCM_single_bit_ECC_error"/>
      <tcf:enumItem number="0x6A" name="TCM_correctable_ECC_error_reported_by_load_store_unit"/>
      <tcf:enumItem number="0x6B" name="TCM_correctable_ECC_error_reported_by_prefetch_unit"/>
      <tcf:enumItem number="0x6C" name="TCM_parity_or_fatal_ECC_error_reported_by_AXI_slave_interface"/>
      <tcf:enumItem number="0x6D" name="TCM_correctable_ECC_error_reported_by_AXI_slave_interface"/>
      <tcf:enumItem number="0xFF" name="Cycle_count"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_CDM_MM" values="Not_supported=0,ARMv7_based_model_mm=4" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_TDM_C" values="Not_supported=0,v7_model_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_DFR0_TDM_MM" values="Not_supported=0,Trace_supported_mm=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_ATOMIC" values="Not_supported=0,SWP_SWPB_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_BITFIELD" values="Not_supported=0,BFC_BFI_SBFX_UBFX=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_BIT_COUNT" values="Not_supported=0,CLZ_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_CMP_BRANCH" values="Not_supported=0,CBNZ_CZB_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_COPROCESSOR" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0" name="Not_supported"/>
      <tcf:enumItem number="1" name="CDP_LDC_MCR_MRC_STC"/>
      <tcf:enumItem number="2" name="CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2"/>
      <tcf:enumItem number="3" name="CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC"/>
      <tcf:enumItem number="4" name="CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC_MCRR2_MRRC2"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_DEBUG" values="Not_supported=0,BKPT_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR0_DIVIDE" values="Not_supported=0,SDIV_UDIV_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_ENDIAN" values="Not_supported=0,SETEND_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_EXCEPTION1" values="Not_supported=0,LDM_STM_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_EXCEPTION2" values="Not_supported=0,SRS_RFE_CPS_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_EXTEND" values="Not_supported=0,SXTx_UXTx_supported=1,SXTx_UXTx_supported=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_IF_THEN" values="Not_supported=0,IT_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_IMMEDIATE" values="Not_supported=0,MOVT_MOV16_ADD_SUB12=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_INTERWORKING" values="Not_supported=0,BX_supported=1,BX_BLX_supported=2,BX_BLX_BXB_supported=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR1_JAZELLE" values="Not_supported=0,Supported_BXJ_J_bit=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_INTERRUPT" values="Not_supported=0,LDM_STM_restartable=1,LDM_STM_continuable=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_LOAD_STORE" values="Normal_load_store=0,LDRD_STRD_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_MEM_HINT" values="Not_supported=0,PLD_supported=1,PLD_supported=2,PLD_PLI_supported=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_MULTIPLY" values="Not_supported=0,MUL_MLA=1,MUL_MLA_MLS=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_PSR" values="Not_supported=0,MRS_MSR_exception_ret=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_REVERSAL" values="Not_supported=0,REV_REV16_REVSH=1,REV_REV16_REVSH_RBIT=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_S_MULTIPLY" values="Not_supported=0,SMULL_SMLAL=1,SMLx_SMMx_SMPx_SMUx=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR2_U_MULTIPLY" values="Not_supported=0,UMULL_UMLAL=1,UMULL_UMLAL_UMAAL=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SATURATE" values="Not_supported=0,QADD_QDADD_QDSUB_QSUB=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SIMD" values="Not_supported=0,SSAT_USAT_supported=1,Supported=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SVC" values="Not_supported=0,SVC_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_SYNCH" values="Not_supported=0,LDREX_STREX=1,LDREXx_STREXx_CLREX=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_TAB_BRANCH" values="Not_supported=0,TBB_TBH_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_THUMBEE" values="Not_supported=0,ENTERX_LEAVEX_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_THUMB_COPY" values="No_low_reg_moves=0,Low_reg_moves_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR3_TRUE_NOP" values="Not_supported=0,NOP16_NOP32_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_BARRIER" values="Not_supported=0,DMB_DSB_ISB_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_EXCLUSIVE" values="ISAR3_synch_prims_only=0" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_UNPRIV" values="Not_supported=0,LDRBT_LDRT_STRBT_STRT=1,LDRT_LDRxT_STRT_STRxT=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_WITH_SHIFT" values="MOV_shifts_only=0,Limited_shifts=1,Constant_shifts=3,All_shifts_rc_shifts=4" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_ISAR4_WRITE_BACK" values="Partial_support=0,Full_support=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_AUXCON" values="Not_supported=0,Auxiliary_Control=1,AFSRs_and_Auxiliary=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_PMSA" values="Not_supported=0,Implementation_Defined=1,PMSAv6=2,PMSAv7=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_TCM" values="Not_supported=0,Implementation_Defined=1,ARMv6_TCM_only=2,ARMv6_TCM_and_DMA=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR0_VMSA" values="Not_supported=0,Implementation_Defined=1,VMSAv6=2,VMSAv7=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR2_MB" values="Not_supported=0,DWB_DSB=1,DWB_DSB_ISB_DMB=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_BPMO" values="Not_supported=0,Inv_branch_predictor_array=1,Inv_branch_predictor_array_Inv_branch_predictor_MVA=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_HCMO_MVA" values="Not_supported=0,Inv_data_Clean_data_Clean_inv_data_Inv_inst_Inv_all_inst=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_MMFR3_HCMO_SW" values="Not_supported=0,Inv_Clean_Inv_Clean_SW=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE0" values="None=0,ARM=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE1" values="None=0,Thumb=1,Thumb_2_full=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE2" values="None=0,Jazelle=1,Jazelle_clearing_JOSCR_CV=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR0_STATE3" values="None=0,Thumb_2_Execution_Environment=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR1_ARMV4_PMODEL" values="ARMv4_Model_Not_supported=0,ARMv4_Model_Supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR1_MICRO_PMODEL" values="Not_supported=0,Two_Stack_Support=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_ID_PFR1_SEC_EXTENSION" values="Not_supported=0,Security_Architecture_v1=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_IFSR_SD" values="AXI_decode_error=0,AXI_slave_error=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_IFSR_STATUS" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0x01" name="Alignment"/>
      <tcf:enumItem number="0x00" name="Background"/>
      <tcf:enumItem number="0x0D" name="Permission"/>
      <tcf:enumItem number="0x08" name="Precise_External_Abort"/>
      <tcf:enumItem number="0x16" name="Imprecise_ext_abort"/>
      <tcf:enumItem number="0x19" name="Precise_Parity_Error"/>
      <tcf:enumItem number="0x18" name="Imprecise_Parity_Error"/>
      <tcf:enumItem number="0x02" name="Debug_Event"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_AP" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0" name="No_access"/>
      <tcf:enumItem number="1" name="Privileged_access_only"/>
      <tcf:enumItem number="2" name="User_mode_write_causes_fault"/>
      <tcf:enumItem number="3" name="Full_access"/>
      <tcf:enumItem number="4" name="Reserved"/>
      <tcf:enumItem number="5" name="Privileged_read_only"/>
      <tcf:enumItem number="6" name="Privileged_User_read_only"/>
      <tcf:enumItem number="7" name="Reserved"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_S" values="Non_shared=0,Shared=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_RAC_XN" values="Inst_fetches_enabled=0,Inst_fetches_disabled=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_MPU_TYPE_S" values="Unified=0,Separated=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_PERF_MON_CTRL_IMP" values="ARM=0x41" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_PMNC_D" values="Every_clock_cycle=0,Every_64th_clock_cycle=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_SLAVE_PORT_CTL_PRIVACCESS" values="Priv_unpriv_access=0,Priv_access_only=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_xTCM_SIZE" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0x00" name="_0KB"/>
      <tcf:enumItem number="0x03" name="_4KB"/>
      <tcf:enumItem number="0x04" name="_8KB"/>
      <tcf:enumItem number="0x05" name="_16KB"/>
      <tcf:enumItem number="0x06" name="_32KB"/>
      <tcf:enumItem number="0x07" name="_64KB"/>
      <tcf:enumItem number="0x08" name="_128KB"/>
      <tcf:enumItem number="0x09" name="_256KB"/>
      <tcf:enumItem number="0x0A" name="_512KB"/>
      <tcf:enumItem number="0x0B" name="_1MB"/>
      <tcf:enumItem number="0x0C" name="_2MB"/>
      <tcf:enumItem number="0x0D" name="_4MB"/>
      <tcf:enumItem number="0x0E" name="_8MB"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_PERIPHERAL_INTERFACE_SIZE" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0x00" name="_0KB"/>
      <tcf:enumItem number="0x03" name="_4KB"/>
      <tcf:enumItem number="0x04" name="_8KB"/>
      <tcf:enumItem number="0x05" name="_16KB"/>
      <tcf:enumItem number="0x06" name="_32KB"/>
      <tcf:enumItem number="0x07" name="_64KB"/>
      <tcf:enumItem number="0x08" name="_128KB"/>
      <tcf:enumItem number="0x09" name="_256KB"/>
      <tcf:enumItem number="0x0A" name="_512KB"/>
      <tcf:enumItem number="0x0B" name="_1MB"/>
      <tcf:enumItem number="0x0C" name="_2MB"/>
      <tcf:enumItem number="0x0D" name="_4MB"/>
      <tcf:enumItem number="0x0E" name="_8MB"/>
      <tcf:enumItem number="0x0F" name="_16MB"/>
      <tcf:enumItem number="0x10" name="_32MB"/>
      <tcf:enumItem number="0x11" name="_64MB"/>
      <tcf:enumItem number="0x12" name="_128MB"/>
      <tcf:enumItem number="0x13" name="_256MB"/>
      <tcf:enumItem number="0x14" name="_512MB"/>
      <tcf:enumItem number="0x15" name="_1GB"/>
      <tcf:enumItem number="0x16" name="_2GB"/>
      <tcf:enumItem number="0x17" name="_4GB"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_EXT_DTR" values="Non_blocking_mode=0,Stall_mode=1,Fast_mode=2,Reserved=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_NS_STATUS" values="Secure=0,Normal=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_MOE" xml:base="Registers/CP15/Cortex-R5_Enums.xml">
      <tcf:enumItem number="0" name="DBGDRCR_0_halting_debug_event"/>
      <tcf:enumItem number="1" name="Breakpoint_occurred"/>
      <tcf:enumItem number="2" name="Reserved"/>
      <tcf:enumItem number="3" name="BKPT_instruction"/>
      <tcf:enumItem number="4" name="EDBGRQm_halting_debug_event"/>
      <tcf:enumItem number="5" name="Reserved"/>
      <tcf:enumItem number="6" name="Reserved"/>
      <tcf:enumItem number="7" name="Reserved"/>
      <tcf:enumItem number="8" name="Reserved"/>
      <tcf:enumItem number="9" name="Reserved"/>
      <tcf:enumItem number="10" name="Synchronous_watchpoint_occurred"/>
      <tcf:enumItem number="11" name="Reserved"/>
      <tcf:enumItem number="12" name="Reserved"/>
      <tcf:enumItem number="13" name="Reserved"/>
      <tcf:enumItem number="14" name="Reserved"/>
      <tcf:enumItem number="15" name="Reserved"/>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_CR" values="Exiting=0,Has_exited=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DBGDSCR_CH" values="Normal_State=0,Debug_State=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_CLEARED_SET" values="Cleared=0,Set=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_DISABLED_ENABLED" values="Disabled=0,Enabled=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_DISABLE_ENABLE" values="Disabled=0,Enabled=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_ENABLED_DISABLED" values="Enabled=0,Disabled=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_ENABLE_DISABLE" values="Enabled=0,Disabled=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_MASKED_UNMASKED" values="Masked=0,Unmasked=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_NORMAL_OPERATION_DISABLED" values="Normal_operation=0,Disabled=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_NOT_SUPPORTED_SUPPORTED" values="Not_supported=0,Supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_SUPPORTED_NOT_SUPPORTED" values="Supported=0,Not_supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_UNSUPPORTED_SUPPORTED" values="Unsupported=0,Supported=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="FLOAT_PRECISION" values="Double_precision_or_no_FPU=0,No_double_precision=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CACHE_ES" values="None=0,Detection=1,Detection_correction=2" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="xTCM_ES" values="None=0,_32_bit_detection_correction=2,_64_bit_detection_correction=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="MPU_REGIONS" values="No_MPU=0,MPU_12_regions=2,MPU_16_regions=3" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="NUM_CPU" values="Single=0,Twin=1" xml:base="Registers/CP15/Cortex-R5_Enums.xml"/>

  </cr:register_list>
  <cr:register_list name="VFP">

    <register_group xmlns="http://www.arm.com/core_reg" name="Single" xml:base="Registers/VFP/VFPv3.xml">
      <gui_name language="en">Single Precision</gui_name>
      <description language="en">VFP Register Bank and Control Registers</description>
      <register name="S0" size="4" access="RW" format="Float">
        <gui_name language="en">S0</gui_name>
        <description language="en">S0</description>
      </register>
      <register name="S1" size="4" access="RW" format="Float">
        <gui_name language="en">S1</gui_name>
        <description language="en">S1</description>
      </register>
      <register name="S2" size="4" access="RW" format="Float">
        <gui_name language="en">S2</gui_name>
        <description language="en">S2</description>
      </register>
      <register name="S3" size="4" access="RW" format="Float">
        <gui_name language="en">S3</gui_name>
        <description language="en">S3</description>
      </register>
      <register name="S4" size="4" access="RW" format="Float">
        <gui_name language="en">S4</gui_name>
        <description language="en">S4</description>
      </register>
      <register name="S5" size="4" access="RW" format="Float">
        <gui_name language="en">S5</gui_name>
        <description language="en">S5</description>
      </register>
      <register name="S6" size="4" access="RW" format="Float">
        <gui_name language="en">S6</gui_name>
        <description language="en">S6</description>
      </register>
      <register name="S7" size="4" access="RW" format="Float">
        <gui_name language="en">S7</gui_name>
        <description language="en">S7</description>
      </register>
      <register name="S8" size="4" access="RW" format="Float">
        <gui_name language="en">S8</gui_name>
        <description language="en">S8</description>
      </register>
      <register name="S9" size="4" access="RW" format="Float">
        <gui_name language="en">S9</gui_name>
        <description language="en">S9</description>
      </register>
      <register name="S10" size="4" access="RW" format="Float">
        <gui_name language="en">S10</gui_name>
        <description language="en">S10</description>
      </register>
      <register name="S11" size="4" access="RW" format="Float">
        <gui_name language="en">S11</gui_name>
        <description language="en">S11</description>
      </register>
      <register name="S12" size="4" access="RW" format="Float">
        <gui_name language="en">S12</gui_name>
        <description language="en">S12</description>
      </register>
      <register name="S13" size="4" access="RW" format="Float">
        <gui_name language="en">S13</gui_name>
        <description language="en">S13</description>
      </register>
      <register name="S14" size="4" access="RW" format="Float">
        <gui_name language="en">S14</gui_name>
        <description language="en">S14</description>
      </register>
      <register name="S15" size="4" access="RW" format="Float">
        <gui_name language="en">S15</gui_name>
        <description language="en">S15</description>
      </register>
      <register name="S16" size="4" access="RW" format="Float">
        <gui_name language="en">S16</gui_name>
        <description language="en">S16</description>
      </register>
      <register name="S17" size="4" access="RW" format="Float">
        <gui_name language="en">S17</gui_name>
        <description language="en">S17</description>
      </register>
      <register name="S18" size="4" access="RW" format="Float">
        <gui_name language="en">S18</gui_name>
        <description language="en">S18</description>
      </register>
      <register name="S19" size="4" access="RW" format="Float">
        <gui_name language="en">S19</gui_name>
        <description language="en">S19</description>
      </register>
      <register name="S20" size="4" access="RW" format="Float">
        <gui_name language="en">S20</gui_name>
        <description language="en">S20</description>
      </register>
      <register name="S21" size="4" access="RW" format="Float">
        <gui_name language="en">S21</gui_name>
        <description language="en">S21</description>
      </register>
      <register name="S22" size="4" access="RW" format="Float">
        <gui_name language="en">S22</gui_name>
        <description language="en">S22</description>
      </register>
      <register name="S23" size="4" access="RW" format="Float">
        <gui_name language="en">S23</gui_name>
        <description language="en">S23</description>
      </register>
      <register name="S24" size="4" access="RW" format="Float">
        <gui_name language="en">S24</gui_name>
        <description language="en">S24</description>
      </register>
      <register name="S25" size="4" access="RW" format="Float">
        <gui_name language="en">S25</gui_name>
        <description language="en">S25</description>
      </register>
      <register name="S26" size="4" access="RW" format="Float">
        <gui_name language="en">S26</gui_name>
        <description language="en">S26</description>
      </register>
      <register name="S27" size="4" access="RW" format="Float">
        <gui_name language="en">S27</gui_name>
        <description language="en">S27</description>
      </register>
      <register name="S28" size="4" access="RW" format="Float">
        <gui_name language="en">S28</gui_name>
        <description language="en">S28</description>
      </register>
      <register name="S29" size="4" access="RW" format="Float">
        <gui_name language="en">S29</gui_name>
        <description language="en">S29</description>
      </register>
      <register name="S30" size="4" access="RW" format="Float">
        <gui_name language="en">S30</gui_name>
        <description language="en">S30</description>
      </register>
      <register name="S31" size="4" access="RW" format="Float">
        <gui_name language="en">S31</gui_name>
        <description language="en">S31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Double" xml:base="Registers/VFP/VFPv3.xml">
      <gui_name language="en">Double Precision</gui_name>
      <description language="en">VFP Double Precision Register file</description>
      <register name="D0" size="8" access="RW" format="Float">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0</description>
      </register>
      <register name="D1" size="8" access="RW" format="Float">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1</description>
      </register>
      <register name="D2" size="8" access="RW" format="Float">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2</description>
      </register>
      <register name="D3" size="8" access="RW" format="Float">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3</description>
      </register>
      <register name="D4" size="8" access="RW" format="Float">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4</description>
      </register>
      <register name="D5" size="8" access="RW" format="Float">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5</description>
      </register>
      <register name="D6" size="8" access="RW" format="Float">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6</description>
      </register>
      <register name="D7" size="8" access="RW" format="Float">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7</description>
      </register>
      <register name="D8" size="8" access="RW" format="Float">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8</description>
      </register>
      <register name="D9" size="8" access="RW" format="Float">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9</description>
      </register>
      <register name="D10" size="8" access="RW" format="Float">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10</description>
      </register>
      <register name="D11" size="8" access="RW" format="Float">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11</description>
      </register>
      <register name="D12" size="8" access="RW" format="Float">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12</description>
      </register>
      <register name="D13" size="8" access="RW" format="Float">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13</description>
      </register>
      <register name="D14" size="8" access="RW" format="Float">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14</description>
      </register>
      <register name="D15" size="8" access="RW" format="Float">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15</description>
      </register>
      <register name="D16" size="8" access="RW" format="Float">
        <gui_name language="en">D16</gui_name>
        <description language="en">D16</description>
      </register>
      <register name="D17" size="8" access="RW" format="Float">
        <gui_name language="en">D17</gui_name>
        <description language="en">D17</description>
      </register>
      <register name="D18" size="8" access="RW" format="Float">
        <gui_name language="en">D18</gui_name>
        <description language="en">D18</description>
      </register>
      <register name="D19" size="8" access="RW" format="Float">
        <gui_name language="en">D19</gui_name>
        <description language="en">D19</description>
      </register>
      <register name="D20" size="8" access="RW" format="Float">
        <gui_name language="en">D20</gui_name>
        <description language="en">D20</description>
      </register>
      <register name="D21" size="8" access="RW" format="Float">
        <gui_name language="en">D21</gui_name>
        <description language="en">D21</description>
      </register>
      <register name="D22" size="8" access="RW" format="Float">
        <gui_name language="en">D22</gui_name>
        <description language="en">D22</description>
      </register>
      <register name="D23" size="8" access="RW" format="Float">
        <gui_name language="en">D23</gui_name>
        <description language="en">D23</description>
      </register>
      <register name="D24" size="8" access="RW" format="Float">
        <gui_name language="en">D24</gui_name>
        <description language="en">D24</description>
      </register>
      <register name="D25" size="8" access="RW" format="Float">
        <gui_name language="en">D25</gui_name>
        <description language="en">D25</description>
      </register>
      <register name="D26" size="8" access="RW" format="Float">
        <gui_name language="en">D26</gui_name>
        <description language="en">D26</description>
      </register>
      <register name="D27" size="8" access="RW" format="Float">
        <gui_name language="en">D27</gui_name>
        <description language="en">D27</description>
      </register>
      <register name="D28" size="8" access="RW" format="Float">
        <gui_name language="en">D28</gui_name>
        <description language="en">D28</description>
      </register>
      <register name="D29" size="8" access="RW" format="Float">
        <gui_name language="en">D29</gui_name>
        <description language="en">D29</description>
      </register>
      <register name="D30" size="8" access="RW" format="Float">
        <gui_name language="en">D30</gui_name>
        <description language="en">D30</description>
      </register>
      <register name="D31" size="8" access="RW" format="Float">
        <gui_name language="en">D31</gui_name>
        <description language="en">D31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/VFP/VFPv3.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">VFP Control Register</description>
      <register name="FPSID" size="4" access="RO">
        <gui_name language="en">FPSID</gui_name>
        <description language="en">Floating-Point System ID Register</description>
        <bitField conditional="false" enumerationId="E_IMPLEMENTOR" high_bit="31" low_bit="24" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FP_IMPLEMENTATION" high_bit="23" low_bit="23" name="SW">
          <gui_name language="en">HW</gui_name>
          <description language="en">VFP Implementation. Shows whether FP is implemented in Hardware and Software</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" high_bit="22" low_bit="16" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Shows the VFP Coprocessor architecture version</description>
          <definition>[22:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="8" name="Part_num">
          <gui_name language="en">Part_num</gui_name>
          <description language="en">Part Number</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Variant</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="FPSCR" size="4" access="RW">
        <gui_name language="en">FPSCR</gui_name>
        <description language="en">Floating-Point Status and Control Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Set if comparison produces a less than result</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Set if comparison produces an equal result</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="29" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Set if comparison produces an unordered result</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="27" name="QC">
          <gui_name language="en">DC</gui_name>
          <description language="en">Saturation cumulative flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default NaN mode enable bit:</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Flush-to-zero mode enable bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
          <gui_name language="en">R_MODE</gui_name>
          <description language="en">Rounding mode control field</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" high_bit="21" low_bit="20" name="Stride">
          <gui_name language="en">Stride</gui_name>
          <description language="en">The vector stride is the increment value used to select the registers involved in the next iteration of the short vector instruction</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="16" name="LEN">
          <gui_name language="en">LEN</gui_name>
          <description language="en">Controls the vector length for VFP instructions that operate on short vectors. The vector length is the number of iterations in a short vector instruction.</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="15" low_bit="15" name="IDE">
          <gui_name language="en">IDE</gui_name>
          <description language="en">Input Subnormal exception enable bit</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="12" low_bit="12" name="IXE">
          <gui_name language="en">IXE</gui_name>
          <description language="en">Inexact exception enable bit</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="11" low_bit="11" name="UFE">
          <gui_name language="en">UFE</gui_name>
          <description language="en">Underflow exception enable bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="10" low_bit="10" name="OFE">
          <gui_name language="en">OFE</gui_name>
          <description language="en">Overflow exception enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="9" low_bit="9" name="DZE">
          <gui_name language="en">DZE</gui_name>
          <description language="en">Division by Zero exception enable bit</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="8" low_bit="8" name="IOE">
          <gui_name language="en">IOE</gui_name>
          <description language="en">Invalid Operation exception enable bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Input Subnormal cumulative flag</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Inexact cumulative flag</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Underflow cumulative flag</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Overflow cumulative flag</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Division by Zero cumulative flag</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Invalid Operation cumulative flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register name="FPEXC" size="4" access="RW">
        <gui_name language="en">FPEXC</gui_name>
        <description language="en">Floating-Point Exception Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="30" low_bit="30" name="EN">
          <gui_name language="en">ENEN</gui_name>
          <description language="en">A global enable for the Advanced SIMD and Floating-point Extensions. Setting the EN bit to 1 enables the Advanced SIMD and VFP Extension.</description>
          <definition>[30]</definition>
        </bitField>
      </register>
      <register name="MVFR0" size="4" access="RO">
        <gui_name language="en">MVFR0</gui_name>
        <description language="en">Media and VFP Feature Register 0</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="Rounding_modes_support">
          <gui_name language="en">Rounding_modes_support</gui_name>
          <description language="en">All VFP rounding modes supported</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="Short_vectors_support">
          <gui_name language="en">Short_vectors_support</gui_name>
          <description language="en">Indicates support for short vectors.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="HW_square_root_support">
          <gui_name language="en">HW_square_root_support</gui_name>
          <description language="en">Indicates support for hardware square root</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="HW_Division_support">
          <gui_name language="en">HW_division_support</gui_name>
          <description language="en">Indicates support for hardware divide.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Indicates support for user traps.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="Double_precision_Support">
          <gui_name language="en">Double_precision_Support</gui_name>
          <description language="en">Indicates support for double precision VFP</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Single_precision_Support">
          <gui_name language="en">Single_precision_Support</gui_name>
          <description language="en">Indicates support for single precision VFP.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Media_reg_bank_support">
          <gui_name language="en">Media_reg_bank_support</gui_name>
          <description language="en">Indicates support for the media register bank.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="MVFR1" size="4" access="RO">
        <gui_name language="en">MVFR1</gui_name>
        <description language="en">Media and VFP Feature Register 1</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="A_SIMD_FMAC">
          <gui_name language="en">A_SIMD_FMAC</gui_name>
          <description language="en">Indicates whether any implemented Floating-point or Advanced SIMD Extension implements the fused multiply accumulate instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="FVP_HPFP">
          <gui_name language="en">FVP_HPFP</gui_name>
          <description language="en">Indicates whether the Floating-point Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="A_SIMD_HPFP">
          <gui_name language="en">SIMD_HPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="A_SIMD_SPFP">
          <gui_name language="en">A_SIMD_SPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements single-precision floating-point instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="A_SIMD_I">
          <gui_name language="en">A_SIMD_I</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements integer instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="A_SIMD_LS">
          <gui_name language="en">A_SIMD_LS</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements load/store instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en"/>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Full denormal arithmetic supported for VFP</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_IMPLEMENTOR" values="ARM=0x41" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FP_IMPLEMENTATION" values="Hardware_Implementation=0,Software_Implementation=1" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PART_NUM" values="VFP10=0x01,VFP9_S=0x10,VFP11=0x20" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VARIANT" values="ARM9_VFP=9,ARM10E_VFP=10,ARM11_VFP=11" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3" xml:base="Registers/VFP/VFPv3.xml"/>

  </cr:register_list>
</core_definition>
