DMA_CHAN_TX_CONTROL	,	F_7
pr_debug	,	F_14
DMA_BUS_MODE_PBL_SHIFT	,	V_38
MTL_CHAN_TX_OP_MODE	,	F_29
"\tDMA_CHAN_SLOT_CTRL_STATUS, offset: 0x%x, val: 0x%x\n"	,	L_16
DMA_CHAN_CUR_TX_BUF_ADDR	,	F_23
axi_xit_frm	,	V_10
DMA_CHAN_TX_BASE_ADDR	,	F_10
DMA_SYS_BUS_MODE	,	V_5
DMA_AXI_LPI_XIT_FRM	,	V_11
channel	,	V_32
"\tDMA_CHAN_TX_RING_LEN, offset: 0x%x, val: 0x%x\n"	,	L_12
dma_features	,	V_77
"\tDMA_CHAN_INTR_ENA, offset: 0x%x, val: 0x%x\n"	,	L_14
axi_rd_osr_lmt	,	V_17
GMAC_HW_FEAT_VLHASH	,	V_88
axi	,	V_3
"\tDMA_CHAN_RX_END_ADDR, offset: 0x%x, val: 0x%x\n"	,	L_11
DMA_AXI_RD_OSR_LMT	,	V_16
"\tDMA_CHAN_RX_WATCHDOG, offset: 0x%x, val: 0x%x\n"	,	L_15
MTL_OP_MODE_RSF	,	V_69
dma_tx_phy	,	V_30
MTL_OP_MODE_RTC_64	,	V_72
DMA_AXI_WR_OSR_LMT_SHIFT	,	V_15
pmt_remote_wake_up	,	V_95
DMA_AXI_BLEN64	,	V_23
" Channel %d\n"	,	L_4
txpbl	,	V_33
DMA_AXI_BLEN8	,	V_26
DMA_CHAN_TX_END_ADDR	,	F_15
atds	,	V_43
DMA_AXI_EN_LPI	,	V_9
DMA_AXI_BLEN4	,	V_27
av	,	V_110
MTL_RX_OVERFLOW_INT_EN	,	V_75
dwmac4_dma_init_channel	,	F_5
DMA_BUS_MODE_RPBL_SHIFT	,	V_39
dwmac4_get_hw_feature	,	F_33
DMA_AXI_BLEN128	,	V_22
dma_rx	,	V_42
"\tDMA_CHAN_CONTROL, offset: 0x%x, val: 0x%x\n"	,	L_5
half_duplex	,	V_85
DMA_AXI_BLEN256	,	V_21
DMA_CHAN_CUR_TX_DESC	,	F_21
MTL_OP_MODE_TTC_192	,	V_63
fixed_burst	,	V_44
GMAC_HW_FEAT_MIISEL	,	V_82
multi_addr	,	V_89
"\tDMA_CHAN_CUR_RX_BUF_ADDR, offset: 0x%x, val: 0x%x\n"	,	L_20
DMA_CHAN_CONTROL	,	F_6
MTL_OP_MODE_RTC_128	,	V_74
"\tDMA_CHAN_CUR_RX_DESC, offset: 0x%x, val: 0x%x\n"	,	L_18
aal	,	V_47
GMAC_HW_FEAT_TSSEL	,	V_102
stmmac_dma_cfg	,	V_28
rx_coe	,	V_107
MTL_OP_MODE_TTC_96	,	V_61
axi_blen	,	V_20
GMAC_HW_FEAT_TXCOSEL	,	V_106
mtl_rx_int	,	V_55
dwmac4_rx_watchdog	,	F_27
DMA_SYS_BUS_FB	,	V_7
" GMAC4 DMA registers\n"	,	L_22
DMA_CHANNEL_NB_MAX	,	V_49
dwmac4_dma_operation_mode	,	F_32
DMA_CHAN_RX_BASE_ADDR	,	F_11
ioaddr	,	V_1
riwt	,	V_50
mtl_tx_op	,	V_53
DMA_BUS_MODE_PBL	,	V_37
number_tx_channel	,	V_117
time_stamp	,	V_119
pr_info	,	F_3
DMA_CHAN_RX_WATCHDOG	,	F_19
MTL_CHAN_INT_CTRL	,	F_31
i	,	V_6
dwmac4_dump_dma_regs	,	F_26
DMA_CHAN_RX_RING_LEN	,	F_18
rmon	,	V_99
"fixed"	,	L_2
GMAC_HW_FEAT_SMASEL	,	V_94
MTL_OP_MODE_TQS_MASK	,	V_68
"GMAC: disable RX SF mode (threshold %d)\n"	,	L_26
MTL_OP_MODE_TTC_512	,	V_66
dma_cap	,	V_78
mbps_1000	,	V_83
stmmac_axi	,	V_2
GMAC_HW_FEAT_RWKSEL	,	V_96
chan	,	V_121
DMA_CHAN_RX_CONTROL	,	F_8
DMA_CHAN_INTR_ENA	,	F_9
"\tDMA_CHAN_CUR_TX_DESC, offset: 0x%x, val: 0x%x\n"	,	L_17
DMA_AXI_BLEN16	,	V_25
MTL_OP_MODE_RTC_96	,	V_73
__iomem	,	T_1
mtl_rx_op	,	V_54
tx_coe	,	V_105
DMA_CHAN_SLOT_CTRL_STATUS	,	F_20
"\tDMA_CHAN_RX_RING_LEN, offset: 0x%x, val: 0x%x\n"	,	L_13
MTL_OP_MODE_TTC_256	,	V_64
DMA_AXI_WR_OSR_LMT	,	V_12
DMA_CHAN_RX_END_ADDR	,	F_16
"\tDMA_CHAN_TX_END_ADDR, offset: 0x%x, val: 0x%x\n"	,	L_10
MTL_OP_MODE_TTC_32	,	V_59
hw_cap	,	V_79
GMAC_HW_FEAT_MGKSEL	,	V_98
u32	,	T_2
DMA_SYS_BUS_AAL	,	V_48
MTL_OP_MODE_TTC_128	,	V_62
"GMAC: disabling TX SF (threshold %d)\n"	,	L_24
AXI_BLEN	,	V_19
GMAC_HW_FEAT_PCSSEL	,	V_92
DMA_CHAN_INTR_DEFAULT_MASK	,	V_40
dwmac4_dma_chan_op_mode	,	F_28
DMA_SYS_BUS_MB	,	V_46
pblx8	,	V_36
MTL_OP_MODE_TSF	,	V_57
GMAC_HW_FEAT_ADDMAC	,	V_90
hash_filter	,	V_87
en	,	V_120
"GMAC: enable RX store and forward mode\n"	,	L_25
axi_wr_osr_lmt	,	V_13
MTL_OP_MODE_TTC_384	,	V_65
atime_stamp	,	V_101
"\tDMA_CHAN_TX_CONTROL, offset: 0x%x, val: 0x%x\n"	,	L_6
GMAC_HW_FEAT_MMCSEL	,	V_100
MTL_OP_MODE_RTC_MASK	,	V_70
pbl	,	V_34
DMA_CHAN_CUR_RX_DESC	,	F_22
MTL_OP_MODE_TTC_MASK	,	V_58
GMAC_HW_FEAT_RXCHCNT	,	V_116
rxmode	,	V_52
_dwmac4_dump_dma_regs	,	F_13
dwmac4_enable_tso	,	F_34
dwmac4_dma_axi	,	F_1
"\tDMA_CHAN_CUR_TX_BUF_ADDR, offset: 0x%x, val: 0x%x\n"	,	L_19
"GMAC: enable TX store and forward mode\n"	,	L_23
MTL_OP_MODE_RTC_32	,	V_71
eee	,	V_103
axi_lpi_en	,	V_8
DMA_AXI_BLEN32	,	V_24
dma_rx_phy	,	V_31
rxpbl	,	V_35
GMAC_HW_FEAT_RXCOESEL	,	V_108
number_rx_channel	,	V_115
GMAC_HW_FEAT_TXCHCNT	,	V_118
mixed_burst	,	V_45
rxfifosz	,	V_76
DMA_AXI_OSR_MAX	,	V_14
MTL_OP_MODE_TXQEN	,	V_67
GMAC_HW_FEAT_AVSEL	,	V_111
MTL_CHAN_RX_OP_MODE	,	F_30
"any"	,	L_3
"dwmac4: Master AXI performs %s burst length\n"	,	L_1
DMA_CHAN_CUR_RX_BUF_ADDR	,	F_24
"\tDMA_CHAN_STATUS, offset: 0x%x, val: 0x%x\n"	,	L_21
sma_mdio	,	V_93
"\tDMA_CHAN_RX_CONTROL, offset: 0x%x, val: 0x%x\n"	,	L_7
DMA_CHAN_TX_RING_LEN	,	F_17
value	,	V_4
GMAC_HW_FEAT_GMIISEL	,	V_84
pcs	,	V_91
tsoen	,	V_112
readl	,	F_2
DMA_CONTROL_TSE	,	V_122
writel	,	F_4
DMA_CHAN_STATUS	,	F_25
txmode	,	V_51
dwmac4_dma_init	,	F_12
GMAC_HW_FEATURE0	,	V_80
mbps_10_100	,	V_81
GMAC_HW_FEAT_EEESEL	,	V_104
GMAC_HW_TSOEN	,	V_113
GMAC_HW_FEATURE1	,	V_109
dma_cfg	,	V_29
SF_DMA_MODE	,	V_56
GMAC_HW_FEATURE2	,	V_114
GMAC_HW_FEAT_HDSEL	,	V_86
MTL_OP_MODE_TTC_64	,	V_60
DMA_AXI_RD_OSR_LMT_SHIFT	,	V_18
"\tDMA_CHAN_RX_BASE_ADDR, offset: 0x%x, val: 0x%x\n"	,	L_9
dma_tx	,	V_41
pmt_magic_frame	,	V_97
"\tDMA_CHAN_TX_BASE_ADDR, offset: 0x%x, val: 0x%x\n"	,	L_8
