\hypertarget{group__I2C__TRISE__Register__Bit__Definitions}{}\doxysection{I2C TRISE Register Bit Definitions}
\label{group__I2C__TRISE__Register__Bit__Definitions}\index{I2C TRISE Register Bit Definitions@{I2C TRISE Register Bit Definitions}}
Collaboration diagram for I2C TRISE Register Bit Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=304pt]{group__I2C__TRISE__Register__Bit__Definitions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_gafb08ecb9599f81e5112a25142cb0e98f}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+TRISE register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_gafb08ecb9599f81e5112a25142cb0e98f}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}}~\mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__TRISE__Register__Bit__Definitions_gaff77a39aba630647af62dc7f1a5dc218}\label{group__I2C__TRISE__Register__Bit__Definitions_gaff77a39aba630647af62dc7f1a5dc218}} 
\index{I2C TRISE Register Bit Definitions@{I2C TRISE Register Bit Definitions}!I2C\_TRISE\_TRISE@{I2C\_TRISE\_TRISE}}
\index{I2C\_TRISE\_TRISE@{I2C\_TRISE\_TRISE}!I2C TRISE Register Bit Definitions@{I2C TRISE Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_TRISE\_TRISE}{I2C\_TRISE\_TRISE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TRISE\+\_\+\+TRISE~\mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}}

TRISE bits \mbox{\Hypertarget{group__I2C__TRISE__Register__Bit__Definitions_ga8a3152b3f16c453126cc1cef41b765fe}\label{group__I2C__TRISE__Register__Bit__Definitions_ga8a3152b3f16c453126cc1cef41b765fe}} 
\index{I2C TRISE Register Bit Definitions@{I2C TRISE Register Bit Definitions}!I2C\_TRISE\_TRISE\_Msk@{I2C\_TRISE\_TRISE\_Msk}}
\index{I2C\_TRISE\_TRISE\_Msk@{I2C\_TRISE\_TRISE\_Msk}!I2C TRISE Register Bit Definitions@{I2C TRISE Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_TRISE\_TRISE\_Msk}{I2C\_TRISE\_TRISE\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__I2C__TRISE__Register__Bit__Definitions_gafb08ecb9599f81e5112a25142cb0e98f}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}})}

Bit mask for TRISE bits \mbox{\Hypertarget{group__I2C__TRISE__Register__Bit__Definitions_gafb08ecb9599f81e5112a25142cb0e98f}\label{group__I2C__TRISE__Register__Bit__Definitions_gafb08ecb9599f81e5112a25142cb0e98f}} 
\index{I2C TRISE Register Bit Definitions@{I2C TRISE Register Bit Definitions}!I2C\_TRISE\_TRISE\_Pos@{I2C\_TRISE\_TRISE\_Pos}}
\index{I2C\_TRISE\_TRISE\_Pos@{I2C\_TRISE\_TRISE\_Pos}!I2C TRISE Register Bit Definitions@{I2C TRISE Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_TRISE\_TRISE\_Pos}{I2C\_TRISE\_TRISE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos~(0U)}



Bit definitions for the I2\+C\+\_\+\+TRISE register. 

Position of TRISE bits 