âš¡16-bit Multiplier with Assertions & Coverage
ğŸ“Œ Project Overview

This project implements a 16-bit multiplier in SystemVerilog and verifies it using assertions and functional coverage.
The focus was on verification methodology to ensure correctness under all possible scenarios.

ğŸ¯ Key Features
âœ… RTL design in SystemVerilog
âœ… Verification with assertions (checking correctness and stability)
âœ… Achieved 100% functional coverage 
âœ… Simulated using QuestaSim for waveform analysis & coverage reports
âœ… Edge case handling for signed/unsigned inputs

ğŸ“‚ Files in this Project
MULTIPLIER.sv â†’ RTL design
MULITPLIER_tb.sv â†’ Testbench
waveforms/ â†’ Simulation results

ğŸ› ï¸ Tools & Methodology
Language: SystemVerilog
Simulator: QuestaSim
Verification: Assertions + Functional Coverage
