--------------------------------------------------------------------------------
Release 6.1i Trace G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml inst_decoder
inst_decoder.ncd -o inst_decoder.twr inst_decoder.pcf


Design file:              inst_decoder.ncd
Physical constraint file: inst_decoder.pcf
Device,speed:             xc2s200,-6 (PRODUCTION 1.27 2003-06-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
din<0>      |    2.093(R)|   -0.588(R)|clk_BUFGP         |   0.000|
din<1>      |    2.094(R)|   -0.589(R)|clk_BUFGP         |   0.000|
din<2>      |    2.093(R)|   -0.588(R)|clk_BUFGP         |   0.000|
din<3>      |    2.127(R)|   -0.622(R)|clk_BUFGP         |   0.000|
din<4>      |    2.094(R)|   -0.589(R)|clk_BUFGP         |   0.000|
din<6>      |    2.094(R)|   -0.589(R)|clk_BUFGP         |   0.000|
din<7>      |    2.127(R)|   -0.622(R)|clk_BUFGP         |   0.000|
din_rdy     |    2.120(R)|   -0.615(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  |  Clock |
Destination    | to PAD     |Internal Clock(s) |  Phase |
---------------+------------+------------------+--------+
cmd_dev_sel    |   12.736(R)|clk_BUFGP         |   0.000|
cmd_inc_dac    |    8.926(R)|clk_BUFGP         |   0.000|
cmd_read       |    9.403(R)|clk_BUFGP         |   0.000|
cmd_reset      |    9.596(R)|clk_BUFGP         |   0.000|
cmd_rst_dac    |    9.149(R)|clk_BUFGP         |   0.000|
cmd_rst_test   |    9.556(R)|clk_BUFGP         |   0.000|
cmd_startup    |   10.040(R)|clk_BUFGP         |   0.000|
dev_sel_byte<0>|    9.140(R)|clk_BUFGP         |   0.000|
dev_sel_byte<1>|    8.873(R)|clk_BUFGP         |   0.000|
dev_sel_byte<2>|   10.685(R)|clk_BUFGP         |   0.000|
dev_sel_byte<3>|    9.579(R)|clk_BUFGP         |   0.000|
pkt_addr<0>    |    6.443(R)|clk_BUFGP         |   0.000|
pkt_addr<1>    |    6.431(R)|clk_BUFGP         |   0.000|
pkt_addr<2>    |    6.470(R)|clk_BUFGP         |   0.000|
pkt_addr<3>    |    6.470(R)|clk_BUFGP         |   0.000|
pkt_addr<4>    |    6.469(R)|clk_BUFGP         |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.901|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dev_addr<0>    |cmd_dev_sel    |    8.835|
dev_addr<1>    |cmd_dev_sel    |    8.978|
dev_addr<2>    |cmd_dev_sel    |    8.508|
dev_addr<3>    |cmd_dev_sel    |    8.518|
---------------+---------------+---------+

Analysis completed Tue Jul 15 14:49:16 2014
--------------------------------------------------------------------------------

Peak Memory Usage: 48 MB
