

15:17 JUL 28 '97 TM_DATA_M.:E05SI                                          1    
    1      /*M* TM_DATA_M - EQUs, Macros, et. al. for MSOS/MCA communication interface */
    2      /*T***********************************************************/
    3      /*T*                                                         */
    4      /*T* Copyright (c) Bull HN Information Systems Inc., 1997    */
    5      /*T*                                                         */
    6      /*T***********************************************************/
    7      %MACRO TM_CMDBLK(NAME=TM_CMDBLK,STCLASS=BASED);
    8      %LSET STR=CONCAT(TEXTCHAR(STCLASS),'        ');
    9      DCL 1 NAME STCLASS ALIGNED,
   10            2 MLW ALIGNED,
   11              3 START UBIN(18) HALIGNED,
   12              3 BOUNDARY REDEF START UBIN(18) HALIGNED,
   13              3 FINISH UBIN(18) HALIGNED,
   14              3 SIZE REDEF FINISH UBIN(18) HALIGNED,
   15            2 MLWE ALIGNED,
   16              3 BASE UBIN(18) HALIGNED,
   17              3 BOUND UBIN(18) HALIGNED,
   18            2 IDCWE ALIGNED,
   19              3 RC BIT(6) UNAL,
   20              3 PROG# UBIN(12) UNAL,
   21              3 * UBIN(18) UNAL,
   22            2 IDCW ALIGNED,
   23              3 CODE BIT(6) UNAL,
   24              3 CHAN UBIN(6) UNAL,
   25              3 DEVNUM UBIN(6) UNAL,
   26              3 PROCESSOR UBIN(3) UNAL,
   27              3 IOP# UBIN(3) UNAL,
   28              3 * UBIN(6) UNAL,
   29              3 INX UBIN(6) UNAL; /* For MSOS use,identifies request */
   30      %MEND;
   31      /* EQUs for codes sent from MSOS to CP-6 via CODE in command block */
   32      %EQU REQ_TIME          = '03'O;
   33      %EQU REQ_MEM_EXPANSION = '07'O;
   34      %EQU REQ_ASSIGN_EPU    = '40'O;
   35      %EQU REQ_ASSIGN_MEM    = '41'O;
   36      %EQU REQ_ASSIGN_DEVICE = '42'O;
   37      %EQU REQ_RELEASE_EPU   = '60'O;
15:17 JUL 28 '97 TM_DATA_M.:E05SI                                          2    
   38      %EQU REQ_RELEASE_MEM1  = '61'O;
   39      %EQU REQ_RELEASE_DEVICE= '62'O;
   40      %EQU REQ_RELEASE_MEM2  = '64'O;
   41      /* EQUs for responses from CP-6 to MSOS */
   42      %EQU RSP_INIT='00'O;
   43      %EQU RSP_BUSY='01'O;
   44      %EQU RSP_REJECT='02'O;
   45      %EQU RSP_COMPLETE='03'O;
   46      %EQU RSP_IOP_RECOV='04'O;
   47      %EQU RSP_ILL_CMND='05'O;
   48      %EQU RSP_UNMSK_IOP='15'O;
   49      /* EQUs for reason codes from CP-6 to MSOS */
   50      %EQU RC_INV_CMND='00'O;  /* Invalid command from MSOS - RESP=05 */
   51      %EQU RC_INV_ADD='02'O;  /* Invalid start addr or mem size from MSOS - RESP=05 */
   52      %EQU RC_INV_IOP='03'O;  /* Invalid IOP# from MSOS - RESP=05 */
   53      %EQU RC_INV_CHN='04'O;  /* Invalid CHN# from MSOS - RESP=05 */
   54      %EQU RC_INV_DEV='05'O;  /* Invalid DEV# from MSOS - RESP=05 */
   55      %EQU RC_RES_NCONF='06'O;  /* Resource not configured - RESP=02,05  */
   56      %EQU RC_SHA_FILE='07'O;  /* Shared file unit~= disk - RESP=05  */
   57      %EQU RC_RES_ASSGND='10'O;  /* Resource already assigned - RESP=02,05  */
   58      %EQU RC_PER_NCONF='11'O;  /* Perif not defined in syst - RESP=05  */
   59      %EQU RC_REL_MON='14'O;  /* Mon required to be released - RESP=02  */
   60      %EQU RC_REL_IMPOS='15'O;  /* Unswappable progr to be released - RESP=02  */
   61      %EQU RC_TAB_NOTAV='17'O;  /* Not used in CP6 - RESP=02  */
   62      %EQU RC_PRG_BUSY='20'O;  /* Not used in CP6 - RESP=02  */
   63      %EQU RC_MEM_RLSD='21'O;  /* Memory already released - RESP=02  */
   64      %EQU RC_INV_PRCS='22'O;  /* Invalid processor number - RESP=02  */
   65      %EQU RC_EPU_RCONF='26'O;  /* EPU in reconfiguration - RESP=02  */
   66      %EQU RC_PER_RLSD='27'O;  /* Perif already released - RESP=05  */
   67      %EQU RC_PER_ASSGND='30'O;  /* Perif already assigned - RESP=05  */
   68      /* The following EQUs define reasons for CP6 responses (other than RSP_REJECT)
   69         which ELAN will display. */
   70      %EQU REAS_USE_RC=0;        /* Must be an RSP_REJECT - use IDCWE.RC            */
   71      %EQU REAS_MSOS_CMD_OK=1;   /* MSOS command accepted and processed             */
   72      %EQU REAS_RES_IN_USE=2;    /* Resource requested is in use                    */
   73      %EQU REAS_PER_NOT_PART=3;  /* Peripheral not partitioned - CP6 can't release  */
   74      /**/
15:17 JUL 28 '97 TM_DATA_M.:E05SI                                          3    
   75      /* EQUs for kind of request made by MSOS if channel is 4.*/
   76      /* This is found in the last 8 bits of the first word in */
   77      /* record SPSTAT (SPSTAT.CODE.BYTE4).  The record is in  */
   78      /* the include file NI_MACROS_C.                         */
   79      %EQU RSR_ASSIGN_RELEASE = 0;
   80      %EQU IOP_AUTO_REBOOT = 1;
   81      %EQU IOP_ASSIGN = 2;
   82      /* The following are EQUs for use in the header for communication
   83      with the MCA on the DPS8000 */
   84      %EQU MCA_DEFINER_READ=1;
   85      %EQU MCA_DEFINER_READDATA=2;
   86      %EQU MCA_DEFINER_DATA=7;
   87      %EQU MCA_DEFINER_STATUS=9;
   88      /**/
   89      /* The following EQUs are for use in the calls to OCI$MK_WR from
   90      TMB routines for dealing with the MCA */
   91      %SUB TM_OC_CONFIG# = 1; /* READ CONFIG COMMAND */
   92      %SUB TM_OC_LOADFW# = 2; /* LOAD FIRMWARE COMMAND */
   93      %SUB TM_OC_TIME_READ# = 3; /* GET TIME COMMAND */
   94      %SUB TM_OC_TIME_WRITE# = 4; /* SET TIME COMMAND */
   95      %SUB TM_OC_SWITCH_CPU_OFF# = 5; /* SWITCH CPU PORT OFF */
   96      %SUB TM_OC_SWITCH_CPU_ON# = 6; /* SWITCH CPU PORT ON */
   97      %SUB TM_OC_SWITCH_SCU_OFF# = 7; /* SWITCH SCU PORT OFF */
   98      %SUB TM_OC_SWITCH_SCU_ON# = 8; /* SWITCH SCU PORT ON */
   99      %SUB TM_OC_STATE_SCU# = 9; /* STATE OF SCU */
  100      %SUB TM_OC_STATE_CPU# = 10; /* STATE OF CPU */
  101      %SUB TM_OC_STATE_IMX# = 11; /* STATE OF IMX */

