{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583276767609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583276767619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 18:06:07 2020 " "Processing started: Tue Mar 03 18:06:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583276767619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583276767619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ROM_READER_V2 -c ROM_READER_V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ROM_READER_V2 -c ROM_READER_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583276767619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583276768129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583276768129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_reader_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_reader_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_READER_V2-bdf_type " "Found design unit 1: ROM_READER_V2-bdf_type" {  } { { "ROM_READER_V2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/ROM_READER_V2.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583276778491 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_READER_V2 " "Found entity 1: ROM_READER_V2" {  } { { "ROM_READER_V2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/ROM_READER_V2.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583276778491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583276778491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_10bits/counter_10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_10bits/counter_10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_10bits-SYN " "Found design unit 1: counter_10bits-SYN" {  } { { "COUNTER_10BITS/COUNTER_10BITS.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/COUNTER_10BITS/COUNTER_10BITS.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583276778491 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_10BITS " "Found entity 1: COUNTER_10BITS" {  } { { "COUNTER_10BITS/COUNTER_10BITS.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/COUNTER_10BITS/COUNTER_10BITS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583276778491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583276778491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROM_READER_V2 " "Elaborating entity \"ROM_READER_V2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583276778524 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET ROM_READER_V2.vhd(109) " "VHDL Process Statement warning at ROM_READER_V2.vhd(109): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM_READER_V2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/ROM_READER_V2.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583276778529 "|ROM_READER_V2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET ROM_READER_V2.vhd(121) " "VHDL Process Statement warning at ROM_READER_V2.vhd(121): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM_READER_V2.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/ROM_READER_V2.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583276778529 "|ROM_READER_V2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_10BITS COUNTER_10BITS:b2v_inst78 " "Elaborating entity \"COUNTER_10BITS\" for hierarchy \"COUNTER_10BITS:b2v_inst78\"" {  } { { "ROM_READER_V2.vhd" "b2v_inst78" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/ROM_READER_V2.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583276778549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter COUNTER_10BITS:b2v_inst78\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"COUNTER_10BITS:b2v_inst78\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNTER_10BITS/COUNTER_10BITS.vhd" "LPM_COUNTER_component" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/COUNTER_10BITS/COUNTER_10BITS.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583276778619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER_10BITS:b2v_inst78\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"COUNTER_10BITS:b2v_inst78\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNTER_10BITS/COUNTER_10BITS.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/COUNTER_10BITS/COUNTER_10BITS.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583276778639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTER_10BITS:b2v_inst78\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"COUNTER_10BITS:b2v_inst78\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583276778639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583276778639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583276778639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583276778639 ""}  } { { "COUNTER_10BITS/COUNTER_10BITS.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/COUNTER_10BITS/COUNTER_10BITS.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583276778639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjj " "Found entity 1: cntr_hjj" {  } { { "db/cntr_hjj.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/ROM_READER_V2/db/cntr_hjj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583276778689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583276778689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hjj COUNTER_10BITS:b2v_inst78\|lpm_counter:LPM_COUNTER_component\|cntr_hjj:auto_generated " "Elaborating entity \"cntr_hjj\" for hierarchy \"COUNTER_10BITS:b2v_inst78\|lpm_counter:LPM_COUNTER_component\|cntr_hjj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583276778691 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583276779269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583276779593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583276779593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583276779669 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583276779669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583276779669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583276779669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583276779699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 18:06:19 2020 " "Processing ended: Tue Mar 03 18:06:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583276779699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583276779699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583276779699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583276779699 ""}
