

================================================================
== Vitis HLS Report for 'mmult_Pipeline_1'
================================================================
* Date:           Fri Oct 18 05:35:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.036 us|  1.036 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg4 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index10 = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln104_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln104"   --->   Operation 8 'read' 'sext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln104_cast = sext i58 %sext_ln104_read"   --->   Operation 9 'sext' 'sext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %systolic, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %loop_index10"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg4"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop9"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index10_load = load i9 %loop_index10"   --->   Operation 14 'load' 'loop_index10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.59ns)   --->   "%exitcond11578 = icmp_eq  i9 %loop_index10_load, i9 256"   --->   Operation 15 'icmp' 'exitcond11578' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%empty = add i9 %loop_index10_load, i9 1"   --->   Operation 16 'add' 'empty' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond11578, void %load-store-loop9.split, void %memcpy-split8.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_33 = trunc i9 %loop_index10_load"   --->   Operation 18 'trunc' 'empty_33' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%empty_34 = icmp_eq  i4 %empty_33, i4 0"   --->   Operation 19 'icmp' 'empty_34' <Predicate = (!exitcond11578)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %loop_index10_load, i32 4, i32 7"   --->   Operation 20 'partselect' 'p_cast2' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.61ns)   --->   "%switch_ln0 = switch i4 %p_cast2, void %.case.15, i4 0, void %.case.0, i4 1, void %.case.1, i4 2, void %.case.2, i4 3, void %.case.3, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7, i4 8, void %.case.8, i4 9, void %.case.9, i4 10, void %.case.10, i4 11, void %.case.11, i4 12, void %.case.12, i4 13, void %.case.13, i4 14, void %.case.14"   --->   Operation 21 'switch' 'switch_ln0' <Predicate = (!exitcond11578)> <Delay = 0.61>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 %empty, i9 %loop_index10"   --->   Operation 22 'store' 'store_ln0' <Predicate = (!exitcond11578)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %systolic"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%systolic_addr = getelementptr i512 %systolic, i64 %sext_ln104_cast" [./mmult.cpp:104]   --->   Operation 24 'getelementptr' 'systolic_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.92ns)   --->   "%systolic_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %systolic_addr" [./mmult.cpp:104]   --->   Operation 27 'read' 'systolic_addr_read' <Predicate = (!exitcond11578 & empty_34)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (exitcond11578)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shiftreg4_load = load i480 %shiftreg4"   --->   Operation 28 'load' 'shiftreg4_load' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shiftreg4_cast = zext i480 %shiftreg4_load"   --->   Operation 29 'zext' 'shiftreg4_cast' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast8 = zext i4 %empty_33"   --->   Operation 30 'zext' 'p_cast8' <Predicate = (!exitcond11578)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %empty_34, void %load-store-loop9.split._crit_edge, void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!exitcond11578)> <Delay = 0.38>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br void %load-store-loop9.split._crit_edge"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond11578 & empty_34)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_31 = phi i512 %systolic_addr_read, void, i512 %shiftreg4_cast, void %load-store-loop9.split" [./mmult.cpp:104]   --->   Operation 33 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_32 = trunc i512 %empty_31" [./mmult.cpp:104]   --->   Operation 34 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_31, i32 32, i32 511" [./mmult.cpp:104]   --->   Operation 35 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%localA_addr = getelementptr i32 %localA, i64 0, i64 %p_cast8"   --->   Operation 36 'getelementptr' 'localA_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%localA_1_addr = getelementptr i32 %localA_1, i64 0, i64 %p_cast8"   --->   Operation 37 'getelementptr' 'localA_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%localA_2_addr = getelementptr i32 %localA_2, i64 0, i64 %p_cast8"   --->   Operation 38 'getelementptr' 'localA_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%localA_3_addr = getelementptr i32 %localA_3, i64 0, i64 %p_cast8"   --->   Operation 39 'getelementptr' 'localA_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%localA_4_addr = getelementptr i32 %localA_4, i64 0, i64 %p_cast8"   --->   Operation 40 'getelementptr' 'localA_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%localA_5_addr = getelementptr i32 %localA_5, i64 0, i64 %p_cast8"   --->   Operation 41 'getelementptr' 'localA_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%localA_6_addr = getelementptr i32 %localA_6, i64 0, i64 %p_cast8"   --->   Operation 42 'getelementptr' 'localA_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%localA_7_addr = getelementptr i32 %localA_7, i64 0, i64 %p_cast8"   --->   Operation 43 'getelementptr' 'localA_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%localA_8_addr = getelementptr i32 %localA_8, i64 0, i64 %p_cast8"   --->   Operation 44 'getelementptr' 'localA_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%localA_9_addr = getelementptr i32 %localA_9, i64 0, i64 %p_cast8"   --->   Operation 45 'getelementptr' 'localA_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%localA_10_addr = getelementptr i32 %localA_10, i64 0, i64 %p_cast8"   --->   Operation 46 'getelementptr' 'localA_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%localA_11_addr = getelementptr i32 %localA_11, i64 0, i64 %p_cast8"   --->   Operation 47 'getelementptr' 'localA_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%localA_12_addr = getelementptr i32 %localA_12, i64 0, i64 %p_cast8"   --->   Operation 48 'getelementptr' 'localA_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%localA_13_addr = getelementptr i32 %localA_13, i64 0, i64 %p_cast8"   --->   Operation 49 'getelementptr' 'localA_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%localA_14_addr = getelementptr i32 %localA_14, i64 0, i64 %p_cast8"   --->   Operation 50 'getelementptr' 'localA_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%localA_15_addr = getelementptr i32 %localA_15, i64 0, i64 %p_cast8"   --->   Operation 51 'getelementptr' 'localA_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_14_addr" [./mmult.cpp:104]   --->   Operation 52 'store' 'store_ln104' <Predicate = (p_cast2 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = (p_cast2 == 14)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_13_addr" [./mmult.cpp:104]   --->   Operation 54 'store' 'store_ln104' <Predicate = (p_cast2 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = (p_cast2 == 13)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_12_addr" [./mmult.cpp:104]   --->   Operation 56 'store' 'store_ln104' <Predicate = (p_cast2 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = (p_cast2 == 12)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_11_addr" [./mmult.cpp:104]   --->   Operation 58 'store' 'store_ln104' <Predicate = (p_cast2 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (p_cast2 == 11)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_10_addr" [./mmult.cpp:104]   --->   Operation 60 'store' 'store_ln104' <Predicate = (p_cast2 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 61 'br' 'br_ln0' <Predicate = (p_cast2 == 10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_9_addr" [./mmult.cpp:104]   --->   Operation 62 'store' 'store_ln104' <Predicate = (p_cast2 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 63 'br' 'br_ln0' <Predicate = (p_cast2 == 9)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_8_addr" [./mmult.cpp:104]   --->   Operation 64 'store' 'store_ln104' <Predicate = (p_cast2 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (p_cast2 == 8)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_7_addr" [./mmult.cpp:104]   --->   Operation 66 'store' 'store_ln104' <Predicate = (p_cast2 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 67 'br' 'br_ln0' <Predicate = (p_cast2 == 7)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_6_addr" [./mmult.cpp:104]   --->   Operation 68 'store' 'store_ln104' <Predicate = (p_cast2 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 69 'br' 'br_ln0' <Predicate = (p_cast2 == 6)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_5_addr" [./mmult.cpp:104]   --->   Operation 70 'store' 'store_ln104' <Predicate = (p_cast2 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 71 'br' 'br_ln0' <Predicate = (p_cast2 == 5)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_4_addr" [./mmult.cpp:104]   --->   Operation 72 'store' 'store_ln104' <Predicate = (p_cast2 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 73 'br' 'br_ln0' <Predicate = (p_cast2 == 4)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_3_addr" [./mmult.cpp:104]   --->   Operation 74 'store' 'store_ln104' <Predicate = (p_cast2 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 75 'br' 'br_ln0' <Predicate = (p_cast2 == 3)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_2_addr" [./mmult.cpp:104]   --->   Operation 76 'store' 'store_ln104' <Predicate = (p_cast2 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 77 'br' 'br_ln0' <Predicate = (p_cast2 == 2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_1_addr" [./mmult.cpp:104]   --->   Operation 78 'store' 'store_ln104' <Predicate = (p_cast2 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 79 'br' 'br_ln0' <Predicate = (p_cast2 == 1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_addr" [./mmult.cpp:104]   --->   Operation 80 'store' 'store_ln104' <Predicate = (p_cast2 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 81 'br' 'br_ln0' <Predicate = (p_cast2 == 0)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%store_ln104 = store i32 %empty_32, i4 %localA_15_addr" [./mmult.cpp:104]   --->   Operation 82 'store' 'store_ln104' <Predicate = (p_cast2 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 83 'br' 'br_ln0' <Predicate = (p_cast2 == 15)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln104 = store i480 %p_cast6, i480 %shiftreg4" [./mmult.cpp:104]   --->   Operation 84 'store' 'store_ln104' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop9"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('loop_index10') [20]  (0 ns)
	'load' operation ('loop_index10_load') on local variable 'loop_index10' [28]  (0 ns)
	'add' operation ('empty') [34]  (0.715 ns)
	'store' operation ('store_ln0') of variable 'empty' on local variable 'loop_index10' [117]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('systolic_addr', ./mmult.cpp:104) [30]  (0 ns)
	bus read operation ('systolic_addr_read', ./mmult.cpp:104) on port 'systolic' (./mmult.cpp:104) [44]  (2.92 ns)

 <State 3>: 1.09ns
The critical path consists of the following:
	'load' operation ('shiftreg4_load') on local variable 'shiftreg4' [37]  (0 ns)
	multiplexor before 'phi' operation ('empty_31', ./mmult.cpp:104) with incoming values : ('shiftreg4_cast') ('systolic_addr_read', ./mmult.cpp:104) [47]  (0.387 ns)
	'phi' operation ('empty_31', ./mmult.cpp:104) with incoming values : ('shiftreg4_cast') ('systolic_addr_read', ./mmult.cpp:104) [47]  (0 ns)
	'store' operation ('store_ln104', ./mmult.cpp:104) of variable 'empty_32', ./mmult.cpp:104 on array 'localA_3' [102]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
